
encoder-f103c8t6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b88  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  08006c98  08006c98  00016c98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080070cc  080070cc  0002021c  2**0
                  CONTENTS
  4 .ARM          00000000  080070cc  080070cc  0002021c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080070cc  080070cc  0002021c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080070cc  080070cc  000170cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080070d0  080070d0  000170d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000021c  20000000  080070d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000160  2000021c  080072f0  0002021c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000037c  080072f0  0002037c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ebe1  00000000  00000000  00020245  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024a5  00000000  00000000  0002ee26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fc0  00000000  00000000  000312d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ee0  00000000  00000000  00032290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019251  00000000  00000000  00033170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001197e  00000000  00000000  0004c3c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e1dd  00000000  00000000  0005dd3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ebf1c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053c0  00000000  00000000  000ebf6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000021c 	.word	0x2000021c
 800012c:	00000000 	.word	0x00000000
 8000130:	08006c80 	.word	0x08006c80

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000220 	.word	0x20000220
 800014c:	08006c80 	.word	0x08006c80

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2uiz>:
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	d20e      	bcs.n	80010f2 <__aeabi_f2uiz+0x22>
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d8:	d30b      	bcc.n	80010f2 <__aeabi_f2uiz+0x22>
 80010da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d409      	bmi.n	80010f8 <__aeabi_f2uiz+0x28>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ec:	fa23 f002 	lsr.w	r0, r3, r2
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2uiz+0x32>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d102      	bne.n	8001108 <__aeabi_f2uiz+0x38>
 8001102:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001106:	4770      	bx	lr
 8001108:	f04f 0000 	mov.w	r0, #0
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b088      	sub	sp, #32
 8001114:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001116:	f107 0310 	add.w	r3, r7, #16
 800111a:	2200      	movs	r2, #0
 800111c:	601a      	str	r2, [r3, #0]
 800111e:	605a      	str	r2, [r3, #4]
 8001120:	609a      	str	r2, [r3, #8]
 8001122:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001124:	4b24      	ldr	r3, [pc, #144]	; (80011b8 <MX_GPIO_Init+0xa8>)
 8001126:	699b      	ldr	r3, [r3, #24]
 8001128:	4a23      	ldr	r2, [pc, #140]	; (80011b8 <MX_GPIO_Init+0xa8>)
 800112a:	f043 0310 	orr.w	r3, r3, #16
 800112e:	6193      	str	r3, [r2, #24]
 8001130:	4b21      	ldr	r3, [pc, #132]	; (80011b8 <MX_GPIO_Init+0xa8>)
 8001132:	699b      	ldr	r3, [r3, #24]
 8001134:	f003 0310 	and.w	r3, r3, #16
 8001138:	60fb      	str	r3, [r7, #12]
 800113a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800113c:	4b1e      	ldr	r3, [pc, #120]	; (80011b8 <MX_GPIO_Init+0xa8>)
 800113e:	699b      	ldr	r3, [r3, #24]
 8001140:	4a1d      	ldr	r2, [pc, #116]	; (80011b8 <MX_GPIO_Init+0xa8>)
 8001142:	f043 0320 	orr.w	r3, r3, #32
 8001146:	6193      	str	r3, [r2, #24]
 8001148:	4b1b      	ldr	r3, [pc, #108]	; (80011b8 <MX_GPIO_Init+0xa8>)
 800114a:	699b      	ldr	r3, [r3, #24]
 800114c:	f003 0320 	and.w	r3, r3, #32
 8001150:	60bb      	str	r3, [r7, #8]
 8001152:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001154:	4b18      	ldr	r3, [pc, #96]	; (80011b8 <MX_GPIO_Init+0xa8>)
 8001156:	699b      	ldr	r3, [r3, #24]
 8001158:	4a17      	ldr	r2, [pc, #92]	; (80011b8 <MX_GPIO_Init+0xa8>)
 800115a:	f043 0304 	orr.w	r3, r3, #4
 800115e:	6193      	str	r3, [r2, #24]
 8001160:	4b15      	ldr	r3, [pc, #84]	; (80011b8 <MX_GPIO_Init+0xa8>)
 8001162:	699b      	ldr	r3, [r3, #24]
 8001164:	f003 0304 	and.w	r3, r3, #4
 8001168:	607b      	str	r3, [r7, #4]
 800116a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800116c:	4b12      	ldr	r3, [pc, #72]	; (80011b8 <MX_GPIO_Init+0xa8>)
 800116e:	699b      	ldr	r3, [r3, #24]
 8001170:	4a11      	ldr	r2, [pc, #68]	; (80011b8 <MX_GPIO_Init+0xa8>)
 8001172:	f043 0308 	orr.w	r3, r3, #8
 8001176:	6193      	str	r3, [r2, #24]
 8001178:	4b0f      	ldr	r3, [pc, #60]	; (80011b8 <MX_GPIO_Init+0xa8>)
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	f003 0308 	and.w	r3, r3, #8
 8001180:	603b      	str	r3, [r7, #0]
 8001182:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(userLed_GPIO_Port, userLed_Pin, GPIO_PIN_RESET);
 8001184:	2200      	movs	r2, #0
 8001186:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800118a:	480c      	ldr	r0, [pc, #48]	; (80011bc <MX_GPIO_Init+0xac>)
 800118c:	f001 f89e 	bl	80022cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = userLed_Pin;
 8001190:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001194:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001196:	2301      	movs	r3, #1
 8001198:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119e:	2302      	movs	r3, #2
 80011a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(userLed_GPIO_Port, &GPIO_InitStruct);
 80011a2:	f107 0310 	add.w	r3, r7, #16
 80011a6:	4619      	mov	r1, r3
 80011a8:	4804      	ldr	r0, [pc, #16]	; (80011bc <MX_GPIO_Init+0xac>)
 80011aa:	f000 ff0b 	bl	8001fc4 <HAL_GPIO_Init>

}
 80011ae:	bf00      	nop
 80011b0:	3720      	adds	r7, #32
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40021000 	.word	0x40021000
 80011bc:	40011000 	.word	0x40011000

080011c0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011c4:	4b12      	ldr	r3, [pc, #72]	; (8001210 <MX_I2C1_Init+0x50>)
 80011c6:	4a13      	ldr	r2, [pc, #76]	; (8001214 <MX_I2C1_Init+0x54>)
 80011c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011ca:	4b11      	ldr	r3, [pc, #68]	; (8001210 <MX_I2C1_Init+0x50>)
 80011cc:	4a12      	ldr	r2, [pc, #72]	; (8001218 <MX_I2C1_Init+0x58>)
 80011ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011d0:	4b0f      	ldr	r3, [pc, #60]	; (8001210 <MX_I2C1_Init+0x50>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011d6:	4b0e      	ldr	r3, [pc, #56]	; (8001210 <MX_I2C1_Init+0x50>)
 80011d8:	2200      	movs	r2, #0
 80011da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011dc:	4b0c      	ldr	r3, [pc, #48]	; (8001210 <MX_I2C1_Init+0x50>)
 80011de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011e2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011e4:	4b0a      	ldr	r3, [pc, #40]	; (8001210 <MX_I2C1_Init+0x50>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011ea:	4b09      	ldr	r3, [pc, #36]	; (8001210 <MX_I2C1_Init+0x50>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011f0:	4b07      	ldr	r3, [pc, #28]	; (8001210 <MX_I2C1_Init+0x50>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011f6:	4b06      	ldr	r3, [pc, #24]	; (8001210 <MX_I2C1_Init+0x50>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011fc:	4804      	ldr	r0, [pc, #16]	; (8001210 <MX_I2C1_Init+0x50>)
 80011fe:	f001 f87d 	bl	80022fc <HAL_I2C_Init>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001208:	f000 f914 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800120c:	bf00      	nop
 800120e:	bd80      	pop	{r7, pc}
 8001210:	20000238 	.word	0x20000238
 8001214:	40005400 	.word	0x40005400
 8001218:	000186a0 	.word	0x000186a0

0800121c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b088      	sub	sp, #32
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001224:	f107 0310 	add.w	r3, r7, #16
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a15      	ldr	r2, [pc, #84]	; (800128c <HAL_I2C_MspInit+0x70>)
 8001238:	4293      	cmp	r3, r2
 800123a:	d123      	bne.n	8001284 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800123c:	4b14      	ldr	r3, [pc, #80]	; (8001290 <HAL_I2C_MspInit+0x74>)
 800123e:	699b      	ldr	r3, [r3, #24]
 8001240:	4a13      	ldr	r2, [pc, #76]	; (8001290 <HAL_I2C_MspInit+0x74>)
 8001242:	f043 0308 	orr.w	r3, r3, #8
 8001246:	6193      	str	r3, [r2, #24]
 8001248:	4b11      	ldr	r3, [pc, #68]	; (8001290 <HAL_I2C_MspInit+0x74>)
 800124a:	699b      	ldr	r3, [r3, #24]
 800124c:	f003 0308 	and.w	r3, r3, #8
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001254:	23c0      	movs	r3, #192	; 0xc0
 8001256:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001258:	2312      	movs	r3, #18
 800125a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800125c:	2303      	movs	r3, #3
 800125e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001260:	f107 0310 	add.w	r3, r7, #16
 8001264:	4619      	mov	r1, r3
 8001266:	480b      	ldr	r0, [pc, #44]	; (8001294 <HAL_I2C_MspInit+0x78>)
 8001268:	f000 feac 	bl	8001fc4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800126c:	4b08      	ldr	r3, [pc, #32]	; (8001290 <HAL_I2C_MspInit+0x74>)
 800126e:	69db      	ldr	r3, [r3, #28]
 8001270:	4a07      	ldr	r2, [pc, #28]	; (8001290 <HAL_I2C_MspInit+0x74>)
 8001272:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001276:	61d3      	str	r3, [r2, #28]
 8001278:	4b05      	ldr	r3, [pc, #20]	; (8001290 <HAL_I2C_MspInit+0x74>)
 800127a:	69db      	ldr	r3, [r3, #28]
 800127c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001280:	60bb      	str	r3, [r7, #8]
 8001282:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001284:	bf00      	nop
 8001286:	3720      	adds	r7, #32
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40005400 	.word	0x40005400
 8001290:	40021000 	.word	0x40021000
 8001294:	40010c00 	.word	0x40010c00

08001298 <_write>:
/* USER CODE END PV */

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int _write(int fd, char* ptr, int len) {
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	60b9      	str	r1, [r7, #8]
 80012a2:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	b29a      	uxth	r2, r3
 80012a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012ac:	68b9      	ldr	r1, [r7, #8]
 80012ae:	4804      	ldr	r0, [pc, #16]	; (80012c0 <_write+0x28>)
 80012b0:	f002 fe23 	bl	8003efa <HAL_UART_Transmit>
    return len;
 80012b4:	687b      	ldr	r3, [r7, #4]
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	20000324 	.word	0x20000324

080012c4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af02      	add	r7, sp, #8
 80012ca:	6078      	str	r0, [r7, #4]
	 * I2C: 0 - FULL REVERSE; 128 - STOP; 255 - FULL FORWARD;
	 *
	 */

	//this function updates the pi controller with the current encoder reading
    PIController_Update(&controller, 20.0f);
 80012cc:	491a      	ldr	r1, [pc, #104]	; (8001338 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80012ce:	481b      	ldr	r0, [pc, #108]	; (800133c <HAL_TIM_PeriodElapsedCallback+0x78>)
 80012d0:	f000 f95b 	bl	800158a <PIController_Update>

    writeValue = convertsPiOutputToDriverInput(&controller);
 80012d4:	4819      	ldr	r0, [pc, #100]	; (800133c <HAL_TIM_PeriodElapsedCallback+0x78>)
 80012d6:	f000 f9eb 	bl	80016b0 <convertsPiOutputToDriverInput>
 80012da:	4603      	mov	r3, r0
 80012dc:	461a      	mov	r2, r3
 80012de:	4b18      	ldr	r3, [pc, #96]	; (8001340 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80012e0:	701a      	strb	r2, [r3, #0]

    /*REALIZAR CONVERSO VELOCIDADE -> BYTE*/

    check = HAL_I2C_Master_Transmit(&hi2c1, drv_Addr, &speedRegisterFirstMotor, 1, HAL_MAX_DELAY);
 80012e2:	23b0      	movs	r3, #176	; 0xb0
 80012e4:	b299      	uxth	r1, r3
 80012e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012ea:	9300      	str	r3, [sp, #0]
 80012ec:	2301      	movs	r3, #1
 80012ee:	4a15      	ldr	r2, [pc, #84]	; (8001344 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80012f0:	4815      	ldr	r0, [pc, #84]	; (8001348 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80012f2:	f001 f947 	bl	8002584 <HAL_I2C_Master_Transmit>
 80012f6:	4603      	mov	r3, r0
 80012f8:	461a      	mov	r2, r3
 80012fa:	4b14      	ldr	r3, [pc, #80]	; (800134c <HAL_TIM_PeriodElapsedCallback+0x88>)
 80012fc:	701a      	strb	r2, [r3, #0]
    if(check != HAL_OK){
 80012fe:	4b13      	ldr	r3, [pc, #76]	; (800134c <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d003      	beq.n	800130e <HAL_TIM_PeriodElapsedCallback+0x4a>
    	printf("Shit\n\r");
 8001306:	4812      	ldr	r0, [pc, #72]	; (8001350 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001308:	f003 fbf4 	bl	8004af4 <iprintf>
 800130c:	e002      	b.n	8001314 <HAL_TIM_PeriodElapsedCallback+0x50>
    }
    else{
    	//with the register acessed, write the new value (byte from converted speed)
    	//HAL_I2C_Master_Transmit(&hi2c, drv_Addr, pData, 1, HAL_MAX_DELAY);
    	printf("DEU CERTO");
 800130e:	4811      	ldr	r0, [pc, #68]	; (8001354 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001310:	f003 fbf0 	bl	8004af4 <iprintf>
    }


    //HAL_I2C_Master_Transmit(hi2c, DevAddress, pData, Size, Timeout)

    printf("SPEED: %.2f, dStep: %d\r\n", encoder.w_speed, encoder.step);
 8001314:	4b10      	ldr	r3, [pc, #64]	; (8001358 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff f885 	bl	8000428 <__aeabi_f2d>
 800131e:	4602      	mov	r2, r0
 8001320:	460b      	mov	r3, r1
 8001322:	490d      	ldr	r1, [pc, #52]	; (8001358 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001324:	f9b1 100a 	ldrsh.w	r1, [r1, #10]
 8001328:	9100      	str	r1, [sp, #0]
 800132a:	480c      	ldr	r0, [pc, #48]	; (800135c <HAL_TIM_PeriodElapsedCallback+0x98>)
 800132c:	f003 fbe2 	bl	8004af4 <iprintf>

}
 8001330:	bf00      	nop
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	41a00000 	.word	0x41a00000
 800133c:	20000010 	.word	0x20000010
 8001340:	2000028d 	.word	0x2000028d
 8001344:	2000003c 	.word	0x2000003c
 8001348:	20000238 	.word	0x20000238
 800134c:	2000028c 	.word	0x2000028c
 8001350:	08006c98 	.word	0x08006c98
 8001354:	08006ca0 	.word	0x08006ca0
 8001358:	20000000 	.word	0x20000000
 800135c:	08006cac 	.word	0x08006cac

08001360 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001364:	f000 fcbe 	bl	8001ce4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001368:	f000 f820 	bl	80013ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800136c:	f7ff fed0 	bl	8001110 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001370:	f000 fc1c 	bl	8001bac <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001374:	f000 fb4c 	bl	8001a10 <MX_TIM2_Init>
  MX_TIM1_Init();
 8001378:	f000 fafa 	bl	8001970 <MX_TIM1_Init>
  MX_I2C1_Init();
 800137c:	f7ff ff20 	bl	80011c0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);//start encoder timer
 8001380:	213c      	movs	r1, #60	; 0x3c
 8001382:	4806      	ldr	r0, [pc, #24]	; (800139c <main+0x3c>)
 8001384:	f002 f962 	bl	800364c <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim1);//start interrupt timer
 8001388:	4805      	ldr	r0, [pc, #20]	; (80013a0 <main+0x40>)
 800138a:	f002 f86b 	bl	8003464 <HAL_TIM_Base_Start_IT>
  HAL_I2C_Init(&hi2c1);//to be used by i2c
 800138e:	4805      	ldr	r0, [pc, #20]	; (80013a4 <main+0x44>)
 8001390:	f000 ffb4 	bl	80022fc <HAL_I2C_Init>

  PIController_Init(&controller);
 8001394:	4804      	ldr	r0, [pc, #16]	; (80013a8 <main+0x48>)
 8001396:	f000 f8e3 	bl	8001560 <PIController_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800139a:	e7fe      	b.n	800139a <main+0x3a>
 800139c:	200002dc 	.word	0x200002dc
 80013a0:	20000294 	.word	0x20000294
 80013a4:	20000238 	.word	0x20000238
 80013a8:	20000010 	.word	0x20000010

080013ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b090      	sub	sp, #64	; 0x40
 80013b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013b2:	f107 0318 	add.w	r3, r7, #24
 80013b6:	2228      	movs	r2, #40	; 0x28
 80013b8:	2100      	movs	r1, #0
 80013ba:	4618      	mov	r0, r3
 80013bc:	f002 ff32 	bl	8004224 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013c0:	1d3b      	adds	r3, r7, #4
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]
 80013c8:	609a      	str	r2, [r3, #8]
 80013ca:	60da      	str	r2, [r3, #12]
 80013cc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013ce:	2301      	movs	r3, #1
 80013d0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013d6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80013d8:	2300      	movs	r3, #0
 80013da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013dc:	2301      	movs	r3, #1
 80013de:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013e0:	2302      	movs	r3, #2
 80013e2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013e8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 80013ea:	2300      	movs	r3, #0
 80013ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ee:	f107 0318 	add.w	r3, r7, #24
 80013f2:	4618      	mov	r0, r3
 80013f4:	f001 fbcc 	bl	8002b90 <HAL_RCC_OscConfig>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <SystemClock_Config+0x56>
  {
    Error_Handler();
 80013fe:	f000 f819 	bl	8001434 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001402:	230f      	movs	r3, #15
 8001404:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001406:	2302      	movs	r3, #2
 8001408:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800140a:	2380      	movs	r3, #128	; 0x80
 800140c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800140e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001412:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001414:	2300      	movs	r3, #0
 8001416:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001418:	1d3b      	adds	r3, r7, #4
 800141a:	2100      	movs	r1, #0
 800141c:	4618      	mov	r0, r3
 800141e:	f001 fe39 	bl	8003094 <HAL_RCC_ClockConfig>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001428:	f000 f804 	bl	8001434 <Error_Handler>
  }
}
 800142c:	bf00      	nop
 800142e:	3740      	adds	r7, #64	; 0x40
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}

08001434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001438:	b672      	cpsid	i
}
 800143a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800143c:	e7fe      	b.n	800143c <Error_Handler+0x8>
	...

08001440 <calculate_encoder>:
#include "tim.h"

/*============ENCODER FUNCTIONS============*/ 

void calculate_encoder(Encoder_Struct* encoder)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
	encoder->cnt_current = encoder->timer->Instance->CNT;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001450:	b29a      	uxth	r2, r3
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	809a      	strh	r2, [r3, #4]

    if(encoder->cnt_current == encoder->cnt_prev){ // motor stop
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	889a      	ldrh	r2, [r3, #4]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	88db      	ldrh	r3, [r3, #6]
 800145e:	429a      	cmp	r2, r3
 8001460:	d10a      	bne.n	8001478 <calculate_encoder+0x38>
        encoder->step = 0; // update step
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2200      	movs	r2, #0
 8001466:	815a      	strh	r2, [r3, #10]
        encoder->dir = DIR_STOP; // update dir 
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2200      	movs	r2, #0
 800146c:	721a      	strb	r2, [r3, #8]
        encoder->w_speed = 0;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	f04f 0200 	mov.w	r2, #0
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	e063      	b.n	8001540 <calculate_encoder+0x100>
    }
  else{ // motor in running
    if(ABS(encoder->cnt_prev - ENC_DSTEP_MAX) > ENC_DSTEP_MAX){ //overflow case: |current-prev| e.g. rw: |65534-320| or fw: |4000-63200|
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	88db      	ldrh	r3, [r3, #6]
 800147c:	f247 5230 	movw	r2, #30000	; 0x7530
 8001480:	4293      	cmp	r3, r2
 8001482:	d923      	bls.n	80014cc <calculate_encoder+0x8c>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	88db      	ldrh	r3, [r3, #6]
 8001488:	f64e 2260 	movw	r2, #60000	; 0xea60
 800148c:	4293      	cmp	r3, r2
 800148e:	d91d      	bls.n	80014cc <calculate_encoder+0x8c>
      if(encoder->cnt_current > encoder->cnt_prev) //reverse
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	889a      	ldrh	r2, [r3, #4]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	88db      	ldrh	r3, [r3, #6]
 8001498:	429a      	cmp	r2, r3
 800149a:	d90b      	bls.n	80014b4 <calculate_encoder+0x74>
        encoder->step = -1*(encoder->cnt_prev + (65535 - encoder->cnt_current));
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	889a      	ldrh	r2, [r3, #4]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	88db      	ldrh	r3, [r3, #6]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	b29b      	uxth	r3, r3
 80014a8:	3301      	adds	r3, #1
 80014aa:	b29b      	uxth	r3, r3
 80014ac:	b21a      	sxth	r2, r3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	815a      	strh	r2, [r3, #10]
      if(encoder->cnt_current > encoder->cnt_prev) //reverse
 80014b2:	e045      	b.n	8001540 <calculate_encoder+0x100>
      else //forward
        encoder->step = (65535 - encoder->cnt_prev) + encoder->cnt_current;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	889a      	ldrh	r2, [r3, #4]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	88db      	ldrh	r3, [r3, #6]
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	b29b      	uxth	r3, r3
 80014c0:	3b01      	subs	r3, #1
 80014c2:	b29b      	uxth	r3, r3
 80014c4:	b21a      	sxth	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	815a      	strh	r2, [r3, #10]
      if(encoder->cnt_current > encoder->cnt_prev) //reverse
 80014ca:	e039      	b.n	8001540 <calculate_encoder+0x100>
    }
    else{ // general case
      encoder->step = encoder->cnt_current - encoder->cnt_prev;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	889a      	ldrh	r2, [r3, #4]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	88db      	ldrh	r3, [r3, #6]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	b21a      	sxth	r2, r3
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	815a      	strh	r2, [r3, #10]
      encoder->dir = (encoder->step > 0) ? DIR_FORWARD : DIR_REVERSE; //update dir
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	dd01      	ble.n	80014ec <calculate_encoder+0xac>
 80014e8:	2201      	movs	r2, #1
 80014ea:	e001      	b.n	80014f0 <calculate_encoder+0xb0>
 80014ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	721a      	strb	r2, [r3, #8]
      encoder->w_speed = (((float)encoder->step / ENT_CNT_PER_REV) / ENC_DT) * 60.0f;// * MOTOR_GEARRATIO; //angular speed in RPM
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80014fa:	4618      	mov	r0, r3
 80014fc:	f7ff fbce 	bl	8000c9c <__aeabi_i2f>
 8001500:	4603      	mov	r3, r0
 8001502:	4915      	ldr	r1, [pc, #84]	; (8001558 <calculate_encoder+0x118>)
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff fcd1 	bl	8000eac <__aeabi_fdiv>
 800150a:	4603      	mov	r3, r0
 800150c:	4618      	mov	r0, r3
 800150e:	f7fe ff8b 	bl	8000428 <__aeabi_f2d>
 8001512:	a30f      	add	r3, pc, #60	; (adr r3, 8001550 <calculate_encoder+0x110>)
 8001514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001518:	f7ff f908 	bl	800072c <__aeabi_ddiv>
 800151c:	4602      	mov	r2, r0
 800151e:	460b      	mov	r3, r1
 8001520:	4610      	mov	r0, r2
 8001522:	4619      	mov	r1, r3
 8001524:	f04f 0200 	mov.w	r2, #0
 8001528:	4b0c      	ldr	r3, [pc, #48]	; (800155c <calculate_encoder+0x11c>)
 800152a:	f7fe ffd5 	bl	80004d8 <__aeabi_dmul>
 800152e:	4602      	mov	r2, r0
 8001530:	460b      	mov	r3, r1
 8001532:	4610      	mov	r0, r2
 8001534:	4619      	mov	r1, r3
 8001536:	f7ff faa7 	bl	8000a88 <__aeabi_d2f>
 800153a:	4602      	mov	r2, r0
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	60da      	str	r2, [r3, #12]
    }
  }
  encoder->cnt_prev = encoder->cnt_current; //update cnt_prev counter.
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	889a      	ldrh	r2, [r3, #4]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	80da      	strh	r2, [r3, #6]
}
 8001548:	bf00      	nop
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	47ae147b 	.word	0x47ae147b
 8001554:	3f947ae1 	.word	0x3f947ae1
 8001558:	459c4000 	.word	0x459c4000
 800155c:	404e0000 	.word	0x404e0000

08001560 <PIController_Init>:
}


/*============PI CONTROLLER FUNCTIONS============*/ 
void PIController_Init(PIController *pi)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  // resets controller variables
	pi->integrator = 0.0f;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f04f 0200 	mov.w	r2, #0
 800156e:	621a      	str	r2, [r3, #32]
	pi->prevError  = 0.0f;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f04f 0200 	mov.w	r2, #0
 8001576:	625a      	str	r2, [r3, #36]	; 0x24

	pi->out = 0.0f;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f04f 0200 	mov.w	r2, #0
 800157e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001580:	bf00      	nop
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	bc80      	pop	{r7}
 8001588:	4770      	bx	lr

0800158a <PIController_Update>:

float PIController_Update(PIController *pi, float setpoint)
{
 800158a:	b5b0      	push	{r4, r5, r7, lr}
 800158c:	b084      	sub	sp, #16
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]
 8001592:	6039      	str	r1, [r7, #0]
   calculate_encoder(pi->encoder);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4618      	mov	r0, r3
 800159a:	f7ff ff51 	bl	8001440 <calculate_encoder>

  float error = setpoint - pi->encoder->w_speed;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	4619      	mov	r1, r3
 80015a6:	6838      	ldr	r0, [r7, #0]
 80015a8:	f7ff fac2 	bl	8000b30 <__aeabi_fsub>
 80015ac:	4603      	mov	r3, r0
 80015ae:	60fb      	str	r3, [r7, #12]
  float proportional = pi->Kp * error;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	4619      	mov	r1, r3
 80015b6:	68f8      	ldr	r0, [r7, #12]
 80015b8:	f7ff fbc4 	bl	8000d44 <__aeabi_fmul>
 80015bc:	4603      	mov	r3, r0
 80015be:	60bb      	str	r3, [r7, #8]

  pi->integrator +=  0.5f * pi->Ki * pi->T * (error + pi->prevError);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6a1c      	ldr	r4, [r3, #32]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7ff fbb9 	bl	8000d44 <__aeabi_fmul>
 80015d2:	4603      	mov	r3, r0
 80015d4:	461a      	mov	r2, r3
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	69db      	ldr	r3, [r3, #28]
 80015da:	4619      	mov	r1, r3
 80015dc:	4610      	mov	r0, r2
 80015de:	f7ff fbb1 	bl	8000d44 <__aeabi_fmul>
 80015e2:	4603      	mov	r3, r0
 80015e4:	461d      	mov	r5, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ea:	68f9      	ldr	r1, [r7, #12]
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7ff faa1 	bl	8000b34 <__addsf3>
 80015f2:	4603      	mov	r3, r0
 80015f4:	4619      	mov	r1, r3
 80015f6:	4628      	mov	r0, r5
 80015f8:	f7ff fba4 	bl	8000d44 <__aeabi_fmul>
 80015fc:	4603      	mov	r3, r0
 80015fe:	4619      	mov	r1, r3
 8001600:	4620      	mov	r0, r4
 8001602:	f7ff fa97 	bl	8000b34 <__addsf3>
 8001606:	4603      	mov	r3, r0
 8001608:	461a      	mov	r2, r3
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	621a      	str	r2, [r3, #32]
  //pi->integrator += pi->T * error; QUAL VERSO USAR?


	// Anti-wind-up for the integrator
  if (pi->integrator > pi->limMaxInt) 
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6a1a      	ldr	r2, [r3, #32]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	699b      	ldr	r3, [r3, #24]
 8001616:	4619      	mov	r1, r3
 8001618:	4610      	mov	r0, r2
 800161a:	f7ff fd4f 	bl	80010bc <__aeabi_fcmpgt>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d004      	beq.n	800162e <PIController_Update+0xa4>
      pi->integrator = pi->limMaxInt;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	699a      	ldr	r2, [r3, #24]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	621a      	str	r2, [r3, #32]
 800162c:	e00e      	b.n	800164c <PIController_Update+0xc2>
  else if (pi->integrator < pi->limMinInt) 
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6a1a      	ldr	r2, [r3, #32]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	695b      	ldr	r3, [r3, #20]
 8001636:	4619      	mov	r1, r3
 8001638:	4610      	mov	r0, r2
 800163a:	f7ff fd21 	bl	8001080 <__aeabi_fcmplt>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d003      	beq.n	800164c <PIController_Update+0xc2>
      pi->integrator = pi->limMinInt;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	695a      	ldr	r2, [r3, #20]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	621a      	str	r2, [r3, #32]
  

  //pi output
  pi->out = proportional + pi->integrator;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6a1b      	ldr	r3, [r3, #32]
 8001650:	68b9      	ldr	r1, [r7, #8]
 8001652:	4618      	mov	r0, r3
 8001654:	f7ff fa6e 	bl	8000b34 <__addsf3>
 8001658:	4603      	mov	r3, r0
 800165a:	461a      	mov	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	629a      	str	r2, [r3, #40]	; 0x28
  //pi->out = proportional + pi->ki * pi->integrator; QUAL VERSO USAR?

  //anti-wind up for the output
  if (pi->out > pi->limMax) {
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	691b      	ldr	r3, [r3, #16]
 8001668:	4619      	mov	r1, r3
 800166a:	4610      	mov	r0, r2
 800166c:	f7ff fd26 	bl	80010bc <__aeabi_fcmpgt>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d004      	beq.n	8001680 <PIController_Update+0xf6>
      pi->out = pi->limMax;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	691a      	ldr	r2, [r3, #16]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	629a      	str	r2, [r3, #40]	; 0x28
 800167e:	e00e      	b.n	800169e <PIController_Update+0x114>
    } 
  else if (pi->out < pi->limMin) {
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	4619      	mov	r1, r3
 800168a:	4610      	mov	r0, r2
 800168c:	f7ff fcf8 	bl	8001080 <__aeabi_fcmplt>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d003      	beq.n	800169e <PIController_Update+0x114>
      pi->out = pi->limMin;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	68da      	ldr	r2, [r3, #12]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  //updates for next iteration
  pi->prevError = error;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	68fa      	ldr	r2, [r7, #12]
 80016a2:	625a      	str	r2, [r3, #36]	; 0x24

  return pi->out;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3710      	adds	r7, #16
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bdb0      	pop	{r4, r5, r7, pc}

080016b0 <convertsPiOutputToDriverInput>:

//TODO: REBUILD MATH
uint8_t convertsPiOutputToDriverInput(const PIController* pid){
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
	float output = pid->out;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016bc:	60bb      	str	r3, [r7, #8]
	uint8_t outCome = 0x00;
 80016be:	2300      	movs	r3, #0
 80016c0:	73fb      	strb	r3, [r7, #15]
	if(output > 0 ){
 80016c2:	f04f 0100 	mov.w	r1, #0
 80016c6:	68b8      	ldr	r0, [r7, #8]
 80016c8:	f7ff fcf8 	bl	80010bc <__aeabi_fcmpgt>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d011      	beq.n	80016f6 <convertsPiOutputToDriverInput+0x46>
		outCome = (output/pid->limMax) * 127;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	691b      	ldr	r3, [r3, #16]
 80016d6:	4619      	mov	r1, r3
 80016d8:	68b8      	ldr	r0, [r7, #8]
 80016da:	f7ff fbe7 	bl	8000eac <__aeabi_fdiv>
 80016de:	4603      	mov	r3, r0
 80016e0:	4914      	ldr	r1, [pc, #80]	; (8001734 <convertsPiOutputToDriverInput+0x84>)
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7ff fb2e 	bl	8000d44 <__aeabi_fmul>
 80016e8:	4603      	mov	r3, r0
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7ff fcf0 	bl	80010d0 <__aeabi_f2uiz>
 80016f0:	4603      	mov	r3, r0
 80016f2:	73fb      	strb	r3, [r7, #15]
 80016f4:	e018      	b.n	8001728 <convertsPiOutputToDriverInput+0x78>
	}
	else if(output < 0){
 80016f6:	f04f 0100 	mov.w	r1, #0
 80016fa:	68b8      	ldr	r0, [r7, #8]
 80016fc:	f7ff fcc0 	bl	8001080 <__aeabi_fcmplt>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d010      	beq.n	8001728 <convertsPiOutputToDriverInput+0x78>
		outCome = (output/pid->limMin) * 127;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	68db      	ldr	r3, [r3, #12]
 800170a:	4619      	mov	r1, r3
 800170c:	68b8      	ldr	r0, [r7, #8]
 800170e:	f7ff fbcd 	bl	8000eac <__aeabi_fdiv>
 8001712:	4603      	mov	r3, r0
 8001714:	4907      	ldr	r1, [pc, #28]	; (8001734 <convertsPiOutputToDriverInput+0x84>)
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff fb14 	bl	8000d44 <__aeabi_fmul>
 800171c:	4603      	mov	r3, r0
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff fcd6 	bl	80010d0 <__aeabi_f2uiz>
 8001724:	4603      	mov	r3, r0
 8001726:	73fb      	strb	r3, [r7, #15]
	}
	return outCome;
 8001728:	7bfb      	ldrb	r3, [r7, #15]
}
 800172a:	4618      	mov	r0, r3
 800172c:	3710      	adds	r7, #16
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	42fe0000 	.word	0x42fe0000

08001738 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800173e:	4b0e      	ldr	r3, [pc, #56]	; (8001778 <HAL_MspInit+0x40>)
 8001740:	699b      	ldr	r3, [r3, #24]
 8001742:	4a0d      	ldr	r2, [pc, #52]	; (8001778 <HAL_MspInit+0x40>)
 8001744:	f043 0301 	orr.w	r3, r3, #1
 8001748:	6193      	str	r3, [r2, #24]
 800174a:	4b0b      	ldr	r3, [pc, #44]	; (8001778 <HAL_MspInit+0x40>)
 800174c:	699b      	ldr	r3, [r3, #24]
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	607b      	str	r3, [r7, #4]
 8001754:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001756:	4b08      	ldr	r3, [pc, #32]	; (8001778 <HAL_MspInit+0x40>)
 8001758:	69db      	ldr	r3, [r3, #28]
 800175a:	4a07      	ldr	r2, [pc, #28]	; (8001778 <HAL_MspInit+0x40>)
 800175c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001760:	61d3      	str	r3, [r2, #28]
 8001762:	4b05      	ldr	r3, [pc, #20]	; (8001778 <HAL_MspInit+0x40>)
 8001764:	69db      	ldr	r3, [r3, #28]
 8001766:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800176a:	603b      	str	r3, [r7, #0]
 800176c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800176e:	bf00      	nop
 8001770:	370c      	adds	r7, #12
 8001772:	46bd      	mov	sp, r7
 8001774:	bc80      	pop	{r7}
 8001776:	4770      	bx	lr
 8001778:	40021000 	.word	0x40021000

0800177c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001780:	e7fe      	b.n	8001780 <NMI_Handler+0x4>

08001782 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001782:	b480      	push	{r7}
 8001784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001786:	e7fe      	b.n	8001786 <HardFault_Handler+0x4>

08001788 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800178c:	e7fe      	b.n	800178c <MemManage_Handler+0x4>

0800178e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800178e:	b480      	push	{r7}
 8001790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001792:	e7fe      	b.n	8001792 <BusFault_Handler+0x4>

08001794 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001798:	e7fe      	b.n	8001798 <UsageFault_Handler+0x4>

0800179a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800179a:	b480      	push	{r7}
 800179c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800179e:	bf00      	nop
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bc80      	pop	{r7}
 80017a4:	4770      	bx	lr

080017a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017a6:	b480      	push	{r7}
 80017a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017aa:	bf00      	nop
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bc80      	pop	{r7}
 80017b0:	4770      	bx	lr

080017b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017b2:	b480      	push	{r7}
 80017b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017b6:	bf00      	nop
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bc80      	pop	{r7}
 80017bc:	4770      	bx	lr

080017be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017be:	b580      	push	{r7, lr}
 80017c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017c2:	f000 fad5 	bl	8001d70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017c6:	bf00      	nop
 80017c8:	bd80      	pop	{r7, pc}
	...

080017cc <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80017d0:	4802      	ldr	r0, [pc, #8]	; (80017dc <TIM1_BRK_IRQHandler+0x10>)
 80017d2:	f001 ffc9 	bl	8003768 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 80017d6:	bf00      	nop
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	20000294 	.word	0x20000294

080017e0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80017e4:	4802      	ldr	r0, [pc, #8]	; (80017f0 <TIM1_UP_IRQHandler+0x10>)
 80017e6:	f001 ffbf 	bl	8003768 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	20000294 	.word	0x20000294

080017f4 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80017f8:	4802      	ldr	r0, [pc, #8]	; (8001804 <TIM1_TRG_COM_IRQHandler+0x10>)
 80017fa:	f001 ffb5 	bl	8003768 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000294 	.word	0x20000294

08001808 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800180c:	4802      	ldr	r0, [pc, #8]	; (8001818 <TIM1_CC_IRQHandler+0x10>)
 800180e:	f001 ffab 	bl	8003768 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	20000294 	.word	0x20000294

0800181c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
	return 1;
 8001820:	2301      	movs	r3, #1
}
 8001822:	4618      	mov	r0, r3
 8001824:	46bd      	mov	sp, r7
 8001826:	bc80      	pop	{r7}
 8001828:	4770      	bx	lr

0800182a <_kill>:

int _kill(int pid, int sig)
{
 800182a:	b580      	push	{r7, lr}
 800182c:	b082      	sub	sp, #8
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]
 8001832:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001834:	f002 fccc 	bl	80041d0 <__errno>
 8001838:	4603      	mov	r3, r0
 800183a:	2216      	movs	r2, #22
 800183c:	601a      	str	r2, [r3, #0]
	return -1;
 800183e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001842:	4618      	mov	r0, r3
 8001844:	3708      	adds	r7, #8
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}

0800184a <_exit>:

void _exit (int status)
{
 800184a:	b580      	push	{r7, lr}
 800184c:	b082      	sub	sp, #8
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001852:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f7ff ffe7 	bl	800182a <_kill>
	while (1) {}		/* Make sure we hang here */
 800185c:	e7fe      	b.n	800185c <_exit+0x12>

0800185e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	b086      	sub	sp, #24
 8001862:	af00      	add	r7, sp, #0
 8001864:	60f8      	str	r0, [r7, #12]
 8001866:	60b9      	str	r1, [r7, #8]
 8001868:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800186a:	2300      	movs	r3, #0
 800186c:	617b      	str	r3, [r7, #20]
 800186e:	e00a      	b.n	8001886 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001870:	f3af 8000 	nop.w
 8001874:	4601      	mov	r1, r0
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	1c5a      	adds	r2, r3, #1
 800187a:	60ba      	str	r2, [r7, #8]
 800187c:	b2ca      	uxtb	r2, r1
 800187e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	3301      	adds	r3, #1
 8001884:	617b      	str	r3, [r7, #20]
 8001886:	697a      	ldr	r2, [r7, #20]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	429a      	cmp	r2, r3
 800188c:	dbf0      	blt.n	8001870 <_read+0x12>
	}

return len;
 800188e:	687b      	ldr	r3, [r7, #4]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3718      	adds	r7, #24
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}

08001898 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
	return -1;
 80018a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	370c      	adds	r7, #12
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bc80      	pop	{r7}
 80018ac:	4770      	bx	lr

080018ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018ae:	b480      	push	{r7}
 80018b0:	b083      	sub	sp, #12
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	6078      	str	r0, [r7, #4]
 80018b6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018be:	605a      	str	r2, [r3, #4]
	return 0;
 80018c0:	2300      	movs	r3, #0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	370c      	adds	r7, #12
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bc80      	pop	{r7}
 80018ca:	4770      	bx	lr

080018cc <_isatty>:

int _isatty(int file)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
	return 1;
 80018d4:	2301      	movs	r3, #1
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	370c      	adds	r7, #12
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr

080018e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b085      	sub	sp, #20
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	60f8      	str	r0, [r7, #12]
 80018e8:	60b9      	str	r1, [r7, #8]
 80018ea:	607a      	str	r2, [r7, #4]
	return 0;
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3714      	adds	r7, #20
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bc80      	pop	{r7}
 80018f6:	4770      	bx	lr

080018f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001900:	4a14      	ldr	r2, [pc, #80]	; (8001954 <_sbrk+0x5c>)
 8001902:	4b15      	ldr	r3, [pc, #84]	; (8001958 <_sbrk+0x60>)
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800190c:	4b13      	ldr	r3, [pc, #76]	; (800195c <_sbrk+0x64>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d102      	bne.n	800191a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001914:	4b11      	ldr	r3, [pc, #68]	; (800195c <_sbrk+0x64>)
 8001916:	4a12      	ldr	r2, [pc, #72]	; (8001960 <_sbrk+0x68>)
 8001918:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800191a:	4b10      	ldr	r3, [pc, #64]	; (800195c <_sbrk+0x64>)
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4413      	add	r3, r2
 8001922:	693a      	ldr	r2, [r7, #16]
 8001924:	429a      	cmp	r2, r3
 8001926:	d207      	bcs.n	8001938 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001928:	f002 fc52 	bl	80041d0 <__errno>
 800192c:	4603      	mov	r3, r0
 800192e:	220c      	movs	r2, #12
 8001930:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001932:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001936:	e009      	b.n	800194c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001938:	4b08      	ldr	r3, [pc, #32]	; (800195c <_sbrk+0x64>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800193e:	4b07      	ldr	r3, [pc, #28]	; (800195c <_sbrk+0x64>)
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4413      	add	r3, r2
 8001946:	4a05      	ldr	r2, [pc, #20]	; (800195c <_sbrk+0x64>)
 8001948:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800194a:	68fb      	ldr	r3, [r7, #12]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3718      	adds	r7, #24
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	20005000 	.word	0x20005000
 8001958:	00000400 	.word	0x00000400
 800195c:	20000290 	.word	0x20000290
 8001960:	20000380 	.word	0x20000380

08001964 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001968:	bf00      	nop
 800196a:	46bd      	mov	sp, r7
 800196c:	bc80      	pop	{r7}
 800196e:	4770      	bx	lr

08001970 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b086      	sub	sp, #24
 8001974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001976:	f107 0308 	add.w	r3, r7, #8
 800197a:	2200      	movs	r2, #0
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	605a      	str	r2, [r3, #4]
 8001980:	609a      	str	r2, [r3, #8]
 8001982:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001984:	463b      	mov	r3, r7
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800198c:	4b1e      	ldr	r3, [pc, #120]	; (8001a08 <MX_TIM1_Init+0x98>)
 800198e:	4a1f      	ldr	r2, [pc, #124]	; (8001a0c <MX_TIM1_Init+0x9c>)
 8001990:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15;
 8001992:	4b1d      	ldr	r3, [pc, #116]	; (8001a08 <MX_TIM1_Init+0x98>)
 8001994:	220f      	movs	r2, #15
 8001996:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001998:	4b1b      	ldr	r3, [pc, #108]	; (8001a08 <MX_TIM1_Init+0x98>)
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8000;
 800199e:	4b1a      	ldr	r3, [pc, #104]	; (8001a08 <MX_TIM1_Init+0x98>)
 80019a0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80019a4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019a6:	4b18      	ldr	r3, [pc, #96]	; (8001a08 <MX_TIM1_Init+0x98>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019ac:	4b16      	ldr	r3, [pc, #88]	; (8001a08 <MX_TIM1_Init+0x98>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019b2:	4b15      	ldr	r3, [pc, #84]	; (8001a08 <MX_TIM1_Init+0x98>)
 80019b4:	2280      	movs	r2, #128	; 0x80
 80019b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80019b8:	4813      	ldr	r0, [pc, #76]	; (8001a08 <MX_TIM1_Init+0x98>)
 80019ba:	f001 fd03 	bl	80033c4 <HAL_TIM_Base_Init>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80019c4:	f7ff fd36 	bl	8001434 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80019ce:	f107 0308 	add.w	r3, r7, #8
 80019d2:	4619      	mov	r1, r3
 80019d4:	480c      	ldr	r0, [pc, #48]	; (8001a08 <MX_TIM1_Init+0x98>)
 80019d6:	f001 ffcf 	bl	8003978 <HAL_TIM_ConfigClockSource>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80019e0:	f7ff fd28 	bl	8001434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019e4:	2300      	movs	r3, #0
 80019e6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019e8:	2300      	movs	r3, #0
 80019ea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019ec:	463b      	mov	r3, r7
 80019ee:	4619      	mov	r1, r3
 80019f0:	4805      	ldr	r0, [pc, #20]	; (8001a08 <MX_TIM1_Init+0x98>)
 80019f2:	f002 f9c5 	bl	8003d80 <HAL_TIMEx_MasterConfigSynchronization>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80019fc:	f7ff fd1a 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a00:	bf00      	nop
 8001a02:	3718      	adds	r7, #24
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	20000294 	.word	0x20000294
 8001a0c:	40012c00 	.word	0x40012c00

08001a10 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b08c      	sub	sp, #48	; 0x30
 8001a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a16:	f107 030c 	add.w	r3, r7, #12
 8001a1a:	2224      	movs	r2, #36	; 0x24
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f002 fc00 	bl	8004224 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a24:	1d3b      	adds	r3, r7, #4
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a2c:	4b21      	ldr	r3, [pc, #132]	; (8001ab4 <MX_TIM2_Init+0xa4>)
 8001a2e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a32:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001a34:	4b1f      	ldr	r3, [pc, #124]	; (8001ab4 <MX_TIM2_Init+0xa4>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a3a:	4b1e      	ldr	r3, [pc, #120]	; (8001ab4 <MX_TIM2_Init+0xa4>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001a40:	4b1c      	ldr	r3, [pc, #112]	; (8001ab4 <MX_TIM2_Init+0xa4>)
 8001a42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a46:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a48:	4b1a      	ldr	r3, [pc, #104]	; (8001ab4 <MX_TIM2_Init+0xa4>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a4e:	4b19      	ldr	r3, [pc, #100]	; (8001ab4 <MX_TIM2_Init+0xa4>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001a54:	2301      	movs	r3, #1
 8001a56:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a60:	2300      	movs	r3, #0
 8001a62:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a64:	2300      	movs	r3, #0
 8001a66:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a70:	2300      	movs	r3, #0
 8001a72:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001a74:	2300      	movs	r3, #0
 8001a76:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001a78:	f107 030c 	add.w	r3, r7, #12
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	480d      	ldr	r0, [pc, #52]	; (8001ab4 <MX_TIM2_Init+0xa4>)
 8001a80:	f001 fd42 	bl	8003508 <HAL_TIM_Encoder_Init>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001a8a:	f7ff fcd3 	bl	8001434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a92:	2300      	movs	r3, #0
 8001a94:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a96:	1d3b      	adds	r3, r7, #4
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4806      	ldr	r0, [pc, #24]	; (8001ab4 <MX_TIM2_Init+0xa4>)
 8001a9c:	f002 f970 	bl	8003d80 <HAL_TIMEx_MasterConfigSynchronization>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001aa6:	f7ff fcc5 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001aaa:	bf00      	nop
 8001aac:	3730      	adds	r7, #48	; 0x30
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	200002dc 	.word	0x200002dc

08001ab8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a19      	ldr	r2, [pc, #100]	; (8001b2c <HAL_TIM_Base_MspInit+0x74>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d12b      	bne.n	8001b22 <HAL_TIM_Base_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001aca:	4b19      	ldr	r3, [pc, #100]	; (8001b30 <HAL_TIM_Base_MspInit+0x78>)
 8001acc:	699b      	ldr	r3, [r3, #24]
 8001ace:	4a18      	ldr	r2, [pc, #96]	; (8001b30 <HAL_TIM_Base_MspInit+0x78>)
 8001ad0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ad4:	6193      	str	r3, [r2, #24]
 8001ad6:	4b16      	ldr	r3, [pc, #88]	; (8001b30 <HAL_TIM_Base_MspInit+0x78>)
 8001ad8:	699b      	ldr	r3, [r3, #24]
 8001ada:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ade:	60fb      	str	r3, [r7, #12]
 8001ae0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	2018      	movs	r0, #24
 8001ae8:	f000 fa35 	bl	8001f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8001aec:	2018      	movs	r0, #24
 8001aee:	f000 fa4e 	bl	8001f8e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001af2:	2200      	movs	r2, #0
 8001af4:	2100      	movs	r1, #0
 8001af6:	2019      	movs	r0, #25
 8001af8:	f000 fa2d 	bl	8001f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001afc:	2019      	movs	r0, #25
 8001afe:	f000 fa46 	bl	8001f8e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 8001b02:	2200      	movs	r2, #0
 8001b04:	2100      	movs	r1, #0
 8001b06:	201a      	movs	r0, #26
 8001b08:	f000 fa25 	bl	8001f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8001b0c:	201a      	movs	r0, #26
 8001b0e:	f000 fa3e 	bl	8001f8e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001b12:	2200      	movs	r2, #0
 8001b14:	2100      	movs	r1, #0
 8001b16:	201b      	movs	r0, #27
 8001b18:	f000 fa1d 	bl	8001f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001b1c:	201b      	movs	r0, #27
 8001b1e:	f000 fa36 	bl	8001f8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001b22:	bf00      	nop
 8001b24:	3710      	adds	r7, #16
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40012c00 	.word	0x40012c00
 8001b30:	40021000 	.word	0x40021000

08001b34 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b088      	sub	sp, #32
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3c:	f107 0310 	add.w	r3, r7, #16
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	605a      	str	r2, [r3, #4]
 8001b46:	609a      	str	r2, [r3, #8]
 8001b48:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b52:	d123      	bne.n	8001b9c <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b54:	4b13      	ldr	r3, [pc, #76]	; (8001ba4 <HAL_TIM_Encoder_MspInit+0x70>)
 8001b56:	69db      	ldr	r3, [r3, #28]
 8001b58:	4a12      	ldr	r2, [pc, #72]	; (8001ba4 <HAL_TIM_Encoder_MspInit+0x70>)
 8001b5a:	f043 0301 	orr.w	r3, r3, #1
 8001b5e:	61d3      	str	r3, [r2, #28]
 8001b60:	4b10      	ldr	r3, [pc, #64]	; (8001ba4 <HAL_TIM_Encoder_MspInit+0x70>)
 8001b62:	69db      	ldr	r3, [r3, #28]
 8001b64:	f003 0301 	and.w	r3, r3, #1
 8001b68:	60fb      	str	r3, [r7, #12]
 8001b6a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b6c:	4b0d      	ldr	r3, [pc, #52]	; (8001ba4 <HAL_TIM_Encoder_MspInit+0x70>)
 8001b6e:	699b      	ldr	r3, [r3, #24]
 8001b70:	4a0c      	ldr	r2, [pc, #48]	; (8001ba4 <HAL_TIM_Encoder_MspInit+0x70>)
 8001b72:	f043 0304 	orr.w	r3, r3, #4
 8001b76:	6193      	str	r3, [r2, #24]
 8001b78:	4b0a      	ldr	r3, [pc, #40]	; (8001ba4 <HAL_TIM_Encoder_MspInit+0x70>)
 8001b7a:	699b      	ldr	r3, [r3, #24]
 8001b7c:	f003 0304 	and.w	r3, r3, #4
 8001b80:	60bb      	str	r3, [r7, #8]
 8001b82:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = encoderChannelA_Pin|encoderChannelB_Pin;
 8001b84:	2303      	movs	r3, #3
 8001b86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b90:	f107 0310 	add.w	r3, r7, #16
 8001b94:	4619      	mov	r1, r3
 8001b96:	4804      	ldr	r0, [pc, #16]	; (8001ba8 <HAL_TIM_Encoder_MspInit+0x74>)
 8001b98:	f000 fa14 	bl	8001fc4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001b9c:	bf00      	nop
 8001b9e:	3720      	adds	r7, #32
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	40021000 	.word	0x40021000
 8001ba8:	40010800 	.word	0x40010800

08001bac <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001bb0:	4b11      	ldr	r3, [pc, #68]	; (8001bf8 <MX_USART1_UART_Init+0x4c>)
 8001bb2:	4a12      	ldr	r2, [pc, #72]	; (8001bfc <MX_USART1_UART_Init+0x50>)
 8001bb4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001bb6:	4b10      	ldr	r3, [pc, #64]	; (8001bf8 <MX_USART1_UART_Init+0x4c>)
 8001bb8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001bbc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001bbe:	4b0e      	ldr	r3, [pc, #56]	; (8001bf8 <MX_USART1_UART_Init+0x4c>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001bc4:	4b0c      	ldr	r3, [pc, #48]	; (8001bf8 <MX_USART1_UART_Init+0x4c>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001bca:	4b0b      	ldr	r3, [pc, #44]	; (8001bf8 <MX_USART1_UART_Init+0x4c>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001bd0:	4b09      	ldr	r3, [pc, #36]	; (8001bf8 <MX_USART1_UART_Init+0x4c>)
 8001bd2:	220c      	movs	r2, #12
 8001bd4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bd6:	4b08      	ldr	r3, [pc, #32]	; (8001bf8 <MX_USART1_UART_Init+0x4c>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bdc:	4b06      	ldr	r3, [pc, #24]	; (8001bf8 <MX_USART1_UART_Init+0x4c>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001be2:	4805      	ldr	r0, [pc, #20]	; (8001bf8 <MX_USART1_UART_Init+0x4c>)
 8001be4:	f002 f93c 	bl	8003e60 <HAL_UART_Init>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001bee:	f7ff fc21 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001bf2:	bf00      	nop
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	20000324 	.word	0x20000324
 8001bfc:	40013800 	.word	0x40013800

08001c00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b088      	sub	sp, #32
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c08:	f107 0310 	add.w	r3, r7, #16
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	605a      	str	r2, [r3, #4]
 8001c12:	609a      	str	r2, [r3, #8]
 8001c14:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a1c      	ldr	r2, [pc, #112]	; (8001c8c <HAL_UART_MspInit+0x8c>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d131      	bne.n	8001c84 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c20:	4b1b      	ldr	r3, [pc, #108]	; (8001c90 <HAL_UART_MspInit+0x90>)
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	4a1a      	ldr	r2, [pc, #104]	; (8001c90 <HAL_UART_MspInit+0x90>)
 8001c26:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c2a:	6193      	str	r3, [r2, #24]
 8001c2c:	4b18      	ldr	r3, [pc, #96]	; (8001c90 <HAL_UART_MspInit+0x90>)
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c34:	60fb      	str	r3, [r7, #12]
 8001c36:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c38:	4b15      	ldr	r3, [pc, #84]	; (8001c90 <HAL_UART_MspInit+0x90>)
 8001c3a:	699b      	ldr	r3, [r3, #24]
 8001c3c:	4a14      	ldr	r2, [pc, #80]	; (8001c90 <HAL_UART_MspInit+0x90>)
 8001c3e:	f043 0304 	orr.w	r3, r3, #4
 8001c42:	6193      	str	r3, [r2, #24]
 8001c44:	4b12      	ldr	r3, [pc, #72]	; (8001c90 <HAL_UART_MspInit+0x90>)
 8001c46:	699b      	ldr	r3, [r3, #24]
 8001c48:	f003 0304 	and.w	r3, r3, #4
 8001c4c:	60bb      	str	r3, [r7, #8]
 8001c4e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = txPin_Pin;
 8001c50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c54:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c56:	2302      	movs	r3, #2
 8001c58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(txPin_GPIO_Port, &GPIO_InitStruct);
 8001c5e:	f107 0310 	add.w	r3, r7, #16
 8001c62:	4619      	mov	r1, r3
 8001c64:	480b      	ldr	r0, [pc, #44]	; (8001c94 <HAL_UART_MspInit+0x94>)
 8001c66:	f000 f9ad 	bl	8001fc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = rxPin_Pin;
 8001c6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c74:	2300      	movs	r3, #0
 8001c76:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(rxPin_GPIO_Port, &GPIO_InitStruct);
 8001c78:	f107 0310 	add.w	r3, r7, #16
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4805      	ldr	r0, [pc, #20]	; (8001c94 <HAL_UART_MspInit+0x94>)
 8001c80:	f000 f9a0 	bl	8001fc4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001c84:	bf00      	nop
 8001c86:	3720      	adds	r7, #32
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	40013800 	.word	0x40013800
 8001c90:	40021000 	.word	0x40021000
 8001c94:	40010800 	.word	0x40010800

08001c98 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c98:	480c      	ldr	r0, [pc, #48]	; (8001ccc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c9a:	490d      	ldr	r1, [pc, #52]	; (8001cd0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c9c:	4a0d      	ldr	r2, [pc, #52]	; (8001cd4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ca0:	e002      	b.n	8001ca8 <LoopCopyDataInit>

08001ca2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ca2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ca4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ca6:	3304      	adds	r3, #4

08001ca8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ca8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001caa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cac:	d3f9      	bcc.n	8001ca2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cae:	4a0a      	ldr	r2, [pc, #40]	; (8001cd8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cb0:	4c0a      	ldr	r4, [pc, #40]	; (8001cdc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cb4:	e001      	b.n	8001cba <LoopFillZerobss>

08001cb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cb8:	3204      	adds	r2, #4

08001cba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cbc:	d3fb      	bcc.n	8001cb6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001cbe:	f7ff fe51 	bl	8001964 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cc2:	f002 fa8b 	bl	80041dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cc6:	f7ff fb4b 	bl	8001360 <main>
  bx lr
 8001cca:	4770      	bx	lr
  ldr r0, =_sdata
 8001ccc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cd0:	2000021c 	.word	0x2000021c
  ldr r2, =_sidata
 8001cd4:	080070d4 	.word	0x080070d4
  ldr r2, =_sbss
 8001cd8:	2000021c 	.word	0x2000021c
  ldr r4, =_ebss
 8001cdc:	2000037c 	.word	0x2000037c

08001ce0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ce0:	e7fe      	b.n	8001ce0 <ADC1_2_IRQHandler>
	...

08001ce4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ce8:	4b08      	ldr	r3, [pc, #32]	; (8001d0c <HAL_Init+0x28>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a07      	ldr	r2, [pc, #28]	; (8001d0c <HAL_Init+0x28>)
 8001cee:	f043 0310 	orr.w	r3, r3, #16
 8001cf2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cf4:	2003      	movs	r0, #3
 8001cf6:	f000 f923 	bl	8001f40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cfa:	200f      	movs	r0, #15
 8001cfc:	f000 f808 	bl	8001d10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d00:	f7ff fd1a 	bl	8001738 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d04:	2300      	movs	r3, #0
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	40022000 	.word	0x40022000

08001d10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d18:	4b12      	ldr	r3, [pc, #72]	; (8001d64 <HAL_InitTick+0x54>)
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	4b12      	ldr	r3, [pc, #72]	; (8001d68 <HAL_InitTick+0x58>)
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	4619      	mov	r1, r3
 8001d22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d26:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f000 f93b 	bl	8001faa <HAL_SYSTICK_Config>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d001      	beq.n	8001d3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e00e      	b.n	8001d5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2b0f      	cmp	r3, #15
 8001d42:	d80a      	bhi.n	8001d5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d44:	2200      	movs	r2, #0
 8001d46:	6879      	ldr	r1, [r7, #4]
 8001d48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d4c:	f000 f903 	bl	8001f56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d50:	4a06      	ldr	r2, [pc, #24]	; (8001d6c <HAL_InitTick+0x5c>)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d56:	2300      	movs	r3, #0
 8001d58:	e000      	b.n	8001d5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3708      	adds	r7, #8
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	20000040 	.word	0x20000040
 8001d68:	20000048 	.word	0x20000048
 8001d6c:	20000044 	.word	0x20000044

08001d70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d74:	4b05      	ldr	r3, [pc, #20]	; (8001d8c <HAL_IncTick+0x1c>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	461a      	mov	r2, r3
 8001d7a:	4b05      	ldr	r3, [pc, #20]	; (8001d90 <HAL_IncTick+0x20>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4413      	add	r3, r2
 8001d80:	4a03      	ldr	r2, [pc, #12]	; (8001d90 <HAL_IncTick+0x20>)
 8001d82:	6013      	str	r3, [r2, #0]
}
 8001d84:	bf00      	nop
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bc80      	pop	{r7}
 8001d8a:	4770      	bx	lr
 8001d8c:	20000048 	.word	0x20000048
 8001d90:	20000368 	.word	0x20000368

08001d94 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  return uwTick;
 8001d98:	4b02      	ldr	r3, [pc, #8]	; (8001da4 <HAL_GetTick+0x10>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bc80      	pop	{r7}
 8001da2:	4770      	bx	lr
 8001da4:	20000368 	.word	0x20000368

08001da8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b085      	sub	sp, #20
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f003 0307 	and.w	r3, r3, #7
 8001db6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001db8:	4b0c      	ldr	r3, [pc, #48]	; (8001dec <__NVIC_SetPriorityGrouping+0x44>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dbe:	68ba      	ldr	r2, [r7, #8]
 8001dc0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001dd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dda:	4a04      	ldr	r2, [pc, #16]	; (8001dec <__NVIC_SetPriorityGrouping+0x44>)
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	60d3      	str	r3, [r2, #12]
}
 8001de0:	bf00      	nop
 8001de2:	3714      	adds	r7, #20
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bc80      	pop	{r7}
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	e000ed00 	.word	0xe000ed00

08001df0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001df4:	4b04      	ldr	r3, [pc, #16]	; (8001e08 <__NVIC_GetPriorityGrouping+0x18>)
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	0a1b      	lsrs	r3, r3, #8
 8001dfa:	f003 0307 	and.w	r3, r3, #7
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bc80      	pop	{r7}
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	e000ed00 	.word	0xe000ed00

08001e0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	db0b      	blt.n	8001e36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e1e:	79fb      	ldrb	r3, [r7, #7]
 8001e20:	f003 021f 	and.w	r2, r3, #31
 8001e24:	4906      	ldr	r1, [pc, #24]	; (8001e40 <__NVIC_EnableIRQ+0x34>)
 8001e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2a:	095b      	lsrs	r3, r3, #5
 8001e2c:	2001      	movs	r0, #1
 8001e2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e36:	bf00      	nop
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bc80      	pop	{r7}
 8001e3e:	4770      	bx	lr
 8001e40:	e000e100 	.word	0xe000e100

08001e44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	6039      	str	r1, [r7, #0]
 8001e4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	db0a      	blt.n	8001e6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	b2da      	uxtb	r2, r3
 8001e5c:	490c      	ldr	r1, [pc, #48]	; (8001e90 <__NVIC_SetPriority+0x4c>)
 8001e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e62:	0112      	lsls	r2, r2, #4
 8001e64:	b2d2      	uxtb	r2, r2
 8001e66:	440b      	add	r3, r1
 8001e68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e6c:	e00a      	b.n	8001e84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	b2da      	uxtb	r2, r3
 8001e72:	4908      	ldr	r1, [pc, #32]	; (8001e94 <__NVIC_SetPriority+0x50>)
 8001e74:	79fb      	ldrb	r3, [r7, #7]
 8001e76:	f003 030f 	and.w	r3, r3, #15
 8001e7a:	3b04      	subs	r3, #4
 8001e7c:	0112      	lsls	r2, r2, #4
 8001e7e:	b2d2      	uxtb	r2, r2
 8001e80:	440b      	add	r3, r1
 8001e82:	761a      	strb	r2, [r3, #24]
}
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bc80      	pop	{r7}
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	e000e100 	.word	0xe000e100
 8001e94:	e000ed00 	.word	0xe000ed00

08001e98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b089      	sub	sp, #36	; 0x24
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	60b9      	str	r1, [r7, #8]
 8001ea2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f003 0307 	and.w	r3, r3, #7
 8001eaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	f1c3 0307 	rsb	r3, r3, #7
 8001eb2:	2b04      	cmp	r3, #4
 8001eb4:	bf28      	it	cs
 8001eb6:	2304      	movcs	r3, #4
 8001eb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	3304      	adds	r3, #4
 8001ebe:	2b06      	cmp	r3, #6
 8001ec0:	d902      	bls.n	8001ec8 <NVIC_EncodePriority+0x30>
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	3b03      	subs	r3, #3
 8001ec6:	e000      	b.n	8001eca <NVIC_EncodePriority+0x32>
 8001ec8:	2300      	movs	r3, #0
 8001eca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ecc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001ed0:	69bb      	ldr	r3, [r7, #24]
 8001ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed6:	43da      	mvns	r2, r3
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	401a      	ands	r2, r3
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ee0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eea:	43d9      	mvns	r1, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ef0:	4313      	orrs	r3, r2
         );
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3724      	adds	r7, #36	; 0x24
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bc80      	pop	{r7}
 8001efa:	4770      	bx	lr

08001efc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	3b01      	subs	r3, #1
 8001f08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f0c:	d301      	bcc.n	8001f12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e00f      	b.n	8001f32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f12:	4a0a      	ldr	r2, [pc, #40]	; (8001f3c <SysTick_Config+0x40>)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3b01      	subs	r3, #1
 8001f18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f1a:	210f      	movs	r1, #15
 8001f1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f20:	f7ff ff90 	bl	8001e44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f24:	4b05      	ldr	r3, [pc, #20]	; (8001f3c <SysTick_Config+0x40>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f2a:	4b04      	ldr	r3, [pc, #16]	; (8001f3c <SysTick_Config+0x40>)
 8001f2c:	2207      	movs	r2, #7
 8001f2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3708      	adds	r7, #8
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	e000e010 	.word	0xe000e010

08001f40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f7ff ff2d 	bl	8001da8 <__NVIC_SetPriorityGrouping>
}
 8001f4e:	bf00      	nop
 8001f50:	3708      	adds	r7, #8
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}

08001f56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f56:	b580      	push	{r7, lr}
 8001f58:	b086      	sub	sp, #24
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	60b9      	str	r1, [r7, #8]
 8001f60:	607a      	str	r2, [r7, #4]
 8001f62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f64:	2300      	movs	r3, #0
 8001f66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f68:	f7ff ff42 	bl	8001df0 <__NVIC_GetPriorityGrouping>
 8001f6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f6e:	687a      	ldr	r2, [r7, #4]
 8001f70:	68b9      	ldr	r1, [r7, #8]
 8001f72:	6978      	ldr	r0, [r7, #20]
 8001f74:	f7ff ff90 	bl	8001e98 <NVIC_EncodePriority>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f7e:	4611      	mov	r1, r2
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7ff ff5f 	bl	8001e44 <__NVIC_SetPriority>
}
 8001f86:	bf00      	nop
 8001f88:	3718      	adds	r7, #24
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}

08001f8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f8e:	b580      	push	{r7, lr}
 8001f90:	b082      	sub	sp, #8
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	4603      	mov	r3, r0
 8001f96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7ff ff35 	bl	8001e0c <__NVIC_EnableIRQ>
}
 8001fa2:	bf00      	nop
 8001fa4:	3708      	adds	r7, #8
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}

08001faa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001faa:	b580      	push	{r7, lr}
 8001fac:	b082      	sub	sp, #8
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f7ff ffa2 	bl	8001efc <SysTick_Config>
 8001fb8:	4603      	mov	r3, r0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
	...

08001fc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b08b      	sub	sp, #44	; 0x2c
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fd6:	e169      	b.n	80022ac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001fd8:	2201      	movs	r2, #1
 8001fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	69fa      	ldr	r2, [r7, #28]
 8001fe8:	4013      	ands	r3, r2
 8001fea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001fec:	69ba      	ldr	r2, [r7, #24]
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	f040 8158 	bne.w	80022a6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	4a9a      	ldr	r2, [pc, #616]	; (8002264 <HAL_GPIO_Init+0x2a0>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d05e      	beq.n	80020be <HAL_GPIO_Init+0xfa>
 8002000:	4a98      	ldr	r2, [pc, #608]	; (8002264 <HAL_GPIO_Init+0x2a0>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d875      	bhi.n	80020f2 <HAL_GPIO_Init+0x12e>
 8002006:	4a98      	ldr	r2, [pc, #608]	; (8002268 <HAL_GPIO_Init+0x2a4>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d058      	beq.n	80020be <HAL_GPIO_Init+0xfa>
 800200c:	4a96      	ldr	r2, [pc, #600]	; (8002268 <HAL_GPIO_Init+0x2a4>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d86f      	bhi.n	80020f2 <HAL_GPIO_Init+0x12e>
 8002012:	4a96      	ldr	r2, [pc, #600]	; (800226c <HAL_GPIO_Init+0x2a8>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d052      	beq.n	80020be <HAL_GPIO_Init+0xfa>
 8002018:	4a94      	ldr	r2, [pc, #592]	; (800226c <HAL_GPIO_Init+0x2a8>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d869      	bhi.n	80020f2 <HAL_GPIO_Init+0x12e>
 800201e:	4a94      	ldr	r2, [pc, #592]	; (8002270 <HAL_GPIO_Init+0x2ac>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d04c      	beq.n	80020be <HAL_GPIO_Init+0xfa>
 8002024:	4a92      	ldr	r2, [pc, #584]	; (8002270 <HAL_GPIO_Init+0x2ac>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d863      	bhi.n	80020f2 <HAL_GPIO_Init+0x12e>
 800202a:	4a92      	ldr	r2, [pc, #584]	; (8002274 <HAL_GPIO_Init+0x2b0>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d046      	beq.n	80020be <HAL_GPIO_Init+0xfa>
 8002030:	4a90      	ldr	r2, [pc, #576]	; (8002274 <HAL_GPIO_Init+0x2b0>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d85d      	bhi.n	80020f2 <HAL_GPIO_Init+0x12e>
 8002036:	2b12      	cmp	r3, #18
 8002038:	d82a      	bhi.n	8002090 <HAL_GPIO_Init+0xcc>
 800203a:	2b12      	cmp	r3, #18
 800203c:	d859      	bhi.n	80020f2 <HAL_GPIO_Init+0x12e>
 800203e:	a201      	add	r2, pc, #4	; (adr r2, 8002044 <HAL_GPIO_Init+0x80>)
 8002040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002044:	080020bf 	.word	0x080020bf
 8002048:	08002099 	.word	0x08002099
 800204c:	080020ab 	.word	0x080020ab
 8002050:	080020ed 	.word	0x080020ed
 8002054:	080020f3 	.word	0x080020f3
 8002058:	080020f3 	.word	0x080020f3
 800205c:	080020f3 	.word	0x080020f3
 8002060:	080020f3 	.word	0x080020f3
 8002064:	080020f3 	.word	0x080020f3
 8002068:	080020f3 	.word	0x080020f3
 800206c:	080020f3 	.word	0x080020f3
 8002070:	080020f3 	.word	0x080020f3
 8002074:	080020f3 	.word	0x080020f3
 8002078:	080020f3 	.word	0x080020f3
 800207c:	080020f3 	.word	0x080020f3
 8002080:	080020f3 	.word	0x080020f3
 8002084:	080020f3 	.word	0x080020f3
 8002088:	080020a1 	.word	0x080020a1
 800208c:	080020b5 	.word	0x080020b5
 8002090:	4a79      	ldr	r2, [pc, #484]	; (8002278 <HAL_GPIO_Init+0x2b4>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d013      	beq.n	80020be <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002096:	e02c      	b.n	80020f2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	623b      	str	r3, [r7, #32]
          break;
 800209e:	e029      	b.n	80020f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	3304      	adds	r3, #4
 80020a6:	623b      	str	r3, [r7, #32]
          break;
 80020a8:	e024      	b.n	80020f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	68db      	ldr	r3, [r3, #12]
 80020ae:	3308      	adds	r3, #8
 80020b0:	623b      	str	r3, [r7, #32]
          break;
 80020b2:	e01f      	b.n	80020f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	330c      	adds	r3, #12
 80020ba:	623b      	str	r3, [r7, #32]
          break;
 80020bc:	e01a      	b.n	80020f4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d102      	bne.n	80020cc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80020c6:	2304      	movs	r3, #4
 80020c8:	623b      	str	r3, [r7, #32]
          break;
 80020ca:	e013      	b.n	80020f4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d105      	bne.n	80020e0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020d4:	2308      	movs	r3, #8
 80020d6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	69fa      	ldr	r2, [r7, #28]
 80020dc:	611a      	str	r2, [r3, #16]
          break;
 80020de:	e009      	b.n	80020f4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020e0:	2308      	movs	r3, #8
 80020e2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	69fa      	ldr	r2, [r7, #28]
 80020e8:	615a      	str	r2, [r3, #20]
          break;
 80020ea:	e003      	b.n	80020f4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80020ec:	2300      	movs	r3, #0
 80020ee:	623b      	str	r3, [r7, #32]
          break;
 80020f0:	e000      	b.n	80020f4 <HAL_GPIO_Init+0x130>
          break;
 80020f2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	2bff      	cmp	r3, #255	; 0xff
 80020f8:	d801      	bhi.n	80020fe <HAL_GPIO_Init+0x13a>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	e001      	b.n	8002102 <HAL_GPIO_Init+0x13e>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	3304      	adds	r3, #4
 8002102:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	2bff      	cmp	r3, #255	; 0xff
 8002108:	d802      	bhi.n	8002110 <HAL_GPIO_Init+0x14c>
 800210a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	e002      	b.n	8002116 <HAL_GPIO_Init+0x152>
 8002110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002112:	3b08      	subs	r3, #8
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	210f      	movs	r1, #15
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	fa01 f303 	lsl.w	r3, r1, r3
 8002124:	43db      	mvns	r3, r3
 8002126:	401a      	ands	r2, r3
 8002128:	6a39      	ldr	r1, [r7, #32]
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	fa01 f303 	lsl.w	r3, r1, r3
 8002130:	431a      	orrs	r2, r3
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800213e:	2b00      	cmp	r3, #0
 8002140:	f000 80b1 	beq.w	80022a6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002144:	4b4d      	ldr	r3, [pc, #308]	; (800227c <HAL_GPIO_Init+0x2b8>)
 8002146:	699b      	ldr	r3, [r3, #24]
 8002148:	4a4c      	ldr	r2, [pc, #304]	; (800227c <HAL_GPIO_Init+0x2b8>)
 800214a:	f043 0301 	orr.w	r3, r3, #1
 800214e:	6193      	str	r3, [r2, #24]
 8002150:	4b4a      	ldr	r3, [pc, #296]	; (800227c <HAL_GPIO_Init+0x2b8>)
 8002152:	699b      	ldr	r3, [r3, #24]
 8002154:	f003 0301 	and.w	r3, r3, #1
 8002158:	60bb      	str	r3, [r7, #8]
 800215a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800215c:	4a48      	ldr	r2, [pc, #288]	; (8002280 <HAL_GPIO_Init+0x2bc>)
 800215e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002160:	089b      	lsrs	r3, r3, #2
 8002162:	3302      	adds	r3, #2
 8002164:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002168:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800216a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216c:	f003 0303 	and.w	r3, r3, #3
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	220f      	movs	r2, #15
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	43db      	mvns	r3, r3
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	4013      	ands	r3, r2
 800217e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4a40      	ldr	r2, [pc, #256]	; (8002284 <HAL_GPIO_Init+0x2c0>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d013      	beq.n	80021b0 <HAL_GPIO_Init+0x1ec>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	4a3f      	ldr	r2, [pc, #252]	; (8002288 <HAL_GPIO_Init+0x2c4>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d00d      	beq.n	80021ac <HAL_GPIO_Init+0x1e8>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a3e      	ldr	r2, [pc, #248]	; (800228c <HAL_GPIO_Init+0x2c8>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d007      	beq.n	80021a8 <HAL_GPIO_Init+0x1e4>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	4a3d      	ldr	r2, [pc, #244]	; (8002290 <HAL_GPIO_Init+0x2cc>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d101      	bne.n	80021a4 <HAL_GPIO_Init+0x1e0>
 80021a0:	2303      	movs	r3, #3
 80021a2:	e006      	b.n	80021b2 <HAL_GPIO_Init+0x1ee>
 80021a4:	2304      	movs	r3, #4
 80021a6:	e004      	b.n	80021b2 <HAL_GPIO_Init+0x1ee>
 80021a8:	2302      	movs	r3, #2
 80021aa:	e002      	b.n	80021b2 <HAL_GPIO_Init+0x1ee>
 80021ac:	2301      	movs	r3, #1
 80021ae:	e000      	b.n	80021b2 <HAL_GPIO_Init+0x1ee>
 80021b0:	2300      	movs	r3, #0
 80021b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021b4:	f002 0203 	and.w	r2, r2, #3
 80021b8:	0092      	lsls	r2, r2, #2
 80021ba:	4093      	lsls	r3, r2
 80021bc:	68fa      	ldr	r2, [r7, #12]
 80021be:	4313      	orrs	r3, r2
 80021c0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80021c2:	492f      	ldr	r1, [pc, #188]	; (8002280 <HAL_GPIO_Init+0x2bc>)
 80021c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c6:	089b      	lsrs	r3, r3, #2
 80021c8:	3302      	adds	r3, #2
 80021ca:	68fa      	ldr	r2, [r7, #12]
 80021cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d006      	beq.n	80021ea <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80021dc:	4b2d      	ldr	r3, [pc, #180]	; (8002294 <HAL_GPIO_Init+0x2d0>)
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	492c      	ldr	r1, [pc, #176]	; (8002294 <HAL_GPIO_Init+0x2d0>)
 80021e2:	69bb      	ldr	r3, [r7, #24]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	600b      	str	r3, [r1, #0]
 80021e8:	e006      	b.n	80021f8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80021ea:	4b2a      	ldr	r3, [pc, #168]	; (8002294 <HAL_GPIO_Init+0x2d0>)
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	69bb      	ldr	r3, [r7, #24]
 80021f0:	43db      	mvns	r3, r3
 80021f2:	4928      	ldr	r1, [pc, #160]	; (8002294 <HAL_GPIO_Init+0x2d0>)
 80021f4:	4013      	ands	r3, r2
 80021f6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d006      	beq.n	8002212 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002204:	4b23      	ldr	r3, [pc, #140]	; (8002294 <HAL_GPIO_Init+0x2d0>)
 8002206:	685a      	ldr	r2, [r3, #4]
 8002208:	4922      	ldr	r1, [pc, #136]	; (8002294 <HAL_GPIO_Init+0x2d0>)
 800220a:	69bb      	ldr	r3, [r7, #24]
 800220c:	4313      	orrs	r3, r2
 800220e:	604b      	str	r3, [r1, #4]
 8002210:	e006      	b.n	8002220 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002212:	4b20      	ldr	r3, [pc, #128]	; (8002294 <HAL_GPIO_Init+0x2d0>)
 8002214:	685a      	ldr	r2, [r3, #4]
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	43db      	mvns	r3, r3
 800221a:	491e      	ldr	r1, [pc, #120]	; (8002294 <HAL_GPIO_Init+0x2d0>)
 800221c:	4013      	ands	r3, r2
 800221e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d006      	beq.n	800223a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800222c:	4b19      	ldr	r3, [pc, #100]	; (8002294 <HAL_GPIO_Init+0x2d0>)
 800222e:	689a      	ldr	r2, [r3, #8]
 8002230:	4918      	ldr	r1, [pc, #96]	; (8002294 <HAL_GPIO_Init+0x2d0>)
 8002232:	69bb      	ldr	r3, [r7, #24]
 8002234:	4313      	orrs	r3, r2
 8002236:	608b      	str	r3, [r1, #8]
 8002238:	e006      	b.n	8002248 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800223a:	4b16      	ldr	r3, [pc, #88]	; (8002294 <HAL_GPIO_Init+0x2d0>)
 800223c:	689a      	ldr	r2, [r3, #8]
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	43db      	mvns	r3, r3
 8002242:	4914      	ldr	r1, [pc, #80]	; (8002294 <HAL_GPIO_Init+0x2d0>)
 8002244:	4013      	ands	r3, r2
 8002246:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002250:	2b00      	cmp	r3, #0
 8002252:	d021      	beq.n	8002298 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002254:	4b0f      	ldr	r3, [pc, #60]	; (8002294 <HAL_GPIO_Init+0x2d0>)
 8002256:	68da      	ldr	r2, [r3, #12]
 8002258:	490e      	ldr	r1, [pc, #56]	; (8002294 <HAL_GPIO_Init+0x2d0>)
 800225a:	69bb      	ldr	r3, [r7, #24]
 800225c:	4313      	orrs	r3, r2
 800225e:	60cb      	str	r3, [r1, #12]
 8002260:	e021      	b.n	80022a6 <HAL_GPIO_Init+0x2e2>
 8002262:	bf00      	nop
 8002264:	10320000 	.word	0x10320000
 8002268:	10310000 	.word	0x10310000
 800226c:	10220000 	.word	0x10220000
 8002270:	10210000 	.word	0x10210000
 8002274:	10120000 	.word	0x10120000
 8002278:	10110000 	.word	0x10110000
 800227c:	40021000 	.word	0x40021000
 8002280:	40010000 	.word	0x40010000
 8002284:	40010800 	.word	0x40010800
 8002288:	40010c00 	.word	0x40010c00
 800228c:	40011000 	.word	0x40011000
 8002290:	40011400 	.word	0x40011400
 8002294:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002298:	4b0b      	ldr	r3, [pc, #44]	; (80022c8 <HAL_GPIO_Init+0x304>)
 800229a:	68da      	ldr	r2, [r3, #12]
 800229c:	69bb      	ldr	r3, [r7, #24]
 800229e:	43db      	mvns	r3, r3
 80022a0:	4909      	ldr	r1, [pc, #36]	; (80022c8 <HAL_GPIO_Init+0x304>)
 80022a2:	4013      	ands	r3, r2
 80022a4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80022a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a8:	3301      	adds	r3, #1
 80022aa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b2:	fa22 f303 	lsr.w	r3, r2, r3
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	f47f ae8e 	bne.w	8001fd8 <HAL_GPIO_Init+0x14>
  }
}
 80022bc:	bf00      	nop
 80022be:	bf00      	nop
 80022c0:	372c      	adds	r7, #44	; 0x2c
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bc80      	pop	{r7}
 80022c6:	4770      	bx	lr
 80022c8:	40010400 	.word	0x40010400

080022cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	460b      	mov	r3, r1
 80022d6:	807b      	strh	r3, [r7, #2]
 80022d8:	4613      	mov	r3, r2
 80022da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022dc:	787b      	ldrb	r3, [r7, #1]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d003      	beq.n	80022ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022e2:	887a      	ldrh	r2, [r7, #2]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80022e8:	e003      	b.n	80022f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80022ea:	887b      	ldrh	r3, [r7, #2]
 80022ec:	041a      	lsls	r2, r3, #16
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	611a      	str	r2, [r3, #16]
}
 80022f2:	bf00      	nop
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bc80      	pop	{r7}
 80022fa:	4770      	bx	lr

080022fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d101      	bne.n	800230e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e12b      	b.n	8002566 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002314:	b2db      	uxtb	r3, r3
 8002316:	2b00      	cmp	r3, #0
 8002318:	d106      	bne.n	8002328 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f7fe ff7a 	bl	800121c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2224      	movs	r2, #36	; 0x24
 800232c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f022 0201 	bic.w	r2, r2, #1
 800233e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800234e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800235e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002360:	f000 ffea 	bl	8003338 <HAL_RCC_GetPCLK1Freq>
 8002364:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	4a81      	ldr	r2, [pc, #516]	; (8002570 <HAL_I2C_Init+0x274>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d807      	bhi.n	8002380 <HAL_I2C_Init+0x84>
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	4a80      	ldr	r2, [pc, #512]	; (8002574 <HAL_I2C_Init+0x278>)
 8002374:	4293      	cmp	r3, r2
 8002376:	bf94      	ite	ls
 8002378:	2301      	movls	r3, #1
 800237a:	2300      	movhi	r3, #0
 800237c:	b2db      	uxtb	r3, r3
 800237e:	e006      	b.n	800238e <HAL_I2C_Init+0x92>
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	4a7d      	ldr	r2, [pc, #500]	; (8002578 <HAL_I2C_Init+0x27c>)
 8002384:	4293      	cmp	r3, r2
 8002386:	bf94      	ite	ls
 8002388:	2301      	movls	r3, #1
 800238a:	2300      	movhi	r3, #0
 800238c:	b2db      	uxtb	r3, r3
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e0e7      	b.n	8002566 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	4a78      	ldr	r2, [pc, #480]	; (800257c <HAL_I2C_Init+0x280>)
 800239a:	fba2 2303 	umull	r2, r3, r2, r3
 800239e:	0c9b      	lsrs	r3, r3, #18
 80023a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	68ba      	ldr	r2, [r7, #8]
 80023b2:	430a      	orrs	r2, r1
 80023b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	6a1b      	ldr	r3, [r3, #32]
 80023bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	4a6a      	ldr	r2, [pc, #424]	; (8002570 <HAL_I2C_Init+0x274>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d802      	bhi.n	80023d0 <HAL_I2C_Init+0xd4>
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	3301      	adds	r3, #1
 80023ce:	e009      	b.n	80023e4 <HAL_I2C_Init+0xe8>
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80023d6:	fb02 f303 	mul.w	r3, r2, r3
 80023da:	4a69      	ldr	r2, [pc, #420]	; (8002580 <HAL_I2C_Init+0x284>)
 80023dc:	fba2 2303 	umull	r2, r3, r2, r3
 80023e0:	099b      	lsrs	r3, r3, #6
 80023e2:	3301      	adds	r3, #1
 80023e4:	687a      	ldr	r2, [r7, #4]
 80023e6:	6812      	ldr	r2, [r2, #0]
 80023e8:	430b      	orrs	r3, r1
 80023ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	69db      	ldr	r3, [r3, #28]
 80023f2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80023f6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	495c      	ldr	r1, [pc, #368]	; (8002570 <HAL_I2C_Init+0x274>)
 8002400:	428b      	cmp	r3, r1
 8002402:	d819      	bhi.n	8002438 <HAL_I2C_Init+0x13c>
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	1e59      	subs	r1, r3, #1
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	005b      	lsls	r3, r3, #1
 800240e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002412:	1c59      	adds	r1, r3, #1
 8002414:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002418:	400b      	ands	r3, r1
 800241a:	2b00      	cmp	r3, #0
 800241c:	d00a      	beq.n	8002434 <HAL_I2C_Init+0x138>
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	1e59      	subs	r1, r3, #1
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	005b      	lsls	r3, r3, #1
 8002428:	fbb1 f3f3 	udiv	r3, r1, r3
 800242c:	3301      	adds	r3, #1
 800242e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002432:	e051      	b.n	80024d8 <HAL_I2C_Init+0x1dc>
 8002434:	2304      	movs	r3, #4
 8002436:	e04f      	b.n	80024d8 <HAL_I2C_Init+0x1dc>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d111      	bne.n	8002464 <HAL_I2C_Init+0x168>
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	1e58      	subs	r0, r3, #1
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6859      	ldr	r1, [r3, #4]
 8002448:	460b      	mov	r3, r1
 800244a:	005b      	lsls	r3, r3, #1
 800244c:	440b      	add	r3, r1
 800244e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002452:	3301      	adds	r3, #1
 8002454:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002458:	2b00      	cmp	r3, #0
 800245a:	bf0c      	ite	eq
 800245c:	2301      	moveq	r3, #1
 800245e:	2300      	movne	r3, #0
 8002460:	b2db      	uxtb	r3, r3
 8002462:	e012      	b.n	800248a <HAL_I2C_Init+0x18e>
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	1e58      	subs	r0, r3, #1
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6859      	ldr	r1, [r3, #4]
 800246c:	460b      	mov	r3, r1
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	440b      	add	r3, r1
 8002472:	0099      	lsls	r1, r3, #2
 8002474:	440b      	add	r3, r1
 8002476:	fbb0 f3f3 	udiv	r3, r0, r3
 800247a:	3301      	adds	r3, #1
 800247c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002480:	2b00      	cmp	r3, #0
 8002482:	bf0c      	ite	eq
 8002484:	2301      	moveq	r3, #1
 8002486:	2300      	movne	r3, #0
 8002488:	b2db      	uxtb	r3, r3
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <HAL_I2C_Init+0x196>
 800248e:	2301      	movs	r3, #1
 8002490:	e022      	b.n	80024d8 <HAL_I2C_Init+0x1dc>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d10e      	bne.n	80024b8 <HAL_I2C_Init+0x1bc>
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	1e58      	subs	r0, r3, #1
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6859      	ldr	r1, [r3, #4]
 80024a2:	460b      	mov	r3, r1
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	440b      	add	r3, r1
 80024a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80024ac:	3301      	adds	r3, #1
 80024ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024b6:	e00f      	b.n	80024d8 <HAL_I2C_Init+0x1dc>
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	1e58      	subs	r0, r3, #1
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6859      	ldr	r1, [r3, #4]
 80024c0:	460b      	mov	r3, r1
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	440b      	add	r3, r1
 80024c6:	0099      	lsls	r1, r3, #2
 80024c8:	440b      	add	r3, r1
 80024ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80024ce:	3301      	adds	r3, #1
 80024d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80024d8:	6879      	ldr	r1, [r7, #4]
 80024da:	6809      	ldr	r1, [r1, #0]
 80024dc:	4313      	orrs	r3, r2
 80024de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	69da      	ldr	r2, [r3, #28]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a1b      	ldr	r3, [r3, #32]
 80024f2:	431a      	orrs	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	430a      	orrs	r2, r1
 80024fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002506:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	6911      	ldr	r1, [r2, #16]
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	68d2      	ldr	r2, [r2, #12]
 8002512:	4311      	orrs	r1, r2
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	6812      	ldr	r2, [r2, #0]
 8002518:	430b      	orrs	r3, r1
 800251a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	695a      	ldr	r2, [r3, #20]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	699b      	ldr	r3, [r3, #24]
 800252e:	431a      	orrs	r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	430a      	orrs	r2, r1
 8002536:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f042 0201 	orr.w	r2, r2, #1
 8002546:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2200      	movs	r2, #0
 800254c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2220      	movs	r2, #32
 8002552:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2200      	movs	r2, #0
 8002560:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	000186a0 	.word	0x000186a0
 8002574:	001e847f 	.word	0x001e847f
 8002578:	003d08ff 	.word	0x003d08ff
 800257c:	431bde83 	.word	0x431bde83
 8002580:	10624dd3 	.word	0x10624dd3

08002584 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b088      	sub	sp, #32
 8002588:	af02      	add	r7, sp, #8
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	607a      	str	r2, [r7, #4]
 800258e:	461a      	mov	r2, r3
 8002590:	460b      	mov	r3, r1
 8002592:	817b      	strh	r3, [r7, #10]
 8002594:	4613      	mov	r3, r2
 8002596:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002598:	f7ff fbfc 	bl	8001d94 <HAL_GetTick>
 800259c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	2b20      	cmp	r3, #32
 80025a8:	f040 80e0 	bne.w	800276c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	9300      	str	r3, [sp, #0]
 80025b0:	2319      	movs	r3, #25
 80025b2:	2201      	movs	r2, #1
 80025b4:	4970      	ldr	r1, [pc, #448]	; (8002778 <HAL_I2C_Master_Transmit+0x1f4>)
 80025b6:	68f8      	ldr	r0, [r7, #12]
 80025b8:	f000 f964 	bl	8002884 <I2C_WaitOnFlagUntilTimeout>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d001      	beq.n	80025c6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80025c2:	2302      	movs	r3, #2
 80025c4:	e0d3      	b.n	800276e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d101      	bne.n	80025d4 <HAL_I2C_Master_Transmit+0x50>
 80025d0:	2302      	movs	r3, #2
 80025d2:	e0cc      	b.n	800276e <HAL_I2C_Master_Transmit+0x1ea>
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2201      	movs	r2, #1
 80025d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0301 	and.w	r3, r3, #1
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d007      	beq.n	80025fa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f042 0201 	orr.w	r2, r2, #1
 80025f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002608:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2221      	movs	r2, #33	; 0x21
 800260e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2210      	movs	r2, #16
 8002616:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2200      	movs	r2, #0
 800261e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	893a      	ldrh	r2, [r7, #8]
 800262a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002630:	b29a      	uxth	r2, r3
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	4a50      	ldr	r2, [pc, #320]	; (800277c <HAL_I2C_Master_Transmit+0x1f8>)
 800263a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800263c:	8979      	ldrh	r1, [r7, #10]
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	6a3a      	ldr	r2, [r7, #32]
 8002642:	68f8      	ldr	r0, [r7, #12]
 8002644:	f000 f89c 	bl	8002780 <I2C_MasterRequestWrite>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d001      	beq.n	8002652 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e08d      	b.n	800276e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002652:	2300      	movs	r3, #0
 8002654:	613b      	str	r3, [r7, #16]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	695b      	ldr	r3, [r3, #20]
 800265c:	613b      	str	r3, [r7, #16]
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	613b      	str	r3, [r7, #16]
 8002666:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002668:	e066      	b.n	8002738 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	6a39      	ldr	r1, [r7, #32]
 800266e:	68f8      	ldr	r0, [r7, #12]
 8002670:	f000 f9de 	bl	8002a30 <I2C_WaitOnTXEFlagUntilTimeout>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d00d      	beq.n	8002696 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267e:	2b04      	cmp	r3, #4
 8002680:	d107      	bne.n	8002692 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002690:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e06b      	b.n	800276e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800269a:	781a      	ldrb	r2, [r3, #0]
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a6:	1c5a      	adds	r2, r3, #1
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026b0:	b29b      	uxth	r3, r3
 80026b2:	3b01      	subs	r3, #1
 80026b4:	b29a      	uxth	r2, r3
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026be:	3b01      	subs	r3, #1
 80026c0:	b29a      	uxth	r2, r3
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	695b      	ldr	r3, [r3, #20]
 80026cc:	f003 0304 	and.w	r3, r3, #4
 80026d0:	2b04      	cmp	r3, #4
 80026d2:	d11b      	bne.n	800270c <HAL_I2C_Master_Transmit+0x188>
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d017      	beq.n	800270c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e0:	781a      	ldrb	r2, [r3, #0]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ec:	1c5a      	adds	r2, r3, #1
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	3b01      	subs	r3, #1
 80026fa:	b29a      	uxth	r2, r3
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002704:	3b01      	subs	r3, #1
 8002706:	b29a      	uxth	r2, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800270c:	697a      	ldr	r2, [r7, #20]
 800270e:	6a39      	ldr	r1, [r7, #32]
 8002710:	68f8      	ldr	r0, [r7, #12]
 8002712:	f000 f9ce 	bl	8002ab2 <I2C_WaitOnBTFFlagUntilTimeout>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d00d      	beq.n	8002738 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002720:	2b04      	cmp	r3, #4
 8002722:	d107      	bne.n	8002734 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002732:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e01a      	b.n	800276e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800273c:	2b00      	cmp	r3, #0
 800273e:	d194      	bne.n	800266a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800274e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2220      	movs	r2, #32
 8002754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2200      	movs	r2, #0
 800275c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002768:	2300      	movs	r3, #0
 800276a:	e000      	b.n	800276e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800276c:	2302      	movs	r3, #2
  }
}
 800276e:	4618      	mov	r0, r3
 8002770:	3718      	adds	r7, #24
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	00100002 	.word	0x00100002
 800277c:	ffff0000 	.word	0xffff0000

08002780 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b088      	sub	sp, #32
 8002784:	af02      	add	r7, sp, #8
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	607a      	str	r2, [r7, #4]
 800278a:	603b      	str	r3, [r7, #0]
 800278c:	460b      	mov	r3, r1
 800278e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002794:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	2b08      	cmp	r3, #8
 800279a:	d006      	beq.n	80027aa <I2C_MasterRequestWrite+0x2a>
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d003      	beq.n	80027aa <I2C_MasterRequestWrite+0x2a>
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80027a8:	d108      	bne.n	80027bc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027b8:	601a      	str	r2, [r3, #0]
 80027ba:	e00b      	b.n	80027d4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c0:	2b12      	cmp	r3, #18
 80027c2:	d107      	bne.n	80027d4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027d2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	9300      	str	r3, [sp, #0]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80027e0:	68f8      	ldr	r0, [r7, #12]
 80027e2:	f000 f84f 	bl	8002884 <I2C_WaitOnFlagUntilTimeout>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d00d      	beq.n	8002808 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027fa:	d103      	bne.n	8002804 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002802:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002804:	2303      	movs	r3, #3
 8002806:	e035      	b.n	8002874 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	691b      	ldr	r3, [r3, #16]
 800280c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002810:	d108      	bne.n	8002824 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002812:	897b      	ldrh	r3, [r7, #10]
 8002814:	b2db      	uxtb	r3, r3
 8002816:	461a      	mov	r2, r3
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002820:	611a      	str	r2, [r3, #16]
 8002822:	e01b      	b.n	800285c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002824:	897b      	ldrh	r3, [r7, #10]
 8002826:	11db      	asrs	r3, r3, #7
 8002828:	b2db      	uxtb	r3, r3
 800282a:	f003 0306 	and.w	r3, r3, #6
 800282e:	b2db      	uxtb	r3, r3
 8002830:	f063 030f 	orn	r3, r3, #15
 8002834:	b2da      	uxtb	r2, r3
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	490e      	ldr	r1, [pc, #56]	; (800287c <I2C_MasterRequestWrite+0xfc>)
 8002842:	68f8      	ldr	r0, [r7, #12]
 8002844:	f000 f875 	bl	8002932 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e010      	b.n	8002874 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002852:	897b      	ldrh	r3, [r7, #10]
 8002854:	b2da      	uxtb	r2, r3
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	4907      	ldr	r1, [pc, #28]	; (8002880 <I2C_MasterRequestWrite+0x100>)
 8002862:	68f8      	ldr	r0, [r7, #12]
 8002864:	f000 f865 	bl	8002932 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e000      	b.n	8002874 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002872:	2300      	movs	r3, #0
}
 8002874:	4618      	mov	r0, r3
 8002876:	3718      	adds	r7, #24
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	00010008 	.word	0x00010008
 8002880:	00010002 	.word	0x00010002

08002884 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	603b      	str	r3, [r7, #0]
 8002890:	4613      	mov	r3, r2
 8002892:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002894:	e025      	b.n	80028e2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800289c:	d021      	beq.n	80028e2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800289e:	f7ff fa79 	bl	8001d94 <HAL_GetTick>
 80028a2:	4602      	mov	r2, r0
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	683a      	ldr	r2, [r7, #0]
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d302      	bcc.n	80028b4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d116      	bne.n	80028e2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2200      	movs	r2, #0
 80028b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2220      	movs	r2, #32
 80028be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ce:	f043 0220 	orr.w	r2, r3, #32
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2200      	movs	r2, #0
 80028da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e023      	b.n	800292a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	0c1b      	lsrs	r3, r3, #16
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d10d      	bne.n	8002908 <I2C_WaitOnFlagUntilTimeout+0x84>
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	695b      	ldr	r3, [r3, #20]
 80028f2:	43da      	mvns	r2, r3
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	4013      	ands	r3, r2
 80028f8:	b29b      	uxth	r3, r3
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	bf0c      	ite	eq
 80028fe:	2301      	moveq	r3, #1
 8002900:	2300      	movne	r3, #0
 8002902:	b2db      	uxtb	r3, r3
 8002904:	461a      	mov	r2, r3
 8002906:	e00c      	b.n	8002922 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	699b      	ldr	r3, [r3, #24]
 800290e:	43da      	mvns	r2, r3
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	4013      	ands	r3, r2
 8002914:	b29b      	uxth	r3, r3
 8002916:	2b00      	cmp	r3, #0
 8002918:	bf0c      	ite	eq
 800291a:	2301      	moveq	r3, #1
 800291c:	2300      	movne	r3, #0
 800291e:	b2db      	uxtb	r3, r3
 8002920:	461a      	mov	r2, r3
 8002922:	79fb      	ldrb	r3, [r7, #7]
 8002924:	429a      	cmp	r2, r3
 8002926:	d0b6      	beq.n	8002896 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002928:	2300      	movs	r3, #0
}
 800292a:	4618      	mov	r0, r3
 800292c:	3710      	adds	r7, #16
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}

08002932 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002932:	b580      	push	{r7, lr}
 8002934:	b084      	sub	sp, #16
 8002936:	af00      	add	r7, sp, #0
 8002938:	60f8      	str	r0, [r7, #12]
 800293a:	60b9      	str	r1, [r7, #8]
 800293c:	607a      	str	r2, [r7, #4]
 800293e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002940:	e051      	b.n	80029e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	695b      	ldr	r3, [r3, #20]
 8002948:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800294c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002950:	d123      	bne.n	800299a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002960:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800296a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2200      	movs	r2, #0
 8002970:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2220      	movs	r2, #32
 8002976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2200      	movs	r2, #0
 800297e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002986:	f043 0204 	orr.w	r2, r3, #4
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e046      	b.n	8002a28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80029a0:	d021      	beq.n	80029e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029a2:	f7ff f9f7 	bl	8001d94 <HAL_GetTick>
 80029a6:	4602      	mov	r2, r0
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	1ad3      	subs	r3, r2, r3
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d302      	bcc.n	80029b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d116      	bne.n	80029e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2200      	movs	r2, #0
 80029bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2220      	movs	r2, #32
 80029c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d2:	f043 0220 	orr.w	r2, r3, #32
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2200      	movs	r2, #0
 80029de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e020      	b.n	8002a28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	0c1b      	lsrs	r3, r3, #16
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d10c      	bne.n	8002a0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	695b      	ldr	r3, [r3, #20]
 80029f6:	43da      	mvns	r2, r3
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	4013      	ands	r3, r2
 80029fc:	b29b      	uxth	r3, r3
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	bf14      	ite	ne
 8002a02:	2301      	movne	r3, #1
 8002a04:	2300      	moveq	r3, #0
 8002a06:	b2db      	uxtb	r3, r3
 8002a08:	e00b      	b.n	8002a22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	699b      	ldr	r3, [r3, #24]
 8002a10:	43da      	mvns	r2, r3
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	4013      	ands	r3, r2
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	bf14      	ite	ne
 8002a1c:	2301      	movne	r3, #1
 8002a1e:	2300      	moveq	r3, #0
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d18d      	bne.n	8002942 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002a26:	2300      	movs	r3, #0
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	3710      	adds	r7, #16
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b084      	sub	sp, #16
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a3c:	e02d      	b.n	8002a9a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a3e:	68f8      	ldr	r0, [r7, #12]
 8002a40:	f000 f878 	bl	8002b34 <I2C_IsAcknowledgeFailed>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e02d      	b.n	8002aaa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a54:	d021      	beq.n	8002a9a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a56:	f7ff f99d 	bl	8001d94 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	68ba      	ldr	r2, [r7, #8]
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d302      	bcc.n	8002a6c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d116      	bne.n	8002a9a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2220      	movs	r2, #32
 8002a76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a86:	f043 0220 	orr.w	r2, r3, #32
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e007      	b.n	8002aaa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	695b      	ldr	r3, [r3, #20]
 8002aa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002aa4:	2b80      	cmp	r3, #128	; 0x80
 8002aa6:	d1ca      	bne.n	8002a3e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002aa8:	2300      	movs	r3, #0
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3710      	adds	r7, #16
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}

08002ab2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ab2:	b580      	push	{r7, lr}
 8002ab4:	b084      	sub	sp, #16
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	60f8      	str	r0, [r7, #12]
 8002aba:	60b9      	str	r1, [r7, #8]
 8002abc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002abe:	e02d      	b.n	8002b1c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ac0:	68f8      	ldr	r0, [r7, #12]
 8002ac2:	f000 f837 	bl	8002b34 <I2C_IsAcknowledgeFailed>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d001      	beq.n	8002ad0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e02d      	b.n	8002b2c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ad6:	d021      	beq.n	8002b1c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ad8:	f7ff f95c 	bl	8001d94 <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	68ba      	ldr	r2, [r7, #8]
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d302      	bcc.n	8002aee <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d116      	bne.n	8002b1c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2200      	movs	r2, #0
 8002af2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2220      	movs	r2, #32
 8002af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2200      	movs	r2, #0
 8002b00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b08:	f043 0220 	orr.w	r2, r3, #32
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e007      	b.n	8002b2c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	695b      	ldr	r3, [r3, #20]
 8002b22:	f003 0304 	and.w	r3, r3, #4
 8002b26:	2b04      	cmp	r3, #4
 8002b28:	d1ca      	bne.n	8002ac0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3710      	adds	r7, #16
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	695b      	ldr	r3, [r3, #20]
 8002b42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b4a:	d11b      	bne.n	8002b84 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002b54:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2220      	movs	r2, #32
 8002b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b70:	f043 0204 	orr.w	r2, r3, #4
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e000      	b.n	8002b86 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002b84:	2300      	movs	r3, #0
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	370c      	adds	r7, #12
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bc80      	pop	{r7}
 8002b8e:	4770      	bx	lr

08002b90 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b086      	sub	sp, #24
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d101      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e272      	b.n	8003088 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	f000 8087 	beq.w	8002cbe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002bb0:	4b92      	ldr	r3, [pc, #584]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	f003 030c 	and.w	r3, r3, #12
 8002bb8:	2b04      	cmp	r3, #4
 8002bba:	d00c      	beq.n	8002bd6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002bbc:	4b8f      	ldr	r3, [pc, #572]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f003 030c 	and.w	r3, r3, #12
 8002bc4:	2b08      	cmp	r3, #8
 8002bc6:	d112      	bne.n	8002bee <HAL_RCC_OscConfig+0x5e>
 8002bc8:	4b8c      	ldr	r3, [pc, #560]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bd4:	d10b      	bne.n	8002bee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bd6:	4b89      	ldr	r3, [pc, #548]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d06c      	beq.n	8002cbc <HAL_RCC_OscConfig+0x12c>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d168      	bne.n	8002cbc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e24c      	b.n	8003088 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bf6:	d106      	bne.n	8002c06 <HAL_RCC_OscConfig+0x76>
 8002bf8:	4b80      	ldr	r3, [pc, #512]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a7f      	ldr	r2, [pc, #508]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002bfe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c02:	6013      	str	r3, [r2, #0]
 8002c04:	e02e      	b.n	8002c64 <HAL_RCC_OscConfig+0xd4>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d10c      	bne.n	8002c28 <HAL_RCC_OscConfig+0x98>
 8002c0e:	4b7b      	ldr	r3, [pc, #492]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a7a      	ldr	r2, [pc, #488]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002c14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c18:	6013      	str	r3, [r2, #0]
 8002c1a:	4b78      	ldr	r3, [pc, #480]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a77      	ldr	r2, [pc, #476]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002c20:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c24:	6013      	str	r3, [r2, #0]
 8002c26:	e01d      	b.n	8002c64 <HAL_RCC_OscConfig+0xd4>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c30:	d10c      	bne.n	8002c4c <HAL_RCC_OscConfig+0xbc>
 8002c32:	4b72      	ldr	r3, [pc, #456]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a71      	ldr	r2, [pc, #452]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002c38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c3c:	6013      	str	r3, [r2, #0]
 8002c3e:	4b6f      	ldr	r3, [pc, #444]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a6e      	ldr	r2, [pc, #440]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002c44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c48:	6013      	str	r3, [r2, #0]
 8002c4a:	e00b      	b.n	8002c64 <HAL_RCC_OscConfig+0xd4>
 8002c4c:	4b6b      	ldr	r3, [pc, #428]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a6a      	ldr	r2, [pc, #424]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002c52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c56:	6013      	str	r3, [r2, #0]
 8002c58:	4b68      	ldr	r3, [pc, #416]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a67      	ldr	r2, [pc, #412]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002c5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c62:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d013      	beq.n	8002c94 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c6c:	f7ff f892 	bl	8001d94 <HAL_GetTick>
 8002c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c72:	e008      	b.n	8002c86 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c74:	f7ff f88e 	bl	8001d94 <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	2b64      	cmp	r3, #100	; 0x64
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e200      	b.n	8003088 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c86:	4b5d      	ldr	r3, [pc, #372]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d0f0      	beq.n	8002c74 <HAL_RCC_OscConfig+0xe4>
 8002c92:	e014      	b.n	8002cbe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c94:	f7ff f87e 	bl	8001d94 <HAL_GetTick>
 8002c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c9a:	e008      	b.n	8002cae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c9c:	f7ff f87a 	bl	8001d94 <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	2b64      	cmp	r3, #100	; 0x64
 8002ca8:	d901      	bls.n	8002cae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e1ec      	b.n	8003088 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cae:	4b53      	ldr	r3, [pc, #332]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d1f0      	bne.n	8002c9c <HAL_RCC_OscConfig+0x10c>
 8002cba:	e000      	b.n	8002cbe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d063      	beq.n	8002d92 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cca:	4b4c      	ldr	r3, [pc, #304]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	f003 030c 	and.w	r3, r3, #12
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00b      	beq.n	8002cee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002cd6:	4b49      	ldr	r3, [pc, #292]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f003 030c 	and.w	r3, r3, #12
 8002cde:	2b08      	cmp	r3, #8
 8002ce0:	d11c      	bne.n	8002d1c <HAL_RCC_OscConfig+0x18c>
 8002ce2:	4b46      	ldr	r3, [pc, #280]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d116      	bne.n	8002d1c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cee:	4b43      	ldr	r3, [pc, #268]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 0302 	and.w	r3, r3, #2
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d005      	beq.n	8002d06 <HAL_RCC_OscConfig+0x176>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	691b      	ldr	r3, [r3, #16]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d001      	beq.n	8002d06 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e1c0      	b.n	8003088 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d06:	4b3d      	ldr	r3, [pc, #244]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	695b      	ldr	r3, [r3, #20]
 8002d12:	00db      	lsls	r3, r3, #3
 8002d14:	4939      	ldr	r1, [pc, #228]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002d16:	4313      	orrs	r3, r2
 8002d18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d1a:	e03a      	b.n	8002d92 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	691b      	ldr	r3, [r3, #16]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d020      	beq.n	8002d66 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d24:	4b36      	ldr	r3, [pc, #216]	; (8002e00 <HAL_RCC_OscConfig+0x270>)
 8002d26:	2201      	movs	r2, #1
 8002d28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d2a:	f7ff f833 	bl	8001d94 <HAL_GetTick>
 8002d2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d30:	e008      	b.n	8002d44 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d32:	f7ff f82f 	bl	8001d94 <HAL_GetTick>
 8002d36:	4602      	mov	r2, r0
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d901      	bls.n	8002d44 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002d40:	2303      	movs	r3, #3
 8002d42:	e1a1      	b.n	8003088 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d44:	4b2d      	ldr	r3, [pc, #180]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0302 	and.w	r3, r3, #2
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d0f0      	beq.n	8002d32 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d50:	4b2a      	ldr	r3, [pc, #168]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	695b      	ldr	r3, [r3, #20]
 8002d5c:	00db      	lsls	r3, r3, #3
 8002d5e:	4927      	ldr	r1, [pc, #156]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002d60:	4313      	orrs	r3, r2
 8002d62:	600b      	str	r3, [r1, #0]
 8002d64:	e015      	b.n	8002d92 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d66:	4b26      	ldr	r3, [pc, #152]	; (8002e00 <HAL_RCC_OscConfig+0x270>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d6c:	f7ff f812 	bl	8001d94 <HAL_GetTick>
 8002d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d72:	e008      	b.n	8002d86 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d74:	f7ff f80e 	bl	8001d94 <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	2b02      	cmp	r3, #2
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e180      	b.n	8003088 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d86:	4b1d      	ldr	r3, [pc, #116]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d1f0      	bne.n	8002d74 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0308 	and.w	r3, r3, #8
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d03a      	beq.n	8002e14 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	699b      	ldr	r3, [r3, #24]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d019      	beq.n	8002dda <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002da6:	4b17      	ldr	r3, [pc, #92]	; (8002e04 <HAL_RCC_OscConfig+0x274>)
 8002da8:	2201      	movs	r2, #1
 8002daa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dac:	f7fe fff2 	bl	8001d94 <HAL_GetTick>
 8002db0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002db2:	e008      	b.n	8002dc6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002db4:	f7fe ffee 	bl	8001d94 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	2b02      	cmp	r3, #2
 8002dc0:	d901      	bls.n	8002dc6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	e160      	b.n	8003088 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dc6:	4b0d      	ldr	r3, [pc, #52]	; (8002dfc <HAL_RCC_OscConfig+0x26c>)
 8002dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d0f0      	beq.n	8002db4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002dd2:	2001      	movs	r0, #1
 8002dd4:	f000 fad8 	bl	8003388 <RCC_Delay>
 8002dd8:	e01c      	b.n	8002e14 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002dda:	4b0a      	ldr	r3, [pc, #40]	; (8002e04 <HAL_RCC_OscConfig+0x274>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002de0:	f7fe ffd8 	bl	8001d94 <HAL_GetTick>
 8002de4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002de6:	e00f      	b.n	8002e08 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002de8:	f7fe ffd4 	bl	8001d94 <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d908      	bls.n	8002e08 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e146      	b.n	8003088 <HAL_RCC_OscConfig+0x4f8>
 8002dfa:	bf00      	nop
 8002dfc:	40021000 	.word	0x40021000
 8002e00:	42420000 	.word	0x42420000
 8002e04:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e08:	4b92      	ldr	r3, [pc, #584]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0c:	f003 0302 	and.w	r3, r3, #2
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d1e9      	bne.n	8002de8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0304 	and.w	r3, r3, #4
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	f000 80a6 	beq.w	8002f6e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e22:	2300      	movs	r3, #0
 8002e24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e26:	4b8b      	ldr	r3, [pc, #556]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002e28:	69db      	ldr	r3, [r3, #28]
 8002e2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d10d      	bne.n	8002e4e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e32:	4b88      	ldr	r3, [pc, #544]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002e34:	69db      	ldr	r3, [r3, #28]
 8002e36:	4a87      	ldr	r2, [pc, #540]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002e38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e3c:	61d3      	str	r3, [r2, #28]
 8002e3e:	4b85      	ldr	r3, [pc, #532]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002e40:	69db      	ldr	r3, [r3, #28]
 8002e42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e46:	60bb      	str	r3, [r7, #8]
 8002e48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e4e:	4b82      	ldr	r3, [pc, #520]	; (8003058 <HAL_RCC_OscConfig+0x4c8>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d118      	bne.n	8002e8c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e5a:	4b7f      	ldr	r3, [pc, #508]	; (8003058 <HAL_RCC_OscConfig+0x4c8>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a7e      	ldr	r2, [pc, #504]	; (8003058 <HAL_RCC_OscConfig+0x4c8>)
 8002e60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e66:	f7fe ff95 	bl	8001d94 <HAL_GetTick>
 8002e6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e6c:	e008      	b.n	8002e80 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e6e:	f7fe ff91 	bl	8001d94 <HAL_GetTick>
 8002e72:	4602      	mov	r2, r0
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	2b64      	cmp	r3, #100	; 0x64
 8002e7a:	d901      	bls.n	8002e80 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	e103      	b.n	8003088 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e80:	4b75      	ldr	r3, [pc, #468]	; (8003058 <HAL_RCC_OscConfig+0x4c8>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d0f0      	beq.n	8002e6e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d106      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x312>
 8002e94:	4b6f      	ldr	r3, [pc, #444]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002e96:	6a1b      	ldr	r3, [r3, #32]
 8002e98:	4a6e      	ldr	r2, [pc, #440]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002e9a:	f043 0301 	orr.w	r3, r3, #1
 8002e9e:	6213      	str	r3, [r2, #32]
 8002ea0:	e02d      	b.n	8002efe <HAL_RCC_OscConfig+0x36e>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	68db      	ldr	r3, [r3, #12]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d10c      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x334>
 8002eaa:	4b6a      	ldr	r3, [pc, #424]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002eac:	6a1b      	ldr	r3, [r3, #32]
 8002eae:	4a69      	ldr	r2, [pc, #420]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002eb0:	f023 0301 	bic.w	r3, r3, #1
 8002eb4:	6213      	str	r3, [r2, #32]
 8002eb6:	4b67      	ldr	r3, [pc, #412]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002eb8:	6a1b      	ldr	r3, [r3, #32]
 8002eba:	4a66      	ldr	r2, [pc, #408]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002ebc:	f023 0304 	bic.w	r3, r3, #4
 8002ec0:	6213      	str	r3, [r2, #32]
 8002ec2:	e01c      	b.n	8002efe <HAL_RCC_OscConfig+0x36e>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	2b05      	cmp	r3, #5
 8002eca:	d10c      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x356>
 8002ecc:	4b61      	ldr	r3, [pc, #388]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002ece:	6a1b      	ldr	r3, [r3, #32]
 8002ed0:	4a60      	ldr	r2, [pc, #384]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002ed2:	f043 0304 	orr.w	r3, r3, #4
 8002ed6:	6213      	str	r3, [r2, #32]
 8002ed8:	4b5e      	ldr	r3, [pc, #376]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002eda:	6a1b      	ldr	r3, [r3, #32]
 8002edc:	4a5d      	ldr	r2, [pc, #372]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002ede:	f043 0301 	orr.w	r3, r3, #1
 8002ee2:	6213      	str	r3, [r2, #32]
 8002ee4:	e00b      	b.n	8002efe <HAL_RCC_OscConfig+0x36e>
 8002ee6:	4b5b      	ldr	r3, [pc, #364]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002ee8:	6a1b      	ldr	r3, [r3, #32]
 8002eea:	4a5a      	ldr	r2, [pc, #360]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002eec:	f023 0301 	bic.w	r3, r3, #1
 8002ef0:	6213      	str	r3, [r2, #32]
 8002ef2:	4b58      	ldr	r3, [pc, #352]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002ef4:	6a1b      	ldr	r3, [r3, #32]
 8002ef6:	4a57      	ldr	r2, [pc, #348]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002ef8:	f023 0304 	bic.w	r3, r3, #4
 8002efc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d015      	beq.n	8002f32 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f06:	f7fe ff45 	bl	8001d94 <HAL_GetTick>
 8002f0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f0c:	e00a      	b.n	8002f24 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f0e:	f7fe ff41 	bl	8001d94 <HAL_GetTick>
 8002f12:	4602      	mov	r2, r0
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	1ad3      	subs	r3, r2, r3
 8002f18:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d901      	bls.n	8002f24 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002f20:	2303      	movs	r3, #3
 8002f22:	e0b1      	b.n	8003088 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f24:	4b4b      	ldr	r3, [pc, #300]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002f26:	6a1b      	ldr	r3, [r3, #32]
 8002f28:	f003 0302 	and.w	r3, r3, #2
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d0ee      	beq.n	8002f0e <HAL_RCC_OscConfig+0x37e>
 8002f30:	e014      	b.n	8002f5c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f32:	f7fe ff2f 	bl	8001d94 <HAL_GetTick>
 8002f36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f38:	e00a      	b.n	8002f50 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f3a:	f7fe ff2b 	bl	8001d94 <HAL_GetTick>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d901      	bls.n	8002f50 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	e09b      	b.n	8003088 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f50:	4b40      	ldr	r3, [pc, #256]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002f52:	6a1b      	ldr	r3, [r3, #32]
 8002f54:	f003 0302 	and.w	r3, r3, #2
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d1ee      	bne.n	8002f3a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002f5c:	7dfb      	ldrb	r3, [r7, #23]
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d105      	bne.n	8002f6e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f62:	4b3c      	ldr	r3, [pc, #240]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002f64:	69db      	ldr	r3, [r3, #28]
 8002f66:	4a3b      	ldr	r2, [pc, #236]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002f68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f6c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	69db      	ldr	r3, [r3, #28]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	f000 8087 	beq.w	8003086 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f78:	4b36      	ldr	r3, [pc, #216]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f003 030c 	and.w	r3, r3, #12
 8002f80:	2b08      	cmp	r3, #8
 8002f82:	d061      	beq.n	8003048 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	69db      	ldr	r3, [r3, #28]
 8002f88:	2b02      	cmp	r3, #2
 8002f8a:	d146      	bne.n	800301a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f8c:	4b33      	ldr	r3, [pc, #204]	; (800305c <HAL_RCC_OscConfig+0x4cc>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f92:	f7fe feff 	bl	8001d94 <HAL_GetTick>
 8002f96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f98:	e008      	b.n	8002fac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f9a:	f7fe fefb 	bl	8001d94 <HAL_GetTick>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	1ad3      	subs	r3, r2, r3
 8002fa4:	2b02      	cmp	r3, #2
 8002fa6:	d901      	bls.n	8002fac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002fa8:	2303      	movs	r3, #3
 8002faa:	e06d      	b.n	8003088 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fac:	4b29      	ldr	r3, [pc, #164]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d1f0      	bne.n	8002f9a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6a1b      	ldr	r3, [r3, #32]
 8002fbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fc0:	d108      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002fc2:	4b24      	ldr	r3, [pc, #144]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	4921      	ldr	r1, [pc, #132]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fd4:	4b1f      	ldr	r3, [pc, #124]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a19      	ldr	r1, [r3, #32]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe4:	430b      	orrs	r3, r1
 8002fe6:	491b      	ldr	r1, [pc, #108]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fec:	4b1b      	ldr	r3, [pc, #108]	; (800305c <HAL_RCC_OscConfig+0x4cc>)
 8002fee:	2201      	movs	r2, #1
 8002ff0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ff2:	f7fe fecf 	bl	8001d94 <HAL_GetTick>
 8002ff6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ff8:	e008      	b.n	800300c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ffa:	f7fe fecb 	bl	8001d94 <HAL_GetTick>
 8002ffe:	4602      	mov	r2, r0
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	1ad3      	subs	r3, r2, r3
 8003004:	2b02      	cmp	r3, #2
 8003006:	d901      	bls.n	800300c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003008:	2303      	movs	r3, #3
 800300a:	e03d      	b.n	8003088 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800300c:	4b11      	ldr	r3, [pc, #68]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d0f0      	beq.n	8002ffa <HAL_RCC_OscConfig+0x46a>
 8003018:	e035      	b.n	8003086 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800301a:	4b10      	ldr	r3, [pc, #64]	; (800305c <HAL_RCC_OscConfig+0x4cc>)
 800301c:	2200      	movs	r2, #0
 800301e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003020:	f7fe feb8 	bl	8001d94 <HAL_GetTick>
 8003024:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003026:	e008      	b.n	800303a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003028:	f7fe feb4 	bl	8001d94 <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	2b02      	cmp	r3, #2
 8003034:	d901      	bls.n	800303a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e026      	b.n	8003088 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800303a:	4b06      	ldr	r3, [pc, #24]	; (8003054 <HAL_RCC_OscConfig+0x4c4>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d1f0      	bne.n	8003028 <HAL_RCC_OscConfig+0x498>
 8003046:	e01e      	b.n	8003086 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	69db      	ldr	r3, [r3, #28]
 800304c:	2b01      	cmp	r3, #1
 800304e:	d107      	bne.n	8003060 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e019      	b.n	8003088 <HAL_RCC_OscConfig+0x4f8>
 8003054:	40021000 	.word	0x40021000
 8003058:	40007000 	.word	0x40007000
 800305c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003060:	4b0b      	ldr	r3, [pc, #44]	; (8003090 <HAL_RCC_OscConfig+0x500>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6a1b      	ldr	r3, [r3, #32]
 8003070:	429a      	cmp	r2, r3
 8003072:	d106      	bne.n	8003082 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800307e:	429a      	cmp	r2, r3
 8003080:	d001      	beq.n	8003086 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e000      	b.n	8003088 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	3718      	adds	r7, #24
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	40021000 	.word	0x40021000

08003094 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d101      	bne.n	80030a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	e0d0      	b.n	800324a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030a8:	4b6a      	ldr	r3, [pc, #424]	; (8003254 <HAL_RCC_ClockConfig+0x1c0>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0307 	and.w	r3, r3, #7
 80030b0:	683a      	ldr	r2, [r7, #0]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d910      	bls.n	80030d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030b6:	4b67      	ldr	r3, [pc, #412]	; (8003254 <HAL_RCC_ClockConfig+0x1c0>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f023 0207 	bic.w	r2, r3, #7
 80030be:	4965      	ldr	r1, [pc, #404]	; (8003254 <HAL_RCC_ClockConfig+0x1c0>)
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030c6:	4b63      	ldr	r3, [pc, #396]	; (8003254 <HAL_RCC_ClockConfig+0x1c0>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0307 	and.w	r3, r3, #7
 80030ce:	683a      	ldr	r2, [r7, #0]
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d001      	beq.n	80030d8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e0b8      	b.n	800324a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d020      	beq.n	8003126 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0304 	and.w	r3, r3, #4
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d005      	beq.n	80030fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030f0:	4b59      	ldr	r3, [pc, #356]	; (8003258 <HAL_RCC_ClockConfig+0x1c4>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	4a58      	ldr	r2, [pc, #352]	; (8003258 <HAL_RCC_ClockConfig+0x1c4>)
 80030f6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80030fa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0308 	and.w	r3, r3, #8
 8003104:	2b00      	cmp	r3, #0
 8003106:	d005      	beq.n	8003114 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003108:	4b53      	ldr	r3, [pc, #332]	; (8003258 <HAL_RCC_ClockConfig+0x1c4>)
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	4a52      	ldr	r2, [pc, #328]	; (8003258 <HAL_RCC_ClockConfig+0x1c4>)
 800310e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003112:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003114:	4b50      	ldr	r3, [pc, #320]	; (8003258 <HAL_RCC_ClockConfig+0x1c4>)
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	494d      	ldr	r1, [pc, #308]	; (8003258 <HAL_RCC_ClockConfig+0x1c4>)
 8003122:	4313      	orrs	r3, r2
 8003124:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	2b00      	cmp	r3, #0
 8003130:	d040      	beq.n	80031b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	2b01      	cmp	r3, #1
 8003138:	d107      	bne.n	800314a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800313a:	4b47      	ldr	r3, [pc, #284]	; (8003258 <HAL_RCC_ClockConfig+0x1c4>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d115      	bne.n	8003172 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e07f      	b.n	800324a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	2b02      	cmp	r3, #2
 8003150:	d107      	bne.n	8003162 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003152:	4b41      	ldr	r3, [pc, #260]	; (8003258 <HAL_RCC_ClockConfig+0x1c4>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d109      	bne.n	8003172 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e073      	b.n	800324a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003162:	4b3d      	ldr	r3, [pc, #244]	; (8003258 <HAL_RCC_ClockConfig+0x1c4>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0302 	and.w	r3, r3, #2
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e06b      	b.n	800324a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003172:	4b39      	ldr	r3, [pc, #228]	; (8003258 <HAL_RCC_ClockConfig+0x1c4>)
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f023 0203 	bic.w	r2, r3, #3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	4936      	ldr	r1, [pc, #216]	; (8003258 <HAL_RCC_ClockConfig+0x1c4>)
 8003180:	4313      	orrs	r3, r2
 8003182:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003184:	f7fe fe06 	bl	8001d94 <HAL_GetTick>
 8003188:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800318a:	e00a      	b.n	80031a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800318c:	f7fe fe02 	bl	8001d94 <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	f241 3288 	movw	r2, #5000	; 0x1388
 800319a:	4293      	cmp	r3, r2
 800319c:	d901      	bls.n	80031a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800319e:	2303      	movs	r3, #3
 80031a0:	e053      	b.n	800324a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031a2:	4b2d      	ldr	r3, [pc, #180]	; (8003258 <HAL_RCC_ClockConfig+0x1c4>)
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	f003 020c 	and.w	r2, r3, #12
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d1eb      	bne.n	800318c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031b4:	4b27      	ldr	r3, [pc, #156]	; (8003254 <HAL_RCC_ClockConfig+0x1c0>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0307 	and.w	r3, r3, #7
 80031bc:	683a      	ldr	r2, [r7, #0]
 80031be:	429a      	cmp	r2, r3
 80031c0:	d210      	bcs.n	80031e4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031c2:	4b24      	ldr	r3, [pc, #144]	; (8003254 <HAL_RCC_ClockConfig+0x1c0>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f023 0207 	bic.w	r2, r3, #7
 80031ca:	4922      	ldr	r1, [pc, #136]	; (8003254 <HAL_RCC_ClockConfig+0x1c0>)
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	4313      	orrs	r3, r2
 80031d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031d2:	4b20      	ldr	r3, [pc, #128]	; (8003254 <HAL_RCC_ClockConfig+0x1c0>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0307 	and.w	r3, r3, #7
 80031da:	683a      	ldr	r2, [r7, #0]
 80031dc:	429a      	cmp	r2, r3
 80031de:	d001      	beq.n	80031e4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e032      	b.n	800324a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0304 	and.w	r3, r3, #4
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d008      	beq.n	8003202 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031f0:	4b19      	ldr	r3, [pc, #100]	; (8003258 <HAL_RCC_ClockConfig+0x1c4>)
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	4916      	ldr	r1, [pc, #88]	; (8003258 <HAL_RCC_ClockConfig+0x1c4>)
 80031fe:	4313      	orrs	r3, r2
 8003200:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 0308 	and.w	r3, r3, #8
 800320a:	2b00      	cmp	r3, #0
 800320c:	d009      	beq.n	8003222 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800320e:	4b12      	ldr	r3, [pc, #72]	; (8003258 <HAL_RCC_ClockConfig+0x1c4>)
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	691b      	ldr	r3, [r3, #16]
 800321a:	00db      	lsls	r3, r3, #3
 800321c:	490e      	ldr	r1, [pc, #56]	; (8003258 <HAL_RCC_ClockConfig+0x1c4>)
 800321e:	4313      	orrs	r3, r2
 8003220:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003222:	f000 f821 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 8003226:	4602      	mov	r2, r0
 8003228:	4b0b      	ldr	r3, [pc, #44]	; (8003258 <HAL_RCC_ClockConfig+0x1c4>)
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	091b      	lsrs	r3, r3, #4
 800322e:	f003 030f 	and.w	r3, r3, #15
 8003232:	490a      	ldr	r1, [pc, #40]	; (800325c <HAL_RCC_ClockConfig+0x1c8>)
 8003234:	5ccb      	ldrb	r3, [r1, r3]
 8003236:	fa22 f303 	lsr.w	r3, r2, r3
 800323a:	4a09      	ldr	r2, [pc, #36]	; (8003260 <HAL_RCC_ClockConfig+0x1cc>)
 800323c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800323e:	4b09      	ldr	r3, [pc, #36]	; (8003264 <HAL_RCC_ClockConfig+0x1d0>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4618      	mov	r0, r3
 8003244:	f7fe fd64 	bl	8001d10 <HAL_InitTick>

  return HAL_OK;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	3710      	adds	r7, #16
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	40022000 	.word	0x40022000
 8003258:	40021000 	.word	0x40021000
 800325c:	08006cd8 	.word	0x08006cd8
 8003260:	20000040 	.word	0x20000040
 8003264:	20000044 	.word	0x20000044

08003268 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003268:	b490      	push	{r4, r7}
 800326a:	b08a      	sub	sp, #40	; 0x28
 800326c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800326e:	4b29      	ldr	r3, [pc, #164]	; (8003314 <HAL_RCC_GetSysClockFreq+0xac>)
 8003270:	1d3c      	adds	r4, r7, #4
 8003272:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003274:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003278:	f240 2301 	movw	r3, #513	; 0x201
 800327c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800327e:	2300      	movs	r3, #0
 8003280:	61fb      	str	r3, [r7, #28]
 8003282:	2300      	movs	r3, #0
 8003284:	61bb      	str	r3, [r7, #24]
 8003286:	2300      	movs	r3, #0
 8003288:	627b      	str	r3, [r7, #36]	; 0x24
 800328a:	2300      	movs	r3, #0
 800328c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800328e:	2300      	movs	r3, #0
 8003290:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003292:	4b21      	ldr	r3, [pc, #132]	; (8003318 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	f003 030c 	and.w	r3, r3, #12
 800329e:	2b04      	cmp	r3, #4
 80032a0:	d002      	beq.n	80032a8 <HAL_RCC_GetSysClockFreq+0x40>
 80032a2:	2b08      	cmp	r3, #8
 80032a4:	d003      	beq.n	80032ae <HAL_RCC_GetSysClockFreq+0x46>
 80032a6:	e02b      	b.n	8003300 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80032a8:	4b1c      	ldr	r3, [pc, #112]	; (800331c <HAL_RCC_GetSysClockFreq+0xb4>)
 80032aa:	623b      	str	r3, [r7, #32]
      break;
 80032ac:	e02b      	b.n	8003306 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	0c9b      	lsrs	r3, r3, #18
 80032b2:	f003 030f 	and.w	r3, r3, #15
 80032b6:	3328      	adds	r3, #40	; 0x28
 80032b8:	443b      	add	r3, r7
 80032ba:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80032be:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d012      	beq.n	80032f0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80032ca:	4b13      	ldr	r3, [pc, #76]	; (8003318 <HAL_RCC_GetSysClockFreq+0xb0>)
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	0c5b      	lsrs	r3, r3, #17
 80032d0:	f003 0301 	and.w	r3, r3, #1
 80032d4:	3328      	adds	r3, #40	; 0x28
 80032d6:	443b      	add	r3, r7
 80032d8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80032dc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	4a0e      	ldr	r2, [pc, #56]	; (800331c <HAL_RCC_GetSysClockFreq+0xb4>)
 80032e2:	fb03 f202 	mul.w	r2, r3, r2
 80032e6:	69bb      	ldr	r3, [r7, #24]
 80032e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ec:	627b      	str	r3, [r7, #36]	; 0x24
 80032ee:	e004      	b.n	80032fa <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	4a0b      	ldr	r2, [pc, #44]	; (8003320 <HAL_RCC_GetSysClockFreq+0xb8>)
 80032f4:	fb02 f303 	mul.w	r3, r2, r3
 80032f8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80032fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032fc:	623b      	str	r3, [r7, #32]
      break;
 80032fe:	e002      	b.n	8003306 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003300:	4b06      	ldr	r3, [pc, #24]	; (800331c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003302:	623b      	str	r3, [r7, #32]
      break;
 8003304:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003306:	6a3b      	ldr	r3, [r7, #32]
}
 8003308:	4618      	mov	r0, r3
 800330a:	3728      	adds	r7, #40	; 0x28
 800330c:	46bd      	mov	sp, r7
 800330e:	bc90      	pop	{r4, r7}
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop
 8003314:	08006cc8 	.word	0x08006cc8
 8003318:	40021000 	.word	0x40021000
 800331c:	007a1200 	.word	0x007a1200
 8003320:	003d0900 	.word	0x003d0900

08003324 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003328:	4b02      	ldr	r3, [pc, #8]	; (8003334 <HAL_RCC_GetHCLKFreq+0x10>)
 800332a:	681b      	ldr	r3, [r3, #0]
}
 800332c:	4618      	mov	r0, r3
 800332e:	46bd      	mov	sp, r7
 8003330:	bc80      	pop	{r7}
 8003332:	4770      	bx	lr
 8003334:	20000040 	.word	0x20000040

08003338 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800333c:	f7ff fff2 	bl	8003324 <HAL_RCC_GetHCLKFreq>
 8003340:	4602      	mov	r2, r0
 8003342:	4b05      	ldr	r3, [pc, #20]	; (8003358 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	0a1b      	lsrs	r3, r3, #8
 8003348:	f003 0307 	and.w	r3, r3, #7
 800334c:	4903      	ldr	r1, [pc, #12]	; (800335c <HAL_RCC_GetPCLK1Freq+0x24>)
 800334e:	5ccb      	ldrb	r3, [r1, r3]
 8003350:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003354:	4618      	mov	r0, r3
 8003356:	bd80      	pop	{r7, pc}
 8003358:	40021000 	.word	0x40021000
 800335c:	08006ce8 	.word	0x08006ce8

08003360 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003364:	f7ff ffde 	bl	8003324 <HAL_RCC_GetHCLKFreq>
 8003368:	4602      	mov	r2, r0
 800336a:	4b05      	ldr	r3, [pc, #20]	; (8003380 <HAL_RCC_GetPCLK2Freq+0x20>)
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	0adb      	lsrs	r3, r3, #11
 8003370:	f003 0307 	and.w	r3, r3, #7
 8003374:	4903      	ldr	r1, [pc, #12]	; (8003384 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003376:	5ccb      	ldrb	r3, [r1, r3]
 8003378:	fa22 f303 	lsr.w	r3, r2, r3
}
 800337c:	4618      	mov	r0, r3
 800337e:	bd80      	pop	{r7, pc}
 8003380:	40021000 	.word	0x40021000
 8003384:	08006ce8 	.word	0x08006ce8

08003388 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003388:	b480      	push	{r7}
 800338a:	b085      	sub	sp, #20
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003390:	4b0a      	ldr	r3, [pc, #40]	; (80033bc <RCC_Delay+0x34>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a0a      	ldr	r2, [pc, #40]	; (80033c0 <RCC_Delay+0x38>)
 8003396:	fba2 2303 	umull	r2, r3, r2, r3
 800339a:	0a5b      	lsrs	r3, r3, #9
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	fb02 f303 	mul.w	r3, r2, r3
 80033a2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80033a4:	bf00      	nop
  }
  while (Delay --);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	1e5a      	subs	r2, r3, #1
 80033aa:	60fa      	str	r2, [r7, #12]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d1f9      	bne.n	80033a4 <RCC_Delay+0x1c>
}
 80033b0:	bf00      	nop
 80033b2:	bf00      	nop
 80033b4:	3714      	adds	r7, #20
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bc80      	pop	{r7}
 80033ba:	4770      	bx	lr
 80033bc:	20000040 	.word	0x20000040
 80033c0:	10624dd3 	.word	0x10624dd3

080033c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b082      	sub	sp, #8
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d101      	bne.n	80033d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e041      	b.n	800345a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d106      	bne.n	80033f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f7fe fb64 	bl	8001ab8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2202      	movs	r2, #2
 80033f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	3304      	adds	r3, #4
 8003400:	4619      	mov	r1, r3
 8003402:	4610      	mov	r0, r2
 8003404:	f000 fba0 	bl	8003b48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2201      	movs	r2, #1
 8003444:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2201      	movs	r2, #1
 800344c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3708      	adds	r7, #8
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
	...

08003464 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003464:	b480      	push	{r7}
 8003466:	b085      	sub	sp, #20
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003472:	b2db      	uxtb	r3, r3
 8003474:	2b01      	cmp	r3, #1
 8003476:	d001      	beq.n	800347c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e03a      	b.n	80034f2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2202      	movs	r2, #2
 8003480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	68da      	ldr	r2, [r3, #12]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f042 0201 	orr.w	r2, r2, #1
 8003492:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a18      	ldr	r2, [pc, #96]	; (80034fc <HAL_TIM_Base_Start_IT+0x98>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d00e      	beq.n	80034bc <HAL_TIM_Base_Start_IT+0x58>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034a6:	d009      	beq.n	80034bc <HAL_TIM_Base_Start_IT+0x58>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a14      	ldr	r2, [pc, #80]	; (8003500 <HAL_TIM_Base_Start_IT+0x9c>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d004      	beq.n	80034bc <HAL_TIM_Base_Start_IT+0x58>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a13      	ldr	r2, [pc, #76]	; (8003504 <HAL_TIM_Base_Start_IT+0xa0>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d111      	bne.n	80034e0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f003 0307 	and.w	r3, r3, #7
 80034c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2b06      	cmp	r3, #6
 80034cc:	d010      	beq.n	80034f0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f042 0201 	orr.w	r2, r2, #1
 80034dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034de:	e007      	b.n	80034f0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f042 0201 	orr.w	r2, r2, #1
 80034ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3714      	adds	r7, #20
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bc80      	pop	{r7}
 80034fa:	4770      	bx	lr
 80034fc:	40012c00 	.word	0x40012c00
 8003500:	40000400 	.word	0x40000400
 8003504:	40000800 	.word	0x40000800

08003508 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b086      	sub	sp, #24
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d101      	bne.n	800351c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e093      	b.n	8003644 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003522:	b2db      	uxtb	r3, r3
 8003524:	2b00      	cmp	r3, #0
 8003526:	d106      	bne.n	8003536 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f7fe faff 	bl	8001b34 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2202      	movs	r2, #2
 800353a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	6812      	ldr	r2, [r2, #0]
 8003548:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800354c:	f023 0307 	bic.w	r3, r3, #7
 8003550:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	3304      	adds	r3, #4
 800355a:	4619      	mov	r1, r3
 800355c:	4610      	mov	r0, r2
 800355e:	f000 faf3 	bl	8003b48 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	699b      	ldr	r3, [r3, #24]
 8003570:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	6a1b      	ldr	r3, [r3, #32]
 8003578:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	697a      	ldr	r2, [r7, #20]
 8003580:	4313      	orrs	r3, r2
 8003582:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800358a:	f023 0303 	bic.w	r3, r3, #3
 800358e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	689a      	ldr	r2, [r3, #8]
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	699b      	ldr	r3, [r3, #24]
 8003598:	021b      	lsls	r3, r3, #8
 800359a:	4313      	orrs	r3, r2
 800359c:	693a      	ldr	r2, [r7, #16]
 800359e:	4313      	orrs	r3, r2
 80035a0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80035a8:	f023 030c 	bic.w	r3, r3, #12
 80035ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80035b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80035b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	68da      	ldr	r2, [r3, #12]
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	69db      	ldr	r3, [r3, #28]
 80035c2:	021b      	lsls	r3, r3, #8
 80035c4:	4313      	orrs	r3, r2
 80035c6:	693a      	ldr	r2, [r7, #16]
 80035c8:	4313      	orrs	r3, r2
 80035ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	691b      	ldr	r3, [r3, #16]
 80035d0:	011a      	lsls	r2, r3, #4
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	6a1b      	ldr	r3, [r3, #32]
 80035d6:	031b      	lsls	r3, r3, #12
 80035d8:	4313      	orrs	r3, r2
 80035da:	693a      	ldr	r2, [r7, #16]
 80035dc:	4313      	orrs	r3, r2
 80035de:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80035e6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	685a      	ldr	r2, [r3, #4]
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	695b      	ldr	r3, [r3, #20]
 80035f0:	011b      	lsls	r3, r3, #4
 80035f2:	4313      	orrs	r3, r2
 80035f4:	68fa      	ldr	r2, [r7, #12]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	697a      	ldr	r2, [r7, #20]
 8003600:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	693a      	ldr	r2, [r7, #16]
 8003608:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68fa      	ldr	r2, [r7, #12]
 8003610:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2201      	movs	r2, #1
 8003616:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2201      	movs	r2, #1
 800361e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2201      	movs	r2, #1
 8003626:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2201      	movs	r2, #1
 8003636:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2201      	movs	r2, #1
 800363e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003642:	2300      	movs	r3, #0
}
 8003644:	4618      	mov	r0, r3
 8003646:	3718      	adds	r7, #24
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}

0800364c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800365c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003664:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800366c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003674:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d110      	bne.n	800369e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800367c:	7bfb      	ldrb	r3, [r7, #15]
 800367e:	2b01      	cmp	r3, #1
 8003680:	d102      	bne.n	8003688 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003682:	7b7b      	ldrb	r3, [r7, #13]
 8003684:	2b01      	cmp	r3, #1
 8003686:	d001      	beq.n	800368c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e069      	b.n	8003760 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2202      	movs	r2, #2
 8003690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2202      	movs	r2, #2
 8003698:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800369c:	e031      	b.n	8003702 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	2b04      	cmp	r3, #4
 80036a2:	d110      	bne.n	80036c6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80036a4:	7bbb      	ldrb	r3, [r7, #14]
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d102      	bne.n	80036b0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80036aa:	7b3b      	ldrb	r3, [r7, #12]
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d001      	beq.n	80036b4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e055      	b.n	8003760 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2202      	movs	r2, #2
 80036b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2202      	movs	r2, #2
 80036c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80036c4:	e01d      	b.n	8003702 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80036c6:	7bfb      	ldrb	r3, [r7, #15]
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d108      	bne.n	80036de <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80036cc:	7bbb      	ldrb	r3, [r7, #14]
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d105      	bne.n	80036de <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80036d2:	7b7b      	ldrb	r3, [r7, #13]
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d102      	bne.n	80036de <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80036d8:	7b3b      	ldrb	r3, [r7, #12]
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d001      	beq.n	80036e2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e03e      	b.n	8003760 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2202      	movs	r2, #2
 80036e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2202      	movs	r2, #2
 80036ee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2202      	movs	r2, #2
 80036f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2202      	movs	r2, #2
 80036fe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d003      	beq.n	8003710 <HAL_TIM_Encoder_Start+0xc4>
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	2b04      	cmp	r3, #4
 800370c:	d008      	beq.n	8003720 <HAL_TIM_Encoder_Start+0xd4>
 800370e:	e00f      	b.n	8003730 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2201      	movs	r2, #1
 8003716:	2100      	movs	r1, #0
 8003718:	4618      	mov	r0, r3
 800371a:	f000 fb0d 	bl	8003d38 <TIM_CCxChannelCmd>
      break;
 800371e:	e016      	b.n	800374e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	2201      	movs	r2, #1
 8003726:	2104      	movs	r1, #4
 8003728:	4618      	mov	r0, r3
 800372a:	f000 fb05 	bl	8003d38 <TIM_CCxChannelCmd>
      break;
 800372e:	e00e      	b.n	800374e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	2201      	movs	r2, #1
 8003736:	2100      	movs	r1, #0
 8003738:	4618      	mov	r0, r3
 800373a:	f000 fafd 	bl	8003d38 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2201      	movs	r2, #1
 8003744:	2104      	movs	r1, #4
 8003746:	4618      	mov	r0, r3
 8003748:	f000 faf6 	bl	8003d38 <TIM_CCxChannelCmd>
      break;
 800374c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f042 0201 	orr.w	r2, r2, #1
 800375c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800375e:	2300      	movs	r3, #0
}
 8003760:	4618      	mov	r0, r3
 8003762:	3710      	adds	r7, #16
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	691b      	ldr	r3, [r3, #16]
 8003776:	f003 0302 	and.w	r3, r3, #2
 800377a:	2b02      	cmp	r3, #2
 800377c:	d122      	bne.n	80037c4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	f003 0302 	and.w	r3, r3, #2
 8003788:	2b02      	cmp	r3, #2
 800378a:	d11b      	bne.n	80037c4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f06f 0202 	mvn.w	r2, #2
 8003794:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2201      	movs	r2, #1
 800379a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	699b      	ldr	r3, [r3, #24]
 80037a2:	f003 0303 	and.w	r3, r3, #3
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d003      	beq.n	80037b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f000 f9b1 	bl	8003b12 <HAL_TIM_IC_CaptureCallback>
 80037b0:	e005      	b.n	80037be <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f000 f9a4 	bl	8003b00 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f000 f9b3 	bl	8003b24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	f003 0304 	and.w	r3, r3, #4
 80037ce:	2b04      	cmp	r3, #4
 80037d0:	d122      	bne.n	8003818 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	f003 0304 	and.w	r3, r3, #4
 80037dc:	2b04      	cmp	r3, #4
 80037de:	d11b      	bne.n	8003818 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f06f 0204 	mvn.w	r2, #4
 80037e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2202      	movs	r2, #2
 80037ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	699b      	ldr	r3, [r3, #24]
 80037f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d003      	beq.n	8003806 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 f987 	bl	8003b12 <HAL_TIM_IC_CaptureCallback>
 8003804:	e005      	b.n	8003812 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f000 f97a 	bl	8003b00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f000 f989 	bl	8003b24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	f003 0308 	and.w	r3, r3, #8
 8003822:	2b08      	cmp	r3, #8
 8003824:	d122      	bne.n	800386c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	f003 0308 	and.w	r3, r3, #8
 8003830:	2b08      	cmp	r3, #8
 8003832:	d11b      	bne.n	800386c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f06f 0208 	mvn.w	r2, #8
 800383c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2204      	movs	r2, #4
 8003842:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	69db      	ldr	r3, [r3, #28]
 800384a:	f003 0303 	and.w	r3, r3, #3
 800384e:	2b00      	cmp	r3, #0
 8003850:	d003      	beq.n	800385a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f000 f95d 	bl	8003b12 <HAL_TIM_IC_CaptureCallback>
 8003858:	e005      	b.n	8003866 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f000 f950 	bl	8003b00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003860:	6878      	ldr	r0, [r7, #4]
 8003862:	f000 f95f 	bl	8003b24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	691b      	ldr	r3, [r3, #16]
 8003872:	f003 0310 	and.w	r3, r3, #16
 8003876:	2b10      	cmp	r3, #16
 8003878:	d122      	bne.n	80038c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	f003 0310 	and.w	r3, r3, #16
 8003884:	2b10      	cmp	r3, #16
 8003886:	d11b      	bne.n	80038c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f06f 0210 	mvn.w	r2, #16
 8003890:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2208      	movs	r2, #8
 8003896:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	69db      	ldr	r3, [r3, #28]
 800389e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d003      	beq.n	80038ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f000 f933 	bl	8003b12 <HAL_TIM_IC_CaptureCallback>
 80038ac:	e005      	b.n	80038ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f000 f926 	bl	8003b00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f000 f935 	bl	8003b24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	691b      	ldr	r3, [r3, #16]
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d10e      	bne.n	80038ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	f003 0301 	and.w	r3, r3, #1
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d107      	bne.n	80038ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f06f 0201 	mvn.w	r2, #1
 80038e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f7fd fcec 	bl	80012c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	691b      	ldr	r3, [r3, #16]
 80038f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038f6:	2b80      	cmp	r3, #128	; 0x80
 80038f8:	d10e      	bne.n	8003918 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003904:	2b80      	cmp	r3, #128	; 0x80
 8003906:	d107      	bne.n	8003918 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003910:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f000 fa9b 	bl	8003e4e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	691b      	ldr	r3, [r3, #16]
 800391e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003922:	2b40      	cmp	r3, #64	; 0x40
 8003924:	d10e      	bne.n	8003944 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003930:	2b40      	cmp	r3, #64	; 0x40
 8003932:	d107      	bne.n	8003944 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800393c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f000 f8f9 	bl	8003b36 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	691b      	ldr	r3, [r3, #16]
 800394a:	f003 0320 	and.w	r3, r3, #32
 800394e:	2b20      	cmp	r3, #32
 8003950:	d10e      	bne.n	8003970 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	68db      	ldr	r3, [r3, #12]
 8003958:	f003 0320 	and.w	r3, r3, #32
 800395c:	2b20      	cmp	r3, #32
 800395e:	d107      	bne.n	8003970 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f06f 0220 	mvn.w	r2, #32
 8003968:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f000 fa66 	bl	8003e3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003970:	bf00      	nop
 8003972:	3708      	adds	r7, #8
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}

08003978 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b084      	sub	sp, #16
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003988:	2b01      	cmp	r3, #1
 800398a:	d101      	bne.n	8003990 <HAL_TIM_ConfigClockSource+0x18>
 800398c:	2302      	movs	r3, #2
 800398e:	e0b3      	b.n	8003af8 <HAL_TIM_ConfigClockSource+0x180>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2202      	movs	r2, #2
 800399c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80039ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80039b6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	68fa      	ldr	r2, [r7, #12]
 80039be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039c8:	d03e      	beq.n	8003a48 <HAL_TIM_ConfigClockSource+0xd0>
 80039ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039ce:	f200 8087 	bhi.w	8003ae0 <HAL_TIM_ConfigClockSource+0x168>
 80039d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039d6:	f000 8085 	beq.w	8003ae4 <HAL_TIM_ConfigClockSource+0x16c>
 80039da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039de:	d87f      	bhi.n	8003ae0 <HAL_TIM_ConfigClockSource+0x168>
 80039e0:	2b70      	cmp	r3, #112	; 0x70
 80039e2:	d01a      	beq.n	8003a1a <HAL_TIM_ConfigClockSource+0xa2>
 80039e4:	2b70      	cmp	r3, #112	; 0x70
 80039e6:	d87b      	bhi.n	8003ae0 <HAL_TIM_ConfigClockSource+0x168>
 80039e8:	2b60      	cmp	r3, #96	; 0x60
 80039ea:	d050      	beq.n	8003a8e <HAL_TIM_ConfigClockSource+0x116>
 80039ec:	2b60      	cmp	r3, #96	; 0x60
 80039ee:	d877      	bhi.n	8003ae0 <HAL_TIM_ConfigClockSource+0x168>
 80039f0:	2b50      	cmp	r3, #80	; 0x50
 80039f2:	d03c      	beq.n	8003a6e <HAL_TIM_ConfigClockSource+0xf6>
 80039f4:	2b50      	cmp	r3, #80	; 0x50
 80039f6:	d873      	bhi.n	8003ae0 <HAL_TIM_ConfigClockSource+0x168>
 80039f8:	2b40      	cmp	r3, #64	; 0x40
 80039fa:	d058      	beq.n	8003aae <HAL_TIM_ConfigClockSource+0x136>
 80039fc:	2b40      	cmp	r3, #64	; 0x40
 80039fe:	d86f      	bhi.n	8003ae0 <HAL_TIM_ConfigClockSource+0x168>
 8003a00:	2b30      	cmp	r3, #48	; 0x30
 8003a02:	d064      	beq.n	8003ace <HAL_TIM_ConfigClockSource+0x156>
 8003a04:	2b30      	cmp	r3, #48	; 0x30
 8003a06:	d86b      	bhi.n	8003ae0 <HAL_TIM_ConfigClockSource+0x168>
 8003a08:	2b20      	cmp	r3, #32
 8003a0a:	d060      	beq.n	8003ace <HAL_TIM_ConfigClockSource+0x156>
 8003a0c:	2b20      	cmp	r3, #32
 8003a0e:	d867      	bhi.n	8003ae0 <HAL_TIM_ConfigClockSource+0x168>
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d05c      	beq.n	8003ace <HAL_TIM_ConfigClockSource+0x156>
 8003a14:	2b10      	cmp	r3, #16
 8003a16:	d05a      	beq.n	8003ace <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003a18:	e062      	b.n	8003ae0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6818      	ldr	r0, [r3, #0]
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	6899      	ldr	r1, [r3, #8]
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	685a      	ldr	r2, [r3, #4]
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	f000 f966 	bl	8003cfa <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003a3c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	68fa      	ldr	r2, [r7, #12]
 8003a44:	609a      	str	r2, [r3, #8]
      break;
 8003a46:	e04e      	b.n	8003ae6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6818      	ldr	r0, [r3, #0]
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	6899      	ldr	r1, [r3, #8]
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	685a      	ldr	r2, [r3, #4]
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	f000 f94f 	bl	8003cfa <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	689a      	ldr	r2, [r3, #8]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003a6a:	609a      	str	r2, [r3, #8]
      break;
 8003a6c:	e03b      	b.n	8003ae6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6818      	ldr	r0, [r3, #0]
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	6859      	ldr	r1, [r3, #4]
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	f000 f8c6 	bl	8003c0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2150      	movs	r1, #80	; 0x50
 8003a86:	4618      	mov	r0, r3
 8003a88:	f000 f91d 	bl	8003cc6 <TIM_ITRx_SetConfig>
      break;
 8003a8c:	e02b      	b.n	8003ae6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6818      	ldr	r0, [r3, #0]
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	6859      	ldr	r1, [r3, #4]
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	68db      	ldr	r3, [r3, #12]
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	f000 f8e4 	bl	8003c68 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2160      	movs	r1, #96	; 0x60
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f000 f90d 	bl	8003cc6 <TIM_ITRx_SetConfig>
      break;
 8003aac:	e01b      	b.n	8003ae6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6818      	ldr	r0, [r3, #0]
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	6859      	ldr	r1, [r3, #4]
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	68db      	ldr	r3, [r3, #12]
 8003aba:	461a      	mov	r2, r3
 8003abc:	f000 f8a6 	bl	8003c0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2140      	movs	r1, #64	; 0x40
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f000 f8fd 	bl	8003cc6 <TIM_ITRx_SetConfig>
      break;
 8003acc:	e00b      	b.n	8003ae6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4619      	mov	r1, r3
 8003ad8:	4610      	mov	r0, r2
 8003ada:	f000 f8f4 	bl	8003cc6 <TIM_ITRx_SetConfig>
        break;
 8003ade:	e002      	b.n	8003ae6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003ae0:	bf00      	nop
 8003ae2:	e000      	b.n	8003ae6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003ae4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2201      	movs	r2, #1
 8003aea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003af6:	2300      	movs	r3, #0
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3710      	adds	r7, #16
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bc80      	pop	{r7}
 8003b10:	4770      	bx	lr

08003b12 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b12:	b480      	push	{r7}
 8003b14:	b083      	sub	sp, #12
 8003b16:	af00      	add	r7, sp, #0
 8003b18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b1a:	bf00      	nop
 8003b1c:	370c      	adds	r7, #12
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bc80      	pop	{r7}
 8003b22:	4770      	bx	lr

08003b24 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b2c:	bf00      	nop
 8003b2e:	370c      	adds	r7, #12
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bc80      	pop	{r7}
 8003b34:	4770      	bx	lr

08003b36 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003b36:	b480      	push	{r7}
 8003b38:	b083      	sub	sp, #12
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003b3e:	bf00      	nop
 8003b40:	370c      	adds	r7, #12
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bc80      	pop	{r7}
 8003b46:	4770      	bx	lr

08003b48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b085      	sub	sp, #20
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	4a29      	ldr	r2, [pc, #164]	; (8003c00 <TIM_Base_SetConfig+0xb8>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d00b      	beq.n	8003b78 <TIM_Base_SetConfig+0x30>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b66:	d007      	beq.n	8003b78 <TIM_Base_SetConfig+0x30>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	4a26      	ldr	r2, [pc, #152]	; (8003c04 <TIM_Base_SetConfig+0xbc>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d003      	beq.n	8003b78 <TIM_Base_SetConfig+0x30>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	4a25      	ldr	r2, [pc, #148]	; (8003c08 <TIM_Base_SetConfig+0xc0>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d108      	bne.n	8003b8a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	68fa      	ldr	r2, [r7, #12]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4a1c      	ldr	r2, [pc, #112]	; (8003c00 <TIM_Base_SetConfig+0xb8>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d00b      	beq.n	8003baa <TIM_Base_SetConfig+0x62>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b98:	d007      	beq.n	8003baa <TIM_Base_SetConfig+0x62>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a19      	ldr	r2, [pc, #100]	; (8003c04 <TIM_Base_SetConfig+0xbc>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d003      	beq.n	8003baa <TIM_Base_SetConfig+0x62>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4a18      	ldr	r2, [pc, #96]	; (8003c08 <TIM_Base_SetConfig+0xc0>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d108      	bne.n	8003bbc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	68db      	ldr	r3, [r3, #12]
 8003bb6:	68fa      	ldr	r2, [r7, #12]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	695b      	ldr	r3, [r3, #20]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	68fa      	ldr	r2, [r7, #12]
 8003bce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	689a      	ldr	r2, [r3, #8]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a07      	ldr	r2, [pc, #28]	; (8003c00 <TIM_Base_SetConfig+0xb8>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d103      	bne.n	8003bf0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	691a      	ldr	r2, [r3, #16]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	615a      	str	r2, [r3, #20]
}
 8003bf6:	bf00      	nop
 8003bf8:	3714      	adds	r7, #20
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bc80      	pop	{r7}
 8003bfe:	4770      	bx	lr
 8003c00:	40012c00 	.word	0x40012c00
 8003c04:	40000400 	.word	0x40000400
 8003c08:	40000800 	.word	0x40000800

08003c0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b087      	sub	sp, #28
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	60b9      	str	r1, [r7, #8]
 8003c16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6a1b      	ldr	r3, [r3, #32]
 8003c1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6a1b      	ldr	r3, [r3, #32]
 8003c22:	f023 0201 	bic.w	r2, r3, #1
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	699b      	ldr	r3, [r3, #24]
 8003c2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	011b      	lsls	r3, r3, #4
 8003c3c:	693a      	ldr	r2, [r7, #16]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	f023 030a 	bic.w	r3, r3, #10
 8003c48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c4a:	697a      	ldr	r2, [r7, #20]
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	693a      	ldr	r2, [r7, #16]
 8003c56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	697a      	ldr	r2, [r7, #20]
 8003c5c:	621a      	str	r2, [r3, #32]
}
 8003c5e:	bf00      	nop
 8003c60:	371c      	adds	r7, #28
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bc80      	pop	{r7}
 8003c66:	4770      	bx	lr

08003c68 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b087      	sub	sp, #28
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6a1b      	ldr	r3, [r3, #32]
 8003c78:	f023 0210 	bic.w	r2, r3, #16
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	699b      	ldr	r3, [r3, #24]
 8003c84:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6a1b      	ldr	r3, [r3, #32]
 8003c8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c92:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	031b      	lsls	r3, r3, #12
 8003c98:	697a      	ldr	r2, [r7, #20]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003ca4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	011b      	lsls	r3, r3, #4
 8003caa:	693a      	ldr	r2, [r7, #16]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	697a      	ldr	r2, [r7, #20]
 8003cb4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	621a      	str	r2, [r3, #32]
}
 8003cbc:	bf00      	nop
 8003cbe:	371c      	adds	r7, #28
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bc80      	pop	{r7}
 8003cc4:	4770      	bx	lr

08003cc6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003cc6:	b480      	push	{r7}
 8003cc8:	b085      	sub	sp, #20
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
 8003cce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cdc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003cde:	683a      	ldr	r2, [r7, #0]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	f043 0307 	orr.w	r3, r3, #7
 8003ce8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	68fa      	ldr	r2, [r7, #12]
 8003cee:	609a      	str	r2, [r3, #8]
}
 8003cf0:	bf00      	nop
 8003cf2:	3714      	adds	r7, #20
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bc80      	pop	{r7}
 8003cf8:	4770      	bx	lr

08003cfa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003cfa:	b480      	push	{r7}
 8003cfc:	b087      	sub	sp, #28
 8003cfe:	af00      	add	r7, sp, #0
 8003d00:	60f8      	str	r0, [r7, #12]
 8003d02:	60b9      	str	r1, [r7, #8]
 8003d04:	607a      	str	r2, [r7, #4]
 8003d06:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d14:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	021a      	lsls	r2, r3, #8
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	431a      	orrs	r2, r3
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	697a      	ldr	r2, [r7, #20]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	697a      	ldr	r2, [r7, #20]
 8003d2c:	609a      	str	r2, [r3, #8]
}
 8003d2e:	bf00      	nop
 8003d30:	371c      	adds	r7, #28
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bc80      	pop	{r7}
 8003d36:	4770      	bx	lr

08003d38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b087      	sub	sp, #28
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	60f8      	str	r0, [r7, #12]
 8003d40:	60b9      	str	r1, [r7, #8]
 8003d42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	f003 031f 	and.w	r3, r3, #31
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6a1a      	ldr	r2, [r3, #32]
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	43db      	mvns	r3, r3
 8003d5a:	401a      	ands	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	6a1a      	ldr	r2, [r3, #32]
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	f003 031f 	and.w	r3, r3, #31
 8003d6a:	6879      	ldr	r1, [r7, #4]
 8003d6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d70:	431a      	orrs	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	621a      	str	r2, [r3, #32]
}
 8003d76:	bf00      	nop
 8003d78:	371c      	adds	r7, #28
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bc80      	pop	{r7}
 8003d7e:	4770      	bx	lr

08003d80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b085      	sub	sp, #20
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d101      	bne.n	8003d98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d94:	2302      	movs	r3, #2
 8003d96:	e046      	b.n	8003e26 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2202      	movs	r2, #2
 8003da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dbe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	68fa      	ldr	r2, [r7, #12]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	68fa      	ldr	r2, [r7, #12]
 8003dd0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a16      	ldr	r2, [pc, #88]	; (8003e30 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d00e      	beq.n	8003dfa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003de4:	d009      	beq.n	8003dfa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a12      	ldr	r2, [pc, #72]	; (8003e34 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d004      	beq.n	8003dfa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a10      	ldr	r2, [pc, #64]	; (8003e38 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d10c      	bne.n	8003e14 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e00:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	68ba      	ldr	r2, [r7, #8]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	68ba      	ldr	r2, [r7, #8]
 8003e12:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e24:	2300      	movs	r3, #0
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3714      	adds	r7, #20
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bc80      	pop	{r7}
 8003e2e:	4770      	bx	lr
 8003e30:	40012c00 	.word	0x40012c00
 8003e34:	40000400 	.word	0x40000400
 8003e38:	40000800 	.word	0x40000800

08003e3c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b083      	sub	sp, #12
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e44:	bf00      	nop
 8003e46:	370c      	adds	r7, #12
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bc80      	pop	{r7}
 8003e4c:	4770      	bx	lr

08003e4e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e4e:	b480      	push	{r7}
 8003e50:	b083      	sub	sp, #12
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e56:	bf00      	nop
 8003e58:	370c      	adds	r7, #12
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bc80      	pop	{r7}
 8003e5e:	4770      	bx	lr

08003e60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d101      	bne.n	8003e72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e03f      	b.n	8003ef2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d106      	bne.n	8003e8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f7fd feba 	bl	8001c00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2224      	movs	r2, #36	; 0x24
 8003e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	68da      	ldr	r2, [r3, #12]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ea2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f000 f905 	bl	80040b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	691a      	ldr	r2, [r3, #16]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003eb8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	695a      	ldr	r2, [r3, #20]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ec8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	68da      	ldr	r2, [r3, #12]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ed8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2220      	movs	r2, #32
 8003ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2220      	movs	r2, #32
 8003eec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3708      	adds	r7, #8
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}

08003efa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003efa:	b580      	push	{r7, lr}
 8003efc:	b08a      	sub	sp, #40	; 0x28
 8003efe:	af02      	add	r7, sp, #8
 8003f00:	60f8      	str	r0, [r7, #12]
 8003f02:	60b9      	str	r1, [r7, #8]
 8003f04:	603b      	str	r3, [r7, #0]
 8003f06:	4613      	mov	r3, r2
 8003f08:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	2b20      	cmp	r3, #32
 8003f18:	d17c      	bne.n	8004014 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d002      	beq.n	8003f26 <HAL_UART_Transmit+0x2c>
 8003f20:	88fb      	ldrh	r3, [r7, #6]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d101      	bne.n	8003f2a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e075      	b.n	8004016 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d101      	bne.n	8003f38 <HAL_UART_Transmit+0x3e>
 8003f34:	2302      	movs	r3, #2
 8003f36:	e06e      	b.n	8004016 <HAL_UART_Transmit+0x11c>
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2200      	movs	r2, #0
 8003f44:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2221      	movs	r2, #33	; 0x21
 8003f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f4e:	f7fd ff21 	bl	8001d94 <HAL_GetTick>
 8003f52:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	88fa      	ldrh	r2, [r7, #6]
 8003f58:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	88fa      	ldrh	r2, [r7, #6]
 8003f5e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f68:	d108      	bne.n	8003f7c <HAL_UART_Transmit+0x82>
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d104      	bne.n	8003f7c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003f72:	2300      	movs	r3, #0
 8003f74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	61bb      	str	r3, [r7, #24]
 8003f7a:	e003      	b.n	8003f84 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f80:	2300      	movs	r3, #0
 8003f82:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2200      	movs	r2, #0
 8003f88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003f8c:	e02a      	b.n	8003fe4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	9300      	str	r3, [sp, #0]
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	2200      	movs	r2, #0
 8003f96:	2180      	movs	r1, #128	; 0x80
 8003f98:	68f8      	ldr	r0, [r7, #12]
 8003f9a:	f000 f840 	bl	800401e <UART_WaitOnFlagUntilTimeout>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d001      	beq.n	8003fa8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e036      	b.n	8004016 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d10b      	bne.n	8003fc6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fae:	69bb      	ldr	r3, [r7, #24]
 8003fb0:	881b      	ldrh	r3, [r3, #0]
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fbc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003fbe:	69bb      	ldr	r3, [r7, #24]
 8003fc0:	3302      	adds	r3, #2
 8003fc2:	61bb      	str	r3, [r7, #24]
 8003fc4:	e007      	b.n	8003fd6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	781a      	ldrb	r2, [r3, #0]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	3301      	adds	r3, #1
 8003fd4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	3b01      	subs	r3, #1
 8003fde:	b29a      	uxth	r2, r3
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1cf      	bne.n	8003f8e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	9300      	str	r3, [sp, #0]
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	2140      	movs	r1, #64	; 0x40
 8003ff8:	68f8      	ldr	r0, [r7, #12]
 8003ffa:	f000 f810 	bl	800401e <UART_WaitOnFlagUntilTimeout>
 8003ffe:	4603      	mov	r3, r0
 8004000:	2b00      	cmp	r3, #0
 8004002:	d001      	beq.n	8004008 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004004:	2303      	movs	r3, #3
 8004006:	e006      	b.n	8004016 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2220      	movs	r2, #32
 800400c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004010:	2300      	movs	r3, #0
 8004012:	e000      	b.n	8004016 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004014:	2302      	movs	r3, #2
  }
}
 8004016:	4618      	mov	r0, r3
 8004018:	3720      	adds	r7, #32
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}

0800401e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800401e:	b580      	push	{r7, lr}
 8004020:	b084      	sub	sp, #16
 8004022:	af00      	add	r7, sp, #0
 8004024:	60f8      	str	r0, [r7, #12]
 8004026:	60b9      	str	r1, [r7, #8]
 8004028:	603b      	str	r3, [r7, #0]
 800402a:	4613      	mov	r3, r2
 800402c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800402e:	e02c      	b.n	800408a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004030:	69bb      	ldr	r3, [r7, #24]
 8004032:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004036:	d028      	beq.n	800408a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004038:	69bb      	ldr	r3, [r7, #24]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d007      	beq.n	800404e <UART_WaitOnFlagUntilTimeout+0x30>
 800403e:	f7fd fea9 	bl	8001d94 <HAL_GetTick>
 8004042:	4602      	mov	r2, r0
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	1ad3      	subs	r3, r2, r3
 8004048:	69ba      	ldr	r2, [r7, #24]
 800404a:	429a      	cmp	r2, r3
 800404c:	d21d      	bcs.n	800408a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	68da      	ldr	r2, [r3, #12]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800405c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	695a      	ldr	r2, [r3, #20]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f022 0201 	bic.w	r2, r2, #1
 800406c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2220      	movs	r2, #32
 8004072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2220      	movs	r2, #32
 800407a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	e00f      	b.n	80040aa <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	4013      	ands	r3, r2
 8004094:	68ba      	ldr	r2, [r7, #8]
 8004096:	429a      	cmp	r2, r3
 8004098:	bf0c      	ite	eq
 800409a:	2301      	moveq	r3, #1
 800409c:	2300      	movne	r3, #0
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	461a      	mov	r2, r3
 80040a2:	79fb      	ldrb	r3, [r7, #7]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d0c3      	beq.n	8004030 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3710      	adds	r7, #16
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
	...

080040b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	691b      	ldr	r3, [r3, #16]
 80040c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	68da      	ldr	r2, [r3, #12]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	430a      	orrs	r2, r1
 80040d0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	689a      	ldr	r2, [r3, #8]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	691b      	ldr	r3, [r3, #16]
 80040da:	431a      	orrs	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	695b      	ldr	r3, [r3, #20]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80040ee:	f023 030c 	bic.w	r3, r3, #12
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	6812      	ldr	r2, [r2, #0]
 80040f6:	68b9      	ldr	r1, [r7, #8]
 80040f8:	430b      	orrs	r3, r1
 80040fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	695b      	ldr	r3, [r3, #20]
 8004102:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	699a      	ldr	r2, [r3, #24]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	430a      	orrs	r2, r1
 8004110:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a2c      	ldr	r2, [pc, #176]	; (80041c8 <UART_SetConfig+0x114>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d103      	bne.n	8004124 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800411c:	f7ff f920 	bl	8003360 <HAL_RCC_GetPCLK2Freq>
 8004120:	60f8      	str	r0, [r7, #12]
 8004122:	e002      	b.n	800412a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004124:	f7ff f908 	bl	8003338 <HAL_RCC_GetPCLK1Freq>
 8004128:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800412a:	68fa      	ldr	r2, [r7, #12]
 800412c:	4613      	mov	r3, r2
 800412e:	009b      	lsls	r3, r3, #2
 8004130:	4413      	add	r3, r2
 8004132:	009a      	lsls	r2, r3, #2
 8004134:	441a      	add	r2, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004140:	4a22      	ldr	r2, [pc, #136]	; (80041cc <UART_SetConfig+0x118>)
 8004142:	fba2 2303 	umull	r2, r3, r2, r3
 8004146:	095b      	lsrs	r3, r3, #5
 8004148:	0119      	lsls	r1, r3, #4
 800414a:	68fa      	ldr	r2, [r7, #12]
 800414c:	4613      	mov	r3, r2
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	4413      	add	r3, r2
 8004152:	009a      	lsls	r2, r3, #2
 8004154:	441a      	add	r2, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004160:	4b1a      	ldr	r3, [pc, #104]	; (80041cc <UART_SetConfig+0x118>)
 8004162:	fba3 0302 	umull	r0, r3, r3, r2
 8004166:	095b      	lsrs	r3, r3, #5
 8004168:	2064      	movs	r0, #100	; 0x64
 800416a:	fb00 f303 	mul.w	r3, r0, r3
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	011b      	lsls	r3, r3, #4
 8004172:	3332      	adds	r3, #50	; 0x32
 8004174:	4a15      	ldr	r2, [pc, #84]	; (80041cc <UART_SetConfig+0x118>)
 8004176:	fba2 2303 	umull	r2, r3, r2, r3
 800417a:	095b      	lsrs	r3, r3, #5
 800417c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004180:	4419      	add	r1, r3
 8004182:	68fa      	ldr	r2, [r7, #12]
 8004184:	4613      	mov	r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	4413      	add	r3, r2
 800418a:	009a      	lsls	r2, r3, #2
 800418c:	441a      	add	r2, r3
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	fbb2 f2f3 	udiv	r2, r2, r3
 8004198:	4b0c      	ldr	r3, [pc, #48]	; (80041cc <UART_SetConfig+0x118>)
 800419a:	fba3 0302 	umull	r0, r3, r3, r2
 800419e:	095b      	lsrs	r3, r3, #5
 80041a0:	2064      	movs	r0, #100	; 0x64
 80041a2:	fb00 f303 	mul.w	r3, r0, r3
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	011b      	lsls	r3, r3, #4
 80041aa:	3332      	adds	r3, #50	; 0x32
 80041ac:	4a07      	ldr	r2, [pc, #28]	; (80041cc <UART_SetConfig+0x118>)
 80041ae:	fba2 2303 	umull	r2, r3, r2, r3
 80041b2:	095b      	lsrs	r3, r3, #5
 80041b4:	f003 020f 	and.w	r2, r3, #15
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	440a      	add	r2, r1
 80041be:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80041c0:	bf00      	nop
 80041c2:	3710      	adds	r7, #16
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	40013800 	.word	0x40013800
 80041cc:	51eb851f 	.word	0x51eb851f

080041d0 <__errno>:
 80041d0:	4b01      	ldr	r3, [pc, #4]	; (80041d8 <__errno+0x8>)
 80041d2:	6818      	ldr	r0, [r3, #0]
 80041d4:	4770      	bx	lr
 80041d6:	bf00      	nop
 80041d8:	2000004c 	.word	0x2000004c

080041dc <__libc_init_array>:
 80041dc:	b570      	push	{r4, r5, r6, lr}
 80041de:	2600      	movs	r6, #0
 80041e0:	4d0c      	ldr	r5, [pc, #48]	; (8004214 <__libc_init_array+0x38>)
 80041e2:	4c0d      	ldr	r4, [pc, #52]	; (8004218 <__libc_init_array+0x3c>)
 80041e4:	1b64      	subs	r4, r4, r5
 80041e6:	10a4      	asrs	r4, r4, #2
 80041e8:	42a6      	cmp	r6, r4
 80041ea:	d109      	bne.n	8004200 <__libc_init_array+0x24>
 80041ec:	f002 fd48 	bl	8006c80 <_init>
 80041f0:	2600      	movs	r6, #0
 80041f2:	4d0a      	ldr	r5, [pc, #40]	; (800421c <__libc_init_array+0x40>)
 80041f4:	4c0a      	ldr	r4, [pc, #40]	; (8004220 <__libc_init_array+0x44>)
 80041f6:	1b64      	subs	r4, r4, r5
 80041f8:	10a4      	asrs	r4, r4, #2
 80041fa:	42a6      	cmp	r6, r4
 80041fc:	d105      	bne.n	800420a <__libc_init_array+0x2e>
 80041fe:	bd70      	pop	{r4, r5, r6, pc}
 8004200:	f855 3b04 	ldr.w	r3, [r5], #4
 8004204:	4798      	blx	r3
 8004206:	3601      	adds	r6, #1
 8004208:	e7ee      	b.n	80041e8 <__libc_init_array+0xc>
 800420a:	f855 3b04 	ldr.w	r3, [r5], #4
 800420e:	4798      	blx	r3
 8004210:	3601      	adds	r6, #1
 8004212:	e7f2      	b.n	80041fa <__libc_init_array+0x1e>
 8004214:	080070cc 	.word	0x080070cc
 8004218:	080070cc 	.word	0x080070cc
 800421c:	080070cc 	.word	0x080070cc
 8004220:	080070d0 	.word	0x080070d0

08004224 <memset>:
 8004224:	4603      	mov	r3, r0
 8004226:	4402      	add	r2, r0
 8004228:	4293      	cmp	r3, r2
 800422a:	d100      	bne.n	800422e <memset+0xa>
 800422c:	4770      	bx	lr
 800422e:	f803 1b01 	strb.w	r1, [r3], #1
 8004232:	e7f9      	b.n	8004228 <memset+0x4>

08004234 <__cvt>:
 8004234:	2b00      	cmp	r3, #0
 8004236:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800423a:	461f      	mov	r7, r3
 800423c:	bfbb      	ittet	lt
 800423e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004242:	461f      	movlt	r7, r3
 8004244:	2300      	movge	r3, #0
 8004246:	232d      	movlt	r3, #45	; 0x2d
 8004248:	b088      	sub	sp, #32
 800424a:	4614      	mov	r4, r2
 800424c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800424e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004250:	7013      	strb	r3, [r2, #0]
 8004252:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004254:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004258:	f023 0820 	bic.w	r8, r3, #32
 800425c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004260:	d005      	beq.n	800426e <__cvt+0x3a>
 8004262:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004266:	d100      	bne.n	800426a <__cvt+0x36>
 8004268:	3501      	adds	r5, #1
 800426a:	2302      	movs	r3, #2
 800426c:	e000      	b.n	8004270 <__cvt+0x3c>
 800426e:	2303      	movs	r3, #3
 8004270:	aa07      	add	r2, sp, #28
 8004272:	9204      	str	r2, [sp, #16]
 8004274:	aa06      	add	r2, sp, #24
 8004276:	e9cd a202 	strd	sl, r2, [sp, #8]
 800427a:	e9cd 3500 	strd	r3, r5, [sp]
 800427e:	4622      	mov	r2, r4
 8004280:	463b      	mov	r3, r7
 8004282:	f000 fcdd 	bl	8004c40 <_dtoa_r>
 8004286:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800428a:	4606      	mov	r6, r0
 800428c:	d102      	bne.n	8004294 <__cvt+0x60>
 800428e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004290:	07db      	lsls	r3, r3, #31
 8004292:	d522      	bpl.n	80042da <__cvt+0xa6>
 8004294:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004298:	eb06 0905 	add.w	r9, r6, r5
 800429c:	d110      	bne.n	80042c0 <__cvt+0x8c>
 800429e:	7833      	ldrb	r3, [r6, #0]
 80042a0:	2b30      	cmp	r3, #48	; 0x30
 80042a2:	d10a      	bne.n	80042ba <__cvt+0x86>
 80042a4:	2200      	movs	r2, #0
 80042a6:	2300      	movs	r3, #0
 80042a8:	4620      	mov	r0, r4
 80042aa:	4639      	mov	r1, r7
 80042ac:	f7fc fb7c 	bl	80009a8 <__aeabi_dcmpeq>
 80042b0:	b918      	cbnz	r0, 80042ba <__cvt+0x86>
 80042b2:	f1c5 0501 	rsb	r5, r5, #1
 80042b6:	f8ca 5000 	str.w	r5, [sl]
 80042ba:	f8da 3000 	ldr.w	r3, [sl]
 80042be:	4499      	add	r9, r3
 80042c0:	2200      	movs	r2, #0
 80042c2:	2300      	movs	r3, #0
 80042c4:	4620      	mov	r0, r4
 80042c6:	4639      	mov	r1, r7
 80042c8:	f7fc fb6e 	bl	80009a8 <__aeabi_dcmpeq>
 80042cc:	b108      	cbz	r0, 80042d2 <__cvt+0x9e>
 80042ce:	f8cd 901c 	str.w	r9, [sp, #28]
 80042d2:	2230      	movs	r2, #48	; 0x30
 80042d4:	9b07      	ldr	r3, [sp, #28]
 80042d6:	454b      	cmp	r3, r9
 80042d8:	d307      	bcc.n	80042ea <__cvt+0xb6>
 80042da:	4630      	mov	r0, r6
 80042dc:	9b07      	ldr	r3, [sp, #28]
 80042de:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80042e0:	1b9b      	subs	r3, r3, r6
 80042e2:	6013      	str	r3, [r2, #0]
 80042e4:	b008      	add	sp, #32
 80042e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042ea:	1c59      	adds	r1, r3, #1
 80042ec:	9107      	str	r1, [sp, #28]
 80042ee:	701a      	strb	r2, [r3, #0]
 80042f0:	e7f0      	b.n	80042d4 <__cvt+0xa0>

080042f2 <__exponent>:
 80042f2:	4603      	mov	r3, r0
 80042f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80042f6:	2900      	cmp	r1, #0
 80042f8:	f803 2b02 	strb.w	r2, [r3], #2
 80042fc:	bfb6      	itet	lt
 80042fe:	222d      	movlt	r2, #45	; 0x2d
 8004300:	222b      	movge	r2, #43	; 0x2b
 8004302:	4249      	neglt	r1, r1
 8004304:	2909      	cmp	r1, #9
 8004306:	7042      	strb	r2, [r0, #1]
 8004308:	dd2b      	ble.n	8004362 <__exponent+0x70>
 800430a:	f10d 0407 	add.w	r4, sp, #7
 800430e:	46a4      	mov	ip, r4
 8004310:	270a      	movs	r7, #10
 8004312:	fb91 f6f7 	sdiv	r6, r1, r7
 8004316:	460a      	mov	r2, r1
 8004318:	46a6      	mov	lr, r4
 800431a:	fb07 1516 	mls	r5, r7, r6, r1
 800431e:	2a63      	cmp	r2, #99	; 0x63
 8004320:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8004324:	4631      	mov	r1, r6
 8004326:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800432a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800432e:	dcf0      	bgt.n	8004312 <__exponent+0x20>
 8004330:	3130      	adds	r1, #48	; 0x30
 8004332:	f1ae 0502 	sub.w	r5, lr, #2
 8004336:	f804 1c01 	strb.w	r1, [r4, #-1]
 800433a:	4629      	mov	r1, r5
 800433c:	1c44      	adds	r4, r0, #1
 800433e:	4561      	cmp	r1, ip
 8004340:	d30a      	bcc.n	8004358 <__exponent+0x66>
 8004342:	f10d 0209 	add.w	r2, sp, #9
 8004346:	eba2 020e 	sub.w	r2, r2, lr
 800434a:	4565      	cmp	r5, ip
 800434c:	bf88      	it	hi
 800434e:	2200      	movhi	r2, #0
 8004350:	4413      	add	r3, r2
 8004352:	1a18      	subs	r0, r3, r0
 8004354:	b003      	add	sp, #12
 8004356:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004358:	f811 2b01 	ldrb.w	r2, [r1], #1
 800435c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004360:	e7ed      	b.n	800433e <__exponent+0x4c>
 8004362:	2330      	movs	r3, #48	; 0x30
 8004364:	3130      	adds	r1, #48	; 0x30
 8004366:	7083      	strb	r3, [r0, #2]
 8004368:	70c1      	strb	r1, [r0, #3]
 800436a:	1d03      	adds	r3, r0, #4
 800436c:	e7f1      	b.n	8004352 <__exponent+0x60>
	...

08004370 <_printf_float>:
 8004370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004374:	b091      	sub	sp, #68	; 0x44
 8004376:	460c      	mov	r4, r1
 8004378:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800437c:	4616      	mov	r6, r2
 800437e:	461f      	mov	r7, r3
 8004380:	4605      	mov	r5, r0
 8004382:	f001 fb41 	bl	8005a08 <_localeconv_r>
 8004386:	6803      	ldr	r3, [r0, #0]
 8004388:	4618      	mov	r0, r3
 800438a:	9309      	str	r3, [sp, #36]	; 0x24
 800438c:	f7fb fee0 	bl	8000150 <strlen>
 8004390:	2300      	movs	r3, #0
 8004392:	930e      	str	r3, [sp, #56]	; 0x38
 8004394:	f8d8 3000 	ldr.w	r3, [r8]
 8004398:	900a      	str	r0, [sp, #40]	; 0x28
 800439a:	3307      	adds	r3, #7
 800439c:	f023 0307 	bic.w	r3, r3, #7
 80043a0:	f103 0208 	add.w	r2, r3, #8
 80043a4:	f894 9018 	ldrb.w	r9, [r4, #24]
 80043a8:	f8d4 b000 	ldr.w	fp, [r4]
 80043ac:	f8c8 2000 	str.w	r2, [r8]
 80043b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043b4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80043b8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80043bc:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80043c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80043c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80043c6:	4640      	mov	r0, r8
 80043c8:	4b9c      	ldr	r3, [pc, #624]	; (800463c <_printf_float+0x2cc>)
 80043ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80043cc:	f7fc fb1e 	bl	8000a0c <__aeabi_dcmpun>
 80043d0:	bb70      	cbnz	r0, 8004430 <_printf_float+0xc0>
 80043d2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80043d6:	4640      	mov	r0, r8
 80043d8:	4b98      	ldr	r3, [pc, #608]	; (800463c <_printf_float+0x2cc>)
 80043da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80043dc:	f7fc faf8 	bl	80009d0 <__aeabi_dcmple>
 80043e0:	bb30      	cbnz	r0, 8004430 <_printf_float+0xc0>
 80043e2:	2200      	movs	r2, #0
 80043e4:	2300      	movs	r3, #0
 80043e6:	4640      	mov	r0, r8
 80043e8:	4651      	mov	r1, sl
 80043ea:	f7fc fae7 	bl	80009bc <__aeabi_dcmplt>
 80043ee:	b110      	cbz	r0, 80043f6 <_printf_float+0x86>
 80043f0:	232d      	movs	r3, #45	; 0x2d
 80043f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043f6:	4b92      	ldr	r3, [pc, #584]	; (8004640 <_printf_float+0x2d0>)
 80043f8:	4892      	ldr	r0, [pc, #584]	; (8004644 <_printf_float+0x2d4>)
 80043fa:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80043fe:	bf94      	ite	ls
 8004400:	4698      	movls	r8, r3
 8004402:	4680      	movhi	r8, r0
 8004404:	2303      	movs	r3, #3
 8004406:	f04f 0a00 	mov.w	sl, #0
 800440a:	6123      	str	r3, [r4, #16]
 800440c:	f02b 0304 	bic.w	r3, fp, #4
 8004410:	6023      	str	r3, [r4, #0]
 8004412:	4633      	mov	r3, r6
 8004414:	4621      	mov	r1, r4
 8004416:	4628      	mov	r0, r5
 8004418:	9700      	str	r7, [sp, #0]
 800441a:	aa0f      	add	r2, sp, #60	; 0x3c
 800441c:	f000 f9d4 	bl	80047c8 <_printf_common>
 8004420:	3001      	adds	r0, #1
 8004422:	f040 8090 	bne.w	8004546 <_printf_float+0x1d6>
 8004426:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800442a:	b011      	add	sp, #68	; 0x44
 800442c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004430:	4642      	mov	r2, r8
 8004432:	4653      	mov	r3, sl
 8004434:	4640      	mov	r0, r8
 8004436:	4651      	mov	r1, sl
 8004438:	f7fc fae8 	bl	8000a0c <__aeabi_dcmpun>
 800443c:	b148      	cbz	r0, 8004452 <_printf_float+0xe2>
 800443e:	f1ba 0f00 	cmp.w	sl, #0
 8004442:	bfb8      	it	lt
 8004444:	232d      	movlt	r3, #45	; 0x2d
 8004446:	4880      	ldr	r0, [pc, #512]	; (8004648 <_printf_float+0x2d8>)
 8004448:	bfb8      	it	lt
 800444a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800444e:	4b7f      	ldr	r3, [pc, #508]	; (800464c <_printf_float+0x2dc>)
 8004450:	e7d3      	b.n	80043fa <_printf_float+0x8a>
 8004452:	6863      	ldr	r3, [r4, #4]
 8004454:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004458:	1c5a      	adds	r2, r3, #1
 800445a:	d142      	bne.n	80044e2 <_printf_float+0x172>
 800445c:	2306      	movs	r3, #6
 800445e:	6063      	str	r3, [r4, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	9206      	str	r2, [sp, #24]
 8004464:	aa0e      	add	r2, sp, #56	; 0x38
 8004466:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800446a:	aa0d      	add	r2, sp, #52	; 0x34
 800446c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004470:	9203      	str	r2, [sp, #12]
 8004472:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004476:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800447a:	6023      	str	r3, [r4, #0]
 800447c:	6863      	ldr	r3, [r4, #4]
 800447e:	4642      	mov	r2, r8
 8004480:	9300      	str	r3, [sp, #0]
 8004482:	4628      	mov	r0, r5
 8004484:	4653      	mov	r3, sl
 8004486:	910b      	str	r1, [sp, #44]	; 0x2c
 8004488:	f7ff fed4 	bl	8004234 <__cvt>
 800448c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800448e:	4680      	mov	r8, r0
 8004490:	2947      	cmp	r1, #71	; 0x47
 8004492:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004494:	d108      	bne.n	80044a8 <_printf_float+0x138>
 8004496:	1cc8      	adds	r0, r1, #3
 8004498:	db02      	blt.n	80044a0 <_printf_float+0x130>
 800449a:	6863      	ldr	r3, [r4, #4]
 800449c:	4299      	cmp	r1, r3
 800449e:	dd40      	ble.n	8004522 <_printf_float+0x1b2>
 80044a0:	f1a9 0902 	sub.w	r9, r9, #2
 80044a4:	fa5f f989 	uxtb.w	r9, r9
 80044a8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80044ac:	d81f      	bhi.n	80044ee <_printf_float+0x17e>
 80044ae:	464a      	mov	r2, r9
 80044b0:	3901      	subs	r1, #1
 80044b2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80044b6:	910d      	str	r1, [sp, #52]	; 0x34
 80044b8:	f7ff ff1b 	bl	80042f2 <__exponent>
 80044bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80044be:	4682      	mov	sl, r0
 80044c0:	1813      	adds	r3, r2, r0
 80044c2:	2a01      	cmp	r2, #1
 80044c4:	6123      	str	r3, [r4, #16]
 80044c6:	dc02      	bgt.n	80044ce <_printf_float+0x15e>
 80044c8:	6822      	ldr	r2, [r4, #0]
 80044ca:	07d2      	lsls	r2, r2, #31
 80044cc:	d501      	bpl.n	80044d2 <_printf_float+0x162>
 80044ce:	3301      	adds	r3, #1
 80044d0:	6123      	str	r3, [r4, #16]
 80044d2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d09b      	beq.n	8004412 <_printf_float+0xa2>
 80044da:	232d      	movs	r3, #45	; 0x2d
 80044dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044e0:	e797      	b.n	8004412 <_printf_float+0xa2>
 80044e2:	2947      	cmp	r1, #71	; 0x47
 80044e4:	d1bc      	bne.n	8004460 <_printf_float+0xf0>
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1ba      	bne.n	8004460 <_printf_float+0xf0>
 80044ea:	2301      	movs	r3, #1
 80044ec:	e7b7      	b.n	800445e <_printf_float+0xee>
 80044ee:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80044f2:	d118      	bne.n	8004526 <_printf_float+0x1b6>
 80044f4:	2900      	cmp	r1, #0
 80044f6:	6863      	ldr	r3, [r4, #4]
 80044f8:	dd0b      	ble.n	8004512 <_printf_float+0x1a2>
 80044fa:	6121      	str	r1, [r4, #16]
 80044fc:	b913      	cbnz	r3, 8004504 <_printf_float+0x194>
 80044fe:	6822      	ldr	r2, [r4, #0]
 8004500:	07d0      	lsls	r0, r2, #31
 8004502:	d502      	bpl.n	800450a <_printf_float+0x19a>
 8004504:	3301      	adds	r3, #1
 8004506:	440b      	add	r3, r1
 8004508:	6123      	str	r3, [r4, #16]
 800450a:	f04f 0a00 	mov.w	sl, #0
 800450e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004510:	e7df      	b.n	80044d2 <_printf_float+0x162>
 8004512:	b913      	cbnz	r3, 800451a <_printf_float+0x1aa>
 8004514:	6822      	ldr	r2, [r4, #0]
 8004516:	07d2      	lsls	r2, r2, #31
 8004518:	d501      	bpl.n	800451e <_printf_float+0x1ae>
 800451a:	3302      	adds	r3, #2
 800451c:	e7f4      	b.n	8004508 <_printf_float+0x198>
 800451e:	2301      	movs	r3, #1
 8004520:	e7f2      	b.n	8004508 <_printf_float+0x198>
 8004522:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004526:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004528:	4299      	cmp	r1, r3
 800452a:	db05      	blt.n	8004538 <_printf_float+0x1c8>
 800452c:	6823      	ldr	r3, [r4, #0]
 800452e:	6121      	str	r1, [r4, #16]
 8004530:	07d8      	lsls	r0, r3, #31
 8004532:	d5ea      	bpl.n	800450a <_printf_float+0x19a>
 8004534:	1c4b      	adds	r3, r1, #1
 8004536:	e7e7      	b.n	8004508 <_printf_float+0x198>
 8004538:	2900      	cmp	r1, #0
 800453a:	bfcc      	ite	gt
 800453c:	2201      	movgt	r2, #1
 800453e:	f1c1 0202 	rsble	r2, r1, #2
 8004542:	4413      	add	r3, r2
 8004544:	e7e0      	b.n	8004508 <_printf_float+0x198>
 8004546:	6823      	ldr	r3, [r4, #0]
 8004548:	055a      	lsls	r2, r3, #21
 800454a:	d407      	bmi.n	800455c <_printf_float+0x1ec>
 800454c:	6923      	ldr	r3, [r4, #16]
 800454e:	4642      	mov	r2, r8
 8004550:	4631      	mov	r1, r6
 8004552:	4628      	mov	r0, r5
 8004554:	47b8      	blx	r7
 8004556:	3001      	adds	r0, #1
 8004558:	d12b      	bne.n	80045b2 <_printf_float+0x242>
 800455a:	e764      	b.n	8004426 <_printf_float+0xb6>
 800455c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004560:	f240 80dd 	bls.w	800471e <_printf_float+0x3ae>
 8004564:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004568:	2200      	movs	r2, #0
 800456a:	2300      	movs	r3, #0
 800456c:	f7fc fa1c 	bl	80009a8 <__aeabi_dcmpeq>
 8004570:	2800      	cmp	r0, #0
 8004572:	d033      	beq.n	80045dc <_printf_float+0x26c>
 8004574:	2301      	movs	r3, #1
 8004576:	4631      	mov	r1, r6
 8004578:	4628      	mov	r0, r5
 800457a:	4a35      	ldr	r2, [pc, #212]	; (8004650 <_printf_float+0x2e0>)
 800457c:	47b8      	blx	r7
 800457e:	3001      	adds	r0, #1
 8004580:	f43f af51 	beq.w	8004426 <_printf_float+0xb6>
 8004584:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004588:	429a      	cmp	r2, r3
 800458a:	db02      	blt.n	8004592 <_printf_float+0x222>
 800458c:	6823      	ldr	r3, [r4, #0]
 800458e:	07d8      	lsls	r0, r3, #31
 8004590:	d50f      	bpl.n	80045b2 <_printf_float+0x242>
 8004592:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004596:	4631      	mov	r1, r6
 8004598:	4628      	mov	r0, r5
 800459a:	47b8      	blx	r7
 800459c:	3001      	adds	r0, #1
 800459e:	f43f af42 	beq.w	8004426 <_printf_float+0xb6>
 80045a2:	f04f 0800 	mov.w	r8, #0
 80045a6:	f104 091a 	add.w	r9, r4, #26
 80045aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80045ac:	3b01      	subs	r3, #1
 80045ae:	4543      	cmp	r3, r8
 80045b0:	dc09      	bgt.n	80045c6 <_printf_float+0x256>
 80045b2:	6823      	ldr	r3, [r4, #0]
 80045b4:	079b      	lsls	r3, r3, #30
 80045b6:	f100 8102 	bmi.w	80047be <_printf_float+0x44e>
 80045ba:	68e0      	ldr	r0, [r4, #12]
 80045bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80045be:	4298      	cmp	r0, r3
 80045c0:	bfb8      	it	lt
 80045c2:	4618      	movlt	r0, r3
 80045c4:	e731      	b.n	800442a <_printf_float+0xba>
 80045c6:	2301      	movs	r3, #1
 80045c8:	464a      	mov	r2, r9
 80045ca:	4631      	mov	r1, r6
 80045cc:	4628      	mov	r0, r5
 80045ce:	47b8      	blx	r7
 80045d0:	3001      	adds	r0, #1
 80045d2:	f43f af28 	beq.w	8004426 <_printf_float+0xb6>
 80045d6:	f108 0801 	add.w	r8, r8, #1
 80045da:	e7e6      	b.n	80045aa <_printf_float+0x23a>
 80045dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80045de:	2b00      	cmp	r3, #0
 80045e0:	dc38      	bgt.n	8004654 <_printf_float+0x2e4>
 80045e2:	2301      	movs	r3, #1
 80045e4:	4631      	mov	r1, r6
 80045e6:	4628      	mov	r0, r5
 80045e8:	4a19      	ldr	r2, [pc, #100]	; (8004650 <_printf_float+0x2e0>)
 80045ea:	47b8      	blx	r7
 80045ec:	3001      	adds	r0, #1
 80045ee:	f43f af1a 	beq.w	8004426 <_printf_float+0xb6>
 80045f2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80045f6:	4313      	orrs	r3, r2
 80045f8:	d102      	bne.n	8004600 <_printf_float+0x290>
 80045fa:	6823      	ldr	r3, [r4, #0]
 80045fc:	07d9      	lsls	r1, r3, #31
 80045fe:	d5d8      	bpl.n	80045b2 <_printf_float+0x242>
 8004600:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004604:	4631      	mov	r1, r6
 8004606:	4628      	mov	r0, r5
 8004608:	47b8      	blx	r7
 800460a:	3001      	adds	r0, #1
 800460c:	f43f af0b 	beq.w	8004426 <_printf_float+0xb6>
 8004610:	f04f 0900 	mov.w	r9, #0
 8004614:	f104 0a1a 	add.w	sl, r4, #26
 8004618:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800461a:	425b      	negs	r3, r3
 800461c:	454b      	cmp	r3, r9
 800461e:	dc01      	bgt.n	8004624 <_printf_float+0x2b4>
 8004620:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004622:	e794      	b.n	800454e <_printf_float+0x1de>
 8004624:	2301      	movs	r3, #1
 8004626:	4652      	mov	r2, sl
 8004628:	4631      	mov	r1, r6
 800462a:	4628      	mov	r0, r5
 800462c:	47b8      	blx	r7
 800462e:	3001      	adds	r0, #1
 8004630:	f43f aef9 	beq.w	8004426 <_printf_float+0xb6>
 8004634:	f109 0901 	add.w	r9, r9, #1
 8004638:	e7ee      	b.n	8004618 <_printf_float+0x2a8>
 800463a:	bf00      	nop
 800463c:	7fefffff 	.word	0x7fefffff
 8004640:	08006cf4 	.word	0x08006cf4
 8004644:	08006cf8 	.word	0x08006cf8
 8004648:	08006d00 	.word	0x08006d00
 800464c:	08006cfc 	.word	0x08006cfc
 8004650:	08006d04 	.word	0x08006d04
 8004654:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004656:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004658:	429a      	cmp	r2, r3
 800465a:	bfa8      	it	ge
 800465c:	461a      	movge	r2, r3
 800465e:	2a00      	cmp	r2, #0
 8004660:	4691      	mov	r9, r2
 8004662:	dc37      	bgt.n	80046d4 <_printf_float+0x364>
 8004664:	f04f 0b00 	mov.w	fp, #0
 8004668:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800466c:	f104 021a 	add.w	r2, r4, #26
 8004670:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004674:	ebaa 0309 	sub.w	r3, sl, r9
 8004678:	455b      	cmp	r3, fp
 800467a:	dc33      	bgt.n	80046e4 <_printf_float+0x374>
 800467c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004680:	429a      	cmp	r2, r3
 8004682:	db3b      	blt.n	80046fc <_printf_float+0x38c>
 8004684:	6823      	ldr	r3, [r4, #0]
 8004686:	07da      	lsls	r2, r3, #31
 8004688:	d438      	bmi.n	80046fc <_printf_float+0x38c>
 800468a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800468c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800468e:	eba3 020a 	sub.w	r2, r3, sl
 8004692:	eba3 0901 	sub.w	r9, r3, r1
 8004696:	4591      	cmp	r9, r2
 8004698:	bfa8      	it	ge
 800469a:	4691      	movge	r9, r2
 800469c:	f1b9 0f00 	cmp.w	r9, #0
 80046a0:	dc34      	bgt.n	800470c <_printf_float+0x39c>
 80046a2:	f04f 0800 	mov.w	r8, #0
 80046a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80046aa:	f104 0a1a 	add.w	sl, r4, #26
 80046ae:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80046b2:	1a9b      	subs	r3, r3, r2
 80046b4:	eba3 0309 	sub.w	r3, r3, r9
 80046b8:	4543      	cmp	r3, r8
 80046ba:	f77f af7a 	ble.w	80045b2 <_printf_float+0x242>
 80046be:	2301      	movs	r3, #1
 80046c0:	4652      	mov	r2, sl
 80046c2:	4631      	mov	r1, r6
 80046c4:	4628      	mov	r0, r5
 80046c6:	47b8      	blx	r7
 80046c8:	3001      	adds	r0, #1
 80046ca:	f43f aeac 	beq.w	8004426 <_printf_float+0xb6>
 80046ce:	f108 0801 	add.w	r8, r8, #1
 80046d2:	e7ec      	b.n	80046ae <_printf_float+0x33e>
 80046d4:	4613      	mov	r3, r2
 80046d6:	4631      	mov	r1, r6
 80046d8:	4642      	mov	r2, r8
 80046da:	4628      	mov	r0, r5
 80046dc:	47b8      	blx	r7
 80046de:	3001      	adds	r0, #1
 80046e0:	d1c0      	bne.n	8004664 <_printf_float+0x2f4>
 80046e2:	e6a0      	b.n	8004426 <_printf_float+0xb6>
 80046e4:	2301      	movs	r3, #1
 80046e6:	4631      	mov	r1, r6
 80046e8:	4628      	mov	r0, r5
 80046ea:	920b      	str	r2, [sp, #44]	; 0x2c
 80046ec:	47b8      	blx	r7
 80046ee:	3001      	adds	r0, #1
 80046f0:	f43f ae99 	beq.w	8004426 <_printf_float+0xb6>
 80046f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80046f6:	f10b 0b01 	add.w	fp, fp, #1
 80046fa:	e7b9      	b.n	8004670 <_printf_float+0x300>
 80046fc:	4631      	mov	r1, r6
 80046fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004702:	4628      	mov	r0, r5
 8004704:	47b8      	blx	r7
 8004706:	3001      	adds	r0, #1
 8004708:	d1bf      	bne.n	800468a <_printf_float+0x31a>
 800470a:	e68c      	b.n	8004426 <_printf_float+0xb6>
 800470c:	464b      	mov	r3, r9
 800470e:	4631      	mov	r1, r6
 8004710:	4628      	mov	r0, r5
 8004712:	eb08 020a 	add.w	r2, r8, sl
 8004716:	47b8      	blx	r7
 8004718:	3001      	adds	r0, #1
 800471a:	d1c2      	bne.n	80046a2 <_printf_float+0x332>
 800471c:	e683      	b.n	8004426 <_printf_float+0xb6>
 800471e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004720:	2a01      	cmp	r2, #1
 8004722:	dc01      	bgt.n	8004728 <_printf_float+0x3b8>
 8004724:	07db      	lsls	r3, r3, #31
 8004726:	d537      	bpl.n	8004798 <_printf_float+0x428>
 8004728:	2301      	movs	r3, #1
 800472a:	4642      	mov	r2, r8
 800472c:	4631      	mov	r1, r6
 800472e:	4628      	mov	r0, r5
 8004730:	47b8      	blx	r7
 8004732:	3001      	adds	r0, #1
 8004734:	f43f ae77 	beq.w	8004426 <_printf_float+0xb6>
 8004738:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800473c:	4631      	mov	r1, r6
 800473e:	4628      	mov	r0, r5
 8004740:	47b8      	blx	r7
 8004742:	3001      	adds	r0, #1
 8004744:	f43f ae6f 	beq.w	8004426 <_printf_float+0xb6>
 8004748:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800474c:	2200      	movs	r2, #0
 800474e:	2300      	movs	r3, #0
 8004750:	f7fc f92a 	bl	80009a8 <__aeabi_dcmpeq>
 8004754:	b9d8      	cbnz	r0, 800478e <_printf_float+0x41e>
 8004756:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004758:	f108 0201 	add.w	r2, r8, #1
 800475c:	3b01      	subs	r3, #1
 800475e:	4631      	mov	r1, r6
 8004760:	4628      	mov	r0, r5
 8004762:	47b8      	blx	r7
 8004764:	3001      	adds	r0, #1
 8004766:	d10e      	bne.n	8004786 <_printf_float+0x416>
 8004768:	e65d      	b.n	8004426 <_printf_float+0xb6>
 800476a:	2301      	movs	r3, #1
 800476c:	464a      	mov	r2, r9
 800476e:	4631      	mov	r1, r6
 8004770:	4628      	mov	r0, r5
 8004772:	47b8      	blx	r7
 8004774:	3001      	adds	r0, #1
 8004776:	f43f ae56 	beq.w	8004426 <_printf_float+0xb6>
 800477a:	f108 0801 	add.w	r8, r8, #1
 800477e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004780:	3b01      	subs	r3, #1
 8004782:	4543      	cmp	r3, r8
 8004784:	dcf1      	bgt.n	800476a <_printf_float+0x3fa>
 8004786:	4653      	mov	r3, sl
 8004788:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800478c:	e6e0      	b.n	8004550 <_printf_float+0x1e0>
 800478e:	f04f 0800 	mov.w	r8, #0
 8004792:	f104 091a 	add.w	r9, r4, #26
 8004796:	e7f2      	b.n	800477e <_printf_float+0x40e>
 8004798:	2301      	movs	r3, #1
 800479a:	4642      	mov	r2, r8
 800479c:	e7df      	b.n	800475e <_printf_float+0x3ee>
 800479e:	2301      	movs	r3, #1
 80047a0:	464a      	mov	r2, r9
 80047a2:	4631      	mov	r1, r6
 80047a4:	4628      	mov	r0, r5
 80047a6:	47b8      	blx	r7
 80047a8:	3001      	adds	r0, #1
 80047aa:	f43f ae3c 	beq.w	8004426 <_printf_float+0xb6>
 80047ae:	f108 0801 	add.w	r8, r8, #1
 80047b2:	68e3      	ldr	r3, [r4, #12]
 80047b4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80047b6:	1a5b      	subs	r3, r3, r1
 80047b8:	4543      	cmp	r3, r8
 80047ba:	dcf0      	bgt.n	800479e <_printf_float+0x42e>
 80047bc:	e6fd      	b.n	80045ba <_printf_float+0x24a>
 80047be:	f04f 0800 	mov.w	r8, #0
 80047c2:	f104 0919 	add.w	r9, r4, #25
 80047c6:	e7f4      	b.n	80047b2 <_printf_float+0x442>

080047c8 <_printf_common>:
 80047c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047cc:	4616      	mov	r6, r2
 80047ce:	4699      	mov	r9, r3
 80047d0:	688a      	ldr	r2, [r1, #8]
 80047d2:	690b      	ldr	r3, [r1, #16]
 80047d4:	4607      	mov	r7, r0
 80047d6:	4293      	cmp	r3, r2
 80047d8:	bfb8      	it	lt
 80047da:	4613      	movlt	r3, r2
 80047dc:	6033      	str	r3, [r6, #0]
 80047de:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80047e2:	460c      	mov	r4, r1
 80047e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80047e8:	b10a      	cbz	r2, 80047ee <_printf_common+0x26>
 80047ea:	3301      	adds	r3, #1
 80047ec:	6033      	str	r3, [r6, #0]
 80047ee:	6823      	ldr	r3, [r4, #0]
 80047f0:	0699      	lsls	r1, r3, #26
 80047f2:	bf42      	ittt	mi
 80047f4:	6833      	ldrmi	r3, [r6, #0]
 80047f6:	3302      	addmi	r3, #2
 80047f8:	6033      	strmi	r3, [r6, #0]
 80047fa:	6825      	ldr	r5, [r4, #0]
 80047fc:	f015 0506 	ands.w	r5, r5, #6
 8004800:	d106      	bne.n	8004810 <_printf_common+0x48>
 8004802:	f104 0a19 	add.w	sl, r4, #25
 8004806:	68e3      	ldr	r3, [r4, #12]
 8004808:	6832      	ldr	r2, [r6, #0]
 800480a:	1a9b      	subs	r3, r3, r2
 800480c:	42ab      	cmp	r3, r5
 800480e:	dc28      	bgt.n	8004862 <_printf_common+0x9a>
 8004810:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004814:	1e13      	subs	r3, r2, #0
 8004816:	6822      	ldr	r2, [r4, #0]
 8004818:	bf18      	it	ne
 800481a:	2301      	movne	r3, #1
 800481c:	0692      	lsls	r2, r2, #26
 800481e:	d42d      	bmi.n	800487c <_printf_common+0xb4>
 8004820:	4649      	mov	r1, r9
 8004822:	4638      	mov	r0, r7
 8004824:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004828:	47c0      	blx	r8
 800482a:	3001      	adds	r0, #1
 800482c:	d020      	beq.n	8004870 <_printf_common+0xa8>
 800482e:	6823      	ldr	r3, [r4, #0]
 8004830:	68e5      	ldr	r5, [r4, #12]
 8004832:	f003 0306 	and.w	r3, r3, #6
 8004836:	2b04      	cmp	r3, #4
 8004838:	bf18      	it	ne
 800483a:	2500      	movne	r5, #0
 800483c:	6832      	ldr	r2, [r6, #0]
 800483e:	f04f 0600 	mov.w	r6, #0
 8004842:	68a3      	ldr	r3, [r4, #8]
 8004844:	bf08      	it	eq
 8004846:	1aad      	subeq	r5, r5, r2
 8004848:	6922      	ldr	r2, [r4, #16]
 800484a:	bf08      	it	eq
 800484c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004850:	4293      	cmp	r3, r2
 8004852:	bfc4      	itt	gt
 8004854:	1a9b      	subgt	r3, r3, r2
 8004856:	18ed      	addgt	r5, r5, r3
 8004858:	341a      	adds	r4, #26
 800485a:	42b5      	cmp	r5, r6
 800485c:	d11a      	bne.n	8004894 <_printf_common+0xcc>
 800485e:	2000      	movs	r0, #0
 8004860:	e008      	b.n	8004874 <_printf_common+0xac>
 8004862:	2301      	movs	r3, #1
 8004864:	4652      	mov	r2, sl
 8004866:	4649      	mov	r1, r9
 8004868:	4638      	mov	r0, r7
 800486a:	47c0      	blx	r8
 800486c:	3001      	adds	r0, #1
 800486e:	d103      	bne.n	8004878 <_printf_common+0xb0>
 8004870:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004878:	3501      	adds	r5, #1
 800487a:	e7c4      	b.n	8004806 <_printf_common+0x3e>
 800487c:	2030      	movs	r0, #48	; 0x30
 800487e:	18e1      	adds	r1, r4, r3
 8004880:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004884:	1c5a      	adds	r2, r3, #1
 8004886:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800488a:	4422      	add	r2, r4
 800488c:	3302      	adds	r3, #2
 800488e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004892:	e7c5      	b.n	8004820 <_printf_common+0x58>
 8004894:	2301      	movs	r3, #1
 8004896:	4622      	mov	r2, r4
 8004898:	4649      	mov	r1, r9
 800489a:	4638      	mov	r0, r7
 800489c:	47c0      	blx	r8
 800489e:	3001      	adds	r0, #1
 80048a0:	d0e6      	beq.n	8004870 <_printf_common+0xa8>
 80048a2:	3601      	adds	r6, #1
 80048a4:	e7d9      	b.n	800485a <_printf_common+0x92>
	...

080048a8 <_printf_i>:
 80048a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048ac:	7e0f      	ldrb	r7, [r1, #24]
 80048ae:	4691      	mov	r9, r2
 80048b0:	2f78      	cmp	r7, #120	; 0x78
 80048b2:	4680      	mov	r8, r0
 80048b4:	460c      	mov	r4, r1
 80048b6:	469a      	mov	sl, r3
 80048b8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80048ba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80048be:	d807      	bhi.n	80048d0 <_printf_i+0x28>
 80048c0:	2f62      	cmp	r7, #98	; 0x62
 80048c2:	d80a      	bhi.n	80048da <_printf_i+0x32>
 80048c4:	2f00      	cmp	r7, #0
 80048c6:	f000 80d9 	beq.w	8004a7c <_printf_i+0x1d4>
 80048ca:	2f58      	cmp	r7, #88	; 0x58
 80048cc:	f000 80a4 	beq.w	8004a18 <_printf_i+0x170>
 80048d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80048d8:	e03a      	b.n	8004950 <_printf_i+0xa8>
 80048da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80048de:	2b15      	cmp	r3, #21
 80048e0:	d8f6      	bhi.n	80048d0 <_printf_i+0x28>
 80048e2:	a101      	add	r1, pc, #4	; (adr r1, 80048e8 <_printf_i+0x40>)
 80048e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048e8:	08004941 	.word	0x08004941
 80048ec:	08004955 	.word	0x08004955
 80048f0:	080048d1 	.word	0x080048d1
 80048f4:	080048d1 	.word	0x080048d1
 80048f8:	080048d1 	.word	0x080048d1
 80048fc:	080048d1 	.word	0x080048d1
 8004900:	08004955 	.word	0x08004955
 8004904:	080048d1 	.word	0x080048d1
 8004908:	080048d1 	.word	0x080048d1
 800490c:	080048d1 	.word	0x080048d1
 8004910:	080048d1 	.word	0x080048d1
 8004914:	08004a63 	.word	0x08004a63
 8004918:	08004985 	.word	0x08004985
 800491c:	08004a45 	.word	0x08004a45
 8004920:	080048d1 	.word	0x080048d1
 8004924:	080048d1 	.word	0x080048d1
 8004928:	08004a85 	.word	0x08004a85
 800492c:	080048d1 	.word	0x080048d1
 8004930:	08004985 	.word	0x08004985
 8004934:	080048d1 	.word	0x080048d1
 8004938:	080048d1 	.word	0x080048d1
 800493c:	08004a4d 	.word	0x08004a4d
 8004940:	682b      	ldr	r3, [r5, #0]
 8004942:	1d1a      	adds	r2, r3, #4
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	602a      	str	r2, [r5, #0]
 8004948:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800494c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004950:	2301      	movs	r3, #1
 8004952:	e0a4      	b.n	8004a9e <_printf_i+0x1f6>
 8004954:	6820      	ldr	r0, [r4, #0]
 8004956:	6829      	ldr	r1, [r5, #0]
 8004958:	0606      	lsls	r6, r0, #24
 800495a:	f101 0304 	add.w	r3, r1, #4
 800495e:	d50a      	bpl.n	8004976 <_printf_i+0xce>
 8004960:	680e      	ldr	r6, [r1, #0]
 8004962:	602b      	str	r3, [r5, #0]
 8004964:	2e00      	cmp	r6, #0
 8004966:	da03      	bge.n	8004970 <_printf_i+0xc8>
 8004968:	232d      	movs	r3, #45	; 0x2d
 800496a:	4276      	negs	r6, r6
 800496c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004970:	230a      	movs	r3, #10
 8004972:	485e      	ldr	r0, [pc, #376]	; (8004aec <_printf_i+0x244>)
 8004974:	e019      	b.n	80049aa <_printf_i+0x102>
 8004976:	680e      	ldr	r6, [r1, #0]
 8004978:	f010 0f40 	tst.w	r0, #64	; 0x40
 800497c:	602b      	str	r3, [r5, #0]
 800497e:	bf18      	it	ne
 8004980:	b236      	sxthne	r6, r6
 8004982:	e7ef      	b.n	8004964 <_printf_i+0xbc>
 8004984:	682b      	ldr	r3, [r5, #0]
 8004986:	6820      	ldr	r0, [r4, #0]
 8004988:	1d19      	adds	r1, r3, #4
 800498a:	6029      	str	r1, [r5, #0]
 800498c:	0601      	lsls	r1, r0, #24
 800498e:	d501      	bpl.n	8004994 <_printf_i+0xec>
 8004990:	681e      	ldr	r6, [r3, #0]
 8004992:	e002      	b.n	800499a <_printf_i+0xf2>
 8004994:	0646      	lsls	r6, r0, #25
 8004996:	d5fb      	bpl.n	8004990 <_printf_i+0xe8>
 8004998:	881e      	ldrh	r6, [r3, #0]
 800499a:	2f6f      	cmp	r7, #111	; 0x6f
 800499c:	bf0c      	ite	eq
 800499e:	2308      	moveq	r3, #8
 80049a0:	230a      	movne	r3, #10
 80049a2:	4852      	ldr	r0, [pc, #328]	; (8004aec <_printf_i+0x244>)
 80049a4:	2100      	movs	r1, #0
 80049a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80049aa:	6865      	ldr	r5, [r4, #4]
 80049ac:	2d00      	cmp	r5, #0
 80049ae:	bfa8      	it	ge
 80049b0:	6821      	ldrge	r1, [r4, #0]
 80049b2:	60a5      	str	r5, [r4, #8]
 80049b4:	bfa4      	itt	ge
 80049b6:	f021 0104 	bicge.w	r1, r1, #4
 80049ba:	6021      	strge	r1, [r4, #0]
 80049bc:	b90e      	cbnz	r6, 80049c2 <_printf_i+0x11a>
 80049be:	2d00      	cmp	r5, #0
 80049c0:	d04d      	beq.n	8004a5e <_printf_i+0x1b6>
 80049c2:	4615      	mov	r5, r2
 80049c4:	fbb6 f1f3 	udiv	r1, r6, r3
 80049c8:	fb03 6711 	mls	r7, r3, r1, r6
 80049cc:	5dc7      	ldrb	r7, [r0, r7]
 80049ce:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80049d2:	4637      	mov	r7, r6
 80049d4:	42bb      	cmp	r3, r7
 80049d6:	460e      	mov	r6, r1
 80049d8:	d9f4      	bls.n	80049c4 <_printf_i+0x11c>
 80049da:	2b08      	cmp	r3, #8
 80049dc:	d10b      	bne.n	80049f6 <_printf_i+0x14e>
 80049de:	6823      	ldr	r3, [r4, #0]
 80049e0:	07de      	lsls	r6, r3, #31
 80049e2:	d508      	bpl.n	80049f6 <_printf_i+0x14e>
 80049e4:	6923      	ldr	r3, [r4, #16]
 80049e6:	6861      	ldr	r1, [r4, #4]
 80049e8:	4299      	cmp	r1, r3
 80049ea:	bfde      	ittt	le
 80049ec:	2330      	movle	r3, #48	; 0x30
 80049ee:	f805 3c01 	strble.w	r3, [r5, #-1]
 80049f2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80049f6:	1b52      	subs	r2, r2, r5
 80049f8:	6122      	str	r2, [r4, #16]
 80049fa:	464b      	mov	r3, r9
 80049fc:	4621      	mov	r1, r4
 80049fe:	4640      	mov	r0, r8
 8004a00:	f8cd a000 	str.w	sl, [sp]
 8004a04:	aa03      	add	r2, sp, #12
 8004a06:	f7ff fedf 	bl	80047c8 <_printf_common>
 8004a0a:	3001      	adds	r0, #1
 8004a0c:	d14c      	bne.n	8004aa8 <_printf_i+0x200>
 8004a0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a12:	b004      	add	sp, #16
 8004a14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a18:	4834      	ldr	r0, [pc, #208]	; (8004aec <_printf_i+0x244>)
 8004a1a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004a1e:	6829      	ldr	r1, [r5, #0]
 8004a20:	6823      	ldr	r3, [r4, #0]
 8004a22:	f851 6b04 	ldr.w	r6, [r1], #4
 8004a26:	6029      	str	r1, [r5, #0]
 8004a28:	061d      	lsls	r5, r3, #24
 8004a2a:	d514      	bpl.n	8004a56 <_printf_i+0x1ae>
 8004a2c:	07df      	lsls	r7, r3, #31
 8004a2e:	bf44      	itt	mi
 8004a30:	f043 0320 	orrmi.w	r3, r3, #32
 8004a34:	6023      	strmi	r3, [r4, #0]
 8004a36:	b91e      	cbnz	r6, 8004a40 <_printf_i+0x198>
 8004a38:	6823      	ldr	r3, [r4, #0]
 8004a3a:	f023 0320 	bic.w	r3, r3, #32
 8004a3e:	6023      	str	r3, [r4, #0]
 8004a40:	2310      	movs	r3, #16
 8004a42:	e7af      	b.n	80049a4 <_printf_i+0xfc>
 8004a44:	6823      	ldr	r3, [r4, #0]
 8004a46:	f043 0320 	orr.w	r3, r3, #32
 8004a4a:	6023      	str	r3, [r4, #0]
 8004a4c:	2378      	movs	r3, #120	; 0x78
 8004a4e:	4828      	ldr	r0, [pc, #160]	; (8004af0 <_printf_i+0x248>)
 8004a50:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004a54:	e7e3      	b.n	8004a1e <_printf_i+0x176>
 8004a56:	0659      	lsls	r1, r3, #25
 8004a58:	bf48      	it	mi
 8004a5a:	b2b6      	uxthmi	r6, r6
 8004a5c:	e7e6      	b.n	8004a2c <_printf_i+0x184>
 8004a5e:	4615      	mov	r5, r2
 8004a60:	e7bb      	b.n	80049da <_printf_i+0x132>
 8004a62:	682b      	ldr	r3, [r5, #0]
 8004a64:	6826      	ldr	r6, [r4, #0]
 8004a66:	1d18      	adds	r0, r3, #4
 8004a68:	6961      	ldr	r1, [r4, #20]
 8004a6a:	6028      	str	r0, [r5, #0]
 8004a6c:	0635      	lsls	r5, r6, #24
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	d501      	bpl.n	8004a76 <_printf_i+0x1ce>
 8004a72:	6019      	str	r1, [r3, #0]
 8004a74:	e002      	b.n	8004a7c <_printf_i+0x1d4>
 8004a76:	0670      	lsls	r0, r6, #25
 8004a78:	d5fb      	bpl.n	8004a72 <_printf_i+0x1ca>
 8004a7a:	8019      	strh	r1, [r3, #0]
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	4615      	mov	r5, r2
 8004a80:	6123      	str	r3, [r4, #16]
 8004a82:	e7ba      	b.n	80049fa <_printf_i+0x152>
 8004a84:	682b      	ldr	r3, [r5, #0]
 8004a86:	2100      	movs	r1, #0
 8004a88:	1d1a      	adds	r2, r3, #4
 8004a8a:	602a      	str	r2, [r5, #0]
 8004a8c:	681d      	ldr	r5, [r3, #0]
 8004a8e:	6862      	ldr	r2, [r4, #4]
 8004a90:	4628      	mov	r0, r5
 8004a92:	f000 ffc9 	bl	8005a28 <memchr>
 8004a96:	b108      	cbz	r0, 8004a9c <_printf_i+0x1f4>
 8004a98:	1b40      	subs	r0, r0, r5
 8004a9a:	6060      	str	r0, [r4, #4]
 8004a9c:	6863      	ldr	r3, [r4, #4]
 8004a9e:	6123      	str	r3, [r4, #16]
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004aa6:	e7a8      	b.n	80049fa <_printf_i+0x152>
 8004aa8:	462a      	mov	r2, r5
 8004aaa:	4649      	mov	r1, r9
 8004aac:	4640      	mov	r0, r8
 8004aae:	6923      	ldr	r3, [r4, #16]
 8004ab0:	47d0      	blx	sl
 8004ab2:	3001      	adds	r0, #1
 8004ab4:	d0ab      	beq.n	8004a0e <_printf_i+0x166>
 8004ab6:	6823      	ldr	r3, [r4, #0]
 8004ab8:	079b      	lsls	r3, r3, #30
 8004aba:	d413      	bmi.n	8004ae4 <_printf_i+0x23c>
 8004abc:	68e0      	ldr	r0, [r4, #12]
 8004abe:	9b03      	ldr	r3, [sp, #12]
 8004ac0:	4298      	cmp	r0, r3
 8004ac2:	bfb8      	it	lt
 8004ac4:	4618      	movlt	r0, r3
 8004ac6:	e7a4      	b.n	8004a12 <_printf_i+0x16a>
 8004ac8:	2301      	movs	r3, #1
 8004aca:	4632      	mov	r2, r6
 8004acc:	4649      	mov	r1, r9
 8004ace:	4640      	mov	r0, r8
 8004ad0:	47d0      	blx	sl
 8004ad2:	3001      	adds	r0, #1
 8004ad4:	d09b      	beq.n	8004a0e <_printf_i+0x166>
 8004ad6:	3501      	adds	r5, #1
 8004ad8:	68e3      	ldr	r3, [r4, #12]
 8004ada:	9903      	ldr	r1, [sp, #12]
 8004adc:	1a5b      	subs	r3, r3, r1
 8004ade:	42ab      	cmp	r3, r5
 8004ae0:	dcf2      	bgt.n	8004ac8 <_printf_i+0x220>
 8004ae2:	e7eb      	b.n	8004abc <_printf_i+0x214>
 8004ae4:	2500      	movs	r5, #0
 8004ae6:	f104 0619 	add.w	r6, r4, #25
 8004aea:	e7f5      	b.n	8004ad8 <_printf_i+0x230>
 8004aec:	08006d06 	.word	0x08006d06
 8004af0:	08006d17 	.word	0x08006d17

08004af4 <iprintf>:
 8004af4:	b40f      	push	{r0, r1, r2, r3}
 8004af6:	4b0a      	ldr	r3, [pc, #40]	; (8004b20 <iprintf+0x2c>)
 8004af8:	b513      	push	{r0, r1, r4, lr}
 8004afa:	681c      	ldr	r4, [r3, #0]
 8004afc:	b124      	cbz	r4, 8004b08 <iprintf+0x14>
 8004afe:	69a3      	ldr	r3, [r4, #24]
 8004b00:	b913      	cbnz	r3, 8004b08 <iprintf+0x14>
 8004b02:	4620      	mov	r0, r4
 8004b04:	f000 fee2 	bl	80058cc <__sinit>
 8004b08:	ab05      	add	r3, sp, #20
 8004b0a:	4620      	mov	r0, r4
 8004b0c:	9a04      	ldr	r2, [sp, #16]
 8004b0e:	68a1      	ldr	r1, [r4, #8]
 8004b10:	9301      	str	r3, [sp, #4]
 8004b12:	f001 fc3f 	bl	8006394 <_vfiprintf_r>
 8004b16:	b002      	add	sp, #8
 8004b18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b1c:	b004      	add	sp, #16
 8004b1e:	4770      	bx	lr
 8004b20:	2000004c 	.word	0x2000004c

08004b24 <quorem>:
 8004b24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b28:	6903      	ldr	r3, [r0, #16]
 8004b2a:	690c      	ldr	r4, [r1, #16]
 8004b2c:	4607      	mov	r7, r0
 8004b2e:	42a3      	cmp	r3, r4
 8004b30:	f2c0 8082 	blt.w	8004c38 <quorem+0x114>
 8004b34:	3c01      	subs	r4, #1
 8004b36:	f100 0514 	add.w	r5, r0, #20
 8004b3a:	f101 0814 	add.w	r8, r1, #20
 8004b3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b42:	9301      	str	r3, [sp, #4]
 8004b44:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004b48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b4c:	3301      	adds	r3, #1
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	fbb2 f6f3 	udiv	r6, r2, r3
 8004b54:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004b58:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004b5c:	d331      	bcc.n	8004bc2 <quorem+0x9e>
 8004b5e:	f04f 0e00 	mov.w	lr, #0
 8004b62:	4640      	mov	r0, r8
 8004b64:	46ac      	mov	ip, r5
 8004b66:	46f2      	mov	sl, lr
 8004b68:	f850 2b04 	ldr.w	r2, [r0], #4
 8004b6c:	b293      	uxth	r3, r2
 8004b6e:	fb06 e303 	mla	r3, r6, r3, lr
 8004b72:	0c12      	lsrs	r2, r2, #16
 8004b74:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	fb06 e202 	mla	r2, r6, r2, lr
 8004b7e:	ebaa 0303 	sub.w	r3, sl, r3
 8004b82:	f8dc a000 	ldr.w	sl, [ip]
 8004b86:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004b8a:	fa1f fa8a 	uxth.w	sl, sl
 8004b8e:	4453      	add	r3, sl
 8004b90:	f8dc a000 	ldr.w	sl, [ip]
 8004b94:	b292      	uxth	r2, r2
 8004b96:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004b9a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004ba4:	4581      	cmp	r9, r0
 8004ba6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004baa:	f84c 3b04 	str.w	r3, [ip], #4
 8004bae:	d2db      	bcs.n	8004b68 <quorem+0x44>
 8004bb0:	f855 300b 	ldr.w	r3, [r5, fp]
 8004bb4:	b92b      	cbnz	r3, 8004bc2 <quorem+0x9e>
 8004bb6:	9b01      	ldr	r3, [sp, #4]
 8004bb8:	3b04      	subs	r3, #4
 8004bba:	429d      	cmp	r5, r3
 8004bbc:	461a      	mov	r2, r3
 8004bbe:	d32f      	bcc.n	8004c20 <quorem+0xfc>
 8004bc0:	613c      	str	r4, [r7, #16]
 8004bc2:	4638      	mov	r0, r7
 8004bc4:	f001 f9ca 	bl	8005f5c <__mcmp>
 8004bc8:	2800      	cmp	r0, #0
 8004bca:	db25      	blt.n	8004c18 <quorem+0xf4>
 8004bcc:	4628      	mov	r0, r5
 8004bce:	f04f 0c00 	mov.w	ip, #0
 8004bd2:	3601      	adds	r6, #1
 8004bd4:	f858 1b04 	ldr.w	r1, [r8], #4
 8004bd8:	f8d0 e000 	ldr.w	lr, [r0]
 8004bdc:	b28b      	uxth	r3, r1
 8004bde:	ebac 0303 	sub.w	r3, ip, r3
 8004be2:	fa1f f28e 	uxth.w	r2, lr
 8004be6:	4413      	add	r3, r2
 8004be8:	0c0a      	lsrs	r2, r1, #16
 8004bea:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004bee:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004bf8:	45c1      	cmp	r9, r8
 8004bfa:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004bfe:	f840 3b04 	str.w	r3, [r0], #4
 8004c02:	d2e7      	bcs.n	8004bd4 <quorem+0xb0>
 8004c04:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c08:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c0c:	b922      	cbnz	r2, 8004c18 <quorem+0xf4>
 8004c0e:	3b04      	subs	r3, #4
 8004c10:	429d      	cmp	r5, r3
 8004c12:	461a      	mov	r2, r3
 8004c14:	d30a      	bcc.n	8004c2c <quorem+0x108>
 8004c16:	613c      	str	r4, [r7, #16]
 8004c18:	4630      	mov	r0, r6
 8004c1a:	b003      	add	sp, #12
 8004c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c20:	6812      	ldr	r2, [r2, #0]
 8004c22:	3b04      	subs	r3, #4
 8004c24:	2a00      	cmp	r2, #0
 8004c26:	d1cb      	bne.n	8004bc0 <quorem+0x9c>
 8004c28:	3c01      	subs	r4, #1
 8004c2a:	e7c6      	b.n	8004bba <quorem+0x96>
 8004c2c:	6812      	ldr	r2, [r2, #0]
 8004c2e:	3b04      	subs	r3, #4
 8004c30:	2a00      	cmp	r2, #0
 8004c32:	d1f0      	bne.n	8004c16 <quorem+0xf2>
 8004c34:	3c01      	subs	r4, #1
 8004c36:	e7eb      	b.n	8004c10 <quorem+0xec>
 8004c38:	2000      	movs	r0, #0
 8004c3a:	e7ee      	b.n	8004c1a <quorem+0xf6>
 8004c3c:	0000      	movs	r0, r0
	...

08004c40 <_dtoa_r>:
 8004c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c44:	4616      	mov	r6, r2
 8004c46:	461f      	mov	r7, r3
 8004c48:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004c4a:	b099      	sub	sp, #100	; 0x64
 8004c4c:	4605      	mov	r5, r0
 8004c4e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004c52:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8004c56:	b974      	cbnz	r4, 8004c76 <_dtoa_r+0x36>
 8004c58:	2010      	movs	r0, #16
 8004c5a:	f000 fedd 	bl	8005a18 <malloc>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	6268      	str	r0, [r5, #36]	; 0x24
 8004c62:	b920      	cbnz	r0, 8004c6e <_dtoa_r+0x2e>
 8004c64:	21ea      	movs	r1, #234	; 0xea
 8004c66:	4ba8      	ldr	r3, [pc, #672]	; (8004f08 <_dtoa_r+0x2c8>)
 8004c68:	48a8      	ldr	r0, [pc, #672]	; (8004f0c <_dtoa_r+0x2cc>)
 8004c6a:	f001 fde9 	bl	8006840 <__assert_func>
 8004c6e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004c72:	6004      	str	r4, [r0, #0]
 8004c74:	60c4      	str	r4, [r0, #12]
 8004c76:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004c78:	6819      	ldr	r1, [r3, #0]
 8004c7a:	b151      	cbz	r1, 8004c92 <_dtoa_r+0x52>
 8004c7c:	685a      	ldr	r2, [r3, #4]
 8004c7e:	2301      	movs	r3, #1
 8004c80:	4093      	lsls	r3, r2
 8004c82:	604a      	str	r2, [r1, #4]
 8004c84:	608b      	str	r3, [r1, #8]
 8004c86:	4628      	mov	r0, r5
 8004c88:	f000 ff2a 	bl	8005ae0 <_Bfree>
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004c90:	601a      	str	r2, [r3, #0]
 8004c92:	1e3b      	subs	r3, r7, #0
 8004c94:	bfaf      	iteee	ge
 8004c96:	2300      	movge	r3, #0
 8004c98:	2201      	movlt	r2, #1
 8004c9a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004c9e:	9305      	strlt	r3, [sp, #20]
 8004ca0:	bfa8      	it	ge
 8004ca2:	f8c8 3000 	strge.w	r3, [r8]
 8004ca6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8004caa:	4b99      	ldr	r3, [pc, #612]	; (8004f10 <_dtoa_r+0x2d0>)
 8004cac:	bfb8      	it	lt
 8004cae:	f8c8 2000 	strlt.w	r2, [r8]
 8004cb2:	ea33 0309 	bics.w	r3, r3, r9
 8004cb6:	d119      	bne.n	8004cec <_dtoa_r+0xac>
 8004cb8:	f242 730f 	movw	r3, #9999	; 0x270f
 8004cbc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004cbe:	6013      	str	r3, [r2, #0]
 8004cc0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004cc4:	4333      	orrs	r3, r6
 8004cc6:	f000 857f 	beq.w	80057c8 <_dtoa_r+0xb88>
 8004cca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004ccc:	b953      	cbnz	r3, 8004ce4 <_dtoa_r+0xa4>
 8004cce:	4b91      	ldr	r3, [pc, #580]	; (8004f14 <_dtoa_r+0x2d4>)
 8004cd0:	e022      	b.n	8004d18 <_dtoa_r+0xd8>
 8004cd2:	4b91      	ldr	r3, [pc, #580]	; (8004f18 <_dtoa_r+0x2d8>)
 8004cd4:	9303      	str	r3, [sp, #12]
 8004cd6:	3308      	adds	r3, #8
 8004cd8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004cda:	6013      	str	r3, [r2, #0]
 8004cdc:	9803      	ldr	r0, [sp, #12]
 8004cde:	b019      	add	sp, #100	; 0x64
 8004ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ce4:	4b8b      	ldr	r3, [pc, #556]	; (8004f14 <_dtoa_r+0x2d4>)
 8004ce6:	9303      	str	r3, [sp, #12]
 8004ce8:	3303      	adds	r3, #3
 8004cea:	e7f5      	b.n	8004cd8 <_dtoa_r+0x98>
 8004cec:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004cf0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8004cf4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	f7fb fe54 	bl	80009a8 <__aeabi_dcmpeq>
 8004d00:	4680      	mov	r8, r0
 8004d02:	b158      	cbz	r0, 8004d1c <_dtoa_r+0xdc>
 8004d04:	2301      	movs	r3, #1
 8004d06:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004d08:	6013      	str	r3, [r2, #0]
 8004d0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f000 8558 	beq.w	80057c2 <_dtoa_r+0xb82>
 8004d12:	4882      	ldr	r0, [pc, #520]	; (8004f1c <_dtoa_r+0x2dc>)
 8004d14:	6018      	str	r0, [r3, #0]
 8004d16:	1e43      	subs	r3, r0, #1
 8004d18:	9303      	str	r3, [sp, #12]
 8004d1a:	e7df      	b.n	8004cdc <_dtoa_r+0x9c>
 8004d1c:	ab16      	add	r3, sp, #88	; 0x58
 8004d1e:	9301      	str	r3, [sp, #4]
 8004d20:	ab17      	add	r3, sp, #92	; 0x5c
 8004d22:	9300      	str	r3, [sp, #0]
 8004d24:	4628      	mov	r0, r5
 8004d26:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004d2a:	f001 f9bf 	bl	80060ac <__d2b>
 8004d2e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004d32:	4683      	mov	fp, r0
 8004d34:	2c00      	cmp	r4, #0
 8004d36:	d07f      	beq.n	8004e38 <_dtoa_r+0x1f8>
 8004d38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004d3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d3e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004d42:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d46:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004d4a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004d4e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8004d52:	2200      	movs	r2, #0
 8004d54:	4b72      	ldr	r3, [pc, #456]	; (8004f20 <_dtoa_r+0x2e0>)
 8004d56:	f7fb fa07 	bl	8000168 <__aeabi_dsub>
 8004d5a:	a365      	add	r3, pc, #404	; (adr r3, 8004ef0 <_dtoa_r+0x2b0>)
 8004d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d60:	f7fb fbba 	bl	80004d8 <__aeabi_dmul>
 8004d64:	a364      	add	r3, pc, #400	; (adr r3, 8004ef8 <_dtoa_r+0x2b8>)
 8004d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d6a:	f7fb f9ff 	bl	800016c <__adddf3>
 8004d6e:	4606      	mov	r6, r0
 8004d70:	4620      	mov	r0, r4
 8004d72:	460f      	mov	r7, r1
 8004d74:	f7fb fb46 	bl	8000404 <__aeabi_i2d>
 8004d78:	a361      	add	r3, pc, #388	; (adr r3, 8004f00 <_dtoa_r+0x2c0>)
 8004d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d7e:	f7fb fbab 	bl	80004d8 <__aeabi_dmul>
 8004d82:	4602      	mov	r2, r0
 8004d84:	460b      	mov	r3, r1
 8004d86:	4630      	mov	r0, r6
 8004d88:	4639      	mov	r1, r7
 8004d8a:	f7fb f9ef 	bl	800016c <__adddf3>
 8004d8e:	4606      	mov	r6, r0
 8004d90:	460f      	mov	r7, r1
 8004d92:	f7fb fe51 	bl	8000a38 <__aeabi_d2iz>
 8004d96:	2200      	movs	r2, #0
 8004d98:	4682      	mov	sl, r0
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	4630      	mov	r0, r6
 8004d9e:	4639      	mov	r1, r7
 8004da0:	f7fb fe0c 	bl	80009bc <__aeabi_dcmplt>
 8004da4:	b148      	cbz	r0, 8004dba <_dtoa_r+0x17a>
 8004da6:	4650      	mov	r0, sl
 8004da8:	f7fb fb2c 	bl	8000404 <__aeabi_i2d>
 8004dac:	4632      	mov	r2, r6
 8004dae:	463b      	mov	r3, r7
 8004db0:	f7fb fdfa 	bl	80009a8 <__aeabi_dcmpeq>
 8004db4:	b908      	cbnz	r0, 8004dba <_dtoa_r+0x17a>
 8004db6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004dba:	f1ba 0f16 	cmp.w	sl, #22
 8004dbe:	d858      	bhi.n	8004e72 <_dtoa_r+0x232>
 8004dc0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004dc4:	4b57      	ldr	r3, [pc, #348]	; (8004f24 <_dtoa_r+0x2e4>)
 8004dc6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dce:	f7fb fdf5 	bl	80009bc <__aeabi_dcmplt>
 8004dd2:	2800      	cmp	r0, #0
 8004dd4:	d04f      	beq.n	8004e76 <_dtoa_r+0x236>
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004ddc:	930f      	str	r3, [sp, #60]	; 0x3c
 8004dde:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004de0:	1b1c      	subs	r4, r3, r4
 8004de2:	1e63      	subs	r3, r4, #1
 8004de4:	9309      	str	r3, [sp, #36]	; 0x24
 8004de6:	bf49      	itett	mi
 8004de8:	f1c4 0301 	rsbmi	r3, r4, #1
 8004dec:	2300      	movpl	r3, #0
 8004dee:	9306      	strmi	r3, [sp, #24]
 8004df0:	2300      	movmi	r3, #0
 8004df2:	bf54      	ite	pl
 8004df4:	9306      	strpl	r3, [sp, #24]
 8004df6:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004df8:	f1ba 0f00 	cmp.w	sl, #0
 8004dfc:	db3d      	blt.n	8004e7a <_dtoa_r+0x23a>
 8004dfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e00:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8004e04:	4453      	add	r3, sl
 8004e06:	9309      	str	r3, [sp, #36]	; 0x24
 8004e08:	2300      	movs	r3, #0
 8004e0a:	930a      	str	r3, [sp, #40]	; 0x28
 8004e0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e0e:	2b09      	cmp	r3, #9
 8004e10:	f200 808c 	bhi.w	8004f2c <_dtoa_r+0x2ec>
 8004e14:	2b05      	cmp	r3, #5
 8004e16:	bfc4      	itt	gt
 8004e18:	3b04      	subgt	r3, #4
 8004e1a:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004e1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e1e:	bfc8      	it	gt
 8004e20:	2400      	movgt	r4, #0
 8004e22:	f1a3 0302 	sub.w	r3, r3, #2
 8004e26:	bfd8      	it	le
 8004e28:	2401      	movle	r4, #1
 8004e2a:	2b03      	cmp	r3, #3
 8004e2c:	f200 808a 	bhi.w	8004f44 <_dtoa_r+0x304>
 8004e30:	e8df f003 	tbb	[pc, r3]
 8004e34:	5b4d4f2d 	.word	0x5b4d4f2d
 8004e38:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004e3c:	441c      	add	r4, r3
 8004e3e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004e42:	2b20      	cmp	r3, #32
 8004e44:	bfc3      	ittte	gt
 8004e46:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004e4a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8004e4e:	fa09 f303 	lslgt.w	r3, r9, r3
 8004e52:	f1c3 0320 	rsble	r3, r3, #32
 8004e56:	bfc6      	itte	gt
 8004e58:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004e5c:	4318      	orrgt	r0, r3
 8004e5e:	fa06 f003 	lslle.w	r0, r6, r3
 8004e62:	f7fb fabf 	bl	80003e4 <__aeabi_ui2d>
 8004e66:	2301      	movs	r3, #1
 8004e68:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004e6c:	3c01      	subs	r4, #1
 8004e6e:	9313      	str	r3, [sp, #76]	; 0x4c
 8004e70:	e76f      	b.n	8004d52 <_dtoa_r+0x112>
 8004e72:	2301      	movs	r3, #1
 8004e74:	e7b2      	b.n	8004ddc <_dtoa_r+0x19c>
 8004e76:	900f      	str	r0, [sp, #60]	; 0x3c
 8004e78:	e7b1      	b.n	8004dde <_dtoa_r+0x19e>
 8004e7a:	9b06      	ldr	r3, [sp, #24]
 8004e7c:	eba3 030a 	sub.w	r3, r3, sl
 8004e80:	9306      	str	r3, [sp, #24]
 8004e82:	f1ca 0300 	rsb	r3, sl, #0
 8004e86:	930a      	str	r3, [sp, #40]	; 0x28
 8004e88:	2300      	movs	r3, #0
 8004e8a:	930e      	str	r3, [sp, #56]	; 0x38
 8004e8c:	e7be      	b.n	8004e0c <_dtoa_r+0x1cc>
 8004e8e:	2300      	movs	r3, #0
 8004e90:	930b      	str	r3, [sp, #44]	; 0x2c
 8004e92:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	dc58      	bgt.n	8004f4a <_dtoa_r+0x30a>
 8004e98:	f04f 0901 	mov.w	r9, #1
 8004e9c:	464b      	mov	r3, r9
 8004e9e:	f8cd 9020 	str.w	r9, [sp, #32]
 8004ea2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8004eaa:	6042      	str	r2, [r0, #4]
 8004eac:	2204      	movs	r2, #4
 8004eae:	f102 0614 	add.w	r6, r2, #20
 8004eb2:	429e      	cmp	r6, r3
 8004eb4:	6841      	ldr	r1, [r0, #4]
 8004eb6:	d94e      	bls.n	8004f56 <_dtoa_r+0x316>
 8004eb8:	4628      	mov	r0, r5
 8004eba:	f000 fdd1 	bl	8005a60 <_Balloc>
 8004ebe:	9003      	str	r0, [sp, #12]
 8004ec0:	2800      	cmp	r0, #0
 8004ec2:	d14c      	bne.n	8004f5e <_dtoa_r+0x31e>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004eca:	4b17      	ldr	r3, [pc, #92]	; (8004f28 <_dtoa_r+0x2e8>)
 8004ecc:	e6cc      	b.n	8004c68 <_dtoa_r+0x28>
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e7de      	b.n	8004e90 <_dtoa_r+0x250>
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ed6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004ed8:	eb0a 0903 	add.w	r9, sl, r3
 8004edc:	f109 0301 	add.w	r3, r9, #1
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	9308      	str	r3, [sp, #32]
 8004ee4:	bfb8      	it	lt
 8004ee6:	2301      	movlt	r3, #1
 8004ee8:	e7dd      	b.n	8004ea6 <_dtoa_r+0x266>
 8004eea:	2301      	movs	r3, #1
 8004eec:	e7f2      	b.n	8004ed4 <_dtoa_r+0x294>
 8004eee:	bf00      	nop
 8004ef0:	636f4361 	.word	0x636f4361
 8004ef4:	3fd287a7 	.word	0x3fd287a7
 8004ef8:	8b60c8b3 	.word	0x8b60c8b3
 8004efc:	3fc68a28 	.word	0x3fc68a28
 8004f00:	509f79fb 	.word	0x509f79fb
 8004f04:	3fd34413 	.word	0x3fd34413
 8004f08:	08006d35 	.word	0x08006d35
 8004f0c:	08006d4c 	.word	0x08006d4c
 8004f10:	7ff00000 	.word	0x7ff00000
 8004f14:	08006d31 	.word	0x08006d31
 8004f18:	08006d28 	.word	0x08006d28
 8004f1c:	08006d05 	.word	0x08006d05
 8004f20:	3ff80000 	.word	0x3ff80000
 8004f24:	08006ea0 	.word	0x08006ea0
 8004f28:	08006da7 	.word	0x08006da7
 8004f2c:	2401      	movs	r4, #1
 8004f2e:	2300      	movs	r3, #0
 8004f30:	940b      	str	r4, [sp, #44]	; 0x2c
 8004f32:	9322      	str	r3, [sp, #136]	; 0x88
 8004f34:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8004f38:	2200      	movs	r2, #0
 8004f3a:	2312      	movs	r3, #18
 8004f3c:	f8cd 9020 	str.w	r9, [sp, #32]
 8004f40:	9223      	str	r2, [sp, #140]	; 0x8c
 8004f42:	e7b0      	b.n	8004ea6 <_dtoa_r+0x266>
 8004f44:	2301      	movs	r3, #1
 8004f46:	930b      	str	r3, [sp, #44]	; 0x2c
 8004f48:	e7f4      	b.n	8004f34 <_dtoa_r+0x2f4>
 8004f4a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8004f4e:	464b      	mov	r3, r9
 8004f50:	f8cd 9020 	str.w	r9, [sp, #32]
 8004f54:	e7a7      	b.n	8004ea6 <_dtoa_r+0x266>
 8004f56:	3101      	adds	r1, #1
 8004f58:	6041      	str	r1, [r0, #4]
 8004f5a:	0052      	lsls	r2, r2, #1
 8004f5c:	e7a7      	b.n	8004eae <_dtoa_r+0x26e>
 8004f5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004f60:	9a03      	ldr	r2, [sp, #12]
 8004f62:	601a      	str	r2, [r3, #0]
 8004f64:	9b08      	ldr	r3, [sp, #32]
 8004f66:	2b0e      	cmp	r3, #14
 8004f68:	f200 80a8 	bhi.w	80050bc <_dtoa_r+0x47c>
 8004f6c:	2c00      	cmp	r4, #0
 8004f6e:	f000 80a5 	beq.w	80050bc <_dtoa_r+0x47c>
 8004f72:	f1ba 0f00 	cmp.w	sl, #0
 8004f76:	dd34      	ble.n	8004fe2 <_dtoa_r+0x3a2>
 8004f78:	4a9a      	ldr	r2, [pc, #616]	; (80051e4 <_dtoa_r+0x5a4>)
 8004f7a:	f00a 030f 	and.w	r3, sl, #15
 8004f7e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004f82:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004f86:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004f8a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004f8e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8004f92:	d016      	beq.n	8004fc2 <_dtoa_r+0x382>
 8004f94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004f98:	4b93      	ldr	r3, [pc, #588]	; (80051e8 <_dtoa_r+0x5a8>)
 8004f9a:	2703      	movs	r7, #3
 8004f9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004fa0:	f7fb fbc4 	bl	800072c <__aeabi_ddiv>
 8004fa4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004fa8:	f004 040f 	and.w	r4, r4, #15
 8004fac:	4e8e      	ldr	r6, [pc, #568]	; (80051e8 <_dtoa_r+0x5a8>)
 8004fae:	b954      	cbnz	r4, 8004fc6 <_dtoa_r+0x386>
 8004fb0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004fb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004fb8:	f7fb fbb8 	bl	800072c <__aeabi_ddiv>
 8004fbc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004fc0:	e029      	b.n	8005016 <_dtoa_r+0x3d6>
 8004fc2:	2702      	movs	r7, #2
 8004fc4:	e7f2      	b.n	8004fac <_dtoa_r+0x36c>
 8004fc6:	07e1      	lsls	r1, r4, #31
 8004fc8:	d508      	bpl.n	8004fdc <_dtoa_r+0x39c>
 8004fca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004fce:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004fd2:	f7fb fa81 	bl	80004d8 <__aeabi_dmul>
 8004fd6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004fda:	3701      	adds	r7, #1
 8004fdc:	1064      	asrs	r4, r4, #1
 8004fde:	3608      	adds	r6, #8
 8004fe0:	e7e5      	b.n	8004fae <_dtoa_r+0x36e>
 8004fe2:	f000 80a5 	beq.w	8005130 <_dtoa_r+0x4f0>
 8004fe6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004fea:	f1ca 0400 	rsb	r4, sl, #0
 8004fee:	4b7d      	ldr	r3, [pc, #500]	; (80051e4 <_dtoa_r+0x5a4>)
 8004ff0:	f004 020f 	and.w	r2, r4, #15
 8004ff4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ffc:	f7fb fa6c 	bl	80004d8 <__aeabi_dmul>
 8005000:	2702      	movs	r7, #2
 8005002:	2300      	movs	r3, #0
 8005004:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005008:	4e77      	ldr	r6, [pc, #476]	; (80051e8 <_dtoa_r+0x5a8>)
 800500a:	1124      	asrs	r4, r4, #4
 800500c:	2c00      	cmp	r4, #0
 800500e:	f040 8084 	bne.w	800511a <_dtoa_r+0x4da>
 8005012:	2b00      	cmp	r3, #0
 8005014:	d1d2      	bne.n	8004fbc <_dtoa_r+0x37c>
 8005016:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005018:	2b00      	cmp	r3, #0
 800501a:	f000 808b 	beq.w	8005134 <_dtoa_r+0x4f4>
 800501e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005022:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005026:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800502a:	2200      	movs	r2, #0
 800502c:	4b6f      	ldr	r3, [pc, #444]	; (80051ec <_dtoa_r+0x5ac>)
 800502e:	f7fb fcc5 	bl	80009bc <__aeabi_dcmplt>
 8005032:	2800      	cmp	r0, #0
 8005034:	d07e      	beq.n	8005134 <_dtoa_r+0x4f4>
 8005036:	9b08      	ldr	r3, [sp, #32]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d07b      	beq.n	8005134 <_dtoa_r+0x4f4>
 800503c:	f1b9 0f00 	cmp.w	r9, #0
 8005040:	dd38      	ble.n	80050b4 <_dtoa_r+0x474>
 8005042:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005046:	2200      	movs	r2, #0
 8005048:	4b69      	ldr	r3, [pc, #420]	; (80051f0 <_dtoa_r+0x5b0>)
 800504a:	f7fb fa45 	bl	80004d8 <__aeabi_dmul>
 800504e:	464c      	mov	r4, r9
 8005050:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005054:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 8005058:	3701      	adds	r7, #1
 800505a:	4638      	mov	r0, r7
 800505c:	f7fb f9d2 	bl	8000404 <__aeabi_i2d>
 8005060:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005064:	f7fb fa38 	bl	80004d8 <__aeabi_dmul>
 8005068:	2200      	movs	r2, #0
 800506a:	4b62      	ldr	r3, [pc, #392]	; (80051f4 <_dtoa_r+0x5b4>)
 800506c:	f7fb f87e 	bl	800016c <__adddf3>
 8005070:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005074:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005078:	9611      	str	r6, [sp, #68]	; 0x44
 800507a:	2c00      	cmp	r4, #0
 800507c:	d15d      	bne.n	800513a <_dtoa_r+0x4fa>
 800507e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005082:	2200      	movs	r2, #0
 8005084:	4b5c      	ldr	r3, [pc, #368]	; (80051f8 <_dtoa_r+0x5b8>)
 8005086:	f7fb f86f 	bl	8000168 <__aeabi_dsub>
 800508a:	4602      	mov	r2, r0
 800508c:	460b      	mov	r3, r1
 800508e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005092:	4633      	mov	r3, r6
 8005094:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005096:	f7fb fcaf 	bl	80009f8 <__aeabi_dcmpgt>
 800509a:	2800      	cmp	r0, #0
 800509c:	f040 829c 	bne.w	80055d8 <_dtoa_r+0x998>
 80050a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80050a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80050a6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80050aa:	f7fb fc87 	bl	80009bc <__aeabi_dcmplt>
 80050ae:	2800      	cmp	r0, #0
 80050b0:	f040 8290 	bne.w	80055d4 <_dtoa_r+0x994>
 80050b4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80050b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80050bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80050be:	2b00      	cmp	r3, #0
 80050c0:	f2c0 8152 	blt.w	8005368 <_dtoa_r+0x728>
 80050c4:	f1ba 0f0e 	cmp.w	sl, #14
 80050c8:	f300 814e 	bgt.w	8005368 <_dtoa_r+0x728>
 80050cc:	4b45      	ldr	r3, [pc, #276]	; (80051e4 <_dtoa_r+0x5a4>)
 80050ce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80050d2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80050d6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80050da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80050dc:	2b00      	cmp	r3, #0
 80050de:	f280 80db 	bge.w	8005298 <_dtoa_r+0x658>
 80050e2:	9b08      	ldr	r3, [sp, #32]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	f300 80d7 	bgt.w	8005298 <_dtoa_r+0x658>
 80050ea:	f040 8272 	bne.w	80055d2 <_dtoa_r+0x992>
 80050ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80050f2:	2200      	movs	r2, #0
 80050f4:	4b40      	ldr	r3, [pc, #256]	; (80051f8 <_dtoa_r+0x5b8>)
 80050f6:	f7fb f9ef 	bl	80004d8 <__aeabi_dmul>
 80050fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80050fe:	f7fb fc71 	bl	80009e4 <__aeabi_dcmpge>
 8005102:	9c08      	ldr	r4, [sp, #32]
 8005104:	4626      	mov	r6, r4
 8005106:	2800      	cmp	r0, #0
 8005108:	f040 8248 	bne.w	800559c <_dtoa_r+0x95c>
 800510c:	2331      	movs	r3, #49	; 0x31
 800510e:	9f03      	ldr	r7, [sp, #12]
 8005110:	f10a 0a01 	add.w	sl, sl, #1
 8005114:	f807 3b01 	strb.w	r3, [r7], #1
 8005118:	e244      	b.n	80055a4 <_dtoa_r+0x964>
 800511a:	07e2      	lsls	r2, r4, #31
 800511c:	d505      	bpl.n	800512a <_dtoa_r+0x4ea>
 800511e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005122:	f7fb f9d9 	bl	80004d8 <__aeabi_dmul>
 8005126:	2301      	movs	r3, #1
 8005128:	3701      	adds	r7, #1
 800512a:	1064      	asrs	r4, r4, #1
 800512c:	3608      	adds	r6, #8
 800512e:	e76d      	b.n	800500c <_dtoa_r+0x3cc>
 8005130:	2702      	movs	r7, #2
 8005132:	e770      	b.n	8005016 <_dtoa_r+0x3d6>
 8005134:	46d0      	mov	r8, sl
 8005136:	9c08      	ldr	r4, [sp, #32]
 8005138:	e78f      	b.n	800505a <_dtoa_r+0x41a>
 800513a:	9903      	ldr	r1, [sp, #12]
 800513c:	4b29      	ldr	r3, [pc, #164]	; (80051e4 <_dtoa_r+0x5a4>)
 800513e:	4421      	add	r1, r4
 8005140:	9112      	str	r1, [sp, #72]	; 0x48
 8005142:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005144:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005148:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800514c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005150:	2900      	cmp	r1, #0
 8005152:	d055      	beq.n	8005200 <_dtoa_r+0x5c0>
 8005154:	2000      	movs	r0, #0
 8005156:	4929      	ldr	r1, [pc, #164]	; (80051fc <_dtoa_r+0x5bc>)
 8005158:	f7fb fae8 	bl	800072c <__aeabi_ddiv>
 800515c:	463b      	mov	r3, r7
 800515e:	4632      	mov	r2, r6
 8005160:	f7fb f802 	bl	8000168 <__aeabi_dsub>
 8005164:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005168:	9f03      	ldr	r7, [sp, #12]
 800516a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800516e:	f7fb fc63 	bl	8000a38 <__aeabi_d2iz>
 8005172:	4604      	mov	r4, r0
 8005174:	f7fb f946 	bl	8000404 <__aeabi_i2d>
 8005178:	4602      	mov	r2, r0
 800517a:	460b      	mov	r3, r1
 800517c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005180:	f7fa fff2 	bl	8000168 <__aeabi_dsub>
 8005184:	4602      	mov	r2, r0
 8005186:	460b      	mov	r3, r1
 8005188:	3430      	adds	r4, #48	; 0x30
 800518a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800518e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005192:	f807 4b01 	strb.w	r4, [r7], #1
 8005196:	f7fb fc11 	bl	80009bc <__aeabi_dcmplt>
 800519a:	2800      	cmp	r0, #0
 800519c:	d174      	bne.n	8005288 <_dtoa_r+0x648>
 800519e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80051a2:	2000      	movs	r0, #0
 80051a4:	4911      	ldr	r1, [pc, #68]	; (80051ec <_dtoa_r+0x5ac>)
 80051a6:	f7fa ffdf 	bl	8000168 <__aeabi_dsub>
 80051aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80051ae:	f7fb fc05 	bl	80009bc <__aeabi_dcmplt>
 80051b2:	2800      	cmp	r0, #0
 80051b4:	f040 80b7 	bne.w	8005326 <_dtoa_r+0x6e6>
 80051b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80051ba:	429f      	cmp	r7, r3
 80051bc:	f43f af7a 	beq.w	80050b4 <_dtoa_r+0x474>
 80051c0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80051c4:	2200      	movs	r2, #0
 80051c6:	4b0a      	ldr	r3, [pc, #40]	; (80051f0 <_dtoa_r+0x5b0>)
 80051c8:	f7fb f986 	bl	80004d8 <__aeabi_dmul>
 80051cc:	2200      	movs	r2, #0
 80051ce:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80051d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80051d6:	4b06      	ldr	r3, [pc, #24]	; (80051f0 <_dtoa_r+0x5b0>)
 80051d8:	f7fb f97e 	bl	80004d8 <__aeabi_dmul>
 80051dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80051e0:	e7c3      	b.n	800516a <_dtoa_r+0x52a>
 80051e2:	bf00      	nop
 80051e4:	08006ea0 	.word	0x08006ea0
 80051e8:	08006e78 	.word	0x08006e78
 80051ec:	3ff00000 	.word	0x3ff00000
 80051f0:	40240000 	.word	0x40240000
 80051f4:	401c0000 	.word	0x401c0000
 80051f8:	40140000 	.word	0x40140000
 80051fc:	3fe00000 	.word	0x3fe00000
 8005200:	4630      	mov	r0, r6
 8005202:	4639      	mov	r1, r7
 8005204:	f7fb f968 	bl	80004d8 <__aeabi_dmul>
 8005208:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800520a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800520e:	9c03      	ldr	r4, [sp, #12]
 8005210:	9314      	str	r3, [sp, #80]	; 0x50
 8005212:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005216:	f7fb fc0f 	bl	8000a38 <__aeabi_d2iz>
 800521a:	9015      	str	r0, [sp, #84]	; 0x54
 800521c:	f7fb f8f2 	bl	8000404 <__aeabi_i2d>
 8005220:	4602      	mov	r2, r0
 8005222:	460b      	mov	r3, r1
 8005224:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005228:	f7fa ff9e 	bl	8000168 <__aeabi_dsub>
 800522c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800522e:	4606      	mov	r6, r0
 8005230:	3330      	adds	r3, #48	; 0x30
 8005232:	f804 3b01 	strb.w	r3, [r4], #1
 8005236:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005238:	460f      	mov	r7, r1
 800523a:	429c      	cmp	r4, r3
 800523c:	f04f 0200 	mov.w	r2, #0
 8005240:	d124      	bne.n	800528c <_dtoa_r+0x64c>
 8005242:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005246:	4bb0      	ldr	r3, [pc, #704]	; (8005508 <_dtoa_r+0x8c8>)
 8005248:	f7fa ff90 	bl	800016c <__adddf3>
 800524c:	4602      	mov	r2, r0
 800524e:	460b      	mov	r3, r1
 8005250:	4630      	mov	r0, r6
 8005252:	4639      	mov	r1, r7
 8005254:	f7fb fbd0 	bl	80009f8 <__aeabi_dcmpgt>
 8005258:	2800      	cmp	r0, #0
 800525a:	d163      	bne.n	8005324 <_dtoa_r+0x6e4>
 800525c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005260:	2000      	movs	r0, #0
 8005262:	49a9      	ldr	r1, [pc, #676]	; (8005508 <_dtoa_r+0x8c8>)
 8005264:	f7fa ff80 	bl	8000168 <__aeabi_dsub>
 8005268:	4602      	mov	r2, r0
 800526a:	460b      	mov	r3, r1
 800526c:	4630      	mov	r0, r6
 800526e:	4639      	mov	r1, r7
 8005270:	f7fb fba4 	bl	80009bc <__aeabi_dcmplt>
 8005274:	2800      	cmp	r0, #0
 8005276:	f43f af1d 	beq.w	80050b4 <_dtoa_r+0x474>
 800527a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800527c:	1e7b      	subs	r3, r7, #1
 800527e:	9314      	str	r3, [sp, #80]	; 0x50
 8005280:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8005284:	2b30      	cmp	r3, #48	; 0x30
 8005286:	d0f8      	beq.n	800527a <_dtoa_r+0x63a>
 8005288:	46c2      	mov	sl, r8
 800528a:	e03b      	b.n	8005304 <_dtoa_r+0x6c4>
 800528c:	4b9f      	ldr	r3, [pc, #636]	; (800550c <_dtoa_r+0x8cc>)
 800528e:	f7fb f923 	bl	80004d8 <__aeabi_dmul>
 8005292:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005296:	e7bc      	b.n	8005212 <_dtoa_r+0x5d2>
 8005298:	9f03      	ldr	r7, [sp, #12]
 800529a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800529e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80052a2:	4640      	mov	r0, r8
 80052a4:	4649      	mov	r1, r9
 80052a6:	f7fb fa41 	bl	800072c <__aeabi_ddiv>
 80052aa:	f7fb fbc5 	bl	8000a38 <__aeabi_d2iz>
 80052ae:	4604      	mov	r4, r0
 80052b0:	f7fb f8a8 	bl	8000404 <__aeabi_i2d>
 80052b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80052b8:	f7fb f90e 	bl	80004d8 <__aeabi_dmul>
 80052bc:	4602      	mov	r2, r0
 80052be:	460b      	mov	r3, r1
 80052c0:	4640      	mov	r0, r8
 80052c2:	4649      	mov	r1, r9
 80052c4:	f7fa ff50 	bl	8000168 <__aeabi_dsub>
 80052c8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80052cc:	f807 6b01 	strb.w	r6, [r7], #1
 80052d0:	9e03      	ldr	r6, [sp, #12]
 80052d2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80052d6:	1bbe      	subs	r6, r7, r6
 80052d8:	45b4      	cmp	ip, r6
 80052da:	4602      	mov	r2, r0
 80052dc:	460b      	mov	r3, r1
 80052de:	d136      	bne.n	800534e <_dtoa_r+0x70e>
 80052e0:	f7fa ff44 	bl	800016c <__adddf3>
 80052e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80052e8:	4680      	mov	r8, r0
 80052ea:	4689      	mov	r9, r1
 80052ec:	f7fb fb84 	bl	80009f8 <__aeabi_dcmpgt>
 80052f0:	bb58      	cbnz	r0, 800534a <_dtoa_r+0x70a>
 80052f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80052f6:	4640      	mov	r0, r8
 80052f8:	4649      	mov	r1, r9
 80052fa:	f7fb fb55 	bl	80009a8 <__aeabi_dcmpeq>
 80052fe:	b108      	cbz	r0, 8005304 <_dtoa_r+0x6c4>
 8005300:	07e1      	lsls	r1, r4, #31
 8005302:	d422      	bmi.n	800534a <_dtoa_r+0x70a>
 8005304:	4628      	mov	r0, r5
 8005306:	4659      	mov	r1, fp
 8005308:	f000 fbea 	bl	8005ae0 <_Bfree>
 800530c:	2300      	movs	r3, #0
 800530e:	703b      	strb	r3, [r7, #0]
 8005310:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005312:	f10a 0001 	add.w	r0, sl, #1
 8005316:	6018      	str	r0, [r3, #0]
 8005318:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800531a:	2b00      	cmp	r3, #0
 800531c:	f43f acde 	beq.w	8004cdc <_dtoa_r+0x9c>
 8005320:	601f      	str	r7, [r3, #0]
 8005322:	e4db      	b.n	8004cdc <_dtoa_r+0x9c>
 8005324:	4627      	mov	r7, r4
 8005326:	463b      	mov	r3, r7
 8005328:	461f      	mov	r7, r3
 800532a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800532e:	2a39      	cmp	r2, #57	; 0x39
 8005330:	d107      	bne.n	8005342 <_dtoa_r+0x702>
 8005332:	9a03      	ldr	r2, [sp, #12]
 8005334:	429a      	cmp	r2, r3
 8005336:	d1f7      	bne.n	8005328 <_dtoa_r+0x6e8>
 8005338:	2230      	movs	r2, #48	; 0x30
 800533a:	9903      	ldr	r1, [sp, #12]
 800533c:	f108 0801 	add.w	r8, r8, #1
 8005340:	700a      	strb	r2, [r1, #0]
 8005342:	781a      	ldrb	r2, [r3, #0]
 8005344:	3201      	adds	r2, #1
 8005346:	701a      	strb	r2, [r3, #0]
 8005348:	e79e      	b.n	8005288 <_dtoa_r+0x648>
 800534a:	46d0      	mov	r8, sl
 800534c:	e7eb      	b.n	8005326 <_dtoa_r+0x6e6>
 800534e:	2200      	movs	r2, #0
 8005350:	4b6e      	ldr	r3, [pc, #440]	; (800550c <_dtoa_r+0x8cc>)
 8005352:	f7fb f8c1 	bl	80004d8 <__aeabi_dmul>
 8005356:	2200      	movs	r2, #0
 8005358:	2300      	movs	r3, #0
 800535a:	4680      	mov	r8, r0
 800535c:	4689      	mov	r9, r1
 800535e:	f7fb fb23 	bl	80009a8 <__aeabi_dcmpeq>
 8005362:	2800      	cmp	r0, #0
 8005364:	d09b      	beq.n	800529e <_dtoa_r+0x65e>
 8005366:	e7cd      	b.n	8005304 <_dtoa_r+0x6c4>
 8005368:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800536a:	2a00      	cmp	r2, #0
 800536c:	f000 80d0 	beq.w	8005510 <_dtoa_r+0x8d0>
 8005370:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005372:	2a01      	cmp	r2, #1
 8005374:	f300 80ae 	bgt.w	80054d4 <_dtoa_r+0x894>
 8005378:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800537a:	2a00      	cmp	r2, #0
 800537c:	f000 80a6 	beq.w	80054cc <_dtoa_r+0x88c>
 8005380:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005384:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005386:	9f06      	ldr	r7, [sp, #24]
 8005388:	9a06      	ldr	r2, [sp, #24]
 800538a:	2101      	movs	r1, #1
 800538c:	441a      	add	r2, r3
 800538e:	9206      	str	r2, [sp, #24]
 8005390:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005392:	4628      	mov	r0, r5
 8005394:	441a      	add	r2, r3
 8005396:	9209      	str	r2, [sp, #36]	; 0x24
 8005398:	f000 fc58 	bl	8005c4c <__i2b>
 800539c:	4606      	mov	r6, r0
 800539e:	2f00      	cmp	r7, #0
 80053a0:	dd0c      	ble.n	80053bc <_dtoa_r+0x77c>
 80053a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	dd09      	ble.n	80053bc <_dtoa_r+0x77c>
 80053a8:	42bb      	cmp	r3, r7
 80053aa:	bfa8      	it	ge
 80053ac:	463b      	movge	r3, r7
 80053ae:	9a06      	ldr	r2, [sp, #24]
 80053b0:	1aff      	subs	r7, r7, r3
 80053b2:	1ad2      	subs	r2, r2, r3
 80053b4:	9206      	str	r2, [sp, #24]
 80053b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	9309      	str	r3, [sp, #36]	; 0x24
 80053bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053be:	b1f3      	cbz	r3, 80053fe <_dtoa_r+0x7be>
 80053c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	f000 80a8 	beq.w	8005518 <_dtoa_r+0x8d8>
 80053c8:	2c00      	cmp	r4, #0
 80053ca:	dd10      	ble.n	80053ee <_dtoa_r+0x7ae>
 80053cc:	4631      	mov	r1, r6
 80053ce:	4622      	mov	r2, r4
 80053d0:	4628      	mov	r0, r5
 80053d2:	f000 fcf9 	bl	8005dc8 <__pow5mult>
 80053d6:	465a      	mov	r2, fp
 80053d8:	4601      	mov	r1, r0
 80053da:	4606      	mov	r6, r0
 80053dc:	4628      	mov	r0, r5
 80053de:	f000 fc4b 	bl	8005c78 <__multiply>
 80053e2:	4680      	mov	r8, r0
 80053e4:	4659      	mov	r1, fp
 80053e6:	4628      	mov	r0, r5
 80053e8:	f000 fb7a 	bl	8005ae0 <_Bfree>
 80053ec:	46c3      	mov	fp, r8
 80053ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053f0:	1b1a      	subs	r2, r3, r4
 80053f2:	d004      	beq.n	80053fe <_dtoa_r+0x7be>
 80053f4:	4659      	mov	r1, fp
 80053f6:	4628      	mov	r0, r5
 80053f8:	f000 fce6 	bl	8005dc8 <__pow5mult>
 80053fc:	4683      	mov	fp, r0
 80053fe:	2101      	movs	r1, #1
 8005400:	4628      	mov	r0, r5
 8005402:	f000 fc23 	bl	8005c4c <__i2b>
 8005406:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005408:	4604      	mov	r4, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	f340 8086 	ble.w	800551c <_dtoa_r+0x8dc>
 8005410:	461a      	mov	r2, r3
 8005412:	4601      	mov	r1, r0
 8005414:	4628      	mov	r0, r5
 8005416:	f000 fcd7 	bl	8005dc8 <__pow5mult>
 800541a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800541c:	4604      	mov	r4, r0
 800541e:	2b01      	cmp	r3, #1
 8005420:	dd7f      	ble.n	8005522 <_dtoa_r+0x8e2>
 8005422:	f04f 0800 	mov.w	r8, #0
 8005426:	6923      	ldr	r3, [r4, #16]
 8005428:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800542c:	6918      	ldr	r0, [r3, #16]
 800542e:	f000 fbbf 	bl	8005bb0 <__hi0bits>
 8005432:	f1c0 0020 	rsb	r0, r0, #32
 8005436:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005438:	4418      	add	r0, r3
 800543a:	f010 001f 	ands.w	r0, r0, #31
 800543e:	f000 8092 	beq.w	8005566 <_dtoa_r+0x926>
 8005442:	f1c0 0320 	rsb	r3, r0, #32
 8005446:	2b04      	cmp	r3, #4
 8005448:	f340 808a 	ble.w	8005560 <_dtoa_r+0x920>
 800544c:	f1c0 001c 	rsb	r0, r0, #28
 8005450:	9b06      	ldr	r3, [sp, #24]
 8005452:	4407      	add	r7, r0
 8005454:	4403      	add	r3, r0
 8005456:	9306      	str	r3, [sp, #24]
 8005458:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800545a:	4403      	add	r3, r0
 800545c:	9309      	str	r3, [sp, #36]	; 0x24
 800545e:	9b06      	ldr	r3, [sp, #24]
 8005460:	2b00      	cmp	r3, #0
 8005462:	dd05      	ble.n	8005470 <_dtoa_r+0x830>
 8005464:	4659      	mov	r1, fp
 8005466:	461a      	mov	r2, r3
 8005468:	4628      	mov	r0, r5
 800546a:	f000 fd07 	bl	8005e7c <__lshift>
 800546e:	4683      	mov	fp, r0
 8005470:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005472:	2b00      	cmp	r3, #0
 8005474:	dd05      	ble.n	8005482 <_dtoa_r+0x842>
 8005476:	4621      	mov	r1, r4
 8005478:	461a      	mov	r2, r3
 800547a:	4628      	mov	r0, r5
 800547c:	f000 fcfe 	bl	8005e7c <__lshift>
 8005480:	4604      	mov	r4, r0
 8005482:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005484:	2b00      	cmp	r3, #0
 8005486:	d070      	beq.n	800556a <_dtoa_r+0x92a>
 8005488:	4621      	mov	r1, r4
 800548a:	4658      	mov	r0, fp
 800548c:	f000 fd66 	bl	8005f5c <__mcmp>
 8005490:	2800      	cmp	r0, #0
 8005492:	da6a      	bge.n	800556a <_dtoa_r+0x92a>
 8005494:	2300      	movs	r3, #0
 8005496:	4659      	mov	r1, fp
 8005498:	220a      	movs	r2, #10
 800549a:	4628      	mov	r0, r5
 800549c:	f000 fb42 	bl	8005b24 <__multadd>
 80054a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80054a2:	4683      	mov	fp, r0
 80054a4:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	f000 8194 	beq.w	80057d6 <_dtoa_r+0xb96>
 80054ae:	4631      	mov	r1, r6
 80054b0:	2300      	movs	r3, #0
 80054b2:	220a      	movs	r2, #10
 80054b4:	4628      	mov	r0, r5
 80054b6:	f000 fb35 	bl	8005b24 <__multadd>
 80054ba:	f1b9 0f00 	cmp.w	r9, #0
 80054be:	4606      	mov	r6, r0
 80054c0:	f300 8093 	bgt.w	80055ea <_dtoa_r+0x9aa>
 80054c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80054c6:	2b02      	cmp	r3, #2
 80054c8:	dc57      	bgt.n	800557a <_dtoa_r+0x93a>
 80054ca:	e08e      	b.n	80055ea <_dtoa_r+0x9aa>
 80054cc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80054ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80054d2:	e757      	b.n	8005384 <_dtoa_r+0x744>
 80054d4:	9b08      	ldr	r3, [sp, #32]
 80054d6:	1e5c      	subs	r4, r3, #1
 80054d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054da:	42a3      	cmp	r3, r4
 80054dc:	bfb7      	itett	lt
 80054de:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80054e0:	1b1c      	subge	r4, r3, r4
 80054e2:	1ae2      	sublt	r2, r4, r3
 80054e4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80054e6:	bfbe      	ittt	lt
 80054e8:	940a      	strlt	r4, [sp, #40]	; 0x28
 80054ea:	189b      	addlt	r3, r3, r2
 80054ec:	930e      	strlt	r3, [sp, #56]	; 0x38
 80054ee:	9b08      	ldr	r3, [sp, #32]
 80054f0:	bfb8      	it	lt
 80054f2:	2400      	movlt	r4, #0
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	bfbb      	ittet	lt
 80054f8:	9b06      	ldrlt	r3, [sp, #24]
 80054fa:	9a08      	ldrlt	r2, [sp, #32]
 80054fc:	9f06      	ldrge	r7, [sp, #24]
 80054fe:	1a9f      	sublt	r7, r3, r2
 8005500:	bfac      	ite	ge
 8005502:	9b08      	ldrge	r3, [sp, #32]
 8005504:	2300      	movlt	r3, #0
 8005506:	e73f      	b.n	8005388 <_dtoa_r+0x748>
 8005508:	3fe00000 	.word	0x3fe00000
 800550c:	40240000 	.word	0x40240000
 8005510:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005512:	9f06      	ldr	r7, [sp, #24]
 8005514:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005516:	e742      	b.n	800539e <_dtoa_r+0x75e>
 8005518:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800551a:	e76b      	b.n	80053f4 <_dtoa_r+0x7b4>
 800551c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800551e:	2b01      	cmp	r3, #1
 8005520:	dc19      	bgt.n	8005556 <_dtoa_r+0x916>
 8005522:	9b04      	ldr	r3, [sp, #16]
 8005524:	b9bb      	cbnz	r3, 8005556 <_dtoa_r+0x916>
 8005526:	9b05      	ldr	r3, [sp, #20]
 8005528:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800552c:	b99b      	cbnz	r3, 8005556 <_dtoa_r+0x916>
 800552e:	9b05      	ldr	r3, [sp, #20]
 8005530:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005534:	0d1b      	lsrs	r3, r3, #20
 8005536:	051b      	lsls	r3, r3, #20
 8005538:	b183      	cbz	r3, 800555c <_dtoa_r+0x91c>
 800553a:	f04f 0801 	mov.w	r8, #1
 800553e:	9b06      	ldr	r3, [sp, #24]
 8005540:	3301      	adds	r3, #1
 8005542:	9306      	str	r3, [sp, #24]
 8005544:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005546:	3301      	adds	r3, #1
 8005548:	9309      	str	r3, [sp, #36]	; 0x24
 800554a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800554c:	2b00      	cmp	r3, #0
 800554e:	f47f af6a 	bne.w	8005426 <_dtoa_r+0x7e6>
 8005552:	2001      	movs	r0, #1
 8005554:	e76f      	b.n	8005436 <_dtoa_r+0x7f6>
 8005556:	f04f 0800 	mov.w	r8, #0
 800555a:	e7f6      	b.n	800554a <_dtoa_r+0x90a>
 800555c:	4698      	mov	r8, r3
 800555e:	e7f4      	b.n	800554a <_dtoa_r+0x90a>
 8005560:	f43f af7d 	beq.w	800545e <_dtoa_r+0x81e>
 8005564:	4618      	mov	r0, r3
 8005566:	301c      	adds	r0, #28
 8005568:	e772      	b.n	8005450 <_dtoa_r+0x810>
 800556a:	9b08      	ldr	r3, [sp, #32]
 800556c:	2b00      	cmp	r3, #0
 800556e:	dc36      	bgt.n	80055de <_dtoa_r+0x99e>
 8005570:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005572:	2b02      	cmp	r3, #2
 8005574:	dd33      	ble.n	80055de <_dtoa_r+0x99e>
 8005576:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800557a:	f1b9 0f00 	cmp.w	r9, #0
 800557e:	d10d      	bne.n	800559c <_dtoa_r+0x95c>
 8005580:	4621      	mov	r1, r4
 8005582:	464b      	mov	r3, r9
 8005584:	2205      	movs	r2, #5
 8005586:	4628      	mov	r0, r5
 8005588:	f000 facc 	bl	8005b24 <__multadd>
 800558c:	4601      	mov	r1, r0
 800558e:	4604      	mov	r4, r0
 8005590:	4658      	mov	r0, fp
 8005592:	f000 fce3 	bl	8005f5c <__mcmp>
 8005596:	2800      	cmp	r0, #0
 8005598:	f73f adb8 	bgt.w	800510c <_dtoa_r+0x4cc>
 800559c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800559e:	9f03      	ldr	r7, [sp, #12]
 80055a0:	ea6f 0a03 	mvn.w	sl, r3
 80055a4:	f04f 0800 	mov.w	r8, #0
 80055a8:	4621      	mov	r1, r4
 80055aa:	4628      	mov	r0, r5
 80055ac:	f000 fa98 	bl	8005ae0 <_Bfree>
 80055b0:	2e00      	cmp	r6, #0
 80055b2:	f43f aea7 	beq.w	8005304 <_dtoa_r+0x6c4>
 80055b6:	f1b8 0f00 	cmp.w	r8, #0
 80055ba:	d005      	beq.n	80055c8 <_dtoa_r+0x988>
 80055bc:	45b0      	cmp	r8, r6
 80055be:	d003      	beq.n	80055c8 <_dtoa_r+0x988>
 80055c0:	4641      	mov	r1, r8
 80055c2:	4628      	mov	r0, r5
 80055c4:	f000 fa8c 	bl	8005ae0 <_Bfree>
 80055c8:	4631      	mov	r1, r6
 80055ca:	4628      	mov	r0, r5
 80055cc:	f000 fa88 	bl	8005ae0 <_Bfree>
 80055d0:	e698      	b.n	8005304 <_dtoa_r+0x6c4>
 80055d2:	2400      	movs	r4, #0
 80055d4:	4626      	mov	r6, r4
 80055d6:	e7e1      	b.n	800559c <_dtoa_r+0x95c>
 80055d8:	46c2      	mov	sl, r8
 80055da:	4626      	mov	r6, r4
 80055dc:	e596      	b.n	800510c <_dtoa_r+0x4cc>
 80055de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	f000 80fd 	beq.w	80057e4 <_dtoa_r+0xba4>
 80055ea:	2f00      	cmp	r7, #0
 80055ec:	dd05      	ble.n	80055fa <_dtoa_r+0x9ba>
 80055ee:	4631      	mov	r1, r6
 80055f0:	463a      	mov	r2, r7
 80055f2:	4628      	mov	r0, r5
 80055f4:	f000 fc42 	bl	8005e7c <__lshift>
 80055f8:	4606      	mov	r6, r0
 80055fa:	f1b8 0f00 	cmp.w	r8, #0
 80055fe:	d05c      	beq.n	80056ba <_dtoa_r+0xa7a>
 8005600:	4628      	mov	r0, r5
 8005602:	6871      	ldr	r1, [r6, #4]
 8005604:	f000 fa2c 	bl	8005a60 <_Balloc>
 8005608:	4607      	mov	r7, r0
 800560a:	b928      	cbnz	r0, 8005618 <_dtoa_r+0x9d8>
 800560c:	4602      	mov	r2, r0
 800560e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005612:	4b7f      	ldr	r3, [pc, #508]	; (8005810 <_dtoa_r+0xbd0>)
 8005614:	f7ff bb28 	b.w	8004c68 <_dtoa_r+0x28>
 8005618:	6932      	ldr	r2, [r6, #16]
 800561a:	f106 010c 	add.w	r1, r6, #12
 800561e:	3202      	adds	r2, #2
 8005620:	0092      	lsls	r2, r2, #2
 8005622:	300c      	adds	r0, #12
 8005624:	f000 fa0e 	bl	8005a44 <memcpy>
 8005628:	2201      	movs	r2, #1
 800562a:	4639      	mov	r1, r7
 800562c:	4628      	mov	r0, r5
 800562e:	f000 fc25 	bl	8005e7c <__lshift>
 8005632:	46b0      	mov	r8, r6
 8005634:	4606      	mov	r6, r0
 8005636:	9b03      	ldr	r3, [sp, #12]
 8005638:	3301      	adds	r3, #1
 800563a:	9308      	str	r3, [sp, #32]
 800563c:	9b03      	ldr	r3, [sp, #12]
 800563e:	444b      	add	r3, r9
 8005640:	930a      	str	r3, [sp, #40]	; 0x28
 8005642:	9b04      	ldr	r3, [sp, #16]
 8005644:	f003 0301 	and.w	r3, r3, #1
 8005648:	9309      	str	r3, [sp, #36]	; 0x24
 800564a:	9b08      	ldr	r3, [sp, #32]
 800564c:	4621      	mov	r1, r4
 800564e:	3b01      	subs	r3, #1
 8005650:	4658      	mov	r0, fp
 8005652:	9304      	str	r3, [sp, #16]
 8005654:	f7ff fa66 	bl	8004b24 <quorem>
 8005658:	4603      	mov	r3, r0
 800565a:	4641      	mov	r1, r8
 800565c:	3330      	adds	r3, #48	; 0x30
 800565e:	9006      	str	r0, [sp, #24]
 8005660:	4658      	mov	r0, fp
 8005662:	930b      	str	r3, [sp, #44]	; 0x2c
 8005664:	f000 fc7a 	bl	8005f5c <__mcmp>
 8005668:	4632      	mov	r2, r6
 800566a:	4681      	mov	r9, r0
 800566c:	4621      	mov	r1, r4
 800566e:	4628      	mov	r0, r5
 8005670:	f000 fc90 	bl	8005f94 <__mdiff>
 8005674:	68c2      	ldr	r2, [r0, #12]
 8005676:	4607      	mov	r7, r0
 8005678:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800567a:	bb02      	cbnz	r2, 80056be <_dtoa_r+0xa7e>
 800567c:	4601      	mov	r1, r0
 800567e:	4658      	mov	r0, fp
 8005680:	f000 fc6c 	bl	8005f5c <__mcmp>
 8005684:	4602      	mov	r2, r0
 8005686:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005688:	4639      	mov	r1, r7
 800568a:	4628      	mov	r0, r5
 800568c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005690:	f000 fa26 	bl	8005ae0 <_Bfree>
 8005694:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005696:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005698:	9f08      	ldr	r7, [sp, #32]
 800569a:	ea43 0102 	orr.w	r1, r3, r2
 800569e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056a0:	430b      	orrs	r3, r1
 80056a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80056a4:	d10d      	bne.n	80056c2 <_dtoa_r+0xa82>
 80056a6:	2b39      	cmp	r3, #57	; 0x39
 80056a8:	d029      	beq.n	80056fe <_dtoa_r+0xabe>
 80056aa:	f1b9 0f00 	cmp.w	r9, #0
 80056ae:	dd01      	ble.n	80056b4 <_dtoa_r+0xa74>
 80056b0:	9b06      	ldr	r3, [sp, #24]
 80056b2:	3331      	adds	r3, #49	; 0x31
 80056b4:	9a04      	ldr	r2, [sp, #16]
 80056b6:	7013      	strb	r3, [r2, #0]
 80056b8:	e776      	b.n	80055a8 <_dtoa_r+0x968>
 80056ba:	4630      	mov	r0, r6
 80056bc:	e7b9      	b.n	8005632 <_dtoa_r+0x9f2>
 80056be:	2201      	movs	r2, #1
 80056c0:	e7e2      	b.n	8005688 <_dtoa_r+0xa48>
 80056c2:	f1b9 0f00 	cmp.w	r9, #0
 80056c6:	db06      	blt.n	80056d6 <_dtoa_r+0xa96>
 80056c8:	9922      	ldr	r1, [sp, #136]	; 0x88
 80056ca:	ea41 0909 	orr.w	r9, r1, r9
 80056ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 80056d0:	ea59 0101 	orrs.w	r1, r9, r1
 80056d4:	d120      	bne.n	8005718 <_dtoa_r+0xad8>
 80056d6:	2a00      	cmp	r2, #0
 80056d8:	ddec      	ble.n	80056b4 <_dtoa_r+0xa74>
 80056da:	4659      	mov	r1, fp
 80056dc:	2201      	movs	r2, #1
 80056de:	4628      	mov	r0, r5
 80056e0:	9308      	str	r3, [sp, #32]
 80056e2:	f000 fbcb 	bl	8005e7c <__lshift>
 80056e6:	4621      	mov	r1, r4
 80056e8:	4683      	mov	fp, r0
 80056ea:	f000 fc37 	bl	8005f5c <__mcmp>
 80056ee:	2800      	cmp	r0, #0
 80056f0:	9b08      	ldr	r3, [sp, #32]
 80056f2:	dc02      	bgt.n	80056fa <_dtoa_r+0xaba>
 80056f4:	d1de      	bne.n	80056b4 <_dtoa_r+0xa74>
 80056f6:	07da      	lsls	r2, r3, #31
 80056f8:	d5dc      	bpl.n	80056b4 <_dtoa_r+0xa74>
 80056fa:	2b39      	cmp	r3, #57	; 0x39
 80056fc:	d1d8      	bne.n	80056b0 <_dtoa_r+0xa70>
 80056fe:	2339      	movs	r3, #57	; 0x39
 8005700:	9a04      	ldr	r2, [sp, #16]
 8005702:	7013      	strb	r3, [r2, #0]
 8005704:	463b      	mov	r3, r7
 8005706:	461f      	mov	r7, r3
 8005708:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800570c:	3b01      	subs	r3, #1
 800570e:	2a39      	cmp	r2, #57	; 0x39
 8005710:	d050      	beq.n	80057b4 <_dtoa_r+0xb74>
 8005712:	3201      	adds	r2, #1
 8005714:	701a      	strb	r2, [r3, #0]
 8005716:	e747      	b.n	80055a8 <_dtoa_r+0x968>
 8005718:	2a00      	cmp	r2, #0
 800571a:	dd03      	ble.n	8005724 <_dtoa_r+0xae4>
 800571c:	2b39      	cmp	r3, #57	; 0x39
 800571e:	d0ee      	beq.n	80056fe <_dtoa_r+0xabe>
 8005720:	3301      	adds	r3, #1
 8005722:	e7c7      	b.n	80056b4 <_dtoa_r+0xa74>
 8005724:	9a08      	ldr	r2, [sp, #32]
 8005726:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005728:	f802 3c01 	strb.w	r3, [r2, #-1]
 800572c:	428a      	cmp	r2, r1
 800572e:	d02a      	beq.n	8005786 <_dtoa_r+0xb46>
 8005730:	4659      	mov	r1, fp
 8005732:	2300      	movs	r3, #0
 8005734:	220a      	movs	r2, #10
 8005736:	4628      	mov	r0, r5
 8005738:	f000 f9f4 	bl	8005b24 <__multadd>
 800573c:	45b0      	cmp	r8, r6
 800573e:	4683      	mov	fp, r0
 8005740:	f04f 0300 	mov.w	r3, #0
 8005744:	f04f 020a 	mov.w	r2, #10
 8005748:	4641      	mov	r1, r8
 800574a:	4628      	mov	r0, r5
 800574c:	d107      	bne.n	800575e <_dtoa_r+0xb1e>
 800574e:	f000 f9e9 	bl	8005b24 <__multadd>
 8005752:	4680      	mov	r8, r0
 8005754:	4606      	mov	r6, r0
 8005756:	9b08      	ldr	r3, [sp, #32]
 8005758:	3301      	adds	r3, #1
 800575a:	9308      	str	r3, [sp, #32]
 800575c:	e775      	b.n	800564a <_dtoa_r+0xa0a>
 800575e:	f000 f9e1 	bl	8005b24 <__multadd>
 8005762:	4631      	mov	r1, r6
 8005764:	4680      	mov	r8, r0
 8005766:	2300      	movs	r3, #0
 8005768:	220a      	movs	r2, #10
 800576a:	4628      	mov	r0, r5
 800576c:	f000 f9da 	bl	8005b24 <__multadd>
 8005770:	4606      	mov	r6, r0
 8005772:	e7f0      	b.n	8005756 <_dtoa_r+0xb16>
 8005774:	f1b9 0f00 	cmp.w	r9, #0
 8005778:	bfcc      	ite	gt
 800577a:	464f      	movgt	r7, r9
 800577c:	2701      	movle	r7, #1
 800577e:	f04f 0800 	mov.w	r8, #0
 8005782:	9a03      	ldr	r2, [sp, #12]
 8005784:	4417      	add	r7, r2
 8005786:	4659      	mov	r1, fp
 8005788:	2201      	movs	r2, #1
 800578a:	4628      	mov	r0, r5
 800578c:	9308      	str	r3, [sp, #32]
 800578e:	f000 fb75 	bl	8005e7c <__lshift>
 8005792:	4621      	mov	r1, r4
 8005794:	4683      	mov	fp, r0
 8005796:	f000 fbe1 	bl	8005f5c <__mcmp>
 800579a:	2800      	cmp	r0, #0
 800579c:	dcb2      	bgt.n	8005704 <_dtoa_r+0xac4>
 800579e:	d102      	bne.n	80057a6 <_dtoa_r+0xb66>
 80057a0:	9b08      	ldr	r3, [sp, #32]
 80057a2:	07db      	lsls	r3, r3, #31
 80057a4:	d4ae      	bmi.n	8005704 <_dtoa_r+0xac4>
 80057a6:	463b      	mov	r3, r7
 80057a8:	461f      	mov	r7, r3
 80057aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80057ae:	2a30      	cmp	r2, #48	; 0x30
 80057b0:	d0fa      	beq.n	80057a8 <_dtoa_r+0xb68>
 80057b2:	e6f9      	b.n	80055a8 <_dtoa_r+0x968>
 80057b4:	9a03      	ldr	r2, [sp, #12]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d1a5      	bne.n	8005706 <_dtoa_r+0xac6>
 80057ba:	2331      	movs	r3, #49	; 0x31
 80057bc:	f10a 0a01 	add.w	sl, sl, #1
 80057c0:	e779      	b.n	80056b6 <_dtoa_r+0xa76>
 80057c2:	4b14      	ldr	r3, [pc, #80]	; (8005814 <_dtoa_r+0xbd4>)
 80057c4:	f7ff baa8 	b.w	8004d18 <_dtoa_r+0xd8>
 80057c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	f47f aa81 	bne.w	8004cd2 <_dtoa_r+0x92>
 80057d0:	4b11      	ldr	r3, [pc, #68]	; (8005818 <_dtoa_r+0xbd8>)
 80057d2:	f7ff baa1 	b.w	8004d18 <_dtoa_r+0xd8>
 80057d6:	f1b9 0f00 	cmp.w	r9, #0
 80057da:	dc03      	bgt.n	80057e4 <_dtoa_r+0xba4>
 80057dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80057de:	2b02      	cmp	r3, #2
 80057e0:	f73f aecb 	bgt.w	800557a <_dtoa_r+0x93a>
 80057e4:	9f03      	ldr	r7, [sp, #12]
 80057e6:	4621      	mov	r1, r4
 80057e8:	4658      	mov	r0, fp
 80057ea:	f7ff f99b 	bl	8004b24 <quorem>
 80057ee:	9a03      	ldr	r2, [sp, #12]
 80057f0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80057f4:	f807 3b01 	strb.w	r3, [r7], #1
 80057f8:	1aba      	subs	r2, r7, r2
 80057fa:	4591      	cmp	r9, r2
 80057fc:	ddba      	ble.n	8005774 <_dtoa_r+0xb34>
 80057fe:	4659      	mov	r1, fp
 8005800:	2300      	movs	r3, #0
 8005802:	220a      	movs	r2, #10
 8005804:	4628      	mov	r0, r5
 8005806:	f000 f98d 	bl	8005b24 <__multadd>
 800580a:	4683      	mov	fp, r0
 800580c:	e7eb      	b.n	80057e6 <_dtoa_r+0xba6>
 800580e:	bf00      	nop
 8005810:	08006da7 	.word	0x08006da7
 8005814:	08006d04 	.word	0x08006d04
 8005818:	08006d28 	.word	0x08006d28

0800581c <std>:
 800581c:	2300      	movs	r3, #0
 800581e:	b510      	push	{r4, lr}
 8005820:	4604      	mov	r4, r0
 8005822:	e9c0 3300 	strd	r3, r3, [r0]
 8005826:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800582a:	6083      	str	r3, [r0, #8]
 800582c:	8181      	strh	r1, [r0, #12]
 800582e:	6643      	str	r3, [r0, #100]	; 0x64
 8005830:	81c2      	strh	r2, [r0, #14]
 8005832:	6183      	str	r3, [r0, #24]
 8005834:	4619      	mov	r1, r3
 8005836:	2208      	movs	r2, #8
 8005838:	305c      	adds	r0, #92	; 0x5c
 800583a:	f7fe fcf3 	bl	8004224 <memset>
 800583e:	4b05      	ldr	r3, [pc, #20]	; (8005854 <std+0x38>)
 8005840:	6224      	str	r4, [r4, #32]
 8005842:	6263      	str	r3, [r4, #36]	; 0x24
 8005844:	4b04      	ldr	r3, [pc, #16]	; (8005858 <std+0x3c>)
 8005846:	62a3      	str	r3, [r4, #40]	; 0x28
 8005848:	4b04      	ldr	r3, [pc, #16]	; (800585c <std+0x40>)
 800584a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800584c:	4b04      	ldr	r3, [pc, #16]	; (8005860 <std+0x44>)
 800584e:	6323      	str	r3, [r4, #48]	; 0x30
 8005850:	bd10      	pop	{r4, pc}
 8005852:	bf00      	nop
 8005854:	08006615 	.word	0x08006615
 8005858:	08006637 	.word	0x08006637
 800585c:	0800666f 	.word	0x0800666f
 8005860:	08006693 	.word	0x08006693

08005864 <_cleanup_r>:
 8005864:	4901      	ldr	r1, [pc, #4]	; (800586c <_cleanup_r+0x8>)
 8005866:	f000 b8af 	b.w	80059c8 <_fwalk_reent>
 800586a:	bf00      	nop
 800586c:	080069a1 	.word	0x080069a1

08005870 <__sfmoreglue>:
 8005870:	2268      	movs	r2, #104	; 0x68
 8005872:	b570      	push	{r4, r5, r6, lr}
 8005874:	1e4d      	subs	r5, r1, #1
 8005876:	4355      	muls	r5, r2
 8005878:	460e      	mov	r6, r1
 800587a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800587e:	f000 fced 	bl	800625c <_malloc_r>
 8005882:	4604      	mov	r4, r0
 8005884:	b140      	cbz	r0, 8005898 <__sfmoreglue+0x28>
 8005886:	2100      	movs	r1, #0
 8005888:	e9c0 1600 	strd	r1, r6, [r0]
 800588c:	300c      	adds	r0, #12
 800588e:	60a0      	str	r0, [r4, #8]
 8005890:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005894:	f7fe fcc6 	bl	8004224 <memset>
 8005898:	4620      	mov	r0, r4
 800589a:	bd70      	pop	{r4, r5, r6, pc}

0800589c <__sfp_lock_acquire>:
 800589c:	4801      	ldr	r0, [pc, #4]	; (80058a4 <__sfp_lock_acquire+0x8>)
 800589e:	f000 b8b8 	b.w	8005a12 <__retarget_lock_acquire_recursive>
 80058a2:	bf00      	nop
 80058a4:	2000036d 	.word	0x2000036d

080058a8 <__sfp_lock_release>:
 80058a8:	4801      	ldr	r0, [pc, #4]	; (80058b0 <__sfp_lock_release+0x8>)
 80058aa:	f000 b8b3 	b.w	8005a14 <__retarget_lock_release_recursive>
 80058ae:	bf00      	nop
 80058b0:	2000036d 	.word	0x2000036d

080058b4 <__sinit_lock_acquire>:
 80058b4:	4801      	ldr	r0, [pc, #4]	; (80058bc <__sinit_lock_acquire+0x8>)
 80058b6:	f000 b8ac 	b.w	8005a12 <__retarget_lock_acquire_recursive>
 80058ba:	bf00      	nop
 80058bc:	2000036e 	.word	0x2000036e

080058c0 <__sinit_lock_release>:
 80058c0:	4801      	ldr	r0, [pc, #4]	; (80058c8 <__sinit_lock_release+0x8>)
 80058c2:	f000 b8a7 	b.w	8005a14 <__retarget_lock_release_recursive>
 80058c6:	bf00      	nop
 80058c8:	2000036e 	.word	0x2000036e

080058cc <__sinit>:
 80058cc:	b510      	push	{r4, lr}
 80058ce:	4604      	mov	r4, r0
 80058d0:	f7ff fff0 	bl	80058b4 <__sinit_lock_acquire>
 80058d4:	69a3      	ldr	r3, [r4, #24]
 80058d6:	b11b      	cbz	r3, 80058e0 <__sinit+0x14>
 80058d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058dc:	f7ff bff0 	b.w	80058c0 <__sinit_lock_release>
 80058e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80058e4:	6523      	str	r3, [r4, #80]	; 0x50
 80058e6:	4b13      	ldr	r3, [pc, #76]	; (8005934 <__sinit+0x68>)
 80058e8:	4a13      	ldr	r2, [pc, #76]	; (8005938 <__sinit+0x6c>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	62a2      	str	r2, [r4, #40]	; 0x28
 80058ee:	42a3      	cmp	r3, r4
 80058f0:	bf08      	it	eq
 80058f2:	2301      	moveq	r3, #1
 80058f4:	4620      	mov	r0, r4
 80058f6:	bf08      	it	eq
 80058f8:	61a3      	streq	r3, [r4, #24]
 80058fa:	f000 f81f 	bl	800593c <__sfp>
 80058fe:	6060      	str	r0, [r4, #4]
 8005900:	4620      	mov	r0, r4
 8005902:	f000 f81b 	bl	800593c <__sfp>
 8005906:	60a0      	str	r0, [r4, #8]
 8005908:	4620      	mov	r0, r4
 800590a:	f000 f817 	bl	800593c <__sfp>
 800590e:	2200      	movs	r2, #0
 8005910:	2104      	movs	r1, #4
 8005912:	60e0      	str	r0, [r4, #12]
 8005914:	6860      	ldr	r0, [r4, #4]
 8005916:	f7ff ff81 	bl	800581c <std>
 800591a:	2201      	movs	r2, #1
 800591c:	2109      	movs	r1, #9
 800591e:	68a0      	ldr	r0, [r4, #8]
 8005920:	f7ff ff7c 	bl	800581c <std>
 8005924:	2202      	movs	r2, #2
 8005926:	2112      	movs	r1, #18
 8005928:	68e0      	ldr	r0, [r4, #12]
 800592a:	f7ff ff77 	bl	800581c <std>
 800592e:	2301      	movs	r3, #1
 8005930:	61a3      	str	r3, [r4, #24]
 8005932:	e7d1      	b.n	80058d8 <__sinit+0xc>
 8005934:	08006cf0 	.word	0x08006cf0
 8005938:	08005865 	.word	0x08005865

0800593c <__sfp>:
 800593c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800593e:	4607      	mov	r7, r0
 8005940:	f7ff ffac 	bl	800589c <__sfp_lock_acquire>
 8005944:	4b1e      	ldr	r3, [pc, #120]	; (80059c0 <__sfp+0x84>)
 8005946:	681e      	ldr	r6, [r3, #0]
 8005948:	69b3      	ldr	r3, [r6, #24]
 800594a:	b913      	cbnz	r3, 8005952 <__sfp+0x16>
 800594c:	4630      	mov	r0, r6
 800594e:	f7ff ffbd 	bl	80058cc <__sinit>
 8005952:	3648      	adds	r6, #72	; 0x48
 8005954:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005958:	3b01      	subs	r3, #1
 800595a:	d503      	bpl.n	8005964 <__sfp+0x28>
 800595c:	6833      	ldr	r3, [r6, #0]
 800595e:	b30b      	cbz	r3, 80059a4 <__sfp+0x68>
 8005960:	6836      	ldr	r6, [r6, #0]
 8005962:	e7f7      	b.n	8005954 <__sfp+0x18>
 8005964:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005968:	b9d5      	cbnz	r5, 80059a0 <__sfp+0x64>
 800596a:	4b16      	ldr	r3, [pc, #88]	; (80059c4 <__sfp+0x88>)
 800596c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005970:	60e3      	str	r3, [r4, #12]
 8005972:	6665      	str	r5, [r4, #100]	; 0x64
 8005974:	f000 f84c 	bl	8005a10 <__retarget_lock_init_recursive>
 8005978:	f7ff ff96 	bl	80058a8 <__sfp_lock_release>
 800597c:	2208      	movs	r2, #8
 800597e:	4629      	mov	r1, r5
 8005980:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005984:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005988:	6025      	str	r5, [r4, #0]
 800598a:	61a5      	str	r5, [r4, #24]
 800598c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005990:	f7fe fc48 	bl	8004224 <memset>
 8005994:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005998:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800599c:	4620      	mov	r0, r4
 800599e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059a0:	3468      	adds	r4, #104	; 0x68
 80059a2:	e7d9      	b.n	8005958 <__sfp+0x1c>
 80059a4:	2104      	movs	r1, #4
 80059a6:	4638      	mov	r0, r7
 80059a8:	f7ff ff62 	bl	8005870 <__sfmoreglue>
 80059ac:	4604      	mov	r4, r0
 80059ae:	6030      	str	r0, [r6, #0]
 80059b0:	2800      	cmp	r0, #0
 80059b2:	d1d5      	bne.n	8005960 <__sfp+0x24>
 80059b4:	f7ff ff78 	bl	80058a8 <__sfp_lock_release>
 80059b8:	230c      	movs	r3, #12
 80059ba:	603b      	str	r3, [r7, #0]
 80059bc:	e7ee      	b.n	800599c <__sfp+0x60>
 80059be:	bf00      	nop
 80059c0:	08006cf0 	.word	0x08006cf0
 80059c4:	ffff0001 	.word	0xffff0001

080059c8 <_fwalk_reent>:
 80059c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059cc:	4606      	mov	r6, r0
 80059ce:	4688      	mov	r8, r1
 80059d0:	2700      	movs	r7, #0
 80059d2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80059d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80059da:	f1b9 0901 	subs.w	r9, r9, #1
 80059de:	d505      	bpl.n	80059ec <_fwalk_reent+0x24>
 80059e0:	6824      	ldr	r4, [r4, #0]
 80059e2:	2c00      	cmp	r4, #0
 80059e4:	d1f7      	bne.n	80059d6 <_fwalk_reent+0xe>
 80059e6:	4638      	mov	r0, r7
 80059e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059ec:	89ab      	ldrh	r3, [r5, #12]
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d907      	bls.n	8005a02 <_fwalk_reent+0x3a>
 80059f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80059f6:	3301      	adds	r3, #1
 80059f8:	d003      	beq.n	8005a02 <_fwalk_reent+0x3a>
 80059fa:	4629      	mov	r1, r5
 80059fc:	4630      	mov	r0, r6
 80059fe:	47c0      	blx	r8
 8005a00:	4307      	orrs	r7, r0
 8005a02:	3568      	adds	r5, #104	; 0x68
 8005a04:	e7e9      	b.n	80059da <_fwalk_reent+0x12>
	...

08005a08 <_localeconv_r>:
 8005a08:	4800      	ldr	r0, [pc, #0]	; (8005a0c <_localeconv_r+0x4>)
 8005a0a:	4770      	bx	lr
 8005a0c:	200001a0 	.word	0x200001a0

08005a10 <__retarget_lock_init_recursive>:
 8005a10:	4770      	bx	lr

08005a12 <__retarget_lock_acquire_recursive>:
 8005a12:	4770      	bx	lr

08005a14 <__retarget_lock_release_recursive>:
 8005a14:	4770      	bx	lr
	...

08005a18 <malloc>:
 8005a18:	4b02      	ldr	r3, [pc, #8]	; (8005a24 <malloc+0xc>)
 8005a1a:	4601      	mov	r1, r0
 8005a1c:	6818      	ldr	r0, [r3, #0]
 8005a1e:	f000 bc1d 	b.w	800625c <_malloc_r>
 8005a22:	bf00      	nop
 8005a24:	2000004c 	.word	0x2000004c

08005a28 <memchr>:
 8005a28:	4603      	mov	r3, r0
 8005a2a:	b510      	push	{r4, lr}
 8005a2c:	b2c9      	uxtb	r1, r1
 8005a2e:	4402      	add	r2, r0
 8005a30:	4293      	cmp	r3, r2
 8005a32:	4618      	mov	r0, r3
 8005a34:	d101      	bne.n	8005a3a <memchr+0x12>
 8005a36:	2000      	movs	r0, #0
 8005a38:	e003      	b.n	8005a42 <memchr+0x1a>
 8005a3a:	7804      	ldrb	r4, [r0, #0]
 8005a3c:	3301      	adds	r3, #1
 8005a3e:	428c      	cmp	r4, r1
 8005a40:	d1f6      	bne.n	8005a30 <memchr+0x8>
 8005a42:	bd10      	pop	{r4, pc}

08005a44 <memcpy>:
 8005a44:	440a      	add	r2, r1
 8005a46:	4291      	cmp	r1, r2
 8005a48:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005a4c:	d100      	bne.n	8005a50 <memcpy+0xc>
 8005a4e:	4770      	bx	lr
 8005a50:	b510      	push	{r4, lr}
 8005a52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a56:	4291      	cmp	r1, r2
 8005a58:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a5c:	d1f9      	bne.n	8005a52 <memcpy+0xe>
 8005a5e:	bd10      	pop	{r4, pc}

08005a60 <_Balloc>:
 8005a60:	b570      	push	{r4, r5, r6, lr}
 8005a62:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005a64:	4604      	mov	r4, r0
 8005a66:	460d      	mov	r5, r1
 8005a68:	b976      	cbnz	r6, 8005a88 <_Balloc+0x28>
 8005a6a:	2010      	movs	r0, #16
 8005a6c:	f7ff ffd4 	bl	8005a18 <malloc>
 8005a70:	4602      	mov	r2, r0
 8005a72:	6260      	str	r0, [r4, #36]	; 0x24
 8005a74:	b920      	cbnz	r0, 8005a80 <_Balloc+0x20>
 8005a76:	2166      	movs	r1, #102	; 0x66
 8005a78:	4b17      	ldr	r3, [pc, #92]	; (8005ad8 <_Balloc+0x78>)
 8005a7a:	4818      	ldr	r0, [pc, #96]	; (8005adc <_Balloc+0x7c>)
 8005a7c:	f000 fee0 	bl	8006840 <__assert_func>
 8005a80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005a84:	6006      	str	r6, [r0, #0]
 8005a86:	60c6      	str	r6, [r0, #12]
 8005a88:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005a8a:	68f3      	ldr	r3, [r6, #12]
 8005a8c:	b183      	cbz	r3, 8005ab0 <_Balloc+0x50>
 8005a8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005a96:	b9b8      	cbnz	r0, 8005ac8 <_Balloc+0x68>
 8005a98:	2101      	movs	r1, #1
 8005a9a:	fa01 f605 	lsl.w	r6, r1, r5
 8005a9e:	1d72      	adds	r2, r6, #5
 8005aa0:	4620      	mov	r0, r4
 8005aa2:	0092      	lsls	r2, r2, #2
 8005aa4:	f000 fb5e 	bl	8006164 <_calloc_r>
 8005aa8:	b160      	cbz	r0, 8005ac4 <_Balloc+0x64>
 8005aaa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005aae:	e00e      	b.n	8005ace <_Balloc+0x6e>
 8005ab0:	2221      	movs	r2, #33	; 0x21
 8005ab2:	2104      	movs	r1, #4
 8005ab4:	4620      	mov	r0, r4
 8005ab6:	f000 fb55 	bl	8006164 <_calloc_r>
 8005aba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005abc:	60f0      	str	r0, [r6, #12]
 8005abe:	68db      	ldr	r3, [r3, #12]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d1e4      	bne.n	8005a8e <_Balloc+0x2e>
 8005ac4:	2000      	movs	r0, #0
 8005ac6:	bd70      	pop	{r4, r5, r6, pc}
 8005ac8:	6802      	ldr	r2, [r0, #0]
 8005aca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005ace:	2300      	movs	r3, #0
 8005ad0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005ad4:	e7f7      	b.n	8005ac6 <_Balloc+0x66>
 8005ad6:	bf00      	nop
 8005ad8:	08006d35 	.word	0x08006d35
 8005adc:	08006e18 	.word	0x08006e18

08005ae0 <_Bfree>:
 8005ae0:	b570      	push	{r4, r5, r6, lr}
 8005ae2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005ae4:	4605      	mov	r5, r0
 8005ae6:	460c      	mov	r4, r1
 8005ae8:	b976      	cbnz	r6, 8005b08 <_Bfree+0x28>
 8005aea:	2010      	movs	r0, #16
 8005aec:	f7ff ff94 	bl	8005a18 <malloc>
 8005af0:	4602      	mov	r2, r0
 8005af2:	6268      	str	r0, [r5, #36]	; 0x24
 8005af4:	b920      	cbnz	r0, 8005b00 <_Bfree+0x20>
 8005af6:	218a      	movs	r1, #138	; 0x8a
 8005af8:	4b08      	ldr	r3, [pc, #32]	; (8005b1c <_Bfree+0x3c>)
 8005afa:	4809      	ldr	r0, [pc, #36]	; (8005b20 <_Bfree+0x40>)
 8005afc:	f000 fea0 	bl	8006840 <__assert_func>
 8005b00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005b04:	6006      	str	r6, [r0, #0]
 8005b06:	60c6      	str	r6, [r0, #12]
 8005b08:	b13c      	cbz	r4, 8005b1a <_Bfree+0x3a>
 8005b0a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005b0c:	6862      	ldr	r2, [r4, #4]
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005b14:	6021      	str	r1, [r4, #0]
 8005b16:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005b1a:	bd70      	pop	{r4, r5, r6, pc}
 8005b1c:	08006d35 	.word	0x08006d35
 8005b20:	08006e18 	.word	0x08006e18

08005b24 <__multadd>:
 8005b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b28:	4607      	mov	r7, r0
 8005b2a:	460c      	mov	r4, r1
 8005b2c:	461e      	mov	r6, r3
 8005b2e:	2000      	movs	r0, #0
 8005b30:	690d      	ldr	r5, [r1, #16]
 8005b32:	f101 0c14 	add.w	ip, r1, #20
 8005b36:	f8dc 3000 	ldr.w	r3, [ip]
 8005b3a:	3001      	adds	r0, #1
 8005b3c:	b299      	uxth	r1, r3
 8005b3e:	fb02 6101 	mla	r1, r2, r1, r6
 8005b42:	0c1e      	lsrs	r6, r3, #16
 8005b44:	0c0b      	lsrs	r3, r1, #16
 8005b46:	fb02 3306 	mla	r3, r2, r6, r3
 8005b4a:	b289      	uxth	r1, r1
 8005b4c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005b50:	4285      	cmp	r5, r0
 8005b52:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005b56:	f84c 1b04 	str.w	r1, [ip], #4
 8005b5a:	dcec      	bgt.n	8005b36 <__multadd+0x12>
 8005b5c:	b30e      	cbz	r6, 8005ba2 <__multadd+0x7e>
 8005b5e:	68a3      	ldr	r3, [r4, #8]
 8005b60:	42ab      	cmp	r3, r5
 8005b62:	dc19      	bgt.n	8005b98 <__multadd+0x74>
 8005b64:	6861      	ldr	r1, [r4, #4]
 8005b66:	4638      	mov	r0, r7
 8005b68:	3101      	adds	r1, #1
 8005b6a:	f7ff ff79 	bl	8005a60 <_Balloc>
 8005b6e:	4680      	mov	r8, r0
 8005b70:	b928      	cbnz	r0, 8005b7e <__multadd+0x5a>
 8005b72:	4602      	mov	r2, r0
 8005b74:	21b5      	movs	r1, #181	; 0xb5
 8005b76:	4b0c      	ldr	r3, [pc, #48]	; (8005ba8 <__multadd+0x84>)
 8005b78:	480c      	ldr	r0, [pc, #48]	; (8005bac <__multadd+0x88>)
 8005b7a:	f000 fe61 	bl	8006840 <__assert_func>
 8005b7e:	6922      	ldr	r2, [r4, #16]
 8005b80:	f104 010c 	add.w	r1, r4, #12
 8005b84:	3202      	adds	r2, #2
 8005b86:	0092      	lsls	r2, r2, #2
 8005b88:	300c      	adds	r0, #12
 8005b8a:	f7ff ff5b 	bl	8005a44 <memcpy>
 8005b8e:	4621      	mov	r1, r4
 8005b90:	4638      	mov	r0, r7
 8005b92:	f7ff ffa5 	bl	8005ae0 <_Bfree>
 8005b96:	4644      	mov	r4, r8
 8005b98:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005b9c:	3501      	adds	r5, #1
 8005b9e:	615e      	str	r6, [r3, #20]
 8005ba0:	6125      	str	r5, [r4, #16]
 8005ba2:	4620      	mov	r0, r4
 8005ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ba8:	08006da7 	.word	0x08006da7
 8005bac:	08006e18 	.word	0x08006e18

08005bb0 <__hi0bits>:
 8005bb0:	0c02      	lsrs	r2, r0, #16
 8005bb2:	0412      	lsls	r2, r2, #16
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	b9ca      	cbnz	r2, 8005bec <__hi0bits+0x3c>
 8005bb8:	0403      	lsls	r3, r0, #16
 8005bba:	2010      	movs	r0, #16
 8005bbc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005bc0:	bf04      	itt	eq
 8005bc2:	021b      	lsleq	r3, r3, #8
 8005bc4:	3008      	addeq	r0, #8
 8005bc6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005bca:	bf04      	itt	eq
 8005bcc:	011b      	lsleq	r3, r3, #4
 8005bce:	3004      	addeq	r0, #4
 8005bd0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005bd4:	bf04      	itt	eq
 8005bd6:	009b      	lsleq	r3, r3, #2
 8005bd8:	3002      	addeq	r0, #2
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	db05      	blt.n	8005bea <__hi0bits+0x3a>
 8005bde:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005be2:	f100 0001 	add.w	r0, r0, #1
 8005be6:	bf08      	it	eq
 8005be8:	2020      	moveq	r0, #32
 8005bea:	4770      	bx	lr
 8005bec:	2000      	movs	r0, #0
 8005bee:	e7e5      	b.n	8005bbc <__hi0bits+0xc>

08005bf0 <__lo0bits>:
 8005bf0:	6803      	ldr	r3, [r0, #0]
 8005bf2:	4602      	mov	r2, r0
 8005bf4:	f013 0007 	ands.w	r0, r3, #7
 8005bf8:	d00b      	beq.n	8005c12 <__lo0bits+0x22>
 8005bfa:	07d9      	lsls	r1, r3, #31
 8005bfc:	d421      	bmi.n	8005c42 <__lo0bits+0x52>
 8005bfe:	0798      	lsls	r0, r3, #30
 8005c00:	bf49      	itett	mi
 8005c02:	085b      	lsrmi	r3, r3, #1
 8005c04:	089b      	lsrpl	r3, r3, #2
 8005c06:	2001      	movmi	r0, #1
 8005c08:	6013      	strmi	r3, [r2, #0]
 8005c0a:	bf5c      	itt	pl
 8005c0c:	2002      	movpl	r0, #2
 8005c0e:	6013      	strpl	r3, [r2, #0]
 8005c10:	4770      	bx	lr
 8005c12:	b299      	uxth	r1, r3
 8005c14:	b909      	cbnz	r1, 8005c1a <__lo0bits+0x2a>
 8005c16:	2010      	movs	r0, #16
 8005c18:	0c1b      	lsrs	r3, r3, #16
 8005c1a:	b2d9      	uxtb	r1, r3
 8005c1c:	b909      	cbnz	r1, 8005c22 <__lo0bits+0x32>
 8005c1e:	3008      	adds	r0, #8
 8005c20:	0a1b      	lsrs	r3, r3, #8
 8005c22:	0719      	lsls	r1, r3, #28
 8005c24:	bf04      	itt	eq
 8005c26:	091b      	lsreq	r3, r3, #4
 8005c28:	3004      	addeq	r0, #4
 8005c2a:	0799      	lsls	r1, r3, #30
 8005c2c:	bf04      	itt	eq
 8005c2e:	089b      	lsreq	r3, r3, #2
 8005c30:	3002      	addeq	r0, #2
 8005c32:	07d9      	lsls	r1, r3, #31
 8005c34:	d403      	bmi.n	8005c3e <__lo0bits+0x4e>
 8005c36:	085b      	lsrs	r3, r3, #1
 8005c38:	f100 0001 	add.w	r0, r0, #1
 8005c3c:	d003      	beq.n	8005c46 <__lo0bits+0x56>
 8005c3e:	6013      	str	r3, [r2, #0]
 8005c40:	4770      	bx	lr
 8005c42:	2000      	movs	r0, #0
 8005c44:	4770      	bx	lr
 8005c46:	2020      	movs	r0, #32
 8005c48:	4770      	bx	lr
	...

08005c4c <__i2b>:
 8005c4c:	b510      	push	{r4, lr}
 8005c4e:	460c      	mov	r4, r1
 8005c50:	2101      	movs	r1, #1
 8005c52:	f7ff ff05 	bl	8005a60 <_Balloc>
 8005c56:	4602      	mov	r2, r0
 8005c58:	b928      	cbnz	r0, 8005c66 <__i2b+0x1a>
 8005c5a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005c5e:	4b04      	ldr	r3, [pc, #16]	; (8005c70 <__i2b+0x24>)
 8005c60:	4804      	ldr	r0, [pc, #16]	; (8005c74 <__i2b+0x28>)
 8005c62:	f000 fded 	bl	8006840 <__assert_func>
 8005c66:	2301      	movs	r3, #1
 8005c68:	6144      	str	r4, [r0, #20]
 8005c6a:	6103      	str	r3, [r0, #16]
 8005c6c:	bd10      	pop	{r4, pc}
 8005c6e:	bf00      	nop
 8005c70:	08006da7 	.word	0x08006da7
 8005c74:	08006e18 	.word	0x08006e18

08005c78 <__multiply>:
 8005c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c7c:	4691      	mov	r9, r2
 8005c7e:	690a      	ldr	r2, [r1, #16]
 8005c80:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005c84:	460c      	mov	r4, r1
 8005c86:	429a      	cmp	r2, r3
 8005c88:	bfbe      	ittt	lt
 8005c8a:	460b      	movlt	r3, r1
 8005c8c:	464c      	movlt	r4, r9
 8005c8e:	4699      	movlt	r9, r3
 8005c90:	6927      	ldr	r7, [r4, #16]
 8005c92:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005c96:	68a3      	ldr	r3, [r4, #8]
 8005c98:	6861      	ldr	r1, [r4, #4]
 8005c9a:	eb07 060a 	add.w	r6, r7, sl
 8005c9e:	42b3      	cmp	r3, r6
 8005ca0:	b085      	sub	sp, #20
 8005ca2:	bfb8      	it	lt
 8005ca4:	3101      	addlt	r1, #1
 8005ca6:	f7ff fedb 	bl	8005a60 <_Balloc>
 8005caa:	b930      	cbnz	r0, 8005cba <__multiply+0x42>
 8005cac:	4602      	mov	r2, r0
 8005cae:	f240 115d 	movw	r1, #349	; 0x15d
 8005cb2:	4b43      	ldr	r3, [pc, #268]	; (8005dc0 <__multiply+0x148>)
 8005cb4:	4843      	ldr	r0, [pc, #268]	; (8005dc4 <__multiply+0x14c>)
 8005cb6:	f000 fdc3 	bl	8006840 <__assert_func>
 8005cba:	f100 0514 	add.w	r5, r0, #20
 8005cbe:	462b      	mov	r3, r5
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005cc6:	4543      	cmp	r3, r8
 8005cc8:	d321      	bcc.n	8005d0e <__multiply+0x96>
 8005cca:	f104 0314 	add.w	r3, r4, #20
 8005cce:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005cd2:	f109 0314 	add.w	r3, r9, #20
 8005cd6:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005cda:	9202      	str	r2, [sp, #8]
 8005cdc:	1b3a      	subs	r2, r7, r4
 8005cde:	3a15      	subs	r2, #21
 8005ce0:	f022 0203 	bic.w	r2, r2, #3
 8005ce4:	3204      	adds	r2, #4
 8005ce6:	f104 0115 	add.w	r1, r4, #21
 8005cea:	428f      	cmp	r7, r1
 8005cec:	bf38      	it	cc
 8005cee:	2204      	movcc	r2, #4
 8005cf0:	9201      	str	r2, [sp, #4]
 8005cf2:	9a02      	ldr	r2, [sp, #8]
 8005cf4:	9303      	str	r3, [sp, #12]
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	d80c      	bhi.n	8005d14 <__multiply+0x9c>
 8005cfa:	2e00      	cmp	r6, #0
 8005cfc:	dd03      	ble.n	8005d06 <__multiply+0x8e>
 8005cfe:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d059      	beq.n	8005dba <__multiply+0x142>
 8005d06:	6106      	str	r6, [r0, #16]
 8005d08:	b005      	add	sp, #20
 8005d0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d0e:	f843 2b04 	str.w	r2, [r3], #4
 8005d12:	e7d8      	b.n	8005cc6 <__multiply+0x4e>
 8005d14:	f8b3 a000 	ldrh.w	sl, [r3]
 8005d18:	f1ba 0f00 	cmp.w	sl, #0
 8005d1c:	d023      	beq.n	8005d66 <__multiply+0xee>
 8005d1e:	46a9      	mov	r9, r5
 8005d20:	f04f 0c00 	mov.w	ip, #0
 8005d24:	f104 0e14 	add.w	lr, r4, #20
 8005d28:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005d2c:	f8d9 1000 	ldr.w	r1, [r9]
 8005d30:	fa1f fb82 	uxth.w	fp, r2
 8005d34:	b289      	uxth	r1, r1
 8005d36:	fb0a 110b 	mla	r1, sl, fp, r1
 8005d3a:	4461      	add	r1, ip
 8005d3c:	f8d9 c000 	ldr.w	ip, [r9]
 8005d40:	0c12      	lsrs	r2, r2, #16
 8005d42:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005d46:	fb0a c202 	mla	r2, sl, r2, ip
 8005d4a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005d4e:	b289      	uxth	r1, r1
 8005d50:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005d54:	4577      	cmp	r7, lr
 8005d56:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005d5a:	f849 1b04 	str.w	r1, [r9], #4
 8005d5e:	d8e3      	bhi.n	8005d28 <__multiply+0xb0>
 8005d60:	9a01      	ldr	r2, [sp, #4]
 8005d62:	f845 c002 	str.w	ip, [r5, r2]
 8005d66:	9a03      	ldr	r2, [sp, #12]
 8005d68:	3304      	adds	r3, #4
 8005d6a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005d6e:	f1b9 0f00 	cmp.w	r9, #0
 8005d72:	d020      	beq.n	8005db6 <__multiply+0x13e>
 8005d74:	46ae      	mov	lr, r5
 8005d76:	f04f 0a00 	mov.w	sl, #0
 8005d7a:	6829      	ldr	r1, [r5, #0]
 8005d7c:	f104 0c14 	add.w	ip, r4, #20
 8005d80:	f8bc b000 	ldrh.w	fp, [ip]
 8005d84:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005d88:	b289      	uxth	r1, r1
 8005d8a:	fb09 220b 	mla	r2, r9, fp, r2
 8005d8e:	4492      	add	sl, r2
 8005d90:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005d94:	f84e 1b04 	str.w	r1, [lr], #4
 8005d98:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005d9c:	f8be 1000 	ldrh.w	r1, [lr]
 8005da0:	0c12      	lsrs	r2, r2, #16
 8005da2:	fb09 1102 	mla	r1, r9, r2, r1
 8005da6:	4567      	cmp	r7, ip
 8005da8:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005dac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005db0:	d8e6      	bhi.n	8005d80 <__multiply+0x108>
 8005db2:	9a01      	ldr	r2, [sp, #4]
 8005db4:	50a9      	str	r1, [r5, r2]
 8005db6:	3504      	adds	r5, #4
 8005db8:	e79b      	b.n	8005cf2 <__multiply+0x7a>
 8005dba:	3e01      	subs	r6, #1
 8005dbc:	e79d      	b.n	8005cfa <__multiply+0x82>
 8005dbe:	bf00      	nop
 8005dc0:	08006da7 	.word	0x08006da7
 8005dc4:	08006e18 	.word	0x08006e18

08005dc8 <__pow5mult>:
 8005dc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005dcc:	4615      	mov	r5, r2
 8005dce:	f012 0203 	ands.w	r2, r2, #3
 8005dd2:	4606      	mov	r6, r0
 8005dd4:	460f      	mov	r7, r1
 8005dd6:	d007      	beq.n	8005de8 <__pow5mult+0x20>
 8005dd8:	4c25      	ldr	r4, [pc, #148]	; (8005e70 <__pow5mult+0xa8>)
 8005dda:	3a01      	subs	r2, #1
 8005ddc:	2300      	movs	r3, #0
 8005dde:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005de2:	f7ff fe9f 	bl	8005b24 <__multadd>
 8005de6:	4607      	mov	r7, r0
 8005de8:	10ad      	asrs	r5, r5, #2
 8005dea:	d03d      	beq.n	8005e68 <__pow5mult+0xa0>
 8005dec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005dee:	b97c      	cbnz	r4, 8005e10 <__pow5mult+0x48>
 8005df0:	2010      	movs	r0, #16
 8005df2:	f7ff fe11 	bl	8005a18 <malloc>
 8005df6:	4602      	mov	r2, r0
 8005df8:	6270      	str	r0, [r6, #36]	; 0x24
 8005dfa:	b928      	cbnz	r0, 8005e08 <__pow5mult+0x40>
 8005dfc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005e00:	4b1c      	ldr	r3, [pc, #112]	; (8005e74 <__pow5mult+0xac>)
 8005e02:	481d      	ldr	r0, [pc, #116]	; (8005e78 <__pow5mult+0xb0>)
 8005e04:	f000 fd1c 	bl	8006840 <__assert_func>
 8005e08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005e0c:	6004      	str	r4, [r0, #0]
 8005e0e:	60c4      	str	r4, [r0, #12]
 8005e10:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005e14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005e18:	b94c      	cbnz	r4, 8005e2e <__pow5mult+0x66>
 8005e1a:	f240 2171 	movw	r1, #625	; 0x271
 8005e1e:	4630      	mov	r0, r6
 8005e20:	f7ff ff14 	bl	8005c4c <__i2b>
 8005e24:	2300      	movs	r3, #0
 8005e26:	4604      	mov	r4, r0
 8005e28:	f8c8 0008 	str.w	r0, [r8, #8]
 8005e2c:	6003      	str	r3, [r0, #0]
 8005e2e:	f04f 0900 	mov.w	r9, #0
 8005e32:	07eb      	lsls	r3, r5, #31
 8005e34:	d50a      	bpl.n	8005e4c <__pow5mult+0x84>
 8005e36:	4639      	mov	r1, r7
 8005e38:	4622      	mov	r2, r4
 8005e3a:	4630      	mov	r0, r6
 8005e3c:	f7ff ff1c 	bl	8005c78 <__multiply>
 8005e40:	4680      	mov	r8, r0
 8005e42:	4639      	mov	r1, r7
 8005e44:	4630      	mov	r0, r6
 8005e46:	f7ff fe4b 	bl	8005ae0 <_Bfree>
 8005e4a:	4647      	mov	r7, r8
 8005e4c:	106d      	asrs	r5, r5, #1
 8005e4e:	d00b      	beq.n	8005e68 <__pow5mult+0xa0>
 8005e50:	6820      	ldr	r0, [r4, #0]
 8005e52:	b938      	cbnz	r0, 8005e64 <__pow5mult+0x9c>
 8005e54:	4622      	mov	r2, r4
 8005e56:	4621      	mov	r1, r4
 8005e58:	4630      	mov	r0, r6
 8005e5a:	f7ff ff0d 	bl	8005c78 <__multiply>
 8005e5e:	6020      	str	r0, [r4, #0]
 8005e60:	f8c0 9000 	str.w	r9, [r0]
 8005e64:	4604      	mov	r4, r0
 8005e66:	e7e4      	b.n	8005e32 <__pow5mult+0x6a>
 8005e68:	4638      	mov	r0, r7
 8005e6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e6e:	bf00      	nop
 8005e70:	08006f68 	.word	0x08006f68
 8005e74:	08006d35 	.word	0x08006d35
 8005e78:	08006e18 	.word	0x08006e18

08005e7c <__lshift>:
 8005e7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e80:	460c      	mov	r4, r1
 8005e82:	4607      	mov	r7, r0
 8005e84:	4691      	mov	r9, r2
 8005e86:	6923      	ldr	r3, [r4, #16]
 8005e88:	6849      	ldr	r1, [r1, #4]
 8005e8a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005e8e:	68a3      	ldr	r3, [r4, #8]
 8005e90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005e94:	f108 0601 	add.w	r6, r8, #1
 8005e98:	42b3      	cmp	r3, r6
 8005e9a:	db0b      	blt.n	8005eb4 <__lshift+0x38>
 8005e9c:	4638      	mov	r0, r7
 8005e9e:	f7ff fddf 	bl	8005a60 <_Balloc>
 8005ea2:	4605      	mov	r5, r0
 8005ea4:	b948      	cbnz	r0, 8005eba <__lshift+0x3e>
 8005ea6:	4602      	mov	r2, r0
 8005ea8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005eac:	4b29      	ldr	r3, [pc, #164]	; (8005f54 <__lshift+0xd8>)
 8005eae:	482a      	ldr	r0, [pc, #168]	; (8005f58 <__lshift+0xdc>)
 8005eb0:	f000 fcc6 	bl	8006840 <__assert_func>
 8005eb4:	3101      	adds	r1, #1
 8005eb6:	005b      	lsls	r3, r3, #1
 8005eb8:	e7ee      	b.n	8005e98 <__lshift+0x1c>
 8005eba:	2300      	movs	r3, #0
 8005ebc:	f100 0114 	add.w	r1, r0, #20
 8005ec0:	f100 0210 	add.w	r2, r0, #16
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	4553      	cmp	r3, sl
 8005ec8:	db37      	blt.n	8005f3a <__lshift+0xbe>
 8005eca:	6920      	ldr	r0, [r4, #16]
 8005ecc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005ed0:	f104 0314 	add.w	r3, r4, #20
 8005ed4:	f019 091f 	ands.w	r9, r9, #31
 8005ed8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005edc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005ee0:	d02f      	beq.n	8005f42 <__lshift+0xc6>
 8005ee2:	468a      	mov	sl, r1
 8005ee4:	f04f 0c00 	mov.w	ip, #0
 8005ee8:	f1c9 0e20 	rsb	lr, r9, #32
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	fa02 f209 	lsl.w	r2, r2, r9
 8005ef2:	ea42 020c 	orr.w	r2, r2, ip
 8005ef6:	f84a 2b04 	str.w	r2, [sl], #4
 8005efa:	f853 2b04 	ldr.w	r2, [r3], #4
 8005efe:	4298      	cmp	r0, r3
 8005f00:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005f04:	d8f2      	bhi.n	8005eec <__lshift+0x70>
 8005f06:	1b03      	subs	r3, r0, r4
 8005f08:	3b15      	subs	r3, #21
 8005f0a:	f023 0303 	bic.w	r3, r3, #3
 8005f0e:	3304      	adds	r3, #4
 8005f10:	f104 0215 	add.w	r2, r4, #21
 8005f14:	4290      	cmp	r0, r2
 8005f16:	bf38      	it	cc
 8005f18:	2304      	movcc	r3, #4
 8005f1a:	f841 c003 	str.w	ip, [r1, r3]
 8005f1e:	f1bc 0f00 	cmp.w	ip, #0
 8005f22:	d001      	beq.n	8005f28 <__lshift+0xac>
 8005f24:	f108 0602 	add.w	r6, r8, #2
 8005f28:	3e01      	subs	r6, #1
 8005f2a:	4638      	mov	r0, r7
 8005f2c:	4621      	mov	r1, r4
 8005f2e:	612e      	str	r6, [r5, #16]
 8005f30:	f7ff fdd6 	bl	8005ae0 <_Bfree>
 8005f34:	4628      	mov	r0, r5
 8005f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f3a:	f842 0f04 	str.w	r0, [r2, #4]!
 8005f3e:	3301      	adds	r3, #1
 8005f40:	e7c1      	b.n	8005ec6 <__lshift+0x4a>
 8005f42:	3904      	subs	r1, #4
 8005f44:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f48:	4298      	cmp	r0, r3
 8005f4a:	f841 2f04 	str.w	r2, [r1, #4]!
 8005f4e:	d8f9      	bhi.n	8005f44 <__lshift+0xc8>
 8005f50:	e7ea      	b.n	8005f28 <__lshift+0xac>
 8005f52:	bf00      	nop
 8005f54:	08006da7 	.word	0x08006da7
 8005f58:	08006e18 	.word	0x08006e18

08005f5c <__mcmp>:
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	690a      	ldr	r2, [r1, #16]
 8005f60:	6900      	ldr	r0, [r0, #16]
 8005f62:	b530      	push	{r4, r5, lr}
 8005f64:	1a80      	subs	r0, r0, r2
 8005f66:	d10d      	bne.n	8005f84 <__mcmp+0x28>
 8005f68:	3314      	adds	r3, #20
 8005f6a:	3114      	adds	r1, #20
 8005f6c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005f70:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005f74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005f78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005f7c:	4295      	cmp	r5, r2
 8005f7e:	d002      	beq.n	8005f86 <__mcmp+0x2a>
 8005f80:	d304      	bcc.n	8005f8c <__mcmp+0x30>
 8005f82:	2001      	movs	r0, #1
 8005f84:	bd30      	pop	{r4, r5, pc}
 8005f86:	42a3      	cmp	r3, r4
 8005f88:	d3f4      	bcc.n	8005f74 <__mcmp+0x18>
 8005f8a:	e7fb      	b.n	8005f84 <__mcmp+0x28>
 8005f8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f90:	e7f8      	b.n	8005f84 <__mcmp+0x28>
	...

08005f94 <__mdiff>:
 8005f94:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f98:	460d      	mov	r5, r1
 8005f9a:	4607      	mov	r7, r0
 8005f9c:	4611      	mov	r1, r2
 8005f9e:	4628      	mov	r0, r5
 8005fa0:	4614      	mov	r4, r2
 8005fa2:	f7ff ffdb 	bl	8005f5c <__mcmp>
 8005fa6:	1e06      	subs	r6, r0, #0
 8005fa8:	d111      	bne.n	8005fce <__mdiff+0x3a>
 8005faa:	4631      	mov	r1, r6
 8005fac:	4638      	mov	r0, r7
 8005fae:	f7ff fd57 	bl	8005a60 <_Balloc>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	b928      	cbnz	r0, 8005fc2 <__mdiff+0x2e>
 8005fb6:	f240 2132 	movw	r1, #562	; 0x232
 8005fba:	4b3a      	ldr	r3, [pc, #232]	; (80060a4 <__mdiff+0x110>)
 8005fbc:	483a      	ldr	r0, [pc, #232]	; (80060a8 <__mdiff+0x114>)
 8005fbe:	f000 fc3f 	bl	8006840 <__assert_func>
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005fc8:	4610      	mov	r0, r2
 8005fca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fce:	bfa4      	itt	ge
 8005fd0:	4623      	movge	r3, r4
 8005fd2:	462c      	movge	r4, r5
 8005fd4:	4638      	mov	r0, r7
 8005fd6:	6861      	ldr	r1, [r4, #4]
 8005fd8:	bfa6      	itte	ge
 8005fda:	461d      	movge	r5, r3
 8005fdc:	2600      	movge	r6, #0
 8005fde:	2601      	movlt	r6, #1
 8005fe0:	f7ff fd3e 	bl	8005a60 <_Balloc>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	b918      	cbnz	r0, 8005ff0 <__mdiff+0x5c>
 8005fe8:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005fec:	4b2d      	ldr	r3, [pc, #180]	; (80060a4 <__mdiff+0x110>)
 8005fee:	e7e5      	b.n	8005fbc <__mdiff+0x28>
 8005ff0:	f102 0814 	add.w	r8, r2, #20
 8005ff4:	46c2      	mov	sl, r8
 8005ff6:	f04f 0c00 	mov.w	ip, #0
 8005ffa:	6927      	ldr	r7, [r4, #16]
 8005ffc:	60c6      	str	r6, [r0, #12]
 8005ffe:	692e      	ldr	r6, [r5, #16]
 8006000:	f104 0014 	add.w	r0, r4, #20
 8006004:	f105 0914 	add.w	r9, r5, #20
 8006008:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800600c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006010:	3410      	adds	r4, #16
 8006012:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8006016:	f859 3b04 	ldr.w	r3, [r9], #4
 800601a:	fa1f f18b 	uxth.w	r1, fp
 800601e:	448c      	add	ip, r1
 8006020:	b299      	uxth	r1, r3
 8006022:	0c1b      	lsrs	r3, r3, #16
 8006024:	ebac 0101 	sub.w	r1, ip, r1
 8006028:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800602c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006030:	b289      	uxth	r1, r1
 8006032:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006036:	454e      	cmp	r6, r9
 8006038:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800603c:	f84a 3b04 	str.w	r3, [sl], #4
 8006040:	d8e7      	bhi.n	8006012 <__mdiff+0x7e>
 8006042:	1b73      	subs	r3, r6, r5
 8006044:	3b15      	subs	r3, #21
 8006046:	f023 0303 	bic.w	r3, r3, #3
 800604a:	3515      	adds	r5, #21
 800604c:	3304      	adds	r3, #4
 800604e:	42ae      	cmp	r6, r5
 8006050:	bf38      	it	cc
 8006052:	2304      	movcc	r3, #4
 8006054:	4418      	add	r0, r3
 8006056:	4443      	add	r3, r8
 8006058:	461e      	mov	r6, r3
 800605a:	4605      	mov	r5, r0
 800605c:	4575      	cmp	r5, lr
 800605e:	d30e      	bcc.n	800607e <__mdiff+0xea>
 8006060:	f10e 0103 	add.w	r1, lr, #3
 8006064:	1a09      	subs	r1, r1, r0
 8006066:	f021 0103 	bic.w	r1, r1, #3
 800606a:	3803      	subs	r0, #3
 800606c:	4586      	cmp	lr, r0
 800606e:	bf38      	it	cc
 8006070:	2100      	movcc	r1, #0
 8006072:	4419      	add	r1, r3
 8006074:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006078:	b18b      	cbz	r3, 800609e <__mdiff+0x10a>
 800607a:	6117      	str	r7, [r2, #16]
 800607c:	e7a4      	b.n	8005fc8 <__mdiff+0x34>
 800607e:	f855 8b04 	ldr.w	r8, [r5], #4
 8006082:	fa1f f188 	uxth.w	r1, r8
 8006086:	4461      	add	r1, ip
 8006088:	140c      	asrs	r4, r1, #16
 800608a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800608e:	b289      	uxth	r1, r1
 8006090:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006094:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006098:	f846 1b04 	str.w	r1, [r6], #4
 800609c:	e7de      	b.n	800605c <__mdiff+0xc8>
 800609e:	3f01      	subs	r7, #1
 80060a0:	e7e8      	b.n	8006074 <__mdiff+0xe0>
 80060a2:	bf00      	nop
 80060a4:	08006da7 	.word	0x08006da7
 80060a8:	08006e18 	.word	0x08006e18

080060ac <__d2b>:
 80060ac:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80060b0:	2101      	movs	r1, #1
 80060b2:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80060b6:	4690      	mov	r8, r2
 80060b8:	461d      	mov	r5, r3
 80060ba:	f7ff fcd1 	bl	8005a60 <_Balloc>
 80060be:	4604      	mov	r4, r0
 80060c0:	b930      	cbnz	r0, 80060d0 <__d2b+0x24>
 80060c2:	4602      	mov	r2, r0
 80060c4:	f240 310a 	movw	r1, #778	; 0x30a
 80060c8:	4b24      	ldr	r3, [pc, #144]	; (800615c <__d2b+0xb0>)
 80060ca:	4825      	ldr	r0, [pc, #148]	; (8006160 <__d2b+0xb4>)
 80060cc:	f000 fbb8 	bl	8006840 <__assert_func>
 80060d0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80060d4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80060d8:	bb2d      	cbnz	r5, 8006126 <__d2b+0x7a>
 80060da:	9301      	str	r3, [sp, #4]
 80060dc:	f1b8 0300 	subs.w	r3, r8, #0
 80060e0:	d026      	beq.n	8006130 <__d2b+0x84>
 80060e2:	4668      	mov	r0, sp
 80060e4:	9300      	str	r3, [sp, #0]
 80060e6:	f7ff fd83 	bl	8005bf0 <__lo0bits>
 80060ea:	9900      	ldr	r1, [sp, #0]
 80060ec:	b1f0      	cbz	r0, 800612c <__d2b+0x80>
 80060ee:	9a01      	ldr	r2, [sp, #4]
 80060f0:	f1c0 0320 	rsb	r3, r0, #32
 80060f4:	fa02 f303 	lsl.w	r3, r2, r3
 80060f8:	430b      	orrs	r3, r1
 80060fa:	40c2      	lsrs	r2, r0
 80060fc:	6163      	str	r3, [r4, #20]
 80060fe:	9201      	str	r2, [sp, #4]
 8006100:	9b01      	ldr	r3, [sp, #4]
 8006102:	2b00      	cmp	r3, #0
 8006104:	bf14      	ite	ne
 8006106:	2102      	movne	r1, #2
 8006108:	2101      	moveq	r1, #1
 800610a:	61a3      	str	r3, [r4, #24]
 800610c:	6121      	str	r1, [r4, #16]
 800610e:	b1c5      	cbz	r5, 8006142 <__d2b+0x96>
 8006110:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006114:	4405      	add	r5, r0
 8006116:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800611a:	603d      	str	r5, [r7, #0]
 800611c:	6030      	str	r0, [r6, #0]
 800611e:	4620      	mov	r0, r4
 8006120:	b002      	add	sp, #8
 8006122:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006126:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800612a:	e7d6      	b.n	80060da <__d2b+0x2e>
 800612c:	6161      	str	r1, [r4, #20]
 800612e:	e7e7      	b.n	8006100 <__d2b+0x54>
 8006130:	a801      	add	r0, sp, #4
 8006132:	f7ff fd5d 	bl	8005bf0 <__lo0bits>
 8006136:	2101      	movs	r1, #1
 8006138:	9b01      	ldr	r3, [sp, #4]
 800613a:	6121      	str	r1, [r4, #16]
 800613c:	6163      	str	r3, [r4, #20]
 800613e:	3020      	adds	r0, #32
 8006140:	e7e5      	b.n	800610e <__d2b+0x62>
 8006142:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8006146:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800614a:	6038      	str	r0, [r7, #0]
 800614c:	6918      	ldr	r0, [r3, #16]
 800614e:	f7ff fd2f 	bl	8005bb0 <__hi0bits>
 8006152:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8006156:	6031      	str	r1, [r6, #0]
 8006158:	e7e1      	b.n	800611e <__d2b+0x72>
 800615a:	bf00      	nop
 800615c:	08006da7 	.word	0x08006da7
 8006160:	08006e18 	.word	0x08006e18

08006164 <_calloc_r>:
 8006164:	b570      	push	{r4, r5, r6, lr}
 8006166:	fba1 5402 	umull	r5, r4, r1, r2
 800616a:	b934      	cbnz	r4, 800617a <_calloc_r+0x16>
 800616c:	4629      	mov	r1, r5
 800616e:	f000 f875 	bl	800625c <_malloc_r>
 8006172:	4606      	mov	r6, r0
 8006174:	b928      	cbnz	r0, 8006182 <_calloc_r+0x1e>
 8006176:	4630      	mov	r0, r6
 8006178:	bd70      	pop	{r4, r5, r6, pc}
 800617a:	220c      	movs	r2, #12
 800617c:	2600      	movs	r6, #0
 800617e:	6002      	str	r2, [r0, #0]
 8006180:	e7f9      	b.n	8006176 <_calloc_r+0x12>
 8006182:	462a      	mov	r2, r5
 8006184:	4621      	mov	r1, r4
 8006186:	f7fe f84d 	bl	8004224 <memset>
 800618a:	e7f4      	b.n	8006176 <_calloc_r+0x12>

0800618c <_free_r>:
 800618c:	b538      	push	{r3, r4, r5, lr}
 800618e:	4605      	mov	r5, r0
 8006190:	2900      	cmp	r1, #0
 8006192:	d040      	beq.n	8006216 <_free_r+0x8a>
 8006194:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006198:	1f0c      	subs	r4, r1, #4
 800619a:	2b00      	cmp	r3, #0
 800619c:	bfb8      	it	lt
 800619e:	18e4      	addlt	r4, r4, r3
 80061a0:	f000 fcd6 	bl	8006b50 <__malloc_lock>
 80061a4:	4a1c      	ldr	r2, [pc, #112]	; (8006218 <_free_r+0x8c>)
 80061a6:	6813      	ldr	r3, [r2, #0]
 80061a8:	b933      	cbnz	r3, 80061b8 <_free_r+0x2c>
 80061aa:	6063      	str	r3, [r4, #4]
 80061ac:	6014      	str	r4, [r2, #0]
 80061ae:	4628      	mov	r0, r5
 80061b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80061b4:	f000 bcd2 	b.w	8006b5c <__malloc_unlock>
 80061b8:	42a3      	cmp	r3, r4
 80061ba:	d908      	bls.n	80061ce <_free_r+0x42>
 80061bc:	6820      	ldr	r0, [r4, #0]
 80061be:	1821      	adds	r1, r4, r0
 80061c0:	428b      	cmp	r3, r1
 80061c2:	bf01      	itttt	eq
 80061c4:	6819      	ldreq	r1, [r3, #0]
 80061c6:	685b      	ldreq	r3, [r3, #4]
 80061c8:	1809      	addeq	r1, r1, r0
 80061ca:	6021      	streq	r1, [r4, #0]
 80061cc:	e7ed      	b.n	80061aa <_free_r+0x1e>
 80061ce:	461a      	mov	r2, r3
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	b10b      	cbz	r3, 80061d8 <_free_r+0x4c>
 80061d4:	42a3      	cmp	r3, r4
 80061d6:	d9fa      	bls.n	80061ce <_free_r+0x42>
 80061d8:	6811      	ldr	r1, [r2, #0]
 80061da:	1850      	adds	r0, r2, r1
 80061dc:	42a0      	cmp	r0, r4
 80061de:	d10b      	bne.n	80061f8 <_free_r+0x6c>
 80061e0:	6820      	ldr	r0, [r4, #0]
 80061e2:	4401      	add	r1, r0
 80061e4:	1850      	adds	r0, r2, r1
 80061e6:	4283      	cmp	r3, r0
 80061e8:	6011      	str	r1, [r2, #0]
 80061ea:	d1e0      	bne.n	80061ae <_free_r+0x22>
 80061ec:	6818      	ldr	r0, [r3, #0]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	4401      	add	r1, r0
 80061f2:	6011      	str	r1, [r2, #0]
 80061f4:	6053      	str	r3, [r2, #4]
 80061f6:	e7da      	b.n	80061ae <_free_r+0x22>
 80061f8:	d902      	bls.n	8006200 <_free_r+0x74>
 80061fa:	230c      	movs	r3, #12
 80061fc:	602b      	str	r3, [r5, #0]
 80061fe:	e7d6      	b.n	80061ae <_free_r+0x22>
 8006200:	6820      	ldr	r0, [r4, #0]
 8006202:	1821      	adds	r1, r4, r0
 8006204:	428b      	cmp	r3, r1
 8006206:	bf01      	itttt	eq
 8006208:	6819      	ldreq	r1, [r3, #0]
 800620a:	685b      	ldreq	r3, [r3, #4]
 800620c:	1809      	addeq	r1, r1, r0
 800620e:	6021      	streq	r1, [r4, #0]
 8006210:	6063      	str	r3, [r4, #4]
 8006212:	6054      	str	r4, [r2, #4]
 8006214:	e7cb      	b.n	80061ae <_free_r+0x22>
 8006216:	bd38      	pop	{r3, r4, r5, pc}
 8006218:	20000370 	.word	0x20000370

0800621c <sbrk_aligned>:
 800621c:	b570      	push	{r4, r5, r6, lr}
 800621e:	4e0e      	ldr	r6, [pc, #56]	; (8006258 <sbrk_aligned+0x3c>)
 8006220:	460c      	mov	r4, r1
 8006222:	6831      	ldr	r1, [r6, #0]
 8006224:	4605      	mov	r5, r0
 8006226:	b911      	cbnz	r1, 800622e <sbrk_aligned+0x12>
 8006228:	f000 f9e4 	bl	80065f4 <_sbrk_r>
 800622c:	6030      	str	r0, [r6, #0]
 800622e:	4621      	mov	r1, r4
 8006230:	4628      	mov	r0, r5
 8006232:	f000 f9df 	bl	80065f4 <_sbrk_r>
 8006236:	1c43      	adds	r3, r0, #1
 8006238:	d00a      	beq.n	8006250 <sbrk_aligned+0x34>
 800623a:	1cc4      	adds	r4, r0, #3
 800623c:	f024 0403 	bic.w	r4, r4, #3
 8006240:	42a0      	cmp	r0, r4
 8006242:	d007      	beq.n	8006254 <sbrk_aligned+0x38>
 8006244:	1a21      	subs	r1, r4, r0
 8006246:	4628      	mov	r0, r5
 8006248:	f000 f9d4 	bl	80065f4 <_sbrk_r>
 800624c:	3001      	adds	r0, #1
 800624e:	d101      	bne.n	8006254 <sbrk_aligned+0x38>
 8006250:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006254:	4620      	mov	r0, r4
 8006256:	bd70      	pop	{r4, r5, r6, pc}
 8006258:	20000374 	.word	0x20000374

0800625c <_malloc_r>:
 800625c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006260:	1ccd      	adds	r5, r1, #3
 8006262:	f025 0503 	bic.w	r5, r5, #3
 8006266:	3508      	adds	r5, #8
 8006268:	2d0c      	cmp	r5, #12
 800626a:	bf38      	it	cc
 800626c:	250c      	movcc	r5, #12
 800626e:	2d00      	cmp	r5, #0
 8006270:	4607      	mov	r7, r0
 8006272:	db01      	blt.n	8006278 <_malloc_r+0x1c>
 8006274:	42a9      	cmp	r1, r5
 8006276:	d905      	bls.n	8006284 <_malloc_r+0x28>
 8006278:	230c      	movs	r3, #12
 800627a:	2600      	movs	r6, #0
 800627c:	603b      	str	r3, [r7, #0]
 800627e:	4630      	mov	r0, r6
 8006280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006284:	4e2e      	ldr	r6, [pc, #184]	; (8006340 <_malloc_r+0xe4>)
 8006286:	f000 fc63 	bl	8006b50 <__malloc_lock>
 800628a:	6833      	ldr	r3, [r6, #0]
 800628c:	461c      	mov	r4, r3
 800628e:	bb34      	cbnz	r4, 80062de <_malloc_r+0x82>
 8006290:	4629      	mov	r1, r5
 8006292:	4638      	mov	r0, r7
 8006294:	f7ff ffc2 	bl	800621c <sbrk_aligned>
 8006298:	1c43      	adds	r3, r0, #1
 800629a:	4604      	mov	r4, r0
 800629c:	d14d      	bne.n	800633a <_malloc_r+0xde>
 800629e:	6834      	ldr	r4, [r6, #0]
 80062a0:	4626      	mov	r6, r4
 80062a2:	2e00      	cmp	r6, #0
 80062a4:	d140      	bne.n	8006328 <_malloc_r+0xcc>
 80062a6:	6823      	ldr	r3, [r4, #0]
 80062a8:	4631      	mov	r1, r6
 80062aa:	4638      	mov	r0, r7
 80062ac:	eb04 0803 	add.w	r8, r4, r3
 80062b0:	f000 f9a0 	bl	80065f4 <_sbrk_r>
 80062b4:	4580      	cmp	r8, r0
 80062b6:	d13a      	bne.n	800632e <_malloc_r+0xd2>
 80062b8:	6821      	ldr	r1, [r4, #0]
 80062ba:	3503      	adds	r5, #3
 80062bc:	1a6d      	subs	r5, r5, r1
 80062be:	f025 0503 	bic.w	r5, r5, #3
 80062c2:	3508      	adds	r5, #8
 80062c4:	2d0c      	cmp	r5, #12
 80062c6:	bf38      	it	cc
 80062c8:	250c      	movcc	r5, #12
 80062ca:	4638      	mov	r0, r7
 80062cc:	4629      	mov	r1, r5
 80062ce:	f7ff ffa5 	bl	800621c <sbrk_aligned>
 80062d2:	3001      	adds	r0, #1
 80062d4:	d02b      	beq.n	800632e <_malloc_r+0xd2>
 80062d6:	6823      	ldr	r3, [r4, #0]
 80062d8:	442b      	add	r3, r5
 80062da:	6023      	str	r3, [r4, #0]
 80062dc:	e00e      	b.n	80062fc <_malloc_r+0xa0>
 80062de:	6822      	ldr	r2, [r4, #0]
 80062e0:	1b52      	subs	r2, r2, r5
 80062e2:	d41e      	bmi.n	8006322 <_malloc_r+0xc6>
 80062e4:	2a0b      	cmp	r2, #11
 80062e6:	d916      	bls.n	8006316 <_malloc_r+0xba>
 80062e8:	1961      	adds	r1, r4, r5
 80062ea:	42a3      	cmp	r3, r4
 80062ec:	6025      	str	r5, [r4, #0]
 80062ee:	bf18      	it	ne
 80062f0:	6059      	strne	r1, [r3, #4]
 80062f2:	6863      	ldr	r3, [r4, #4]
 80062f4:	bf08      	it	eq
 80062f6:	6031      	streq	r1, [r6, #0]
 80062f8:	5162      	str	r2, [r4, r5]
 80062fa:	604b      	str	r3, [r1, #4]
 80062fc:	4638      	mov	r0, r7
 80062fe:	f104 060b 	add.w	r6, r4, #11
 8006302:	f000 fc2b 	bl	8006b5c <__malloc_unlock>
 8006306:	f026 0607 	bic.w	r6, r6, #7
 800630a:	1d23      	adds	r3, r4, #4
 800630c:	1af2      	subs	r2, r6, r3
 800630e:	d0b6      	beq.n	800627e <_malloc_r+0x22>
 8006310:	1b9b      	subs	r3, r3, r6
 8006312:	50a3      	str	r3, [r4, r2]
 8006314:	e7b3      	b.n	800627e <_malloc_r+0x22>
 8006316:	6862      	ldr	r2, [r4, #4]
 8006318:	42a3      	cmp	r3, r4
 800631a:	bf0c      	ite	eq
 800631c:	6032      	streq	r2, [r6, #0]
 800631e:	605a      	strne	r2, [r3, #4]
 8006320:	e7ec      	b.n	80062fc <_malloc_r+0xa0>
 8006322:	4623      	mov	r3, r4
 8006324:	6864      	ldr	r4, [r4, #4]
 8006326:	e7b2      	b.n	800628e <_malloc_r+0x32>
 8006328:	4634      	mov	r4, r6
 800632a:	6876      	ldr	r6, [r6, #4]
 800632c:	e7b9      	b.n	80062a2 <_malloc_r+0x46>
 800632e:	230c      	movs	r3, #12
 8006330:	4638      	mov	r0, r7
 8006332:	603b      	str	r3, [r7, #0]
 8006334:	f000 fc12 	bl	8006b5c <__malloc_unlock>
 8006338:	e7a1      	b.n	800627e <_malloc_r+0x22>
 800633a:	6025      	str	r5, [r4, #0]
 800633c:	e7de      	b.n	80062fc <_malloc_r+0xa0>
 800633e:	bf00      	nop
 8006340:	20000370 	.word	0x20000370

08006344 <__sfputc_r>:
 8006344:	6893      	ldr	r3, [r2, #8]
 8006346:	b410      	push	{r4}
 8006348:	3b01      	subs	r3, #1
 800634a:	2b00      	cmp	r3, #0
 800634c:	6093      	str	r3, [r2, #8]
 800634e:	da07      	bge.n	8006360 <__sfputc_r+0x1c>
 8006350:	6994      	ldr	r4, [r2, #24]
 8006352:	42a3      	cmp	r3, r4
 8006354:	db01      	blt.n	800635a <__sfputc_r+0x16>
 8006356:	290a      	cmp	r1, #10
 8006358:	d102      	bne.n	8006360 <__sfputc_r+0x1c>
 800635a:	bc10      	pop	{r4}
 800635c:	f000 b99e 	b.w	800669c <__swbuf_r>
 8006360:	6813      	ldr	r3, [r2, #0]
 8006362:	1c58      	adds	r0, r3, #1
 8006364:	6010      	str	r0, [r2, #0]
 8006366:	7019      	strb	r1, [r3, #0]
 8006368:	4608      	mov	r0, r1
 800636a:	bc10      	pop	{r4}
 800636c:	4770      	bx	lr

0800636e <__sfputs_r>:
 800636e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006370:	4606      	mov	r6, r0
 8006372:	460f      	mov	r7, r1
 8006374:	4614      	mov	r4, r2
 8006376:	18d5      	adds	r5, r2, r3
 8006378:	42ac      	cmp	r4, r5
 800637a:	d101      	bne.n	8006380 <__sfputs_r+0x12>
 800637c:	2000      	movs	r0, #0
 800637e:	e007      	b.n	8006390 <__sfputs_r+0x22>
 8006380:	463a      	mov	r2, r7
 8006382:	4630      	mov	r0, r6
 8006384:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006388:	f7ff ffdc 	bl	8006344 <__sfputc_r>
 800638c:	1c43      	adds	r3, r0, #1
 800638e:	d1f3      	bne.n	8006378 <__sfputs_r+0xa>
 8006390:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006394 <_vfiprintf_r>:
 8006394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006398:	460d      	mov	r5, r1
 800639a:	4614      	mov	r4, r2
 800639c:	4698      	mov	r8, r3
 800639e:	4606      	mov	r6, r0
 80063a0:	b09d      	sub	sp, #116	; 0x74
 80063a2:	b118      	cbz	r0, 80063ac <_vfiprintf_r+0x18>
 80063a4:	6983      	ldr	r3, [r0, #24]
 80063a6:	b90b      	cbnz	r3, 80063ac <_vfiprintf_r+0x18>
 80063a8:	f7ff fa90 	bl	80058cc <__sinit>
 80063ac:	4b89      	ldr	r3, [pc, #548]	; (80065d4 <_vfiprintf_r+0x240>)
 80063ae:	429d      	cmp	r5, r3
 80063b0:	d11b      	bne.n	80063ea <_vfiprintf_r+0x56>
 80063b2:	6875      	ldr	r5, [r6, #4]
 80063b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80063b6:	07d9      	lsls	r1, r3, #31
 80063b8:	d405      	bmi.n	80063c6 <_vfiprintf_r+0x32>
 80063ba:	89ab      	ldrh	r3, [r5, #12]
 80063bc:	059a      	lsls	r2, r3, #22
 80063be:	d402      	bmi.n	80063c6 <_vfiprintf_r+0x32>
 80063c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80063c2:	f7ff fb26 	bl	8005a12 <__retarget_lock_acquire_recursive>
 80063c6:	89ab      	ldrh	r3, [r5, #12]
 80063c8:	071b      	lsls	r3, r3, #28
 80063ca:	d501      	bpl.n	80063d0 <_vfiprintf_r+0x3c>
 80063cc:	692b      	ldr	r3, [r5, #16]
 80063ce:	b9eb      	cbnz	r3, 800640c <_vfiprintf_r+0x78>
 80063d0:	4629      	mov	r1, r5
 80063d2:	4630      	mov	r0, r6
 80063d4:	f000 f9c6 	bl	8006764 <__swsetup_r>
 80063d8:	b1c0      	cbz	r0, 800640c <_vfiprintf_r+0x78>
 80063da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80063dc:	07dc      	lsls	r4, r3, #31
 80063de:	d50e      	bpl.n	80063fe <_vfiprintf_r+0x6a>
 80063e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80063e4:	b01d      	add	sp, #116	; 0x74
 80063e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063ea:	4b7b      	ldr	r3, [pc, #492]	; (80065d8 <_vfiprintf_r+0x244>)
 80063ec:	429d      	cmp	r5, r3
 80063ee:	d101      	bne.n	80063f4 <_vfiprintf_r+0x60>
 80063f0:	68b5      	ldr	r5, [r6, #8]
 80063f2:	e7df      	b.n	80063b4 <_vfiprintf_r+0x20>
 80063f4:	4b79      	ldr	r3, [pc, #484]	; (80065dc <_vfiprintf_r+0x248>)
 80063f6:	429d      	cmp	r5, r3
 80063f8:	bf08      	it	eq
 80063fa:	68f5      	ldreq	r5, [r6, #12]
 80063fc:	e7da      	b.n	80063b4 <_vfiprintf_r+0x20>
 80063fe:	89ab      	ldrh	r3, [r5, #12]
 8006400:	0598      	lsls	r0, r3, #22
 8006402:	d4ed      	bmi.n	80063e0 <_vfiprintf_r+0x4c>
 8006404:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006406:	f7ff fb05 	bl	8005a14 <__retarget_lock_release_recursive>
 800640a:	e7e9      	b.n	80063e0 <_vfiprintf_r+0x4c>
 800640c:	2300      	movs	r3, #0
 800640e:	9309      	str	r3, [sp, #36]	; 0x24
 8006410:	2320      	movs	r3, #32
 8006412:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006416:	2330      	movs	r3, #48	; 0x30
 8006418:	f04f 0901 	mov.w	r9, #1
 800641c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006420:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80065e0 <_vfiprintf_r+0x24c>
 8006424:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006428:	4623      	mov	r3, r4
 800642a:	469a      	mov	sl, r3
 800642c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006430:	b10a      	cbz	r2, 8006436 <_vfiprintf_r+0xa2>
 8006432:	2a25      	cmp	r2, #37	; 0x25
 8006434:	d1f9      	bne.n	800642a <_vfiprintf_r+0x96>
 8006436:	ebba 0b04 	subs.w	fp, sl, r4
 800643a:	d00b      	beq.n	8006454 <_vfiprintf_r+0xc0>
 800643c:	465b      	mov	r3, fp
 800643e:	4622      	mov	r2, r4
 8006440:	4629      	mov	r1, r5
 8006442:	4630      	mov	r0, r6
 8006444:	f7ff ff93 	bl	800636e <__sfputs_r>
 8006448:	3001      	adds	r0, #1
 800644a:	f000 80aa 	beq.w	80065a2 <_vfiprintf_r+0x20e>
 800644e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006450:	445a      	add	r2, fp
 8006452:	9209      	str	r2, [sp, #36]	; 0x24
 8006454:	f89a 3000 	ldrb.w	r3, [sl]
 8006458:	2b00      	cmp	r3, #0
 800645a:	f000 80a2 	beq.w	80065a2 <_vfiprintf_r+0x20e>
 800645e:	2300      	movs	r3, #0
 8006460:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006464:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006468:	f10a 0a01 	add.w	sl, sl, #1
 800646c:	9304      	str	r3, [sp, #16]
 800646e:	9307      	str	r3, [sp, #28]
 8006470:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006474:	931a      	str	r3, [sp, #104]	; 0x68
 8006476:	4654      	mov	r4, sl
 8006478:	2205      	movs	r2, #5
 800647a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800647e:	4858      	ldr	r0, [pc, #352]	; (80065e0 <_vfiprintf_r+0x24c>)
 8006480:	f7ff fad2 	bl	8005a28 <memchr>
 8006484:	9a04      	ldr	r2, [sp, #16]
 8006486:	b9d8      	cbnz	r0, 80064c0 <_vfiprintf_r+0x12c>
 8006488:	06d1      	lsls	r1, r2, #27
 800648a:	bf44      	itt	mi
 800648c:	2320      	movmi	r3, #32
 800648e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006492:	0713      	lsls	r3, r2, #28
 8006494:	bf44      	itt	mi
 8006496:	232b      	movmi	r3, #43	; 0x2b
 8006498:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800649c:	f89a 3000 	ldrb.w	r3, [sl]
 80064a0:	2b2a      	cmp	r3, #42	; 0x2a
 80064a2:	d015      	beq.n	80064d0 <_vfiprintf_r+0x13c>
 80064a4:	4654      	mov	r4, sl
 80064a6:	2000      	movs	r0, #0
 80064a8:	f04f 0c0a 	mov.w	ip, #10
 80064ac:	9a07      	ldr	r2, [sp, #28]
 80064ae:	4621      	mov	r1, r4
 80064b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80064b4:	3b30      	subs	r3, #48	; 0x30
 80064b6:	2b09      	cmp	r3, #9
 80064b8:	d94e      	bls.n	8006558 <_vfiprintf_r+0x1c4>
 80064ba:	b1b0      	cbz	r0, 80064ea <_vfiprintf_r+0x156>
 80064bc:	9207      	str	r2, [sp, #28]
 80064be:	e014      	b.n	80064ea <_vfiprintf_r+0x156>
 80064c0:	eba0 0308 	sub.w	r3, r0, r8
 80064c4:	fa09 f303 	lsl.w	r3, r9, r3
 80064c8:	4313      	orrs	r3, r2
 80064ca:	46a2      	mov	sl, r4
 80064cc:	9304      	str	r3, [sp, #16]
 80064ce:	e7d2      	b.n	8006476 <_vfiprintf_r+0xe2>
 80064d0:	9b03      	ldr	r3, [sp, #12]
 80064d2:	1d19      	adds	r1, r3, #4
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	9103      	str	r1, [sp, #12]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	bfbb      	ittet	lt
 80064dc:	425b      	neglt	r3, r3
 80064de:	f042 0202 	orrlt.w	r2, r2, #2
 80064e2:	9307      	strge	r3, [sp, #28]
 80064e4:	9307      	strlt	r3, [sp, #28]
 80064e6:	bfb8      	it	lt
 80064e8:	9204      	strlt	r2, [sp, #16]
 80064ea:	7823      	ldrb	r3, [r4, #0]
 80064ec:	2b2e      	cmp	r3, #46	; 0x2e
 80064ee:	d10c      	bne.n	800650a <_vfiprintf_r+0x176>
 80064f0:	7863      	ldrb	r3, [r4, #1]
 80064f2:	2b2a      	cmp	r3, #42	; 0x2a
 80064f4:	d135      	bne.n	8006562 <_vfiprintf_r+0x1ce>
 80064f6:	9b03      	ldr	r3, [sp, #12]
 80064f8:	3402      	adds	r4, #2
 80064fa:	1d1a      	adds	r2, r3, #4
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	9203      	str	r2, [sp, #12]
 8006500:	2b00      	cmp	r3, #0
 8006502:	bfb8      	it	lt
 8006504:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006508:	9305      	str	r3, [sp, #20]
 800650a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80065e4 <_vfiprintf_r+0x250>
 800650e:	2203      	movs	r2, #3
 8006510:	4650      	mov	r0, sl
 8006512:	7821      	ldrb	r1, [r4, #0]
 8006514:	f7ff fa88 	bl	8005a28 <memchr>
 8006518:	b140      	cbz	r0, 800652c <_vfiprintf_r+0x198>
 800651a:	2340      	movs	r3, #64	; 0x40
 800651c:	eba0 000a 	sub.w	r0, r0, sl
 8006520:	fa03 f000 	lsl.w	r0, r3, r0
 8006524:	9b04      	ldr	r3, [sp, #16]
 8006526:	3401      	adds	r4, #1
 8006528:	4303      	orrs	r3, r0
 800652a:	9304      	str	r3, [sp, #16]
 800652c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006530:	2206      	movs	r2, #6
 8006532:	482d      	ldr	r0, [pc, #180]	; (80065e8 <_vfiprintf_r+0x254>)
 8006534:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006538:	f7ff fa76 	bl	8005a28 <memchr>
 800653c:	2800      	cmp	r0, #0
 800653e:	d03f      	beq.n	80065c0 <_vfiprintf_r+0x22c>
 8006540:	4b2a      	ldr	r3, [pc, #168]	; (80065ec <_vfiprintf_r+0x258>)
 8006542:	bb1b      	cbnz	r3, 800658c <_vfiprintf_r+0x1f8>
 8006544:	9b03      	ldr	r3, [sp, #12]
 8006546:	3307      	adds	r3, #7
 8006548:	f023 0307 	bic.w	r3, r3, #7
 800654c:	3308      	adds	r3, #8
 800654e:	9303      	str	r3, [sp, #12]
 8006550:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006552:	443b      	add	r3, r7
 8006554:	9309      	str	r3, [sp, #36]	; 0x24
 8006556:	e767      	b.n	8006428 <_vfiprintf_r+0x94>
 8006558:	460c      	mov	r4, r1
 800655a:	2001      	movs	r0, #1
 800655c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006560:	e7a5      	b.n	80064ae <_vfiprintf_r+0x11a>
 8006562:	2300      	movs	r3, #0
 8006564:	f04f 0c0a 	mov.w	ip, #10
 8006568:	4619      	mov	r1, r3
 800656a:	3401      	adds	r4, #1
 800656c:	9305      	str	r3, [sp, #20]
 800656e:	4620      	mov	r0, r4
 8006570:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006574:	3a30      	subs	r2, #48	; 0x30
 8006576:	2a09      	cmp	r2, #9
 8006578:	d903      	bls.n	8006582 <_vfiprintf_r+0x1ee>
 800657a:	2b00      	cmp	r3, #0
 800657c:	d0c5      	beq.n	800650a <_vfiprintf_r+0x176>
 800657e:	9105      	str	r1, [sp, #20]
 8006580:	e7c3      	b.n	800650a <_vfiprintf_r+0x176>
 8006582:	4604      	mov	r4, r0
 8006584:	2301      	movs	r3, #1
 8006586:	fb0c 2101 	mla	r1, ip, r1, r2
 800658a:	e7f0      	b.n	800656e <_vfiprintf_r+0x1da>
 800658c:	ab03      	add	r3, sp, #12
 800658e:	9300      	str	r3, [sp, #0]
 8006590:	462a      	mov	r2, r5
 8006592:	4630      	mov	r0, r6
 8006594:	4b16      	ldr	r3, [pc, #88]	; (80065f0 <_vfiprintf_r+0x25c>)
 8006596:	a904      	add	r1, sp, #16
 8006598:	f7fd feea 	bl	8004370 <_printf_float>
 800659c:	4607      	mov	r7, r0
 800659e:	1c78      	adds	r0, r7, #1
 80065a0:	d1d6      	bne.n	8006550 <_vfiprintf_r+0x1bc>
 80065a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80065a4:	07d9      	lsls	r1, r3, #31
 80065a6:	d405      	bmi.n	80065b4 <_vfiprintf_r+0x220>
 80065a8:	89ab      	ldrh	r3, [r5, #12]
 80065aa:	059a      	lsls	r2, r3, #22
 80065ac:	d402      	bmi.n	80065b4 <_vfiprintf_r+0x220>
 80065ae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80065b0:	f7ff fa30 	bl	8005a14 <__retarget_lock_release_recursive>
 80065b4:	89ab      	ldrh	r3, [r5, #12]
 80065b6:	065b      	lsls	r3, r3, #25
 80065b8:	f53f af12 	bmi.w	80063e0 <_vfiprintf_r+0x4c>
 80065bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80065be:	e711      	b.n	80063e4 <_vfiprintf_r+0x50>
 80065c0:	ab03      	add	r3, sp, #12
 80065c2:	9300      	str	r3, [sp, #0]
 80065c4:	462a      	mov	r2, r5
 80065c6:	4630      	mov	r0, r6
 80065c8:	4b09      	ldr	r3, [pc, #36]	; (80065f0 <_vfiprintf_r+0x25c>)
 80065ca:	a904      	add	r1, sp, #16
 80065cc:	f7fe f96c 	bl	80048a8 <_printf_i>
 80065d0:	e7e4      	b.n	800659c <_vfiprintf_r+0x208>
 80065d2:	bf00      	nop
 80065d4:	08006dd8 	.word	0x08006dd8
 80065d8:	08006df8 	.word	0x08006df8
 80065dc:	08006db8 	.word	0x08006db8
 80065e0:	08006f74 	.word	0x08006f74
 80065e4:	08006f7a 	.word	0x08006f7a
 80065e8:	08006f7e 	.word	0x08006f7e
 80065ec:	08004371 	.word	0x08004371
 80065f0:	0800636f 	.word	0x0800636f

080065f4 <_sbrk_r>:
 80065f4:	b538      	push	{r3, r4, r5, lr}
 80065f6:	2300      	movs	r3, #0
 80065f8:	4d05      	ldr	r5, [pc, #20]	; (8006610 <_sbrk_r+0x1c>)
 80065fa:	4604      	mov	r4, r0
 80065fc:	4608      	mov	r0, r1
 80065fe:	602b      	str	r3, [r5, #0]
 8006600:	f7fb f97a 	bl	80018f8 <_sbrk>
 8006604:	1c43      	adds	r3, r0, #1
 8006606:	d102      	bne.n	800660e <_sbrk_r+0x1a>
 8006608:	682b      	ldr	r3, [r5, #0]
 800660a:	b103      	cbz	r3, 800660e <_sbrk_r+0x1a>
 800660c:	6023      	str	r3, [r4, #0]
 800660e:	bd38      	pop	{r3, r4, r5, pc}
 8006610:	20000378 	.word	0x20000378

08006614 <__sread>:
 8006614:	b510      	push	{r4, lr}
 8006616:	460c      	mov	r4, r1
 8006618:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800661c:	f000 faa4 	bl	8006b68 <_read_r>
 8006620:	2800      	cmp	r0, #0
 8006622:	bfab      	itete	ge
 8006624:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006626:	89a3      	ldrhlt	r3, [r4, #12]
 8006628:	181b      	addge	r3, r3, r0
 800662a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800662e:	bfac      	ite	ge
 8006630:	6563      	strge	r3, [r4, #84]	; 0x54
 8006632:	81a3      	strhlt	r3, [r4, #12]
 8006634:	bd10      	pop	{r4, pc}

08006636 <__swrite>:
 8006636:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800663a:	461f      	mov	r7, r3
 800663c:	898b      	ldrh	r3, [r1, #12]
 800663e:	4605      	mov	r5, r0
 8006640:	05db      	lsls	r3, r3, #23
 8006642:	460c      	mov	r4, r1
 8006644:	4616      	mov	r6, r2
 8006646:	d505      	bpl.n	8006654 <__swrite+0x1e>
 8006648:	2302      	movs	r3, #2
 800664a:	2200      	movs	r2, #0
 800664c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006650:	f000 f9f4 	bl	8006a3c <_lseek_r>
 8006654:	89a3      	ldrh	r3, [r4, #12]
 8006656:	4632      	mov	r2, r6
 8006658:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800665c:	81a3      	strh	r3, [r4, #12]
 800665e:	4628      	mov	r0, r5
 8006660:	463b      	mov	r3, r7
 8006662:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006666:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800666a:	f000 b869 	b.w	8006740 <_write_r>

0800666e <__sseek>:
 800666e:	b510      	push	{r4, lr}
 8006670:	460c      	mov	r4, r1
 8006672:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006676:	f000 f9e1 	bl	8006a3c <_lseek_r>
 800667a:	1c43      	adds	r3, r0, #1
 800667c:	89a3      	ldrh	r3, [r4, #12]
 800667e:	bf15      	itete	ne
 8006680:	6560      	strne	r0, [r4, #84]	; 0x54
 8006682:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006686:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800668a:	81a3      	strheq	r3, [r4, #12]
 800668c:	bf18      	it	ne
 800668e:	81a3      	strhne	r3, [r4, #12]
 8006690:	bd10      	pop	{r4, pc}

08006692 <__sclose>:
 8006692:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006696:	f000 b8f1 	b.w	800687c <_close_r>
	...

0800669c <__swbuf_r>:
 800669c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800669e:	460e      	mov	r6, r1
 80066a0:	4614      	mov	r4, r2
 80066a2:	4605      	mov	r5, r0
 80066a4:	b118      	cbz	r0, 80066ae <__swbuf_r+0x12>
 80066a6:	6983      	ldr	r3, [r0, #24]
 80066a8:	b90b      	cbnz	r3, 80066ae <__swbuf_r+0x12>
 80066aa:	f7ff f90f 	bl	80058cc <__sinit>
 80066ae:	4b21      	ldr	r3, [pc, #132]	; (8006734 <__swbuf_r+0x98>)
 80066b0:	429c      	cmp	r4, r3
 80066b2:	d12b      	bne.n	800670c <__swbuf_r+0x70>
 80066b4:	686c      	ldr	r4, [r5, #4]
 80066b6:	69a3      	ldr	r3, [r4, #24]
 80066b8:	60a3      	str	r3, [r4, #8]
 80066ba:	89a3      	ldrh	r3, [r4, #12]
 80066bc:	071a      	lsls	r2, r3, #28
 80066be:	d52f      	bpl.n	8006720 <__swbuf_r+0x84>
 80066c0:	6923      	ldr	r3, [r4, #16]
 80066c2:	b36b      	cbz	r3, 8006720 <__swbuf_r+0x84>
 80066c4:	6923      	ldr	r3, [r4, #16]
 80066c6:	6820      	ldr	r0, [r4, #0]
 80066c8:	b2f6      	uxtb	r6, r6
 80066ca:	1ac0      	subs	r0, r0, r3
 80066cc:	6963      	ldr	r3, [r4, #20]
 80066ce:	4637      	mov	r7, r6
 80066d0:	4283      	cmp	r3, r0
 80066d2:	dc04      	bgt.n	80066de <__swbuf_r+0x42>
 80066d4:	4621      	mov	r1, r4
 80066d6:	4628      	mov	r0, r5
 80066d8:	f000 f962 	bl	80069a0 <_fflush_r>
 80066dc:	bb30      	cbnz	r0, 800672c <__swbuf_r+0x90>
 80066de:	68a3      	ldr	r3, [r4, #8]
 80066e0:	3001      	adds	r0, #1
 80066e2:	3b01      	subs	r3, #1
 80066e4:	60a3      	str	r3, [r4, #8]
 80066e6:	6823      	ldr	r3, [r4, #0]
 80066e8:	1c5a      	adds	r2, r3, #1
 80066ea:	6022      	str	r2, [r4, #0]
 80066ec:	701e      	strb	r6, [r3, #0]
 80066ee:	6963      	ldr	r3, [r4, #20]
 80066f0:	4283      	cmp	r3, r0
 80066f2:	d004      	beq.n	80066fe <__swbuf_r+0x62>
 80066f4:	89a3      	ldrh	r3, [r4, #12]
 80066f6:	07db      	lsls	r3, r3, #31
 80066f8:	d506      	bpl.n	8006708 <__swbuf_r+0x6c>
 80066fa:	2e0a      	cmp	r6, #10
 80066fc:	d104      	bne.n	8006708 <__swbuf_r+0x6c>
 80066fe:	4621      	mov	r1, r4
 8006700:	4628      	mov	r0, r5
 8006702:	f000 f94d 	bl	80069a0 <_fflush_r>
 8006706:	b988      	cbnz	r0, 800672c <__swbuf_r+0x90>
 8006708:	4638      	mov	r0, r7
 800670a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800670c:	4b0a      	ldr	r3, [pc, #40]	; (8006738 <__swbuf_r+0x9c>)
 800670e:	429c      	cmp	r4, r3
 8006710:	d101      	bne.n	8006716 <__swbuf_r+0x7a>
 8006712:	68ac      	ldr	r4, [r5, #8]
 8006714:	e7cf      	b.n	80066b6 <__swbuf_r+0x1a>
 8006716:	4b09      	ldr	r3, [pc, #36]	; (800673c <__swbuf_r+0xa0>)
 8006718:	429c      	cmp	r4, r3
 800671a:	bf08      	it	eq
 800671c:	68ec      	ldreq	r4, [r5, #12]
 800671e:	e7ca      	b.n	80066b6 <__swbuf_r+0x1a>
 8006720:	4621      	mov	r1, r4
 8006722:	4628      	mov	r0, r5
 8006724:	f000 f81e 	bl	8006764 <__swsetup_r>
 8006728:	2800      	cmp	r0, #0
 800672a:	d0cb      	beq.n	80066c4 <__swbuf_r+0x28>
 800672c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006730:	e7ea      	b.n	8006708 <__swbuf_r+0x6c>
 8006732:	bf00      	nop
 8006734:	08006dd8 	.word	0x08006dd8
 8006738:	08006df8 	.word	0x08006df8
 800673c:	08006db8 	.word	0x08006db8

08006740 <_write_r>:
 8006740:	b538      	push	{r3, r4, r5, lr}
 8006742:	4604      	mov	r4, r0
 8006744:	4608      	mov	r0, r1
 8006746:	4611      	mov	r1, r2
 8006748:	2200      	movs	r2, #0
 800674a:	4d05      	ldr	r5, [pc, #20]	; (8006760 <_write_r+0x20>)
 800674c:	602a      	str	r2, [r5, #0]
 800674e:	461a      	mov	r2, r3
 8006750:	f7fa fda2 	bl	8001298 <_write>
 8006754:	1c43      	adds	r3, r0, #1
 8006756:	d102      	bne.n	800675e <_write_r+0x1e>
 8006758:	682b      	ldr	r3, [r5, #0]
 800675a:	b103      	cbz	r3, 800675e <_write_r+0x1e>
 800675c:	6023      	str	r3, [r4, #0]
 800675e:	bd38      	pop	{r3, r4, r5, pc}
 8006760:	20000378 	.word	0x20000378

08006764 <__swsetup_r>:
 8006764:	4b32      	ldr	r3, [pc, #200]	; (8006830 <__swsetup_r+0xcc>)
 8006766:	b570      	push	{r4, r5, r6, lr}
 8006768:	681d      	ldr	r5, [r3, #0]
 800676a:	4606      	mov	r6, r0
 800676c:	460c      	mov	r4, r1
 800676e:	b125      	cbz	r5, 800677a <__swsetup_r+0x16>
 8006770:	69ab      	ldr	r3, [r5, #24]
 8006772:	b913      	cbnz	r3, 800677a <__swsetup_r+0x16>
 8006774:	4628      	mov	r0, r5
 8006776:	f7ff f8a9 	bl	80058cc <__sinit>
 800677a:	4b2e      	ldr	r3, [pc, #184]	; (8006834 <__swsetup_r+0xd0>)
 800677c:	429c      	cmp	r4, r3
 800677e:	d10f      	bne.n	80067a0 <__swsetup_r+0x3c>
 8006780:	686c      	ldr	r4, [r5, #4]
 8006782:	89a3      	ldrh	r3, [r4, #12]
 8006784:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006788:	0719      	lsls	r1, r3, #28
 800678a:	d42c      	bmi.n	80067e6 <__swsetup_r+0x82>
 800678c:	06dd      	lsls	r5, r3, #27
 800678e:	d411      	bmi.n	80067b4 <__swsetup_r+0x50>
 8006790:	2309      	movs	r3, #9
 8006792:	6033      	str	r3, [r6, #0]
 8006794:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006798:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800679c:	81a3      	strh	r3, [r4, #12]
 800679e:	e03e      	b.n	800681e <__swsetup_r+0xba>
 80067a0:	4b25      	ldr	r3, [pc, #148]	; (8006838 <__swsetup_r+0xd4>)
 80067a2:	429c      	cmp	r4, r3
 80067a4:	d101      	bne.n	80067aa <__swsetup_r+0x46>
 80067a6:	68ac      	ldr	r4, [r5, #8]
 80067a8:	e7eb      	b.n	8006782 <__swsetup_r+0x1e>
 80067aa:	4b24      	ldr	r3, [pc, #144]	; (800683c <__swsetup_r+0xd8>)
 80067ac:	429c      	cmp	r4, r3
 80067ae:	bf08      	it	eq
 80067b0:	68ec      	ldreq	r4, [r5, #12]
 80067b2:	e7e6      	b.n	8006782 <__swsetup_r+0x1e>
 80067b4:	0758      	lsls	r0, r3, #29
 80067b6:	d512      	bpl.n	80067de <__swsetup_r+0x7a>
 80067b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80067ba:	b141      	cbz	r1, 80067ce <__swsetup_r+0x6a>
 80067bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80067c0:	4299      	cmp	r1, r3
 80067c2:	d002      	beq.n	80067ca <__swsetup_r+0x66>
 80067c4:	4630      	mov	r0, r6
 80067c6:	f7ff fce1 	bl	800618c <_free_r>
 80067ca:	2300      	movs	r3, #0
 80067cc:	6363      	str	r3, [r4, #52]	; 0x34
 80067ce:	89a3      	ldrh	r3, [r4, #12]
 80067d0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80067d4:	81a3      	strh	r3, [r4, #12]
 80067d6:	2300      	movs	r3, #0
 80067d8:	6063      	str	r3, [r4, #4]
 80067da:	6923      	ldr	r3, [r4, #16]
 80067dc:	6023      	str	r3, [r4, #0]
 80067de:	89a3      	ldrh	r3, [r4, #12]
 80067e0:	f043 0308 	orr.w	r3, r3, #8
 80067e4:	81a3      	strh	r3, [r4, #12]
 80067e6:	6923      	ldr	r3, [r4, #16]
 80067e8:	b94b      	cbnz	r3, 80067fe <__swsetup_r+0x9a>
 80067ea:	89a3      	ldrh	r3, [r4, #12]
 80067ec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80067f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067f4:	d003      	beq.n	80067fe <__swsetup_r+0x9a>
 80067f6:	4621      	mov	r1, r4
 80067f8:	4630      	mov	r0, r6
 80067fa:	f000 f957 	bl	8006aac <__smakebuf_r>
 80067fe:	89a0      	ldrh	r0, [r4, #12]
 8006800:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006804:	f010 0301 	ands.w	r3, r0, #1
 8006808:	d00a      	beq.n	8006820 <__swsetup_r+0xbc>
 800680a:	2300      	movs	r3, #0
 800680c:	60a3      	str	r3, [r4, #8]
 800680e:	6963      	ldr	r3, [r4, #20]
 8006810:	425b      	negs	r3, r3
 8006812:	61a3      	str	r3, [r4, #24]
 8006814:	6923      	ldr	r3, [r4, #16]
 8006816:	b943      	cbnz	r3, 800682a <__swsetup_r+0xc6>
 8006818:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800681c:	d1ba      	bne.n	8006794 <__swsetup_r+0x30>
 800681e:	bd70      	pop	{r4, r5, r6, pc}
 8006820:	0781      	lsls	r1, r0, #30
 8006822:	bf58      	it	pl
 8006824:	6963      	ldrpl	r3, [r4, #20]
 8006826:	60a3      	str	r3, [r4, #8]
 8006828:	e7f4      	b.n	8006814 <__swsetup_r+0xb0>
 800682a:	2000      	movs	r0, #0
 800682c:	e7f7      	b.n	800681e <__swsetup_r+0xba>
 800682e:	bf00      	nop
 8006830:	2000004c 	.word	0x2000004c
 8006834:	08006dd8 	.word	0x08006dd8
 8006838:	08006df8 	.word	0x08006df8
 800683c:	08006db8 	.word	0x08006db8

08006840 <__assert_func>:
 8006840:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006842:	4614      	mov	r4, r2
 8006844:	461a      	mov	r2, r3
 8006846:	4b09      	ldr	r3, [pc, #36]	; (800686c <__assert_func+0x2c>)
 8006848:	4605      	mov	r5, r0
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	68d8      	ldr	r0, [r3, #12]
 800684e:	b14c      	cbz	r4, 8006864 <__assert_func+0x24>
 8006850:	4b07      	ldr	r3, [pc, #28]	; (8006870 <__assert_func+0x30>)
 8006852:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006856:	9100      	str	r1, [sp, #0]
 8006858:	462b      	mov	r3, r5
 800685a:	4906      	ldr	r1, [pc, #24]	; (8006874 <__assert_func+0x34>)
 800685c:	f000 f8dc 	bl	8006a18 <fiprintf>
 8006860:	f000 f9a1 	bl	8006ba6 <abort>
 8006864:	4b04      	ldr	r3, [pc, #16]	; (8006878 <__assert_func+0x38>)
 8006866:	461c      	mov	r4, r3
 8006868:	e7f3      	b.n	8006852 <__assert_func+0x12>
 800686a:	bf00      	nop
 800686c:	2000004c 	.word	0x2000004c
 8006870:	08006f85 	.word	0x08006f85
 8006874:	08006f92 	.word	0x08006f92
 8006878:	08006fc0 	.word	0x08006fc0

0800687c <_close_r>:
 800687c:	b538      	push	{r3, r4, r5, lr}
 800687e:	2300      	movs	r3, #0
 8006880:	4d05      	ldr	r5, [pc, #20]	; (8006898 <_close_r+0x1c>)
 8006882:	4604      	mov	r4, r0
 8006884:	4608      	mov	r0, r1
 8006886:	602b      	str	r3, [r5, #0]
 8006888:	f7fb f806 	bl	8001898 <_close>
 800688c:	1c43      	adds	r3, r0, #1
 800688e:	d102      	bne.n	8006896 <_close_r+0x1a>
 8006890:	682b      	ldr	r3, [r5, #0]
 8006892:	b103      	cbz	r3, 8006896 <_close_r+0x1a>
 8006894:	6023      	str	r3, [r4, #0]
 8006896:	bd38      	pop	{r3, r4, r5, pc}
 8006898:	20000378 	.word	0x20000378

0800689c <__sflush_r>:
 800689c:	898a      	ldrh	r2, [r1, #12]
 800689e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068a0:	4605      	mov	r5, r0
 80068a2:	0710      	lsls	r0, r2, #28
 80068a4:	460c      	mov	r4, r1
 80068a6:	d457      	bmi.n	8006958 <__sflush_r+0xbc>
 80068a8:	684b      	ldr	r3, [r1, #4]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	dc04      	bgt.n	80068b8 <__sflush_r+0x1c>
 80068ae:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	dc01      	bgt.n	80068b8 <__sflush_r+0x1c>
 80068b4:	2000      	movs	r0, #0
 80068b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80068ba:	2e00      	cmp	r6, #0
 80068bc:	d0fa      	beq.n	80068b4 <__sflush_r+0x18>
 80068be:	2300      	movs	r3, #0
 80068c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80068c4:	682f      	ldr	r7, [r5, #0]
 80068c6:	602b      	str	r3, [r5, #0]
 80068c8:	d032      	beq.n	8006930 <__sflush_r+0x94>
 80068ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80068cc:	89a3      	ldrh	r3, [r4, #12]
 80068ce:	075a      	lsls	r2, r3, #29
 80068d0:	d505      	bpl.n	80068de <__sflush_r+0x42>
 80068d2:	6863      	ldr	r3, [r4, #4]
 80068d4:	1ac0      	subs	r0, r0, r3
 80068d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80068d8:	b10b      	cbz	r3, 80068de <__sflush_r+0x42>
 80068da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80068dc:	1ac0      	subs	r0, r0, r3
 80068de:	2300      	movs	r3, #0
 80068e0:	4602      	mov	r2, r0
 80068e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80068e4:	4628      	mov	r0, r5
 80068e6:	6a21      	ldr	r1, [r4, #32]
 80068e8:	47b0      	blx	r6
 80068ea:	1c43      	adds	r3, r0, #1
 80068ec:	89a3      	ldrh	r3, [r4, #12]
 80068ee:	d106      	bne.n	80068fe <__sflush_r+0x62>
 80068f0:	6829      	ldr	r1, [r5, #0]
 80068f2:	291d      	cmp	r1, #29
 80068f4:	d82c      	bhi.n	8006950 <__sflush_r+0xb4>
 80068f6:	4a29      	ldr	r2, [pc, #164]	; (800699c <__sflush_r+0x100>)
 80068f8:	40ca      	lsrs	r2, r1
 80068fa:	07d6      	lsls	r6, r2, #31
 80068fc:	d528      	bpl.n	8006950 <__sflush_r+0xb4>
 80068fe:	2200      	movs	r2, #0
 8006900:	6062      	str	r2, [r4, #4]
 8006902:	6922      	ldr	r2, [r4, #16]
 8006904:	04d9      	lsls	r1, r3, #19
 8006906:	6022      	str	r2, [r4, #0]
 8006908:	d504      	bpl.n	8006914 <__sflush_r+0x78>
 800690a:	1c42      	adds	r2, r0, #1
 800690c:	d101      	bne.n	8006912 <__sflush_r+0x76>
 800690e:	682b      	ldr	r3, [r5, #0]
 8006910:	b903      	cbnz	r3, 8006914 <__sflush_r+0x78>
 8006912:	6560      	str	r0, [r4, #84]	; 0x54
 8006914:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006916:	602f      	str	r7, [r5, #0]
 8006918:	2900      	cmp	r1, #0
 800691a:	d0cb      	beq.n	80068b4 <__sflush_r+0x18>
 800691c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006920:	4299      	cmp	r1, r3
 8006922:	d002      	beq.n	800692a <__sflush_r+0x8e>
 8006924:	4628      	mov	r0, r5
 8006926:	f7ff fc31 	bl	800618c <_free_r>
 800692a:	2000      	movs	r0, #0
 800692c:	6360      	str	r0, [r4, #52]	; 0x34
 800692e:	e7c2      	b.n	80068b6 <__sflush_r+0x1a>
 8006930:	6a21      	ldr	r1, [r4, #32]
 8006932:	2301      	movs	r3, #1
 8006934:	4628      	mov	r0, r5
 8006936:	47b0      	blx	r6
 8006938:	1c41      	adds	r1, r0, #1
 800693a:	d1c7      	bne.n	80068cc <__sflush_r+0x30>
 800693c:	682b      	ldr	r3, [r5, #0]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d0c4      	beq.n	80068cc <__sflush_r+0x30>
 8006942:	2b1d      	cmp	r3, #29
 8006944:	d001      	beq.n	800694a <__sflush_r+0xae>
 8006946:	2b16      	cmp	r3, #22
 8006948:	d101      	bne.n	800694e <__sflush_r+0xb2>
 800694a:	602f      	str	r7, [r5, #0]
 800694c:	e7b2      	b.n	80068b4 <__sflush_r+0x18>
 800694e:	89a3      	ldrh	r3, [r4, #12]
 8006950:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006954:	81a3      	strh	r3, [r4, #12]
 8006956:	e7ae      	b.n	80068b6 <__sflush_r+0x1a>
 8006958:	690f      	ldr	r7, [r1, #16]
 800695a:	2f00      	cmp	r7, #0
 800695c:	d0aa      	beq.n	80068b4 <__sflush_r+0x18>
 800695e:	0793      	lsls	r3, r2, #30
 8006960:	bf18      	it	ne
 8006962:	2300      	movne	r3, #0
 8006964:	680e      	ldr	r6, [r1, #0]
 8006966:	bf08      	it	eq
 8006968:	694b      	ldreq	r3, [r1, #20]
 800696a:	1bf6      	subs	r6, r6, r7
 800696c:	600f      	str	r7, [r1, #0]
 800696e:	608b      	str	r3, [r1, #8]
 8006970:	2e00      	cmp	r6, #0
 8006972:	dd9f      	ble.n	80068b4 <__sflush_r+0x18>
 8006974:	4633      	mov	r3, r6
 8006976:	463a      	mov	r2, r7
 8006978:	4628      	mov	r0, r5
 800697a:	6a21      	ldr	r1, [r4, #32]
 800697c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006980:	47e0      	blx	ip
 8006982:	2800      	cmp	r0, #0
 8006984:	dc06      	bgt.n	8006994 <__sflush_r+0xf8>
 8006986:	89a3      	ldrh	r3, [r4, #12]
 8006988:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800698c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006990:	81a3      	strh	r3, [r4, #12]
 8006992:	e790      	b.n	80068b6 <__sflush_r+0x1a>
 8006994:	4407      	add	r7, r0
 8006996:	1a36      	subs	r6, r6, r0
 8006998:	e7ea      	b.n	8006970 <__sflush_r+0xd4>
 800699a:	bf00      	nop
 800699c:	20400001 	.word	0x20400001

080069a0 <_fflush_r>:
 80069a0:	b538      	push	{r3, r4, r5, lr}
 80069a2:	690b      	ldr	r3, [r1, #16]
 80069a4:	4605      	mov	r5, r0
 80069a6:	460c      	mov	r4, r1
 80069a8:	b913      	cbnz	r3, 80069b0 <_fflush_r+0x10>
 80069aa:	2500      	movs	r5, #0
 80069ac:	4628      	mov	r0, r5
 80069ae:	bd38      	pop	{r3, r4, r5, pc}
 80069b0:	b118      	cbz	r0, 80069ba <_fflush_r+0x1a>
 80069b2:	6983      	ldr	r3, [r0, #24]
 80069b4:	b90b      	cbnz	r3, 80069ba <_fflush_r+0x1a>
 80069b6:	f7fe ff89 	bl	80058cc <__sinit>
 80069ba:	4b14      	ldr	r3, [pc, #80]	; (8006a0c <_fflush_r+0x6c>)
 80069bc:	429c      	cmp	r4, r3
 80069be:	d11b      	bne.n	80069f8 <_fflush_r+0x58>
 80069c0:	686c      	ldr	r4, [r5, #4]
 80069c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d0ef      	beq.n	80069aa <_fflush_r+0xa>
 80069ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80069cc:	07d0      	lsls	r0, r2, #31
 80069ce:	d404      	bmi.n	80069da <_fflush_r+0x3a>
 80069d0:	0599      	lsls	r1, r3, #22
 80069d2:	d402      	bmi.n	80069da <_fflush_r+0x3a>
 80069d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80069d6:	f7ff f81c 	bl	8005a12 <__retarget_lock_acquire_recursive>
 80069da:	4628      	mov	r0, r5
 80069dc:	4621      	mov	r1, r4
 80069de:	f7ff ff5d 	bl	800689c <__sflush_r>
 80069e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80069e4:	4605      	mov	r5, r0
 80069e6:	07da      	lsls	r2, r3, #31
 80069e8:	d4e0      	bmi.n	80069ac <_fflush_r+0xc>
 80069ea:	89a3      	ldrh	r3, [r4, #12]
 80069ec:	059b      	lsls	r3, r3, #22
 80069ee:	d4dd      	bmi.n	80069ac <_fflush_r+0xc>
 80069f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80069f2:	f7ff f80f 	bl	8005a14 <__retarget_lock_release_recursive>
 80069f6:	e7d9      	b.n	80069ac <_fflush_r+0xc>
 80069f8:	4b05      	ldr	r3, [pc, #20]	; (8006a10 <_fflush_r+0x70>)
 80069fa:	429c      	cmp	r4, r3
 80069fc:	d101      	bne.n	8006a02 <_fflush_r+0x62>
 80069fe:	68ac      	ldr	r4, [r5, #8]
 8006a00:	e7df      	b.n	80069c2 <_fflush_r+0x22>
 8006a02:	4b04      	ldr	r3, [pc, #16]	; (8006a14 <_fflush_r+0x74>)
 8006a04:	429c      	cmp	r4, r3
 8006a06:	bf08      	it	eq
 8006a08:	68ec      	ldreq	r4, [r5, #12]
 8006a0a:	e7da      	b.n	80069c2 <_fflush_r+0x22>
 8006a0c:	08006dd8 	.word	0x08006dd8
 8006a10:	08006df8 	.word	0x08006df8
 8006a14:	08006db8 	.word	0x08006db8

08006a18 <fiprintf>:
 8006a18:	b40e      	push	{r1, r2, r3}
 8006a1a:	b503      	push	{r0, r1, lr}
 8006a1c:	4601      	mov	r1, r0
 8006a1e:	ab03      	add	r3, sp, #12
 8006a20:	4805      	ldr	r0, [pc, #20]	; (8006a38 <fiprintf+0x20>)
 8006a22:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a26:	6800      	ldr	r0, [r0, #0]
 8006a28:	9301      	str	r3, [sp, #4]
 8006a2a:	f7ff fcb3 	bl	8006394 <_vfiprintf_r>
 8006a2e:	b002      	add	sp, #8
 8006a30:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a34:	b003      	add	sp, #12
 8006a36:	4770      	bx	lr
 8006a38:	2000004c 	.word	0x2000004c

08006a3c <_lseek_r>:
 8006a3c:	b538      	push	{r3, r4, r5, lr}
 8006a3e:	4604      	mov	r4, r0
 8006a40:	4608      	mov	r0, r1
 8006a42:	4611      	mov	r1, r2
 8006a44:	2200      	movs	r2, #0
 8006a46:	4d05      	ldr	r5, [pc, #20]	; (8006a5c <_lseek_r+0x20>)
 8006a48:	602a      	str	r2, [r5, #0]
 8006a4a:	461a      	mov	r2, r3
 8006a4c:	f7fa ff48 	bl	80018e0 <_lseek>
 8006a50:	1c43      	adds	r3, r0, #1
 8006a52:	d102      	bne.n	8006a5a <_lseek_r+0x1e>
 8006a54:	682b      	ldr	r3, [r5, #0]
 8006a56:	b103      	cbz	r3, 8006a5a <_lseek_r+0x1e>
 8006a58:	6023      	str	r3, [r4, #0]
 8006a5a:	bd38      	pop	{r3, r4, r5, pc}
 8006a5c:	20000378 	.word	0x20000378

08006a60 <__swhatbuf_r>:
 8006a60:	b570      	push	{r4, r5, r6, lr}
 8006a62:	460e      	mov	r6, r1
 8006a64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a68:	4614      	mov	r4, r2
 8006a6a:	2900      	cmp	r1, #0
 8006a6c:	461d      	mov	r5, r3
 8006a6e:	b096      	sub	sp, #88	; 0x58
 8006a70:	da08      	bge.n	8006a84 <__swhatbuf_r+0x24>
 8006a72:	2200      	movs	r2, #0
 8006a74:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006a78:	602a      	str	r2, [r5, #0]
 8006a7a:	061a      	lsls	r2, r3, #24
 8006a7c:	d410      	bmi.n	8006aa0 <__swhatbuf_r+0x40>
 8006a7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a82:	e00e      	b.n	8006aa2 <__swhatbuf_r+0x42>
 8006a84:	466a      	mov	r2, sp
 8006a86:	f000 f895 	bl	8006bb4 <_fstat_r>
 8006a8a:	2800      	cmp	r0, #0
 8006a8c:	dbf1      	blt.n	8006a72 <__swhatbuf_r+0x12>
 8006a8e:	9a01      	ldr	r2, [sp, #4]
 8006a90:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006a94:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006a98:	425a      	negs	r2, r3
 8006a9a:	415a      	adcs	r2, r3
 8006a9c:	602a      	str	r2, [r5, #0]
 8006a9e:	e7ee      	b.n	8006a7e <__swhatbuf_r+0x1e>
 8006aa0:	2340      	movs	r3, #64	; 0x40
 8006aa2:	2000      	movs	r0, #0
 8006aa4:	6023      	str	r3, [r4, #0]
 8006aa6:	b016      	add	sp, #88	; 0x58
 8006aa8:	bd70      	pop	{r4, r5, r6, pc}
	...

08006aac <__smakebuf_r>:
 8006aac:	898b      	ldrh	r3, [r1, #12]
 8006aae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006ab0:	079d      	lsls	r5, r3, #30
 8006ab2:	4606      	mov	r6, r0
 8006ab4:	460c      	mov	r4, r1
 8006ab6:	d507      	bpl.n	8006ac8 <__smakebuf_r+0x1c>
 8006ab8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006abc:	6023      	str	r3, [r4, #0]
 8006abe:	6123      	str	r3, [r4, #16]
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	6163      	str	r3, [r4, #20]
 8006ac4:	b002      	add	sp, #8
 8006ac6:	bd70      	pop	{r4, r5, r6, pc}
 8006ac8:	466a      	mov	r2, sp
 8006aca:	ab01      	add	r3, sp, #4
 8006acc:	f7ff ffc8 	bl	8006a60 <__swhatbuf_r>
 8006ad0:	9900      	ldr	r1, [sp, #0]
 8006ad2:	4605      	mov	r5, r0
 8006ad4:	4630      	mov	r0, r6
 8006ad6:	f7ff fbc1 	bl	800625c <_malloc_r>
 8006ada:	b948      	cbnz	r0, 8006af0 <__smakebuf_r+0x44>
 8006adc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ae0:	059a      	lsls	r2, r3, #22
 8006ae2:	d4ef      	bmi.n	8006ac4 <__smakebuf_r+0x18>
 8006ae4:	f023 0303 	bic.w	r3, r3, #3
 8006ae8:	f043 0302 	orr.w	r3, r3, #2
 8006aec:	81a3      	strh	r3, [r4, #12]
 8006aee:	e7e3      	b.n	8006ab8 <__smakebuf_r+0xc>
 8006af0:	4b0d      	ldr	r3, [pc, #52]	; (8006b28 <__smakebuf_r+0x7c>)
 8006af2:	62b3      	str	r3, [r6, #40]	; 0x28
 8006af4:	89a3      	ldrh	r3, [r4, #12]
 8006af6:	6020      	str	r0, [r4, #0]
 8006af8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006afc:	81a3      	strh	r3, [r4, #12]
 8006afe:	9b00      	ldr	r3, [sp, #0]
 8006b00:	6120      	str	r0, [r4, #16]
 8006b02:	6163      	str	r3, [r4, #20]
 8006b04:	9b01      	ldr	r3, [sp, #4]
 8006b06:	b15b      	cbz	r3, 8006b20 <__smakebuf_r+0x74>
 8006b08:	4630      	mov	r0, r6
 8006b0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b0e:	f000 f863 	bl	8006bd8 <_isatty_r>
 8006b12:	b128      	cbz	r0, 8006b20 <__smakebuf_r+0x74>
 8006b14:	89a3      	ldrh	r3, [r4, #12]
 8006b16:	f023 0303 	bic.w	r3, r3, #3
 8006b1a:	f043 0301 	orr.w	r3, r3, #1
 8006b1e:	81a3      	strh	r3, [r4, #12]
 8006b20:	89a0      	ldrh	r0, [r4, #12]
 8006b22:	4305      	orrs	r5, r0
 8006b24:	81a5      	strh	r5, [r4, #12]
 8006b26:	e7cd      	b.n	8006ac4 <__smakebuf_r+0x18>
 8006b28:	08005865 	.word	0x08005865

08006b2c <__ascii_mbtowc>:
 8006b2c:	b082      	sub	sp, #8
 8006b2e:	b901      	cbnz	r1, 8006b32 <__ascii_mbtowc+0x6>
 8006b30:	a901      	add	r1, sp, #4
 8006b32:	b142      	cbz	r2, 8006b46 <__ascii_mbtowc+0x1a>
 8006b34:	b14b      	cbz	r3, 8006b4a <__ascii_mbtowc+0x1e>
 8006b36:	7813      	ldrb	r3, [r2, #0]
 8006b38:	600b      	str	r3, [r1, #0]
 8006b3a:	7812      	ldrb	r2, [r2, #0]
 8006b3c:	1e10      	subs	r0, r2, #0
 8006b3e:	bf18      	it	ne
 8006b40:	2001      	movne	r0, #1
 8006b42:	b002      	add	sp, #8
 8006b44:	4770      	bx	lr
 8006b46:	4610      	mov	r0, r2
 8006b48:	e7fb      	b.n	8006b42 <__ascii_mbtowc+0x16>
 8006b4a:	f06f 0001 	mvn.w	r0, #1
 8006b4e:	e7f8      	b.n	8006b42 <__ascii_mbtowc+0x16>

08006b50 <__malloc_lock>:
 8006b50:	4801      	ldr	r0, [pc, #4]	; (8006b58 <__malloc_lock+0x8>)
 8006b52:	f7fe bf5e 	b.w	8005a12 <__retarget_lock_acquire_recursive>
 8006b56:	bf00      	nop
 8006b58:	2000036c 	.word	0x2000036c

08006b5c <__malloc_unlock>:
 8006b5c:	4801      	ldr	r0, [pc, #4]	; (8006b64 <__malloc_unlock+0x8>)
 8006b5e:	f7fe bf59 	b.w	8005a14 <__retarget_lock_release_recursive>
 8006b62:	bf00      	nop
 8006b64:	2000036c 	.word	0x2000036c

08006b68 <_read_r>:
 8006b68:	b538      	push	{r3, r4, r5, lr}
 8006b6a:	4604      	mov	r4, r0
 8006b6c:	4608      	mov	r0, r1
 8006b6e:	4611      	mov	r1, r2
 8006b70:	2200      	movs	r2, #0
 8006b72:	4d05      	ldr	r5, [pc, #20]	; (8006b88 <_read_r+0x20>)
 8006b74:	602a      	str	r2, [r5, #0]
 8006b76:	461a      	mov	r2, r3
 8006b78:	f7fa fe71 	bl	800185e <_read>
 8006b7c:	1c43      	adds	r3, r0, #1
 8006b7e:	d102      	bne.n	8006b86 <_read_r+0x1e>
 8006b80:	682b      	ldr	r3, [r5, #0]
 8006b82:	b103      	cbz	r3, 8006b86 <_read_r+0x1e>
 8006b84:	6023      	str	r3, [r4, #0]
 8006b86:	bd38      	pop	{r3, r4, r5, pc}
 8006b88:	20000378 	.word	0x20000378

08006b8c <__ascii_wctomb>:
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	4608      	mov	r0, r1
 8006b90:	b141      	cbz	r1, 8006ba4 <__ascii_wctomb+0x18>
 8006b92:	2aff      	cmp	r2, #255	; 0xff
 8006b94:	d904      	bls.n	8006ba0 <__ascii_wctomb+0x14>
 8006b96:	228a      	movs	r2, #138	; 0x8a
 8006b98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b9c:	601a      	str	r2, [r3, #0]
 8006b9e:	4770      	bx	lr
 8006ba0:	2001      	movs	r0, #1
 8006ba2:	700a      	strb	r2, [r1, #0]
 8006ba4:	4770      	bx	lr

08006ba6 <abort>:
 8006ba6:	2006      	movs	r0, #6
 8006ba8:	b508      	push	{r3, lr}
 8006baa:	f000 f84d 	bl	8006c48 <raise>
 8006bae:	2001      	movs	r0, #1
 8006bb0:	f7fa fe4b 	bl	800184a <_exit>

08006bb4 <_fstat_r>:
 8006bb4:	b538      	push	{r3, r4, r5, lr}
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	4d06      	ldr	r5, [pc, #24]	; (8006bd4 <_fstat_r+0x20>)
 8006bba:	4604      	mov	r4, r0
 8006bbc:	4608      	mov	r0, r1
 8006bbe:	4611      	mov	r1, r2
 8006bc0:	602b      	str	r3, [r5, #0]
 8006bc2:	f7fa fe74 	bl	80018ae <_fstat>
 8006bc6:	1c43      	adds	r3, r0, #1
 8006bc8:	d102      	bne.n	8006bd0 <_fstat_r+0x1c>
 8006bca:	682b      	ldr	r3, [r5, #0]
 8006bcc:	b103      	cbz	r3, 8006bd0 <_fstat_r+0x1c>
 8006bce:	6023      	str	r3, [r4, #0]
 8006bd0:	bd38      	pop	{r3, r4, r5, pc}
 8006bd2:	bf00      	nop
 8006bd4:	20000378 	.word	0x20000378

08006bd8 <_isatty_r>:
 8006bd8:	b538      	push	{r3, r4, r5, lr}
 8006bda:	2300      	movs	r3, #0
 8006bdc:	4d05      	ldr	r5, [pc, #20]	; (8006bf4 <_isatty_r+0x1c>)
 8006bde:	4604      	mov	r4, r0
 8006be0:	4608      	mov	r0, r1
 8006be2:	602b      	str	r3, [r5, #0]
 8006be4:	f7fa fe72 	bl	80018cc <_isatty>
 8006be8:	1c43      	adds	r3, r0, #1
 8006bea:	d102      	bne.n	8006bf2 <_isatty_r+0x1a>
 8006bec:	682b      	ldr	r3, [r5, #0]
 8006bee:	b103      	cbz	r3, 8006bf2 <_isatty_r+0x1a>
 8006bf0:	6023      	str	r3, [r4, #0]
 8006bf2:	bd38      	pop	{r3, r4, r5, pc}
 8006bf4:	20000378 	.word	0x20000378

08006bf8 <_raise_r>:
 8006bf8:	291f      	cmp	r1, #31
 8006bfa:	b538      	push	{r3, r4, r5, lr}
 8006bfc:	4604      	mov	r4, r0
 8006bfe:	460d      	mov	r5, r1
 8006c00:	d904      	bls.n	8006c0c <_raise_r+0x14>
 8006c02:	2316      	movs	r3, #22
 8006c04:	6003      	str	r3, [r0, #0]
 8006c06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c0a:	bd38      	pop	{r3, r4, r5, pc}
 8006c0c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006c0e:	b112      	cbz	r2, 8006c16 <_raise_r+0x1e>
 8006c10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006c14:	b94b      	cbnz	r3, 8006c2a <_raise_r+0x32>
 8006c16:	4620      	mov	r0, r4
 8006c18:	f000 f830 	bl	8006c7c <_getpid_r>
 8006c1c:	462a      	mov	r2, r5
 8006c1e:	4601      	mov	r1, r0
 8006c20:	4620      	mov	r0, r4
 8006c22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c26:	f000 b817 	b.w	8006c58 <_kill_r>
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d00a      	beq.n	8006c44 <_raise_r+0x4c>
 8006c2e:	1c59      	adds	r1, r3, #1
 8006c30:	d103      	bne.n	8006c3a <_raise_r+0x42>
 8006c32:	2316      	movs	r3, #22
 8006c34:	6003      	str	r3, [r0, #0]
 8006c36:	2001      	movs	r0, #1
 8006c38:	e7e7      	b.n	8006c0a <_raise_r+0x12>
 8006c3a:	2400      	movs	r4, #0
 8006c3c:	4628      	mov	r0, r5
 8006c3e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006c42:	4798      	blx	r3
 8006c44:	2000      	movs	r0, #0
 8006c46:	e7e0      	b.n	8006c0a <_raise_r+0x12>

08006c48 <raise>:
 8006c48:	4b02      	ldr	r3, [pc, #8]	; (8006c54 <raise+0xc>)
 8006c4a:	4601      	mov	r1, r0
 8006c4c:	6818      	ldr	r0, [r3, #0]
 8006c4e:	f7ff bfd3 	b.w	8006bf8 <_raise_r>
 8006c52:	bf00      	nop
 8006c54:	2000004c 	.word	0x2000004c

08006c58 <_kill_r>:
 8006c58:	b538      	push	{r3, r4, r5, lr}
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	4d06      	ldr	r5, [pc, #24]	; (8006c78 <_kill_r+0x20>)
 8006c5e:	4604      	mov	r4, r0
 8006c60:	4608      	mov	r0, r1
 8006c62:	4611      	mov	r1, r2
 8006c64:	602b      	str	r3, [r5, #0]
 8006c66:	f7fa fde0 	bl	800182a <_kill>
 8006c6a:	1c43      	adds	r3, r0, #1
 8006c6c:	d102      	bne.n	8006c74 <_kill_r+0x1c>
 8006c6e:	682b      	ldr	r3, [r5, #0]
 8006c70:	b103      	cbz	r3, 8006c74 <_kill_r+0x1c>
 8006c72:	6023      	str	r3, [r4, #0]
 8006c74:	bd38      	pop	{r3, r4, r5, pc}
 8006c76:	bf00      	nop
 8006c78:	20000378 	.word	0x20000378

08006c7c <_getpid_r>:
 8006c7c:	f7fa bdce 	b.w	800181c <_getpid>

08006c80 <_init>:
 8006c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c82:	bf00      	nop
 8006c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c86:	bc08      	pop	{r3}
 8006c88:	469e      	mov	lr, r3
 8006c8a:	4770      	bx	lr

08006c8c <_fini>:
 8006c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c8e:	bf00      	nop
 8006c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c92:	bc08      	pop	{r3}
 8006c94:	469e      	mov	lr, r3
 8006c96:	4770      	bx	lr
