var classn_f_p_g_a_1_1n_f_r_c__2012__1__6__4_1_1t_global =
[
    [ "tFPGA_LED_IfaceConstants", "classn_f_p_g_a_1_1n_f_r_c__2012__1__6__4_1_1t_global.html#a53bbfa8ce0d3a919d5726cfb4131019c", null ],
    [ "tIfaceConstants", "classn_f_p_g_a_1_1n_f_r_c__2012__1__6__4_1_1t_global.html#a3fe64c4a3e889e82b0dbebec8b605956", [
      [ "kNumSystems", "classn_f_p_g_a_1_1n_f_r_c__2012__1__6__4_1_1t_global.html#a3fe64c4a3e889e82b0dbebec8b605956a8c842440e991db7b65f020f0ed4fbd84", null ]
    ] ],
    [ "tLocalTime_IfaceConstants", "classn_f_p_g_a_1_1n_f_r_c__2012__1__6__4_1_1t_global.html#a40dcb5b2308b990291b159530f2315ca", null ],
    [ "tRevision_IfaceConstants", "classn_f_p_g_a_1_1n_f_r_c__2012__1__6__4_1_1t_global.html#a4ed02cc7b19f1b7e9e0231e8927c2fe6", null ],
    [ "tVersion_IfaceConstants", "classn_f_p_g_a_1_1n_f_r_c__2012__1__6__4_1_1t_global.html#a21e03d2fa6f5f0c8ae2499a38136c8ce", null ],
    [ "tGlobal", "classn_f_p_g_a_1_1n_f_r_c__2012__1__6__4_1_1t_global.html#af054bb2b5a6b714f4c8d84e39e7c792f", null ],
    [ "~tGlobal", "classn_f_p_g_a_1_1n_f_r_c__2012__1__6__4_1_1t_global.html#ad8ba9791f44067c65ecb71ad450f2398", null ],
    [ "getSystemInterface", "classn_f_p_g_a_1_1n_f_r_c__2012__1__6__4_1_1t_global.html#aa77bb72a813045f958fdf4a84a1ef715", null ],
    [ "readFPGA_LED", "classn_f_p_g_a_1_1n_f_r_c__2012__1__6__4_1_1t_global.html#a5d421262bddba076de33a584f2fd660e", null ],
    [ "readLocalTime", "classn_f_p_g_a_1_1n_f_r_c__2012__1__6__4_1_1t_global.html#ae945c8e6dd1125aa33a58bb9bfa72480", null ],
    [ "readRevision", "classn_f_p_g_a_1_1n_f_r_c__2012__1__6__4_1_1t_global.html#af4d3a94c1dceef90b20bb524d666404a", null ],
    [ "readVersion", "classn_f_p_g_a_1_1n_f_r_c__2012__1__6__4_1_1t_global.html#a29ce40f5e624f04f0109cc74ab1593ca", null ],
    [ "writeFPGA_LED", "classn_f_p_g_a_1_1n_f_r_c__2012__1__6__4_1_1t_global.html#a44247202bedcdb6e54615f4448bc04fa", null ]
];