-- Testbench automatically generated online
-- at https://vhdl.lapinoo.net
-- Generation date : 14.6.2022 13:18:39 UTC

library ieee;
use ieee.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tb_temporizador is
end tb_temporizador;

architecture tb of tb_temporizador is

    component temporizador
        port (clk   : in std_logic;
              reset : in std_logic;
              en    : in std_logic;
              load  : in std_logic;
              val   : in unsigned (255 downto 0);
              fin   : out std_logic);
    end component;

    signal clk   : std_logic;
    signal reset : std_logic;
    signal en    : std_logic;
    signal load  : std_logic;
    signal val   : unsigned (255 downto 0);
    signal fin   : std_logic;

    constant TbPeriod : time := 10 ns; -- EDIT Put right period here
    signal TbClock : std_logic := '0';
    signal TbSimEnded : std_logic := '0';

begin

    dut : temporizador
    port map (clk   => clk,
              reset => reset,
              en    => en,
              load  => load,
              val   => val,
              fin   => fin);

    -- Clock generation
    TbClock <= not TbClock after TbPeriod/2 when TbSimEnded /= '1' else '0';

    -- EDIT: Check that clk is really your main clock signal
    clk <= TbClock;

    stimuli : process
    begin
        -- EDIT Adapt initialization as needed
        en <= '1';
        load <= '0';
        val <= (others => '0');

        -- Reset generation
        -- EDIT: Check that reset is really your reset signal
        reset <= '1';
        wait for 20 ns;
        reset <= '0';
        wait for 30 ns;

        -- EDIT Add stimuli here
        val <= to_unsigned(8, val'length);
        load <= '1';
        wait for 30 ns;
        load <= '0';
        wait for 100*TbPeriod;
        reset<='1';
    	wait for 30 ns;
        reset<='0';
        load <= '1';
        val <= to_unsigned(3, val'length);
        wait for 100 ns;
        load <= '0';
        wait for 100*TbPeriod;
       

        -- Stop the clock and hence terminate the simulation
        TbSimEnded <= '1';
        wait;
    end process;

end tb;

-- Configuration block below is required by some simulators. Usually no need to edit.

configuration cfg_tb_temporizador of tb_temporizador is
    for tb
    end for;
end cfg_tb_temporizador;