

================================================================
== Vitis HLS Report for 'exp_16_3_s'
================================================================
* Date:           Sun Jun  5 23:28:16 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lossfun
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.907 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x"   --->   Operation 15 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 15"   --->   Operation 16 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %x_read, i32 10, i32 15"   --->   Operation 17 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %x_read, i32 2, i32 9"   --->   Operation 18 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln640 = trunc i16 %x_read"   --->   Operation 19 'trunc' 'trunc_ln640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln640, i3 0"   --->   Operation 20 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln369 = zext i5 %tmp_56" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 21 'zext' 'zext_ln369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%f_x_msb_3_table_V_addr = getelementptr i32 %f_x_msb_3_table_V, i32 0, i32 %zext_ln369" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 22 'getelementptr' 'f_x_msb_3_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%f_x_msb_3_V = load i5 %f_x_msb_3_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 23 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln445 = zext i8 %tmp_55" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 24 'zext' 'zext_ln445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_addr = getelementptr i46 %f_x_msb_2_table_V, i32 0, i32 %zext_ln445" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 25 'getelementptr' 'f_x_msb_2_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 26 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 46> <Depth = 256> <ROM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%f_x_msb_3_V = load i5 %f_x_msb_3_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 27 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 28 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 46> <Depth = 256> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_8 = partselect i5 @_ssdm_op_PartSelect.i5.i46.i32.i32, i46 %f_x_msb_2_V, i32 41, i32 45"   --->   Operation 29 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i5 %p_Result_8"   --->   Operation 30 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i8 %tmp_55"   --->   Operation 31 'zext' 'zext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.91ns)   --->   "%ret_V_7 = add i9 %zext_ln703_2, i9 %zext_ln703_1"   --->   Operation 32 'add' 'ret_V_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln640_1 = trunc i46 %f_x_msb_2_V"   --->   Operation 33 'trunc' 'trunc_ln640_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.66>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%rhs_2 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i2.i10.i32.i3, i2 %trunc_ln640, i10 0, i32 %f_x_msb_3_V, i3 0"   --->   Operation 34 'bitconcatenate' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i9.i41, i9 %ret_V_7, i41 %trunc_ln640_1"   --->   Operation 35 'bitconcatenate' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1115 = zext i50 %p_Result_9"   --->   Operation 36 'zext' 'zext_ln1115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i47 %rhs_2"   --->   Operation 37 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [5/5] (5.66ns)   --->   "%r_V_40 = mul i97 %zext_ln1115, i97 %zext_ln1118"   --->   Operation 38 'mul' 'r_V_40' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 39 [4/5] (5.66ns)   --->   "%r_V_40 = mul i97 %zext_ln1115, i97 %zext_ln1118"   --->   Operation 39 'mul' 'r_V_40' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.66>
ST_5 : Operation 40 [3/5] (5.66ns)   --->   "%r_V_40 = mul i97 %zext_ln1115, i97 %zext_ln1118"   --->   Operation 40 'mul' 'r_V_40' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.66>
ST_6 : Operation 41 [2/5] (5.66ns)   --->   "%r_V_40 = mul i97 %zext_ln1115, i97 %zext_ln1118"   --->   Operation 41 'mul' 'r_V_40' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln640 = sext i6 %tmp"   --->   Operation 42 'sext' 'sext_ln640' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_46, i7 %sext_ln640"   --->   Operation 43 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/5] (5.66ns)   --->   "%r_V_40 = mul i97 %zext_ln1115, i97 %zext_ln1118"   --->   Operation 44 'mul' 'r_V_40' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i45 @_ssdm_op_PartSelect.i45.i97.i32.i32, i97 %r_V_40, i32 52, i32 96"   --->   Operation 45 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln523 = zext i8 %p_Result_7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 46 'zext' 'zext_ln523' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_addr = getelementptr i50 %exp_x_msb_1_table_V, i32 0, i32 %zext_ln523" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 47 'getelementptr' 'exp_x_msb_1_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [2/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 48 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 5.10>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i45 %trunc_ln"   --->   Operation 49 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i9.i41.i6, i9 %ret_V_7, i41 %trunc_ln640_1, i6 0"   --->   Operation 50 'bitconcatenate' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_8 = add i56 %rhs_1, i56 %zext_ln1192"   --->   Operation 51 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1192_1 = zext i47 %rhs_2"   --->   Operation 52 'zext' 'zext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (5.10ns) (root node of TernaryAdder)   --->   "%ret_V = add i56 %ret_V_8, i56 %zext_ln1192_1"   --->   Operation 53 'add' 'ret_V' <Predicate = true> <Delay = 5.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%exp_x_msb_2_3_4_lsb_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i56.i32.i32, i56 %ret_V, i32 6, i32 55"   --->   Operation 54 'partselect' 'exp_x_msb_2_3_4_lsb_m_1_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 55 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 9 <SV = 8> <Delay = 5.66>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i50 %exp_x_msb_1_V"   --->   Operation 56 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i50 %exp_x_msb_2_3_4_lsb_m_1_V"   --->   Operation 57 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [5/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1118_1, i100 %zext_ln1116"   --->   Operation 58 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.66>
ST_10 : Operation 59 [4/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1118_1, i100 %zext_ln1116"   --->   Operation 59 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.66>
ST_11 : Operation 60 [3/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1118_1, i100 %zext_ln1116"   --->   Operation 60 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.66>
ST_12 : Operation 61 [2/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1118_1, i100 %zext_ln1116"   --->   Operation 61 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.66>
ST_13 : Operation 62 [1/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1118_1, i100 %zext_ln1116"   --->   Operation 62 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln703_2 = partselect i48 @_ssdm_op_PartSelect.i48.i100.i32.i32, i100 %r_V, i32 52, i32 99"   --->   Operation 63 'partselect' 'trunc_ln703_2' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.90>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:39]   --->   Operation 64 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i48 %trunc_ln703_2"   --->   Operation 65 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (3.15ns)   --->   "%y_l_V = add i50 %exp_x_msb_1_V, i50 %zext_ln703"   --->   Operation 66 'add' 'y_l_V' <Predicate = true> <Delay = 3.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i2 @_ssdm_op_PartSelect.i2.i50.i32.i32, i50 %y_l_V, i32 48, i32 49" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 67 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.95ns)   --->   "%overf = icmp_ne  i2 %tmp_49, i2 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 68 'icmp' 'overf' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %y_l_V, i32 47"   --->   Operation 69 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%or_ln533 = or i1 %p_Result_s, i1 %overf" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 70 'or' 'or_ln533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i3 @_ssdm_op_PartSelect.i3.i50.i32.i32, i50 %y_l_V, i32 44, i32 46" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 71 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (1.13ns)   --->   "%icmp_ln533 = icmp_ne  i3 %tmp_52, i3 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 72 'icmp' 'icmp_ln533' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%or_ln533_1 = or i1 %icmp_ln533, i1 %or_ln533" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 73 'or' 'or_ln533_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i5 @_ssdm_op_PartSelect.i5.i50.i32.i32, i50 %y_l_V, i32 39, i32 43" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 74 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (1.36ns)   --->   "%icmp_ln533_1 = icmp_ne  i5 %tmp_53, i5 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 75 'icmp' 'icmp_ln533_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%or_ln533_2 = or i1 %icmp_ln533_1, i1 %or_ln533_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 76 'or' 'or_ln533_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i10 @_ssdm_op_PartSelect.i10.i50.i32.i32, i50 %y_l_V, i32 29, i32 38" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 77 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (1.77ns)   --->   "%icmp_ln533_2 = icmp_ne  i10 %tmp_54, i10 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 78 'icmp' 'icmp_ln533_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%overf_1 = or i1 %icmp_ln533_2, i1 %or_ln533_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 79 'or' 'overf_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i50.i32.i32, i50 %y_l_V, i32 14, i32 29"   --->   Operation 80 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln536 = select i1 %overf_1, i16 32767, i16 %tmp_s" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:536]   --->   Operation 81 'select' 'select_ln536' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln953 = ret i16 %select_ln536" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:953]   --->   Operation 82 'ret' 'ret_ln953' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	wire read on port 'x' [9]  (0 ns)
	'getelementptr' operation ('f_x_msb_3_table_V_addr', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:369) [18]  (0 ns)
	'load' operation ('f_x_msb_3.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:369) on array 'f_x_msb_3_table_V' [19]  (3.25 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'load' operation ('f_x_msb_2.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:445) on array 'f_x_msb_2_table_V' [23]  (3.25 ns)
	'add' operation ('ret.V') [27]  (1.92 ns)

 <State 3>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [32]  (5.66 ns)

 <State 4>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [32]  (5.66 ns)

 <State 5>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [32]  (5.66 ns)

 <State 6>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [32]  (5.66 ns)

 <State 7>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [32]  (5.66 ns)

 <State 8>: 5.11ns
The critical path consists of the following:
	'add' operation ('ret.V') [36]  (0 ns)
	'add' operation ('ret.V') [38]  (5.11 ns)

 <State 9>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [45]  (5.66 ns)

 <State 10>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [45]  (5.66 ns)

 <State 11>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [45]  (5.66 ns)

 <State 12>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [45]  (5.66 ns)

 <State 13>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [45]  (5.66 ns)

 <State 14>: 5.91ns
The critical path consists of the following:
	'add' operation ('y_l.V') [48]  (3.16 ns)
	'icmp' operation ('icmp_ln533_2', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533) [60]  (1.77 ns)
	'or' operation ('overf', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533) [61]  (0 ns)
	'select' operation ('select_ln536', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:536) [63]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
