#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f87a10 .scope module, "testbench" "testbench" 2 4;
 .timescale 0 0;
P_0000000000f836e0 .param/l "K" 1 2 6, +C4<00000000000000000000000000000100>;
v0000000000fe1690_0 .net "A0", 3 0, v0000000000f7fe40_0;  1 drivers
v0000000000fe05b0_0 .net "B0", 3 0, v0000000000f80020_0;  1 drivers
v0000000000fe1b90_0 .net "M0", 3 0, L_0000000000fe2090;  1 drivers
v0000000000fe1cd0_0 .net "N0", 3 0, L_0000000000fe1370;  1 drivers
v0000000000fe0a10_0 .net "Z", 0 0, L_0000000000fe1410;  1 drivers
S_000000000109cfe0 .scope module, "instancia_datos" "tester" 2 21, 3 1 0, S_0000000000f87a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "A_valor"
    .port_info 1 /OUTPUT 4 "B_valor"
P_0000000000f838a0 .param/l "K" 0 3 1, +C4<00000000000000000000000000000100>;
v0000000000f7fe40_0 .var "A_valor", 3 0;
v0000000000f80020_0 .var "B_valor", 3 0;
S_000000000109d160 .scope module, "red" "red_iterativa" 2 26, 4 5 0, S_0000000000f87a10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /OUTPUT 4 "M"
    .port_info 3 /OUTPUT 4 "N"
    .port_info 4 /OUTPUT 1 "Z"
P_0000000000f840a0 .param/l "K" 0 4 6, +C4<00000000000000000000000000000100>;
v0000000000fe1550_0 .net "A", 3 0, v0000000000f7fe40_0;  alias, 1 drivers
v0000000000fe0c90_0 .net "B", 3 0, v0000000000f80020_0;  alias, 1 drivers
v0000000000fe1050_0 .net "M", 3 0, L_0000000000fe2090;  alias, 1 drivers
v0000000000fe0e70_0 .net "N", 3 0, L_0000000000fe1370;  alias, 1 drivers
v0000000000fe1c30_0 .net "Z", 0 0, L_0000000000fe1410;  alias, 1 drivers
o0000000000f8a078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000000fe0510_0 name=_s39
L_0000000000fe0d30 .part L_0000000000fe2090, 0, 1;
L_0000000000fe0dd0 .part L_0000000000fe1370, 0, 1;
L_0000000000fe1ff0 .part v0000000000f7fe40_0, 1, 1;
L_0000000000fe1d70 .part v0000000000f80020_0, 1, 1;
L_0000000000fe1190 .part L_0000000000fe2090, 1, 1;
L_0000000000fe1a50 .part L_0000000000fe1370, 1, 1;
L_0000000000fe0650 .part v0000000000f7fe40_0, 2, 1;
L_0000000000fe1e10 .part v0000000000f80020_0, 2, 1;
L_0000000000fe12d0 .part v0000000000f7fe40_0, 0, 1;
L_0000000000fe0f10 .part v0000000000f80020_0, 0, 1;
L_0000000000fe0fb0 .part L_0000000000fe2090, 2, 1;
L_0000000000fe10f0 .part L_0000000000fe1370, 2, 1;
L_0000000000fe1870 .part v0000000000f7fe40_0, 3, 1;
L_0000000000fe06f0 .part v0000000000f80020_0, 3, 1;
L_0000000000fe1370 .concat8 [ 1 1 1 1], L_0000000000fe3b90, L_0000000000fe37a0, L_0000000000fe4060, L_0000000000fe3500;
L_0000000000fe1410 .part L_0000000000fe1370, 3, 1;
L_0000000000fe2090 .concat [ 1 1 1 1], L_0000000000fe40d0, L_0000000000f7f3c0, L_0000000000fe3ff0, o0000000000f8a078;
S_0000000000f328e0 .scope module, "final" "Final_ID" 4 49, 5 1 0, S_000000000109d160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "m"
    .port_info 1 /INPUT 1 "n"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /OUTPUT 1 "Z"
L_0000000000fe3c00 .functor NOT 1, L_0000000000fe1870, C4<0>, C4<0>, C4<0>;
L_0000000000fe3e30 .functor OR 1, L_0000000000fe3c00, L_0000000000fe06f0, C4<0>, C4<0>;
L_0000000000fe3ea0 .functor AND 1, L_0000000000fe10f0, L_0000000000fe3e30, C4<1>, C4<1>;
L_0000000000fe3960 .functor NOT 1, L_0000000000fe0fb0, C4<0>, C4<0>, C4<0>;
L_0000000000fe3500 .functor OR 1, L_0000000000fe3960, L_0000000000fe3ea0, C4<0>, C4<0>;
v0000000000f807a0_0 .net "A", 0 0, L_0000000000fe1870;  1 drivers
v0000000000f80e80_0 .net "B", 0 0, L_0000000000fe06f0;  1 drivers
v0000000000f81880_0 .net "Z", 0 0, L_0000000000fe3500;  1 drivers
v0000000000f80b60_0 .net *"_s0", 0 0, L_0000000000fe3c00;  1 drivers
v0000000000f80f20_0 .net *"_s6", 0 0, L_0000000000fe3960;  1 drivers
v0000000000f80c00_0 .net "m", 0 0, L_0000000000fe0fb0;  1 drivers
v0000000000f81920_0 .net "n", 0 0, L_0000000000fe10f0;  1 drivers
v0000000000f80700_0 .net "s0", 0 0, L_0000000000fe3e30;  1 drivers
v0000000000f80160_0 .net "s1", 0 0, L_0000000000fe3ea0;  1 drivers
S_0000000000f32a60 .scope module, "inicial" "Inicial_ID" 4 17, 6 1 0, S_000000000109d160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "M"
    .port_info 3 /OUTPUT 1 "N"
L_0000000000fe3880 .functor NOT 1, L_0000000000fe0f10, C4<0>, C4<0>, C4<0>;
L_0000000000fe40d0 .functor OR 1, L_0000000000fe12d0, L_0000000000fe3880, C4<0>, C4<0>;
L_0000000000fe3810 .functor NOT 1, L_0000000000fe12d0, C4<0>, C4<0>, C4<0>;
L_0000000000fe3b90 .functor OR 1, L_0000000000fe3810, L_0000000000fe0f10, C4<0>, C4<0>;
v0000000000f816a0_0 .net "A", 0 0, L_0000000000fe12d0;  1 drivers
v0000000000f7fee0_0 .net "B", 0 0, L_0000000000fe0f10;  1 drivers
v0000000000f7fb20_0 .net "M", 0 0, L_0000000000fe40d0;  1 drivers
v0000000000f80480_0 .net "N", 0 0, L_0000000000fe3b90;  1 drivers
v0000000000f7fc60_0 .net *"_s0", 0 0, L_0000000000fe3880;  1 drivers
v0000000000f80980_0 .net *"_s4", 0 0, L_0000000000fe3810;  1 drivers
S_0000000000f6b7a0 .scope generate, "serie_tipica[1]" "serie_tipica[1]" 4 30, 4 30 0, S_000000000109d160;
 .timescale 0 0;
P_0000000000f84220 .param/l "i" 0 4 30, +C4<01>;
S_0000000000f6b920 .scope module, "tipico" "Tipica_ID" 4 35, 7 1 0, S_0000000000f6b7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "m"
    .port_info 1 /INPUT 1 "n"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /OUTPUT 1 "M"
    .port_info 5 /OUTPUT 1 "N"
L_0000000000f7f510 .functor NOT 1, L_0000000000fe1d70, C4<0>, C4<0>, C4<0>;
L_0000000000f7f890 .functor OR 1, L_0000000000fe1ff0, L_0000000000f7f510, C4<0>, C4<0>;
L_0000000000f7f270 .functor AND 1, L_0000000000fe0d30, L_0000000000f7f890, C4<1>, C4<1>;
L_0000000000f7f580 .functor NOT 1, L_0000000000fe1ff0, C4<0>, C4<0>, C4<0>;
L_0000000000f7f970 .functor OR 1, L_0000000000f7f580, L_0000000000fe1d70, C4<0>, C4<0>;
L_0000000000f7f2e0 .functor AND 1, L_0000000000fe0dd0, L_0000000000f7f970, C4<1>, C4<1>;
L_0000000000f7f5f0 .functor NOT 1, L_0000000000fe0dd0, C4<0>, C4<0>, C4<0>;
L_0000000000f7f3c0 .functor OR 1, L_0000000000f7f5f0, L_0000000000f7f270, C4<0>, C4<0>;
L_0000000000f7f430 .functor NOT 1, L_0000000000fe0d30, C4<0>, C4<0>, C4<0>;
L_0000000000fe37a0 .functor OR 1, L_0000000000f7f430, L_0000000000f7f2e0, C4<0>, C4<0>;
v0000000000f80840_0 .net "A", 0 0, L_0000000000fe1ff0;  1 drivers
v0000000000f81420_0 .net "B", 0 0, L_0000000000fe1d70;  1 drivers
v0000000000f80200_0 .net "M", 0 0, L_0000000000f7f3c0;  1 drivers
v0000000000f7fd00_0 .net "N", 0 0, L_0000000000fe37a0;  1 drivers
v0000000000f81100_0 .net *"_s0", 0 0, L_0000000000f7f510;  1 drivers
v0000000000f80a20_0 .net *"_s12", 0 0, L_0000000000f7f5f0;  1 drivers
v0000000000f80ac0_0 .net *"_s16", 0 0, L_0000000000f7f430;  1 drivers
v0000000000f81740_0 .net *"_s6", 0 0, L_0000000000f7f580;  1 drivers
v0000000000f80fc0_0 .net "m", 0 0, L_0000000000fe0d30;  1 drivers
v0000000000f811a0_0 .net "n", 0 0, L_0000000000fe0dd0;  1 drivers
v0000000000f817e0_0 .net "s0", 0 0, L_0000000000f7f890;  1 drivers
v0000000000f81240_0 .net "s1", 0 0, L_0000000000f7f270;  1 drivers
v0000000000f81600_0 .net "s2", 0 0, L_0000000000f7f970;  1 drivers
v0000000000f79340_0 .net "s3", 0 0, L_0000000000f7f2e0;  1 drivers
S_0000000000f6d4c0 .scope generate, "serie_tipica[2]" "serie_tipica[2]" 4 30, 4 30 0, S_000000000109d160;
 .timescale 0 0;
P_0000000000f84260 .param/l "i" 0 4 30, +C4<010>;
S_0000000000f6d640 .scope module, "tipico" "Tipica_ID" 4 35, 7 1 0, S_0000000000f6d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "m"
    .port_info 1 /INPUT 1 "n"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /OUTPUT 1 "M"
    .port_info 5 /OUTPUT 1 "N"
L_0000000000fe4370 .functor NOT 1, L_0000000000fe1e10, C4<0>, C4<0>, C4<0>;
L_0000000000fe3f10 .functor OR 1, L_0000000000fe0650, L_0000000000fe4370, C4<0>, C4<0>;
L_0000000000fe39d0 .functor AND 1, L_0000000000fe1190, L_0000000000fe3f10, C4<1>, C4<1>;
L_0000000000fe3f80 .functor NOT 1, L_0000000000fe0650, C4<0>, C4<0>, C4<0>;
L_0000000000fe38f0 .functor OR 1, L_0000000000fe3f80, L_0000000000fe1e10, C4<0>, C4<0>;
L_0000000000fe3490 .functor AND 1, L_0000000000fe1a50, L_0000000000fe38f0, C4<1>, C4<1>;
L_0000000000fe3b20 .functor NOT 1, L_0000000000fe1a50, C4<0>, C4<0>, C4<0>;
L_0000000000fe3ff0 .functor OR 1, L_0000000000fe3b20, L_0000000000fe39d0, C4<0>, C4<0>;
L_0000000000fe36c0 .functor NOT 1, L_0000000000fe1190, C4<0>, C4<0>, C4<0>;
L_0000000000fe4060 .functor OR 1, L_0000000000fe36c0, L_0000000000fe3490, C4<0>, C4<0>;
v0000000000f792a0_0 .net "A", 0 0, L_0000000000fe0650;  1 drivers
v0000000000fe15f0_0 .net "B", 0 0, L_0000000000fe1e10;  1 drivers
v0000000000fe2270_0 .net "M", 0 0, L_0000000000fe3ff0;  1 drivers
v0000000000fe2310_0 .net "N", 0 0, L_0000000000fe4060;  1 drivers
v0000000000fe21d0_0 .net *"_s0", 0 0, L_0000000000fe4370;  1 drivers
v0000000000fe0b50_0 .net *"_s12", 0 0, L_0000000000fe3b20;  1 drivers
v0000000000fe0bf0_0 .net *"_s16", 0 0, L_0000000000fe36c0;  1 drivers
v0000000000fe0470_0 .net *"_s6", 0 0, L_0000000000fe3f80;  1 drivers
v0000000000fe08d0_0 .net "m", 0 0, L_0000000000fe1190;  1 drivers
v0000000000fe0970_0 .net "n", 0 0, L_0000000000fe1a50;  1 drivers
v0000000000fe1230_0 .net "s0", 0 0, L_0000000000fe3f10;  1 drivers
v0000000000fe0ab0_0 .net "s1", 0 0, L_0000000000fe39d0;  1 drivers
v0000000000fe0830_0 .net "s2", 0 0, L_0000000000fe38f0;  1 drivers
v0000000000fe19b0_0 .net "s3", 0 0, L_0000000000fe3490;  1 drivers
    .scope S_000000000109cfe0;
T_0 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000000000f7fe40_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000000000f80020_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000000000f7fe40_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000000000f80020_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0000000000f87a10;
T_1 ;
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %vpi_call 2 13 "$monitor", "\012 Los valores ingresados son:", "\012 A=%b B=%b Z=%b \012", v0000000000fe1690_0, v0000000000fe05b0_0, v0000000000fe0a10_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./tester.v";
    "./red_iterativa.v";
    "./celda_final.v";
    "./celda_inicial.v";
    "./celda_tipica.v";
