<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AD9244_to_AXIS_M</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m00_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_BUSIF">m00_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.FREQ_HZ"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>AD9244_to_AXIS_M</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>378c0ab0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>AD9244_to_AXIS_M</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>aa093341</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>simpleTest</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e95bd963</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e02ff535</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ClockToADC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ADCdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">14</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>control</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 Axis Start Count</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/AD9244_to_AXIS_M_IPcontraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/AD9244_to_AXIS_M_M00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/AD9244_to_AXIS_M.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4d6ff42f</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/AD9244_to_AXIS_M_M00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/AD9244_to_AXIS_M.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/simpleTest.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AD9244_to_AXIS_M_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_caa049bd</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AD9244_to_AXIS_M_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 Axis Start Count</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AD9244_to_AXIS_M_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AD9244_to_AXIS_M_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-12-07T15:41:19Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d2917ec_ARCHIVE_LOCATION">d:/MyXilinx/myIP_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69309cdb_ARCHIVE_LOCATION">d:/MyXilinx/myIP_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da794ee_ARCHIVE_LOCATION">d:/MyXilinx/myIP_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f5ea767_ARCHIVE_LOCATION">d:/MyXilinx/myIP_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53cb7231_ARCHIVE_LOCATION">d:/MyXilinx/myIP_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117c9677_ARCHIVE_LOCATION">d:/MyXilinx/myIP_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e8d24b6_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@711ea6e6_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a87f583_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74bf98ac_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14d624bc_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e54639d_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bd243f3_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a5457ce_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35891394_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40342e79_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e9be586_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ded82d7_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@310f352c_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17a14d67_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3256180_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bb25f21_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2740ac0a_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1326101e_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@752dd478_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@720d9281_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@233bf434_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40d51124_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52f69b1c_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d3009b8_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50b3b433_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f7ea426_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e70d213_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2316114_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42a95826_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a6445d2_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d2de561_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f66b487_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1448edd8_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35e1e64f_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36d39625_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d40c2db_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a987152_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66694753_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1244b77b_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7843eafe_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f7c992d_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c78bf31_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@291c2b1a_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42506774_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@268a6187_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ad5993_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@198c6f76_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ea4c489_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e6aeb59_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42572a27_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a428e2f_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78d323cd_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@852e30e_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5623f106_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57dff262_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69db2360_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21aecbd0_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a360222_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/AD9244_ADC_AXIS_Master_IP_pkdg</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="3202efbc"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="59837f22"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="dc1391e4"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="7ff319f3"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="1b320ac6"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
