
nucleo_l433_rover_arduino_port.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054f8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000790  08005688  08005688  00015688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e18  08005e18  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005e18  08005e18  00015e18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005e20  08005e20  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e20  08005e20  00015e20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e24  08005e24  00015e24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005e28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  20000070  08005e98  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a0  08005e98  000202a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013a19  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002873  00000000  00000000  00033ab9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001198  00000000  00000000  00036330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001070  00000000  00000000  000374c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024881  00000000  00000000  00038538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015186  00000000  00000000  0005cdb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dac57  00000000  00000000  00071f3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014cb96  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005124  00000000  00000000  0014cbe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005670 	.word	0x08005670

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08005670 	.word	0x08005670

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b08a      	sub	sp, #40	; 0x28
 8000588:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800058a:	f107 0314 	add.w	r3, r7, #20
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
 8000592:	605a      	str	r2, [r3, #4]
 8000594:	609a      	str	r2, [r3, #8]
 8000596:	60da      	str	r2, [r3, #12]
 8000598:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800059a:	4b47      	ldr	r3, [pc, #284]	; (80006b8 <MX_GPIO_Init+0x134>)
 800059c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800059e:	4a46      	ldr	r2, [pc, #280]	; (80006b8 <MX_GPIO_Init+0x134>)
 80005a0:	f043 0304 	orr.w	r3, r3, #4
 80005a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005a6:	4b44      	ldr	r3, [pc, #272]	; (80006b8 <MX_GPIO_Init+0x134>)
 80005a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005aa:	f003 0304 	and.w	r3, r3, #4
 80005ae:	613b      	str	r3, [r7, #16]
 80005b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005b2:	4b41      	ldr	r3, [pc, #260]	; (80006b8 <MX_GPIO_Init+0x134>)
 80005b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005b6:	4a40      	ldr	r2, [pc, #256]	; (80006b8 <MX_GPIO_Init+0x134>)
 80005b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005be:	4b3e      	ldr	r3, [pc, #248]	; (80006b8 <MX_GPIO_Init+0x134>)
 80005c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005c6:	60fb      	str	r3, [r7, #12]
 80005c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ca:	4b3b      	ldr	r3, [pc, #236]	; (80006b8 <MX_GPIO_Init+0x134>)
 80005cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ce:	4a3a      	ldr	r2, [pc, #232]	; (80006b8 <MX_GPIO_Init+0x134>)
 80005d0:	f043 0301 	orr.w	r3, r3, #1
 80005d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005d6:	4b38      	ldr	r3, [pc, #224]	; (80006b8 <MX_GPIO_Init+0x134>)
 80005d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005da:	f003 0301 	and.w	r3, r3, #1
 80005de:	60bb      	str	r3, [r7, #8]
 80005e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005e2:	4b35      	ldr	r3, [pc, #212]	; (80006b8 <MX_GPIO_Init+0x134>)
 80005e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005e6:	4a34      	ldr	r2, [pc, #208]	; (80006b8 <MX_GPIO_Init+0x134>)
 80005e8:	f043 0302 	orr.w	r3, r3, #2
 80005ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005ee:	4b32      	ldr	r3, [pc, #200]	; (80006b8 <MX_GPIO_Init+0x134>)
 80005f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005f2:	f003 0302 	and.w	r3, r3, #2
 80005f6:	607b      	str	r3, [r7, #4]
 80005f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 80005fa:	2200      	movs	r2, #0
 80005fc:	f248 01b0 	movw	r1, #32944	; 0x80b0
 8000600:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000604:	f000 ffda 	bl	80015bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8000608:	2200      	movs	r2, #0
 800060a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800060e:	482b      	ldr	r0, [pc, #172]	; (80006bc <MX_GPIO_Init+0x138>)
 8000610:	f000 ffd4 	bl	80015bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8000614:	2200      	movs	r2, #0
 8000616:	2180      	movs	r1, #128	; 0x80
 8000618:	4829      	ldr	r0, [pc, #164]	; (80006c0 <MX_GPIO_Init+0x13c>)
 800061a:	f000 ffcf 	bl	80015bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800061e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000622:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000624:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000628:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062a:	2300      	movs	r3, #0
 800062c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800062e:	f107 0314 	add.w	r3, r7, #20
 8000632:	4619      	mov	r1, r3
 8000634:	4822      	ldr	r0, [pc, #136]	; (80006c0 <MX_GPIO_Init+0x13c>)
 8000636:	f000 fe47 	bl	80012c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PA15 */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin|GPIO_PIN_15;
 800063a:	f248 03b0 	movw	r3, #32944	; 0x80b0
 800063e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000640:	2301      	movs	r3, #1
 8000642:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000644:	2300      	movs	r3, #0
 8000646:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000648:	2300      	movs	r3, #0
 800064a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800064c:	f107 0314 	add.w	r3, r7, #20
 8000650:	4619      	mov	r1, r3
 8000652:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000656:	f000 fe37 	bl	80012c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 800065a:	2340      	movs	r3, #64	; 0x40
 800065c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800065e:	2300      	movs	r3, #0
 8000660:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000662:	2301      	movs	r3, #1
 8000664:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 8000666:	f107 0314 	add.w	r3, r7, #20
 800066a:	4619      	mov	r1, r3
 800066c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000670:	f000 fe2a 	bl	80012c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD4_Pin;
 8000674:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000678:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800067a:	2301      	movs	r3, #1
 800067c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067e:	2300      	movs	r3, #0
 8000680:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000682:	2300      	movs	r3, #0
 8000684:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 8000686:	f107 0314 	add.w	r3, r7, #20
 800068a:	4619      	mov	r1, r3
 800068c:	480b      	ldr	r0, [pc, #44]	; (80006bc <MX_GPIO_Init+0x138>)
 800068e:	f000 fe1b 	bl	80012c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8000692:	2380      	movs	r3, #128	; 0x80
 8000694:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000696:	2301      	movs	r3, #1
 8000698:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069a:	2300      	movs	r3, #0
 800069c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800069e:	2300      	movs	r3, #0
 80006a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80006a2:	f107 0314 	add.w	r3, r7, #20
 80006a6:	4619      	mov	r1, r3
 80006a8:	4805      	ldr	r0, [pc, #20]	; (80006c0 <MX_GPIO_Init+0x13c>)
 80006aa:	f000 fe0d 	bl	80012c8 <HAL_GPIO_Init>

}
 80006ae:	bf00      	nop
 80006b0:	3728      	adds	r7, #40	; 0x28
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	40021000 	.word	0x40021000
 80006bc:	48000400 	.word	0x48000400
 80006c0:	48000800 	.word	0x48000800

080006c4 <print>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void print(const char* s){
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
//	#ifdef PRINT
	HAL_StatusTypeDef code = HAL_UART_Transmit(&huart2, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
 80006cc:	6878      	ldr	r0, [r7, #4]
 80006ce:	f7ff fd7f 	bl	80001d0 <strlen>
 80006d2:	4603      	mov	r3, r0
 80006d4:	b29a      	uxth	r2, r3
 80006d6:	f04f 33ff 	mov.w	r3, #4294967295
 80006da:	6879      	ldr	r1, [r7, #4]
 80006dc:	4804      	ldr	r0, [pc, #16]	; (80006f0 <print+0x2c>)
 80006de:	f003 f897 	bl	8003810 <HAL_UART_Transmit>
 80006e2:	4603      	mov	r3, r0
 80006e4:	73fb      	strb	r3, [r7, #15]
//	#endif
}
 80006e6:	bf00      	nop
 80006e8:	3710      	adds	r7, #16
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	20000208 	.word	0x20000208

080006f4 <printf>:
int printf(const char* s, ...){
 80006f4:	b40f      	push	{r0, r1, r2, r3}
 80006f6:	b580      	push	{r7, lr}
 80006f8:	b0c2      	sub	sp, #264	; 0x108
 80006fa:	af00      	add	r7, sp, #0
	char buffer[256];
//	#ifdef PRINT
	va_list args;
	va_start(args, s);
 80006fc:	f507 728a 	add.w	r2, r7, #276	; 0x114
 8000700:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8000704:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000708:	601a      	str	r2, [r3, #0]
	vsprintf(buffer, s, args);
 800070a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800070e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000712:	f107 0008 	add.w	r0, r7, #8
 8000716:	681a      	ldr	r2, [r3, #0]
 8000718:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 800071c:	f004 f8d0 	bl	80048c0 <vsiprintf>
	perror(buffer);
 8000720:	f107 0308 	add.w	r3, r7, #8
 8000724:	4618      	mov	r0, r3
 8000726:	f003 fec5 	bl	80044b4 <perror>
	print(buffer);
 800072a:	f107 0308 	add.w	r3, r7, #8
 800072e:	4618      	mov	r0, r3
 8000730:	f7ff ffc8 	bl	80006c4 <print>
	va_end(args);
//	#endif
	return strlen(buffer);
 8000734:	f107 0308 	add.w	r3, r7, #8
 8000738:	4618      	mov	r0, r3
 800073a:	f7ff fd49 	bl	80001d0 <strlen>
 800073e:	4603      	mov	r3, r0
}
 8000740:	4618      	mov	r0, r3
 8000742:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8000746:	46bd      	mov	sp, r7
 8000748:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800074c:	b004      	add	sp, #16
 800074e:	4770      	bx	lr

08000750 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000756:	f000 fc31 	bl	8000fbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800075a:	f000 f82d 	bl	80007b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800075e:	f7ff ff11 	bl	8000584 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000762:	f000 fb77 	bl	8000e54 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000766:	f000 f87d 	bl	8000864 <MX_SPI1_Init>
  MX_SPI2_Init();
 800076a:	f000 f8b9 	bl	80008e0 <MX_SPI2_Init>
  MX_SPI3_Init();
 800076e:	f000 f8f5 	bl	800095c <MX_SPI3_Init>
  MX_TIM1_Init();
 8000772:	f000 fafb 	bl	8000d6c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  uint16_t encoderData = 99;
 8000776:	2363      	movs	r3, #99	; 0x63
 8000778:	80fb      	strh	r3, [r7, #6]
  HAL_TIM_Base_Start(&htim1);
 800077a:	480c      	ldr	r0, [pc, #48]	; (80007ac <main+0x5c>)
 800077c:	f002 fd80 	bl	8003280 <HAL_TIM_Base_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  encoderData = getPositionSPI(&hspi1, GPIOA, GPIO_PIN_15, 12, &htim1);
 8000780:	4b0a      	ldr	r3, [pc, #40]	; (80007ac <main+0x5c>)
 8000782:	9300      	str	r3, [sp, #0]
 8000784:	230c      	movs	r3, #12
 8000786:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800078a:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800078e:	4808      	ldr	r0, [pc, #32]	; (80007b0 <main+0x60>)
 8000790:	f003 fd19 	bl	80041c6 <getPositionSPI>
 8000794:	4603      	mov	r3, r0
 8000796:	80fb      	strh	r3, [r7, #6]
//	  delay_us(10000);
//	  print("encoder gives \r\n");
	  printf("encoder gives %d\r\n", encoderData);
 8000798:	88fb      	ldrh	r3, [r7, #6]
 800079a:	4619      	mov	r1, r3
 800079c:	4805      	ldr	r0, [pc, #20]	; (80007b4 <main+0x64>)
 800079e:	f7ff ffa9 	bl	80006f4 <printf>
//	  delay_us(65535);
	  HAL_Delay(50);
 80007a2:	2032      	movs	r0, #50	; 0x32
 80007a4:	f000 fc86 	bl	80010b4 <HAL_Delay>
	  encoderData = getPositionSPI(&hspi1, GPIOA, GPIO_PIN_15, 12, &htim1);
 80007a8:	e7ea      	b.n	8000780 <main+0x30>
 80007aa:	bf00      	nop
 80007ac:	200001bc 	.word	0x200001bc
 80007b0:	2000008c 	.word	0x2000008c
 80007b4:	08005688 	.word	0x08005688

080007b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b096      	sub	sp, #88	; 0x58
 80007bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007be:	f107 0314 	add.w	r3, r7, #20
 80007c2:	2244      	movs	r2, #68	; 0x44
 80007c4:	2100      	movs	r1, #0
 80007c6:	4618      	mov	r0, r3
 80007c8:	f003 fdd2 	bl	8004370 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007cc:	463b      	mov	r3, r7
 80007ce:	2200      	movs	r2, #0
 80007d0:	601a      	str	r2, [r3, #0]
 80007d2:	605a      	str	r2, [r3, #4]
 80007d4:	609a      	str	r2, [r3, #8]
 80007d6:	60da      	str	r2, [r3, #12]
 80007d8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80007da:	f44f 7000 	mov.w	r0, #512	; 0x200
 80007de:	f000 ff13 	bl	8001608 <HAL_PWREx_ControlVoltageScaling>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <SystemClock_Config+0x34>
  {
    Error_Handler();
 80007e8:	f000 f837 	bl	800085a <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007ec:	2302      	movs	r3, #2
 80007ee:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007f4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007f6:	2310      	movs	r3, #16
 80007f8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007fa:	2302      	movs	r3, #2
 80007fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007fe:	2302      	movs	r3, #2
 8000800:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000802:	2301      	movs	r3, #1
 8000804:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000806:	230a      	movs	r3, #10
 8000808:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800080a:	2307      	movs	r3, #7
 800080c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800080e:	2302      	movs	r3, #2
 8000810:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000812:	2302      	movs	r3, #2
 8000814:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000816:	f107 0314 	add.w	r3, r7, #20
 800081a:	4618      	mov	r0, r3
 800081c:	f000 ff4a 	bl	80016b4 <HAL_RCC_OscConfig>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000826:	f000 f818 	bl	800085a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800082a:	230f      	movs	r3, #15
 800082c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800082e:	2303      	movs	r3, #3
 8000830:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000832:	2300      	movs	r3, #0
 8000834:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000836:	2300      	movs	r3, #0
 8000838:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800083a:	2300      	movs	r3, #0
 800083c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800083e:	463b      	mov	r3, r7
 8000840:	2104      	movs	r1, #4
 8000842:	4618      	mov	r0, r3
 8000844:	f001 fb4a 	bl	8001edc <HAL_RCC_ClockConfig>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800084e:	f000 f804 	bl	800085a <Error_Handler>
  }
}
 8000852:	bf00      	nop
 8000854:	3758      	adds	r7, #88	; 0x58
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}

0800085a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800085a:	b480      	push	{r7}
 800085c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800085e:	b672      	cpsid	i
}
 8000860:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000862:	e7fe      	b.n	8000862 <Error_Handler+0x8>

08000864 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000868:	4b1b      	ldr	r3, [pc, #108]	; (80008d8 <MX_SPI1_Init+0x74>)
 800086a:	4a1c      	ldr	r2, [pc, #112]	; (80008dc <MX_SPI1_Init+0x78>)
 800086c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800086e:	4b1a      	ldr	r3, [pc, #104]	; (80008d8 <MX_SPI1_Init+0x74>)
 8000870:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000874:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000876:	4b18      	ldr	r3, [pc, #96]	; (80008d8 <MX_SPI1_Init+0x74>)
 8000878:	2200      	movs	r2, #0
 800087a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800087c:	4b16      	ldr	r3, [pc, #88]	; (80008d8 <MX_SPI1_Init+0x74>)
 800087e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000882:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000884:	4b14      	ldr	r3, [pc, #80]	; (80008d8 <MX_SPI1_Init+0x74>)
 8000886:	2200      	movs	r2, #0
 8000888:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800088a:	4b13      	ldr	r3, [pc, #76]	; (80008d8 <MX_SPI1_Init+0x74>)
 800088c:	2200      	movs	r2, #0
 800088e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000890:	4b11      	ldr	r3, [pc, #68]	; (80008d8 <MX_SPI1_Init+0x74>)
 8000892:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000896:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000898:	4b0f      	ldr	r3, [pc, #60]	; (80008d8 <MX_SPI1_Init+0x74>)
 800089a:	2220      	movs	r2, #32
 800089c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800089e:	4b0e      	ldr	r3, [pc, #56]	; (80008d8 <MX_SPI1_Init+0x74>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008a4:	4b0c      	ldr	r3, [pc, #48]	; (80008d8 <MX_SPI1_Init+0x74>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008aa:	4b0b      	ldr	r3, [pc, #44]	; (80008d8 <MX_SPI1_Init+0x74>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80008b0:	4b09      	ldr	r3, [pc, #36]	; (80008d8 <MX_SPI1_Init+0x74>)
 80008b2:	2207      	movs	r2, #7
 80008b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008b6:	4b08      	ldr	r3, [pc, #32]	; (80008d8 <MX_SPI1_Init+0x74>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008bc:	4b06      	ldr	r3, [pc, #24]	; (80008d8 <MX_SPI1_Init+0x74>)
 80008be:	2208      	movs	r2, #8
 80008c0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008c2:	4805      	ldr	r0, [pc, #20]	; (80008d8 <MX_SPI1_Init+0x74>)
 80008c4:	f002 f86a 	bl	800299c <HAL_SPI_Init>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d001      	beq.n	80008d2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80008ce:	f7ff ffc4 	bl	800085a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008d2:	bf00      	nop
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	2000008c 	.word	0x2000008c
 80008dc:	40013000 	.word	0x40013000

080008e0 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80008e4:	4b1b      	ldr	r3, [pc, #108]	; (8000954 <MX_SPI2_Init+0x74>)
 80008e6:	4a1c      	ldr	r2, [pc, #112]	; (8000958 <MX_SPI2_Init+0x78>)
 80008e8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80008ea:	4b1a      	ldr	r3, [pc, #104]	; (8000954 <MX_SPI2_Init+0x74>)
 80008ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80008f0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80008f2:	4b18      	ldr	r3, [pc, #96]	; (8000954 <MX_SPI2_Init+0x74>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80008f8:	4b16      	ldr	r3, [pc, #88]	; (8000954 <MX_SPI2_Init+0x74>)
 80008fa:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80008fe:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000900:	4b14      	ldr	r3, [pc, #80]	; (8000954 <MX_SPI2_Init+0x74>)
 8000902:	2200      	movs	r2, #0
 8000904:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000906:	4b13      	ldr	r3, [pc, #76]	; (8000954 <MX_SPI2_Init+0x74>)
 8000908:	2200      	movs	r2, #0
 800090a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800090c:	4b11      	ldr	r3, [pc, #68]	; (8000954 <MX_SPI2_Init+0x74>)
 800090e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000912:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000914:	4b0f      	ldr	r3, [pc, #60]	; (8000954 <MX_SPI2_Init+0x74>)
 8000916:	2200      	movs	r2, #0
 8000918:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800091a:	4b0e      	ldr	r3, [pc, #56]	; (8000954 <MX_SPI2_Init+0x74>)
 800091c:	2200      	movs	r2, #0
 800091e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000920:	4b0c      	ldr	r3, [pc, #48]	; (8000954 <MX_SPI2_Init+0x74>)
 8000922:	2200      	movs	r2, #0
 8000924:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000926:	4b0b      	ldr	r3, [pc, #44]	; (8000954 <MX_SPI2_Init+0x74>)
 8000928:	2200      	movs	r2, #0
 800092a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800092c:	4b09      	ldr	r3, [pc, #36]	; (8000954 <MX_SPI2_Init+0x74>)
 800092e:	2207      	movs	r2, #7
 8000930:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000932:	4b08      	ldr	r3, [pc, #32]	; (8000954 <MX_SPI2_Init+0x74>)
 8000934:	2200      	movs	r2, #0
 8000936:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000938:	4b06      	ldr	r3, [pc, #24]	; (8000954 <MX_SPI2_Init+0x74>)
 800093a:	2208      	movs	r2, #8
 800093c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800093e:	4805      	ldr	r0, [pc, #20]	; (8000954 <MX_SPI2_Init+0x74>)
 8000940:	f002 f82c 	bl	800299c <HAL_SPI_Init>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800094a:	f7ff ff86 	bl	800085a <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800094e:	bf00      	nop
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	200000f0 	.word	0x200000f0
 8000958:	40003800 	.word	0x40003800

0800095c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000960:	4b1b      	ldr	r3, [pc, #108]	; (80009d0 <MX_SPI3_Init+0x74>)
 8000962:	4a1c      	ldr	r2, [pc, #112]	; (80009d4 <MX_SPI3_Init+0x78>)
 8000964:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000966:	4b1a      	ldr	r3, [pc, #104]	; (80009d0 <MX_SPI3_Init+0x74>)
 8000968:	f44f 7282 	mov.w	r2, #260	; 0x104
 800096c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800096e:	4b18      	ldr	r3, [pc, #96]	; (80009d0 <MX_SPI3_Init+0x74>)
 8000970:	2200      	movs	r2, #0
 8000972:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000974:	4b16      	ldr	r3, [pc, #88]	; (80009d0 <MX_SPI3_Init+0x74>)
 8000976:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800097a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800097c:	4b14      	ldr	r3, [pc, #80]	; (80009d0 <MX_SPI3_Init+0x74>)
 800097e:	2200      	movs	r2, #0
 8000980:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000982:	4b13      	ldr	r3, [pc, #76]	; (80009d0 <MX_SPI3_Init+0x74>)
 8000984:	2200      	movs	r2, #0
 8000986:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000988:	4b11      	ldr	r3, [pc, #68]	; (80009d0 <MX_SPI3_Init+0x74>)
 800098a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800098e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000990:	4b0f      	ldr	r3, [pc, #60]	; (80009d0 <MX_SPI3_Init+0x74>)
 8000992:	2200      	movs	r2, #0
 8000994:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000996:	4b0e      	ldr	r3, [pc, #56]	; (80009d0 <MX_SPI3_Init+0x74>)
 8000998:	2200      	movs	r2, #0
 800099a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800099c:	4b0c      	ldr	r3, [pc, #48]	; (80009d0 <MX_SPI3_Init+0x74>)
 800099e:	2200      	movs	r2, #0
 80009a0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009a2:	4b0b      	ldr	r3, [pc, #44]	; (80009d0 <MX_SPI3_Init+0x74>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80009a8:	4b09      	ldr	r3, [pc, #36]	; (80009d0 <MX_SPI3_Init+0x74>)
 80009aa:	2207      	movs	r2, #7
 80009ac:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009ae:	4b08      	ldr	r3, [pc, #32]	; (80009d0 <MX_SPI3_Init+0x74>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009b4:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <MX_SPI3_Init+0x74>)
 80009b6:	2208      	movs	r2, #8
 80009b8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80009ba:	4805      	ldr	r0, [pc, #20]	; (80009d0 <MX_SPI3_Init+0x74>)
 80009bc:	f001 ffee 	bl	800299c <HAL_SPI_Init>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80009c6:	f7ff ff48 	bl	800085a <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80009ca:	bf00      	nop
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	20000154 	.word	0x20000154
 80009d4:	40003c00 	.word	0x40003c00

080009d8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b090      	sub	sp, #64	; 0x40
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
 80009e8:	605a      	str	r2, [r3, #4]
 80009ea:	609a      	str	r2, [r3, #8]
 80009ec:	60da      	str	r2, [r3, #12]
 80009ee:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a63      	ldr	r2, [pc, #396]	; (8000b84 <HAL_SPI_MspInit+0x1ac>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d146      	bne.n	8000a88 <HAL_SPI_MspInit+0xb0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009fa:	4b63      	ldr	r3, [pc, #396]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 80009fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009fe:	4a62      	ldr	r2, [pc, #392]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000a00:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000a04:	6613      	str	r3, [r2, #96]	; 0x60
 8000a06:	4b60      	ldr	r3, [pc, #384]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000a08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a0a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000a0e:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a10:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a12:	4b5d      	ldr	r3, [pc, #372]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a16:	4a5c      	ldr	r2, [pc, #368]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000a18:	f043 0301 	orr.w	r3, r3, #1
 8000a1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a1e:	4b5a      	ldr	r3, [pc, #360]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a22:	f003 0301 	and.w	r3, r3, #1
 8000a26:	627b      	str	r3, [r7, #36]	; 0x24
 8000a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a2a:	4b57      	ldr	r3, [pc, #348]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a2e:	4a56      	ldr	r2, [pc, #344]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000a30:	f043 0302 	orr.w	r3, r3, #2
 8000a34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a36:	4b54      	ldr	r3, [pc, #336]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000a38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a3a:	f003 0302 	and.w	r3, r3, #2
 8000a3e:	623b      	str	r3, [r7, #32]
 8000a40:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PA11     ------> SPI1_MISO
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000a42:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000a46:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a48:	2302      	movs	r3, #2
 8000a4a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a50:	2303      	movs	r3, #3
 8000a52:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000a54:	2305      	movs	r3, #5
 8000a56:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a58:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a62:	f000 fc31 	bl	80012c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8000a66:	2328      	movs	r3, #40	; 0x28
 8000a68:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a6a:	2302      	movs	r3, #2
 8000a6c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a72:	2303      	movs	r3, #3
 8000a74:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000a76:	2305      	movs	r3, #5
 8000a78:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a7a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a7e:	4619      	mov	r1, r3
 8000a80:	4842      	ldr	r0, [pc, #264]	; (8000b8c <HAL_SPI_MspInit+0x1b4>)
 8000a82:	f000 fc21 	bl	80012c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000a86:	e078      	b.n	8000b7a <HAL_SPI_MspInit+0x1a2>
  else if(spiHandle->Instance==SPI2)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a40      	ldr	r2, [pc, #256]	; (8000b90 <HAL_SPI_MspInit+0x1b8>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d145      	bne.n	8000b1e <HAL_SPI_MspInit+0x146>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a92:	4b3d      	ldr	r3, [pc, #244]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000a94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a96:	4a3c      	ldr	r2, [pc, #240]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000a98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a9c:	6593      	str	r3, [r2, #88]	; 0x58
 8000a9e:	4b3a      	ldr	r3, [pc, #232]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000aa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aa2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aa6:	61fb      	str	r3, [r7, #28]
 8000aa8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aaa:	4b37      	ldr	r3, [pc, #220]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aae:	4a36      	ldr	r2, [pc, #216]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000ab0:	f043 0304 	orr.w	r3, r3, #4
 8000ab4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ab6:	4b34      	ldr	r3, [pc, #208]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aba:	f003 0304 	and.w	r3, r3, #4
 8000abe:	61bb      	str	r3, [r7, #24]
 8000ac0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac2:	4b31      	ldr	r3, [pc, #196]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000ac4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ac6:	4a30      	ldr	r2, [pc, #192]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000ac8:	f043 0302 	orr.w	r3, r3, #2
 8000acc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ace:	4b2e      	ldr	r3, [pc, #184]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ad2:	f003 0302 	and.w	r3, r3, #2
 8000ad6:	617b      	str	r3, [r7, #20]
 8000ad8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ada:	230c      	movs	r3, #12
 8000adc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ade:	2302      	movs	r3, #2
 8000ae0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae6:	2303      	movs	r3, #3
 8000ae8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000aea:	2305      	movs	r3, #5
 8000aec:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000aee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000af2:	4619      	mov	r1, r3
 8000af4:	4827      	ldr	r0, [pc, #156]	; (8000b94 <HAL_SPI_MspInit+0x1bc>)
 8000af6:	f000 fbe7 	bl	80012c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000afa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000afe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b00:	2302      	movs	r3, #2
 8000b02:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b04:	2300      	movs	r3, #0
 8000b06:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b08:	2303      	movs	r3, #3
 8000b0a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b0c:	2305      	movs	r3, #5
 8000b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b10:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b14:	4619      	mov	r1, r3
 8000b16:	481d      	ldr	r0, [pc, #116]	; (8000b8c <HAL_SPI_MspInit+0x1b4>)
 8000b18:	f000 fbd6 	bl	80012c8 <HAL_GPIO_Init>
}
 8000b1c:	e02d      	b.n	8000b7a <HAL_SPI_MspInit+0x1a2>
  else if(spiHandle->Instance==SPI3)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4a1d      	ldr	r2, [pc, #116]	; (8000b98 <HAL_SPI_MspInit+0x1c0>)
 8000b24:	4293      	cmp	r3, r2
 8000b26:	d128      	bne.n	8000b7a <HAL_SPI_MspInit+0x1a2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b28:	4b17      	ldr	r3, [pc, #92]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000b2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b2c:	4a16      	ldr	r2, [pc, #88]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000b2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b32:	6593      	str	r3, [r2, #88]	; 0x58
 8000b34:	4b14      	ldr	r3, [pc, #80]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000b36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b3c:	613b      	str	r3, [r7, #16]
 8000b3e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b40:	4b11      	ldr	r3, [pc, #68]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000b42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b44:	4a10      	ldr	r2, [pc, #64]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000b46:	f043 0304 	orr.w	r3, r3, #4
 8000b4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b4c:	4b0e      	ldr	r3, [pc, #56]	; (8000b88 <HAL_SPI_MspInit+0x1b0>)
 8000b4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b50:	f003 0304 	and.w	r3, r3, #4
 8000b54:	60fb      	str	r3, [r7, #12]
 8000b56:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000b58:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000b5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5e:	2302      	movs	r3, #2
 8000b60:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b62:	2300      	movs	r3, #0
 8000b64:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b66:	2303      	movs	r3, #3
 8000b68:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b6a:	2306      	movs	r3, #6
 8000b6c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b6e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b72:	4619      	mov	r1, r3
 8000b74:	4807      	ldr	r0, [pc, #28]	; (8000b94 <HAL_SPI_MspInit+0x1bc>)
 8000b76:	f000 fba7 	bl	80012c8 <HAL_GPIO_Init>
}
 8000b7a:	bf00      	nop
 8000b7c:	3740      	adds	r7, #64	; 0x40
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40013000 	.word	0x40013000
 8000b88:	40021000 	.word	0x40021000
 8000b8c:	48000400 	.word	0x48000400
 8000b90:	40003800 	.word	0x40003800
 8000b94:	48000800 	.word	0x48000800
 8000b98:	40003c00 	.word	0x40003c00

08000b9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ba2:	4b0f      	ldr	r3, [pc, #60]	; (8000be0 <HAL_MspInit+0x44>)
 8000ba4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ba6:	4a0e      	ldr	r2, [pc, #56]	; (8000be0 <HAL_MspInit+0x44>)
 8000ba8:	f043 0301 	orr.w	r3, r3, #1
 8000bac:	6613      	str	r3, [r2, #96]	; 0x60
 8000bae:	4b0c      	ldr	r3, [pc, #48]	; (8000be0 <HAL_MspInit+0x44>)
 8000bb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bb2:	f003 0301 	and.w	r3, r3, #1
 8000bb6:	607b      	str	r3, [r7, #4]
 8000bb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bba:	4b09      	ldr	r3, [pc, #36]	; (8000be0 <HAL_MspInit+0x44>)
 8000bbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bbe:	4a08      	ldr	r2, [pc, #32]	; (8000be0 <HAL_MspInit+0x44>)
 8000bc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bc4:	6593      	str	r3, [r2, #88]	; 0x58
 8000bc6:	4b06      	ldr	r3, [pc, #24]	; (8000be0 <HAL_MspInit+0x44>)
 8000bc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bce:	603b      	str	r3, [r7, #0]
 8000bd0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	370c      	adds	r7, #12
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	40021000 	.word	0x40021000

08000be4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000be8:	e7fe      	b.n	8000be8 <NMI_Handler+0x4>

08000bea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bea:	b480      	push	{r7}
 8000bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bee:	e7fe      	b.n	8000bee <HardFault_Handler+0x4>

08000bf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bf4:	e7fe      	b.n	8000bf4 <MemManage_Handler+0x4>

08000bf6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bfa:	e7fe      	b.n	8000bfa <BusFault_Handler+0x4>

08000bfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c00:	e7fe      	b.n	8000c00 <UsageFault_Handler+0x4>

08000c02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c02:	b480      	push	{r7}
 8000c04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c06:	bf00      	nop
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr

08000c10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c14:	bf00      	nop
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr

08000c1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c1e:	b480      	push	{r7}
 8000c20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c22:	bf00      	nop
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c30:	f000 fa20 	bl	8001074 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c34:	bf00      	nop
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b086      	sub	sp, #24
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	60f8      	str	r0, [r7, #12]
 8000c40:	60b9      	str	r1, [r7, #8]
 8000c42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c44:	2300      	movs	r3, #0
 8000c46:	617b      	str	r3, [r7, #20]
 8000c48:	e00a      	b.n	8000c60 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c4a:	f3af 8000 	nop.w
 8000c4e:	4601      	mov	r1, r0
 8000c50:	68bb      	ldr	r3, [r7, #8]
 8000c52:	1c5a      	adds	r2, r3, #1
 8000c54:	60ba      	str	r2, [r7, #8]
 8000c56:	b2ca      	uxtb	r2, r1
 8000c58:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c5a:	697b      	ldr	r3, [r7, #20]
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	617b      	str	r3, [r7, #20]
 8000c60:	697a      	ldr	r2, [r7, #20]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	429a      	cmp	r2, r3
 8000c66:	dbf0      	blt.n	8000c4a <_read+0x12>
  }

  return len;
 8000c68:	687b      	ldr	r3, [r7, #4]
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	3718      	adds	r7, #24
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}

08000c72 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c72:	b580      	push	{r7, lr}
 8000c74:	b086      	sub	sp, #24
 8000c76:	af00      	add	r7, sp, #0
 8000c78:	60f8      	str	r0, [r7, #12]
 8000c7a:	60b9      	str	r1, [r7, #8]
 8000c7c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c7e:	2300      	movs	r3, #0
 8000c80:	617b      	str	r3, [r7, #20]
 8000c82:	e009      	b.n	8000c98 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c84:	68bb      	ldr	r3, [r7, #8]
 8000c86:	1c5a      	adds	r2, r3, #1
 8000c88:	60ba      	str	r2, [r7, #8]
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	3301      	adds	r3, #1
 8000c96:	617b      	str	r3, [r7, #20]
 8000c98:	697a      	ldr	r2, [r7, #20]
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	dbf1      	blt.n	8000c84 <_write+0x12>
  }
  return len;
 8000ca0:	687b      	ldr	r3, [r7, #4]
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3718      	adds	r7, #24
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <_close>:

int _close(int file)
{
 8000caa:	b480      	push	{r7}
 8000cac:	b083      	sub	sp, #12
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cb2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr

08000cc2 <_lseek>:
  (void)file;
  return 1;
}

int _lseek(int file, int ptr, int dir)
{
 8000cc2:	b480      	push	{r7}
 8000cc4:	b085      	sub	sp, #20
 8000cc6:	af00      	add	r7, sp, #0
 8000cc8:	60f8      	str	r0, [r7, #12]
 8000cca:	60b9      	str	r1, [r7, #8]
 8000ccc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000cce:	2300      	movs	r3, #0
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3714      	adds	r7, #20
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cda:	4770      	bx	lr

08000cdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b086      	sub	sp, #24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ce4:	4a14      	ldr	r2, [pc, #80]	; (8000d38 <_sbrk+0x5c>)
 8000ce6:	4b15      	ldr	r3, [pc, #84]	; (8000d3c <_sbrk+0x60>)
 8000ce8:	1ad3      	subs	r3, r2, r3
 8000cea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cf0:	4b13      	ldr	r3, [pc, #76]	; (8000d40 <_sbrk+0x64>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d102      	bne.n	8000cfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cf8:	4b11      	ldr	r3, [pc, #68]	; (8000d40 <_sbrk+0x64>)
 8000cfa:	4a12      	ldr	r2, [pc, #72]	; (8000d44 <_sbrk+0x68>)
 8000cfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cfe:	4b10      	ldr	r3, [pc, #64]	; (8000d40 <_sbrk+0x64>)
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	4413      	add	r3, r2
 8000d06:	693a      	ldr	r2, [r7, #16]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d207      	bcs.n	8000d1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d0c:	f003 fb06 	bl	800431c <__errno>
 8000d10:	4603      	mov	r3, r0
 8000d12:	220c      	movs	r2, #12
 8000d14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d16:	f04f 33ff 	mov.w	r3, #4294967295
 8000d1a:	e009      	b.n	8000d30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d1c:	4b08      	ldr	r3, [pc, #32]	; (8000d40 <_sbrk+0x64>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d22:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <_sbrk+0x64>)
 8000d24:	681a      	ldr	r2, [r3, #0]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	4413      	add	r3, r2
 8000d2a:	4a05      	ldr	r2, [pc, #20]	; (8000d40 <_sbrk+0x64>)
 8000d2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d2e:	68fb      	ldr	r3, [r7, #12]
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	3718      	adds	r7, #24
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	20010000 	.word	0x20010000
 8000d3c:	00000400 	.word	0x00000400
 8000d40:	200001b8 	.word	0x200001b8
 8000d44:	200002a0 	.word	0x200002a0

08000d48 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000d4c:	4b06      	ldr	r3, [pc, #24]	; (8000d68 <SystemInit+0x20>)
 8000d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d52:	4a05      	ldr	r2, [pc, #20]	; (8000d68 <SystemInit+0x20>)
 8000d54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000d5c:	bf00      	nop
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	e000ed00 	.word	0xe000ed00

08000d6c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b088      	sub	sp, #32
 8000d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d72:	f107 0310 	add.w	r3, r7, #16
 8000d76:	2200      	movs	r2, #0
 8000d78:	601a      	str	r2, [r3, #0]
 8000d7a:	605a      	str	r2, [r3, #4]
 8000d7c:	609a      	str	r2, [r3, #8]
 8000d7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d80:	1d3b      	adds	r3, r7, #4
 8000d82:	2200      	movs	r2, #0
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	605a      	str	r2, [r3, #4]
 8000d88:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000d8a:	4b20      	ldr	r3, [pc, #128]	; (8000e0c <MX_TIM1_Init+0xa0>)
 8000d8c:	4a20      	ldr	r2, [pc, #128]	; (8000e10 <MX_TIM1_Init+0xa4>)
 8000d8e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 8000d90:	4b1e      	ldr	r3, [pc, #120]	; (8000e0c <MX_TIM1_Init+0xa0>)
 8000d92:	224f      	movs	r2, #79	; 0x4f
 8000d94:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d96:	4b1d      	ldr	r3, [pc, #116]	; (8000e0c <MX_TIM1_Init+0xa0>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000d9c:	4b1b      	ldr	r3, [pc, #108]	; (8000e0c <MX_TIM1_Init+0xa0>)
 8000d9e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000da2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000da4:	4b19      	ldr	r3, [pc, #100]	; (8000e0c <MX_TIM1_Init+0xa0>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000daa:	4b18      	ldr	r3, [pc, #96]	; (8000e0c <MX_TIM1_Init+0xa0>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000db0:	4b16      	ldr	r3, [pc, #88]	; (8000e0c <MX_TIM1_Init+0xa0>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000db6:	4815      	ldr	r0, [pc, #84]	; (8000e0c <MX_TIM1_Init+0xa0>)
 8000db8:	f002 fa0a 	bl	80031d0 <HAL_TIM_Base_Init>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000dc2:	f7ff fd4a 	bl	800085a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000dcc:	f107 0310 	add.w	r3, r7, #16
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	480e      	ldr	r0, [pc, #56]	; (8000e0c <MX_TIM1_Init+0xa0>)
 8000dd4:	f002 faa0 	bl	8003318 <HAL_TIM_ConfigClockSource>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000dde:	f7ff fd3c 	bl	800085a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000de2:	2300      	movs	r3, #0
 8000de4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000de6:	2300      	movs	r3, #0
 8000de8:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dea:	2300      	movs	r3, #0
 8000dec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000dee:	1d3b      	adds	r3, r7, #4
 8000df0:	4619      	mov	r1, r3
 8000df2:	4806      	ldr	r0, [pc, #24]	; (8000e0c <MX_TIM1_Init+0xa0>)
 8000df4:	f002 fc58 	bl	80036a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000dfe:	f7ff fd2c 	bl	800085a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000e02:	bf00      	nop
 8000e04:	3720      	adds	r7, #32
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	200001bc 	.word	0x200001bc
 8000e10:	40012c00 	.word	0x40012c00

08000e14 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b085      	sub	sp, #20
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a0a      	ldr	r2, [pc, #40]	; (8000e4c <HAL_TIM_Base_MspInit+0x38>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d10b      	bne.n	8000e3e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000e26:	4b0a      	ldr	r3, [pc, #40]	; (8000e50 <HAL_TIM_Base_MspInit+0x3c>)
 8000e28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e2a:	4a09      	ldr	r2, [pc, #36]	; (8000e50 <HAL_TIM_Base_MspInit+0x3c>)
 8000e2c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e30:	6613      	str	r3, [r2, #96]	; 0x60
 8000e32:	4b07      	ldr	r3, [pc, #28]	; (8000e50 <HAL_TIM_Base_MspInit+0x3c>)
 8000e34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000e3a:	60fb      	str	r3, [r7, #12]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000e3e:	bf00      	nop
 8000e40:	3714      	adds	r7, #20
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	40012c00 	.word	0x40012c00
 8000e50:	40021000 	.word	0x40021000

08000e54 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e58:	4b14      	ldr	r3, [pc, #80]	; (8000eac <MX_USART2_UART_Init+0x58>)
 8000e5a:	4a15      	ldr	r2, [pc, #84]	; (8000eb0 <MX_USART2_UART_Init+0x5c>)
 8000e5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e5e:	4b13      	ldr	r3, [pc, #76]	; (8000eac <MX_USART2_UART_Init+0x58>)
 8000e60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e66:	4b11      	ldr	r3, [pc, #68]	; (8000eac <MX_USART2_UART_Init+0x58>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e6c:	4b0f      	ldr	r3, [pc, #60]	; (8000eac <MX_USART2_UART_Init+0x58>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e72:	4b0e      	ldr	r3, [pc, #56]	; (8000eac <MX_USART2_UART_Init+0x58>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e78:	4b0c      	ldr	r3, [pc, #48]	; (8000eac <MX_USART2_UART_Init+0x58>)
 8000e7a:	220c      	movs	r2, #12
 8000e7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e7e:	4b0b      	ldr	r3, [pc, #44]	; (8000eac <MX_USART2_UART_Init+0x58>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e84:	4b09      	ldr	r3, [pc, #36]	; (8000eac <MX_USART2_UART_Init+0x58>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e8a:	4b08      	ldr	r3, [pc, #32]	; (8000eac <MX_USART2_UART_Init+0x58>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e90:	4b06      	ldr	r3, [pc, #24]	; (8000eac <MX_USART2_UART_Init+0x58>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e96:	4805      	ldr	r0, [pc, #20]	; (8000eac <MX_USART2_UART_Init+0x58>)
 8000e98:	f002 fc6c 	bl	8003774 <HAL_UART_Init>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000ea2:	f7ff fcda 	bl	800085a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ea6:	bf00      	nop
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	20000208 	.word	0x20000208
 8000eb0:	40004400 	.word	0x40004400

08000eb4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b0a2      	sub	sp, #136	; 0x88
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ebc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	601a      	str	r2, [r3, #0]
 8000ec4:	605a      	str	r2, [r3, #4]
 8000ec6:	609a      	str	r2, [r3, #8]
 8000ec8:	60da      	str	r2, [r3, #12]
 8000eca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ecc:	f107 0314 	add.w	r3, r7, #20
 8000ed0:	2260      	movs	r2, #96	; 0x60
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f003 fa4b 	bl	8004370 <memset>
  if(uartHandle->Instance==USART2)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4a20      	ldr	r2, [pc, #128]	; (8000f60 <HAL_UART_MspInit+0xac>)
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d138      	bne.n	8000f56 <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000eec:	f107 0314 	add.w	r3, r7, #20
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f001 fa17 	bl	8002324 <HAL_RCCEx_PeriphCLKConfig>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000efc:	f7ff fcad 	bl	800085a <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f00:	4b18      	ldr	r3, [pc, #96]	; (8000f64 <HAL_UART_MspInit+0xb0>)
 8000f02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f04:	4a17      	ldr	r2, [pc, #92]	; (8000f64 <HAL_UART_MspInit+0xb0>)
 8000f06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f0a:	6593      	str	r3, [r2, #88]	; 0x58
 8000f0c:	4b15      	ldr	r3, [pc, #84]	; (8000f64 <HAL_UART_MspInit+0xb0>)
 8000f0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f14:	613b      	str	r3, [r7, #16]
 8000f16:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f18:	4b12      	ldr	r3, [pc, #72]	; (8000f64 <HAL_UART_MspInit+0xb0>)
 8000f1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f1c:	4a11      	ldr	r2, [pc, #68]	; (8000f64 <HAL_UART_MspInit+0xb0>)
 8000f1e:	f043 0301 	orr.w	r3, r3, #1
 8000f22:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f24:	4b0f      	ldr	r3, [pc, #60]	; (8000f64 <HAL_UART_MspInit+0xb0>)
 8000f26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f28:	f003 0301 	and.w	r3, r3, #1
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000f30:	230c      	movs	r3, #12
 8000f32:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f34:	2302      	movs	r3, #2
 8000f36:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f42:	2307      	movs	r3, #7
 8000f44:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f48:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f52:	f000 f9b9 	bl	80012c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000f56:	bf00      	nop
 8000f58:	3788      	adds	r7, #136	; 0x88
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	40004400 	.word	0x40004400
 8000f64:	40021000 	.word	0x40021000

08000f68 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000f68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fa0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f6c:	f7ff feec 	bl	8000d48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f70:	480c      	ldr	r0, [pc, #48]	; (8000fa4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f72:	490d      	ldr	r1, [pc, #52]	; (8000fa8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f74:	4a0d      	ldr	r2, [pc, #52]	; (8000fac <LoopForever+0xe>)
  movs r3, #0
 8000f76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f78:	e002      	b.n	8000f80 <LoopCopyDataInit>

08000f7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f7e:	3304      	adds	r3, #4

08000f80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f84:	d3f9      	bcc.n	8000f7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f86:	4a0a      	ldr	r2, [pc, #40]	; (8000fb0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f88:	4c0a      	ldr	r4, [pc, #40]	; (8000fb4 <LoopForever+0x16>)
  movs r3, #0
 8000f8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f8c:	e001      	b.n	8000f92 <LoopFillZerobss>

08000f8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f90:	3204      	adds	r2, #4

08000f92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f94:	d3fb      	bcc.n	8000f8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f96:	f003 f9c7 	bl	8004328 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f9a:	f7ff fbd9 	bl	8000750 <main>

08000f9e <LoopForever>:

LoopForever:
    b LoopForever
 8000f9e:	e7fe      	b.n	8000f9e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000fa0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000fa4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fa8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000fac:	08005e28 	.word	0x08005e28
  ldr r2, =_sbss
 8000fb0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000fb4:	200002a0 	.word	0x200002a0

08000fb8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fb8:	e7fe      	b.n	8000fb8 <ADC1_IRQHandler>
	...

08000fbc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fc6:	4b0c      	ldr	r3, [pc, #48]	; (8000ff8 <HAL_Init+0x3c>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4a0b      	ldr	r2, [pc, #44]	; (8000ff8 <HAL_Init+0x3c>)
 8000fcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fd0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fd2:	2003      	movs	r0, #3
 8000fd4:	f000 f944 	bl	8001260 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fd8:	2000      	movs	r0, #0
 8000fda:	f000 f80f 	bl	8000ffc <HAL_InitTick>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d002      	beq.n	8000fea <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	71fb      	strb	r3, [r7, #7]
 8000fe8:	e001      	b.n	8000fee <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fea:	f7ff fdd7 	bl	8000b9c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fee:	79fb      	ldrb	r3, [r7, #7]
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	40022000 	.word	0x40022000

08000ffc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001004:	2300      	movs	r3, #0
 8001006:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001008:	4b17      	ldr	r3, [pc, #92]	; (8001068 <HAL_InitTick+0x6c>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d023      	beq.n	8001058 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001010:	4b16      	ldr	r3, [pc, #88]	; (800106c <HAL_InitTick+0x70>)
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	4b14      	ldr	r3, [pc, #80]	; (8001068 <HAL_InitTick+0x6c>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	4619      	mov	r1, r3
 800101a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800101e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001022:	fbb2 f3f3 	udiv	r3, r2, r3
 8001026:	4618      	mov	r0, r3
 8001028:	f000 f941 	bl	80012ae <HAL_SYSTICK_Config>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d10f      	bne.n	8001052 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2b0f      	cmp	r3, #15
 8001036:	d809      	bhi.n	800104c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001038:	2200      	movs	r2, #0
 800103a:	6879      	ldr	r1, [r7, #4]
 800103c:	f04f 30ff 	mov.w	r0, #4294967295
 8001040:	f000 f919 	bl	8001276 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001044:	4a0a      	ldr	r2, [pc, #40]	; (8001070 <HAL_InitTick+0x74>)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6013      	str	r3, [r2, #0]
 800104a:	e007      	b.n	800105c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800104c:	2301      	movs	r3, #1
 800104e:	73fb      	strb	r3, [r7, #15]
 8001050:	e004      	b.n	800105c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	73fb      	strb	r3, [r7, #15]
 8001056:	e001      	b.n	800105c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001058:	2301      	movs	r3, #1
 800105a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800105c:	7bfb      	ldrb	r3, [r7, #15]
}
 800105e:	4618      	mov	r0, r3
 8001060:	3710      	adds	r7, #16
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	20000008 	.word	0x20000008
 800106c:	20000000 	.word	0x20000000
 8001070:	20000004 	.word	0x20000004

08001074 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001078:	4b06      	ldr	r3, [pc, #24]	; (8001094 <HAL_IncTick+0x20>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	461a      	mov	r2, r3
 800107e:	4b06      	ldr	r3, [pc, #24]	; (8001098 <HAL_IncTick+0x24>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4413      	add	r3, r2
 8001084:	4a04      	ldr	r2, [pc, #16]	; (8001098 <HAL_IncTick+0x24>)
 8001086:	6013      	str	r3, [r2, #0]
}
 8001088:	bf00      	nop
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	20000008 	.word	0x20000008
 8001098:	2000028c 	.word	0x2000028c

0800109c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  return uwTick;
 80010a0:	4b03      	ldr	r3, [pc, #12]	; (80010b0 <HAL_GetTick+0x14>)
 80010a2:	681b      	ldr	r3, [r3, #0]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	2000028c 	.word	0x2000028c

080010b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010bc:	f7ff ffee 	bl	800109c <HAL_GetTick>
 80010c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010cc:	d005      	beq.n	80010da <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80010ce:	4b0a      	ldr	r3, [pc, #40]	; (80010f8 <HAL_Delay+0x44>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	461a      	mov	r2, r3
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	4413      	add	r3, r2
 80010d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010da:	bf00      	nop
 80010dc:	f7ff ffde 	bl	800109c <HAL_GetTick>
 80010e0:	4602      	mov	r2, r0
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	68fa      	ldr	r2, [r7, #12]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d8f7      	bhi.n	80010dc <HAL_Delay+0x28>
  {
  }
}
 80010ec:	bf00      	nop
 80010ee:	bf00      	nop
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000008 	.word	0x20000008

080010fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b085      	sub	sp, #20
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f003 0307 	and.w	r3, r3, #7
 800110a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800110c:	4b0c      	ldr	r3, [pc, #48]	; (8001140 <__NVIC_SetPriorityGrouping+0x44>)
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001112:	68ba      	ldr	r2, [r7, #8]
 8001114:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001118:	4013      	ands	r3, r2
 800111a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001124:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001128:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800112c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800112e:	4a04      	ldr	r2, [pc, #16]	; (8001140 <__NVIC_SetPriorityGrouping+0x44>)
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	60d3      	str	r3, [r2, #12]
}
 8001134:	bf00      	nop
 8001136:	3714      	adds	r7, #20
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	e000ed00 	.word	0xe000ed00

08001144 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001148:	4b04      	ldr	r3, [pc, #16]	; (800115c <__NVIC_GetPriorityGrouping+0x18>)
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	0a1b      	lsrs	r3, r3, #8
 800114e:	f003 0307 	and.w	r3, r3, #7
}
 8001152:	4618      	mov	r0, r3
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr
 800115c:	e000ed00 	.word	0xe000ed00

08001160 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	6039      	str	r1, [r7, #0]
 800116a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800116c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001170:	2b00      	cmp	r3, #0
 8001172:	db0a      	blt.n	800118a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	b2da      	uxtb	r2, r3
 8001178:	490c      	ldr	r1, [pc, #48]	; (80011ac <__NVIC_SetPriority+0x4c>)
 800117a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117e:	0112      	lsls	r2, r2, #4
 8001180:	b2d2      	uxtb	r2, r2
 8001182:	440b      	add	r3, r1
 8001184:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001188:	e00a      	b.n	80011a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	b2da      	uxtb	r2, r3
 800118e:	4908      	ldr	r1, [pc, #32]	; (80011b0 <__NVIC_SetPriority+0x50>)
 8001190:	79fb      	ldrb	r3, [r7, #7]
 8001192:	f003 030f 	and.w	r3, r3, #15
 8001196:	3b04      	subs	r3, #4
 8001198:	0112      	lsls	r2, r2, #4
 800119a:	b2d2      	uxtb	r2, r2
 800119c:	440b      	add	r3, r1
 800119e:	761a      	strb	r2, [r3, #24]
}
 80011a0:	bf00      	nop
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	e000e100 	.word	0xe000e100
 80011b0:	e000ed00 	.word	0xe000ed00

080011b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b089      	sub	sp, #36	; 0x24
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	60f8      	str	r0, [r7, #12]
 80011bc:	60b9      	str	r1, [r7, #8]
 80011be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	f003 0307 	and.w	r3, r3, #7
 80011c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011c8:	69fb      	ldr	r3, [r7, #28]
 80011ca:	f1c3 0307 	rsb	r3, r3, #7
 80011ce:	2b04      	cmp	r3, #4
 80011d0:	bf28      	it	cs
 80011d2:	2304      	movcs	r3, #4
 80011d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	3304      	adds	r3, #4
 80011da:	2b06      	cmp	r3, #6
 80011dc:	d902      	bls.n	80011e4 <NVIC_EncodePriority+0x30>
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	3b03      	subs	r3, #3
 80011e2:	e000      	b.n	80011e6 <NVIC_EncodePriority+0x32>
 80011e4:	2300      	movs	r3, #0
 80011e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e8:	f04f 32ff 	mov.w	r2, #4294967295
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	fa02 f303 	lsl.w	r3, r2, r3
 80011f2:	43da      	mvns	r2, r3
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	401a      	ands	r2, r3
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	fa01 f303 	lsl.w	r3, r1, r3
 8001206:	43d9      	mvns	r1, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800120c:	4313      	orrs	r3, r2
         );
}
 800120e:	4618      	mov	r0, r3
 8001210:	3724      	adds	r7, #36	; 0x24
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
	...

0800121c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	3b01      	subs	r3, #1
 8001228:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800122c:	d301      	bcc.n	8001232 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800122e:	2301      	movs	r3, #1
 8001230:	e00f      	b.n	8001252 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001232:	4a0a      	ldr	r2, [pc, #40]	; (800125c <SysTick_Config+0x40>)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	3b01      	subs	r3, #1
 8001238:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800123a:	210f      	movs	r1, #15
 800123c:	f04f 30ff 	mov.w	r0, #4294967295
 8001240:	f7ff ff8e 	bl	8001160 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001244:	4b05      	ldr	r3, [pc, #20]	; (800125c <SysTick_Config+0x40>)
 8001246:	2200      	movs	r2, #0
 8001248:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800124a:	4b04      	ldr	r3, [pc, #16]	; (800125c <SysTick_Config+0x40>)
 800124c:	2207      	movs	r2, #7
 800124e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	e000e010 	.word	0xe000e010

08001260 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f7ff ff47 	bl	80010fc <__NVIC_SetPriorityGrouping>
}
 800126e:	bf00      	nop
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001276:	b580      	push	{r7, lr}
 8001278:	b086      	sub	sp, #24
 800127a:	af00      	add	r7, sp, #0
 800127c:	4603      	mov	r3, r0
 800127e:	60b9      	str	r1, [r7, #8]
 8001280:	607a      	str	r2, [r7, #4]
 8001282:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001284:	2300      	movs	r3, #0
 8001286:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001288:	f7ff ff5c 	bl	8001144 <__NVIC_GetPriorityGrouping>
 800128c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800128e:	687a      	ldr	r2, [r7, #4]
 8001290:	68b9      	ldr	r1, [r7, #8]
 8001292:	6978      	ldr	r0, [r7, #20]
 8001294:	f7ff ff8e 	bl	80011b4 <NVIC_EncodePriority>
 8001298:	4602      	mov	r2, r0
 800129a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800129e:	4611      	mov	r1, r2
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff ff5d 	bl	8001160 <__NVIC_SetPriority>
}
 80012a6:	bf00      	nop
 80012a8:	3718      	adds	r7, #24
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}

080012ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012ae:	b580      	push	{r7, lr}
 80012b0:	b082      	sub	sp, #8
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f7ff ffb0 	bl	800121c <SysTick_Config>
 80012bc:	4603      	mov	r3, r0
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
	...

080012c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b087      	sub	sp, #28
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012d2:	2300      	movs	r3, #0
 80012d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012d6:	e154      	b.n	8001582 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	2101      	movs	r1, #1
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	fa01 f303 	lsl.w	r3, r1, r3
 80012e4:	4013      	ands	r3, r2
 80012e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	f000 8146 	beq.w	800157c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f003 0303 	and.w	r3, r3, #3
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	d005      	beq.n	8001308 <HAL_GPIO_Init+0x40>
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f003 0303 	and.w	r3, r3, #3
 8001304:	2b02      	cmp	r3, #2
 8001306:	d130      	bne.n	800136a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	005b      	lsls	r3, r3, #1
 8001312:	2203      	movs	r2, #3
 8001314:	fa02 f303 	lsl.w	r3, r2, r3
 8001318:	43db      	mvns	r3, r3
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	4013      	ands	r3, r2
 800131e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	68da      	ldr	r2, [r3, #12]
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	005b      	lsls	r3, r3, #1
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	693a      	ldr	r2, [r7, #16]
 800132e:	4313      	orrs	r3, r2
 8001330:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	693a      	ldr	r2, [r7, #16]
 8001336:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800133e:	2201      	movs	r2, #1
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	fa02 f303 	lsl.w	r3, r2, r3
 8001346:	43db      	mvns	r3, r3
 8001348:	693a      	ldr	r2, [r7, #16]
 800134a:	4013      	ands	r3, r2
 800134c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	091b      	lsrs	r3, r3, #4
 8001354:	f003 0201 	and.w	r2, r3, #1
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	fa02 f303 	lsl.w	r3, r2, r3
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	4313      	orrs	r3, r2
 8001362:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	f003 0303 	and.w	r3, r3, #3
 8001372:	2b03      	cmp	r3, #3
 8001374:	d017      	beq.n	80013a6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	68db      	ldr	r3, [r3, #12]
 800137a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	2203      	movs	r2, #3
 8001382:	fa02 f303 	lsl.w	r3, r2, r3
 8001386:	43db      	mvns	r3, r3
 8001388:	693a      	ldr	r2, [r7, #16]
 800138a:	4013      	ands	r3, r2
 800138c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	689a      	ldr	r2, [r3, #8]
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	fa02 f303 	lsl.w	r3, r2, r3
 800139a:	693a      	ldr	r2, [r7, #16]
 800139c:	4313      	orrs	r3, r2
 800139e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	f003 0303 	and.w	r3, r3, #3
 80013ae:	2b02      	cmp	r3, #2
 80013b0:	d123      	bne.n	80013fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	08da      	lsrs	r2, r3, #3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	3208      	adds	r2, #8
 80013ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	f003 0307 	and.w	r3, r3, #7
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	220f      	movs	r2, #15
 80013ca:	fa02 f303 	lsl.w	r3, r2, r3
 80013ce:	43db      	mvns	r3, r3
 80013d0:	693a      	ldr	r2, [r7, #16]
 80013d2:	4013      	ands	r3, r2
 80013d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	691a      	ldr	r2, [r3, #16]
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	f003 0307 	and.w	r3, r3, #7
 80013e0:	009b      	lsls	r3, r3, #2
 80013e2:	fa02 f303 	lsl.w	r3, r2, r3
 80013e6:	693a      	ldr	r2, [r7, #16]
 80013e8:	4313      	orrs	r3, r2
 80013ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	08da      	lsrs	r2, r3, #3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	3208      	adds	r2, #8
 80013f4:	6939      	ldr	r1, [r7, #16]
 80013f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	2203      	movs	r2, #3
 8001406:	fa02 f303 	lsl.w	r3, r2, r3
 800140a:	43db      	mvns	r3, r3
 800140c:	693a      	ldr	r2, [r7, #16]
 800140e:	4013      	ands	r3, r2
 8001410:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f003 0203 	and.w	r2, r3, #3
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	005b      	lsls	r3, r3, #1
 800141e:	fa02 f303 	lsl.w	r3, r2, r3
 8001422:	693a      	ldr	r2, [r7, #16]
 8001424:	4313      	orrs	r3, r2
 8001426:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	693a      	ldr	r2, [r7, #16]
 800142c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001436:	2b00      	cmp	r3, #0
 8001438:	f000 80a0 	beq.w	800157c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800143c:	4b58      	ldr	r3, [pc, #352]	; (80015a0 <HAL_GPIO_Init+0x2d8>)
 800143e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001440:	4a57      	ldr	r2, [pc, #348]	; (80015a0 <HAL_GPIO_Init+0x2d8>)
 8001442:	f043 0301 	orr.w	r3, r3, #1
 8001446:	6613      	str	r3, [r2, #96]	; 0x60
 8001448:	4b55      	ldr	r3, [pc, #340]	; (80015a0 <HAL_GPIO_Init+0x2d8>)
 800144a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800144c:	f003 0301 	and.w	r3, r3, #1
 8001450:	60bb      	str	r3, [r7, #8]
 8001452:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001454:	4a53      	ldr	r2, [pc, #332]	; (80015a4 <HAL_GPIO_Init+0x2dc>)
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	089b      	lsrs	r3, r3, #2
 800145a:	3302      	adds	r3, #2
 800145c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001460:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	f003 0303 	and.w	r3, r3, #3
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	220f      	movs	r2, #15
 800146c:	fa02 f303 	lsl.w	r3, r2, r3
 8001470:	43db      	mvns	r3, r3
 8001472:	693a      	ldr	r2, [r7, #16]
 8001474:	4013      	ands	r3, r2
 8001476:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800147e:	d019      	beq.n	80014b4 <HAL_GPIO_Init+0x1ec>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	4a49      	ldr	r2, [pc, #292]	; (80015a8 <HAL_GPIO_Init+0x2e0>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d013      	beq.n	80014b0 <HAL_GPIO_Init+0x1e8>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	4a48      	ldr	r2, [pc, #288]	; (80015ac <HAL_GPIO_Init+0x2e4>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d00d      	beq.n	80014ac <HAL_GPIO_Init+0x1e4>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	4a47      	ldr	r2, [pc, #284]	; (80015b0 <HAL_GPIO_Init+0x2e8>)
 8001494:	4293      	cmp	r3, r2
 8001496:	d007      	beq.n	80014a8 <HAL_GPIO_Init+0x1e0>
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	4a46      	ldr	r2, [pc, #280]	; (80015b4 <HAL_GPIO_Init+0x2ec>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d101      	bne.n	80014a4 <HAL_GPIO_Init+0x1dc>
 80014a0:	2304      	movs	r3, #4
 80014a2:	e008      	b.n	80014b6 <HAL_GPIO_Init+0x1ee>
 80014a4:	2307      	movs	r3, #7
 80014a6:	e006      	b.n	80014b6 <HAL_GPIO_Init+0x1ee>
 80014a8:	2303      	movs	r3, #3
 80014aa:	e004      	b.n	80014b6 <HAL_GPIO_Init+0x1ee>
 80014ac:	2302      	movs	r3, #2
 80014ae:	e002      	b.n	80014b6 <HAL_GPIO_Init+0x1ee>
 80014b0:	2301      	movs	r3, #1
 80014b2:	e000      	b.n	80014b6 <HAL_GPIO_Init+0x1ee>
 80014b4:	2300      	movs	r3, #0
 80014b6:	697a      	ldr	r2, [r7, #20]
 80014b8:	f002 0203 	and.w	r2, r2, #3
 80014bc:	0092      	lsls	r2, r2, #2
 80014be:	4093      	lsls	r3, r2
 80014c0:	693a      	ldr	r2, [r7, #16]
 80014c2:	4313      	orrs	r3, r2
 80014c4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80014c6:	4937      	ldr	r1, [pc, #220]	; (80015a4 <HAL_GPIO_Init+0x2dc>)
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	089b      	lsrs	r3, r3, #2
 80014cc:	3302      	adds	r3, #2
 80014ce:	693a      	ldr	r2, [r7, #16]
 80014d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80014d4:	4b38      	ldr	r3, [pc, #224]	; (80015b8 <HAL_GPIO_Init+0x2f0>)
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	43db      	mvns	r3, r3
 80014de:	693a      	ldr	r2, [r7, #16]
 80014e0:	4013      	ands	r3, r2
 80014e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d003      	beq.n	80014f8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80014f0:	693a      	ldr	r2, [r7, #16]
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	4313      	orrs	r3, r2
 80014f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80014f8:	4a2f      	ldr	r2, [pc, #188]	; (80015b8 <HAL_GPIO_Init+0x2f0>)
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80014fe:	4b2e      	ldr	r3, [pc, #184]	; (80015b8 <HAL_GPIO_Init+0x2f0>)
 8001500:	68db      	ldr	r3, [r3, #12]
 8001502:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	43db      	mvns	r3, r3
 8001508:	693a      	ldr	r2, [r7, #16]
 800150a:	4013      	ands	r3, r2
 800150c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001516:	2b00      	cmp	r3, #0
 8001518:	d003      	beq.n	8001522 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	4313      	orrs	r3, r2
 8001520:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001522:	4a25      	ldr	r2, [pc, #148]	; (80015b8 <HAL_GPIO_Init+0x2f0>)
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001528:	4b23      	ldr	r3, [pc, #140]	; (80015b8 <HAL_GPIO_Init+0x2f0>)
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	43db      	mvns	r3, r3
 8001532:	693a      	ldr	r2, [r7, #16]
 8001534:	4013      	ands	r3, r2
 8001536:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001540:	2b00      	cmp	r3, #0
 8001542:	d003      	beq.n	800154c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001544:	693a      	ldr	r2, [r7, #16]
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	4313      	orrs	r3, r2
 800154a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800154c:	4a1a      	ldr	r2, [pc, #104]	; (80015b8 <HAL_GPIO_Init+0x2f0>)
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001552:	4b19      	ldr	r3, [pc, #100]	; (80015b8 <HAL_GPIO_Init+0x2f0>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	43db      	mvns	r3, r3
 800155c:	693a      	ldr	r2, [r7, #16]
 800155e:	4013      	ands	r3, r2
 8001560:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d003      	beq.n	8001576 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	4313      	orrs	r3, r2
 8001574:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001576:	4a10      	ldr	r2, [pc, #64]	; (80015b8 <HAL_GPIO_Init+0x2f0>)
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	3301      	adds	r3, #1
 8001580:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	fa22 f303 	lsr.w	r3, r2, r3
 800158c:	2b00      	cmp	r3, #0
 800158e:	f47f aea3 	bne.w	80012d8 <HAL_GPIO_Init+0x10>
  }
}
 8001592:	bf00      	nop
 8001594:	bf00      	nop
 8001596:	371c      	adds	r7, #28
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr
 80015a0:	40021000 	.word	0x40021000
 80015a4:	40010000 	.word	0x40010000
 80015a8:	48000400 	.word	0x48000400
 80015ac:	48000800 	.word	0x48000800
 80015b0:	48000c00 	.word	0x48000c00
 80015b4:	48001000 	.word	0x48001000
 80015b8:	40010400 	.word	0x40010400

080015bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	460b      	mov	r3, r1
 80015c6:	807b      	strh	r3, [r7, #2]
 80015c8:	4613      	mov	r3, r2
 80015ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015cc:	787b      	ldrb	r3, [r7, #1]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d003      	beq.n	80015da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80015d2:	887a      	ldrh	r2, [r7, #2]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80015d8:	e002      	b.n	80015e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80015da:	887a      	ldrh	r2, [r7, #2]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	629a      	str	r2, [r3, #40]	; 0x28
}
 80015e0:	bf00      	nop
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr

080015ec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80015f0:	4b04      	ldr	r3, [pc, #16]	; (8001604 <HAL_PWREx_GetVoltageRange+0x18>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	40007000 	.word	0x40007000

08001608 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001608:	b480      	push	{r7}
 800160a:	b085      	sub	sp, #20
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001616:	d130      	bne.n	800167a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001618:	4b23      	ldr	r3, [pc, #140]	; (80016a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001620:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001624:	d038      	beq.n	8001698 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001626:	4b20      	ldr	r3, [pc, #128]	; (80016a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800162e:	4a1e      	ldr	r2, [pc, #120]	; (80016a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001630:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001634:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001636:	4b1d      	ldr	r3, [pc, #116]	; (80016ac <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	2232      	movs	r2, #50	; 0x32
 800163c:	fb02 f303 	mul.w	r3, r2, r3
 8001640:	4a1b      	ldr	r2, [pc, #108]	; (80016b0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001642:	fba2 2303 	umull	r2, r3, r2, r3
 8001646:	0c9b      	lsrs	r3, r3, #18
 8001648:	3301      	adds	r3, #1
 800164a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800164c:	e002      	b.n	8001654 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	3b01      	subs	r3, #1
 8001652:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001654:	4b14      	ldr	r3, [pc, #80]	; (80016a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001656:	695b      	ldr	r3, [r3, #20]
 8001658:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800165c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001660:	d102      	bne.n	8001668 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d1f2      	bne.n	800164e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001668:	4b0f      	ldr	r3, [pc, #60]	; (80016a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800166a:	695b      	ldr	r3, [r3, #20]
 800166c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001670:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001674:	d110      	bne.n	8001698 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e00f      	b.n	800169a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800167a:	4b0b      	ldr	r3, [pc, #44]	; (80016a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001682:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001686:	d007      	beq.n	8001698 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001688:	4b07      	ldr	r3, [pc, #28]	; (80016a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001690:	4a05      	ldr	r2, [pc, #20]	; (80016a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001692:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001696:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001698:	2300      	movs	r3, #0
}
 800169a:	4618      	mov	r0, r3
 800169c:	3714      	adds	r7, #20
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	40007000 	.word	0x40007000
 80016ac:	20000000 	.word	0x20000000
 80016b0:	431bde83 	.word	0x431bde83

080016b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b088      	sub	sp, #32
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d102      	bne.n	80016c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	f000 bc02 	b.w	8001ecc <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016c8:	4b96      	ldr	r3, [pc, #600]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	f003 030c 	and.w	r3, r3, #12
 80016d0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016d2:	4b94      	ldr	r3, [pc, #592]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 80016d4:	68db      	ldr	r3, [r3, #12]
 80016d6:	f003 0303 	and.w	r3, r3, #3
 80016da:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 0310 	and.w	r3, r3, #16
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	f000 80e4 	beq.w	80018b2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80016ea:	69bb      	ldr	r3, [r7, #24]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d007      	beq.n	8001700 <HAL_RCC_OscConfig+0x4c>
 80016f0:	69bb      	ldr	r3, [r7, #24]
 80016f2:	2b0c      	cmp	r3, #12
 80016f4:	f040 808b 	bne.w	800180e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	f040 8087 	bne.w	800180e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001700:	4b88      	ldr	r3, [pc, #544]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 0302 	and.w	r3, r3, #2
 8001708:	2b00      	cmp	r3, #0
 800170a:	d005      	beq.n	8001718 <HAL_RCC_OscConfig+0x64>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	699b      	ldr	r3, [r3, #24]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d101      	bne.n	8001718 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e3d9      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6a1a      	ldr	r2, [r3, #32]
 800171c:	4b81      	ldr	r3, [pc, #516]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f003 0308 	and.w	r3, r3, #8
 8001724:	2b00      	cmp	r3, #0
 8001726:	d004      	beq.n	8001732 <HAL_RCC_OscConfig+0x7e>
 8001728:	4b7e      	ldr	r3, [pc, #504]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001730:	e005      	b.n	800173e <HAL_RCC_OscConfig+0x8a>
 8001732:	4b7c      	ldr	r3, [pc, #496]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 8001734:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001738:	091b      	lsrs	r3, r3, #4
 800173a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800173e:	4293      	cmp	r3, r2
 8001740:	d223      	bcs.n	800178a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6a1b      	ldr	r3, [r3, #32]
 8001746:	4618      	mov	r0, r3
 8001748:	f000 fd8c 	bl	8002264 <RCC_SetFlashLatencyFromMSIRange>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e3ba      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001756:	4b73      	ldr	r3, [pc, #460]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a72      	ldr	r2, [pc, #456]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 800175c:	f043 0308 	orr.w	r3, r3, #8
 8001760:	6013      	str	r3, [r2, #0]
 8001762:	4b70      	ldr	r3, [pc, #448]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6a1b      	ldr	r3, [r3, #32]
 800176e:	496d      	ldr	r1, [pc, #436]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 8001770:	4313      	orrs	r3, r2
 8001772:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001774:	4b6b      	ldr	r3, [pc, #428]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	69db      	ldr	r3, [r3, #28]
 8001780:	021b      	lsls	r3, r3, #8
 8001782:	4968      	ldr	r1, [pc, #416]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 8001784:	4313      	orrs	r3, r2
 8001786:	604b      	str	r3, [r1, #4]
 8001788:	e025      	b.n	80017d6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800178a:	4b66      	ldr	r3, [pc, #408]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a65      	ldr	r2, [pc, #404]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 8001790:	f043 0308 	orr.w	r3, r3, #8
 8001794:	6013      	str	r3, [r2, #0]
 8001796:	4b63      	ldr	r3, [pc, #396]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6a1b      	ldr	r3, [r3, #32]
 80017a2:	4960      	ldr	r1, [pc, #384]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 80017a4:	4313      	orrs	r3, r2
 80017a6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017a8:	4b5e      	ldr	r3, [pc, #376]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	69db      	ldr	r3, [r3, #28]
 80017b4:	021b      	lsls	r3, r3, #8
 80017b6:	495b      	ldr	r1, [pc, #364]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 80017b8:	4313      	orrs	r3, r2
 80017ba:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d109      	bne.n	80017d6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6a1b      	ldr	r3, [r3, #32]
 80017c6:	4618      	mov	r0, r3
 80017c8:	f000 fd4c 	bl	8002264 <RCC_SetFlashLatencyFromMSIRange>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e37a      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80017d6:	f000 fc81 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 80017da:	4602      	mov	r2, r0
 80017dc:	4b51      	ldr	r3, [pc, #324]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	091b      	lsrs	r3, r3, #4
 80017e2:	f003 030f 	and.w	r3, r3, #15
 80017e6:	4950      	ldr	r1, [pc, #320]	; (8001928 <HAL_RCC_OscConfig+0x274>)
 80017e8:	5ccb      	ldrb	r3, [r1, r3]
 80017ea:	f003 031f 	and.w	r3, r3, #31
 80017ee:	fa22 f303 	lsr.w	r3, r2, r3
 80017f2:	4a4e      	ldr	r2, [pc, #312]	; (800192c <HAL_RCC_OscConfig+0x278>)
 80017f4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80017f6:	4b4e      	ldr	r3, [pc, #312]	; (8001930 <HAL_RCC_OscConfig+0x27c>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff fbfe 	bl	8000ffc <HAL_InitTick>
 8001800:	4603      	mov	r3, r0
 8001802:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001804:	7bfb      	ldrb	r3, [r7, #15]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d052      	beq.n	80018b0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800180a:	7bfb      	ldrb	r3, [r7, #15]
 800180c:	e35e      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	699b      	ldr	r3, [r3, #24]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d032      	beq.n	800187c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001816:	4b43      	ldr	r3, [pc, #268]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a42      	ldr	r2, [pc, #264]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 800181c:	f043 0301 	orr.w	r3, r3, #1
 8001820:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001822:	f7ff fc3b 	bl	800109c <HAL_GetTick>
 8001826:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001828:	e008      	b.n	800183c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800182a:	f7ff fc37 	bl	800109c <HAL_GetTick>
 800182e:	4602      	mov	r2, r0
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	2b02      	cmp	r3, #2
 8001836:	d901      	bls.n	800183c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001838:	2303      	movs	r3, #3
 800183a:	e347      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800183c:	4b39      	ldr	r3, [pc, #228]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 0302 	and.w	r3, r3, #2
 8001844:	2b00      	cmp	r3, #0
 8001846:	d0f0      	beq.n	800182a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001848:	4b36      	ldr	r3, [pc, #216]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a35      	ldr	r2, [pc, #212]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 800184e:	f043 0308 	orr.w	r3, r3, #8
 8001852:	6013      	str	r3, [r2, #0]
 8001854:	4b33      	ldr	r3, [pc, #204]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6a1b      	ldr	r3, [r3, #32]
 8001860:	4930      	ldr	r1, [pc, #192]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 8001862:	4313      	orrs	r3, r2
 8001864:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001866:	4b2f      	ldr	r3, [pc, #188]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	69db      	ldr	r3, [r3, #28]
 8001872:	021b      	lsls	r3, r3, #8
 8001874:	492b      	ldr	r1, [pc, #172]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 8001876:	4313      	orrs	r3, r2
 8001878:	604b      	str	r3, [r1, #4]
 800187a:	e01a      	b.n	80018b2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800187c:	4b29      	ldr	r3, [pc, #164]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a28      	ldr	r2, [pc, #160]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 8001882:	f023 0301 	bic.w	r3, r3, #1
 8001886:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001888:	f7ff fc08 	bl	800109c <HAL_GetTick>
 800188c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800188e:	e008      	b.n	80018a2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001890:	f7ff fc04 	bl	800109c <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	2b02      	cmp	r3, #2
 800189c:	d901      	bls.n	80018a2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800189e:	2303      	movs	r3, #3
 80018a0:	e314      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80018a2:	4b20      	ldr	r3, [pc, #128]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 0302 	and.w	r3, r3, #2
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d1f0      	bne.n	8001890 <HAL_RCC_OscConfig+0x1dc>
 80018ae:	e000      	b.n	80018b2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80018b0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d073      	beq.n	80019a6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80018be:	69bb      	ldr	r3, [r7, #24]
 80018c0:	2b08      	cmp	r3, #8
 80018c2:	d005      	beq.n	80018d0 <HAL_RCC_OscConfig+0x21c>
 80018c4:	69bb      	ldr	r3, [r7, #24]
 80018c6:	2b0c      	cmp	r3, #12
 80018c8:	d10e      	bne.n	80018e8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	2b03      	cmp	r3, #3
 80018ce:	d10b      	bne.n	80018e8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018d0:	4b14      	ldr	r3, [pc, #80]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d063      	beq.n	80019a4 <HAL_RCC_OscConfig+0x2f0>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d15f      	bne.n	80019a4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e2f1      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018f0:	d106      	bne.n	8001900 <HAL_RCC_OscConfig+0x24c>
 80018f2:	4b0c      	ldr	r3, [pc, #48]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a0b      	ldr	r2, [pc, #44]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 80018f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018fc:	6013      	str	r3, [r2, #0]
 80018fe:	e025      	b.n	800194c <HAL_RCC_OscConfig+0x298>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001908:	d114      	bne.n	8001934 <HAL_RCC_OscConfig+0x280>
 800190a:	4b06      	ldr	r3, [pc, #24]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a05      	ldr	r2, [pc, #20]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 8001910:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001914:	6013      	str	r3, [r2, #0]
 8001916:	4b03      	ldr	r3, [pc, #12]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a02      	ldr	r2, [pc, #8]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 800191c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001920:	6013      	str	r3, [r2, #0]
 8001922:	e013      	b.n	800194c <HAL_RCC_OscConfig+0x298>
 8001924:	40021000 	.word	0x40021000
 8001928:	0800569c 	.word	0x0800569c
 800192c:	20000000 	.word	0x20000000
 8001930:	20000004 	.word	0x20000004
 8001934:	4ba0      	ldr	r3, [pc, #640]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a9f      	ldr	r2, [pc, #636]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 800193a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800193e:	6013      	str	r3, [r2, #0]
 8001940:	4b9d      	ldr	r3, [pc, #628]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a9c      	ldr	r2, [pc, #624]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001946:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800194a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d013      	beq.n	800197c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001954:	f7ff fba2 	bl	800109c <HAL_GetTick>
 8001958:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800195a:	e008      	b.n	800196e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800195c:	f7ff fb9e 	bl	800109c <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	2b64      	cmp	r3, #100	; 0x64
 8001968:	d901      	bls.n	800196e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e2ae      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800196e:	4b92      	ldr	r3, [pc, #584]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d0f0      	beq.n	800195c <HAL_RCC_OscConfig+0x2a8>
 800197a:	e014      	b.n	80019a6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800197c:	f7ff fb8e 	bl	800109c <HAL_GetTick>
 8001980:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001982:	e008      	b.n	8001996 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001984:	f7ff fb8a 	bl	800109c <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	2b64      	cmp	r3, #100	; 0x64
 8001990:	d901      	bls.n	8001996 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001992:	2303      	movs	r3, #3
 8001994:	e29a      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001996:	4b88      	ldr	r3, [pc, #544]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d1f0      	bne.n	8001984 <HAL_RCC_OscConfig+0x2d0>
 80019a2:	e000      	b.n	80019a6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d060      	beq.n	8001a74 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80019b2:	69bb      	ldr	r3, [r7, #24]
 80019b4:	2b04      	cmp	r3, #4
 80019b6:	d005      	beq.n	80019c4 <HAL_RCC_OscConfig+0x310>
 80019b8:	69bb      	ldr	r3, [r7, #24]
 80019ba:	2b0c      	cmp	r3, #12
 80019bc:	d119      	bne.n	80019f2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	d116      	bne.n	80019f2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019c4:	4b7c      	ldr	r3, [pc, #496]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d005      	beq.n	80019dc <HAL_RCC_OscConfig+0x328>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d101      	bne.n	80019dc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	e277      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019dc:	4b76      	ldr	r3, [pc, #472]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	691b      	ldr	r3, [r3, #16]
 80019e8:	061b      	lsls	r3, r3, #24
 80019ea:	4973      	ldr	r1, [pc, #460]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 80019ec:	4313      	orrs	r3, r2
 80019ee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019f0:	e040      	b.n	8001a74 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	68db      	ldr	r3, [r3, #12]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d023      	beq.n	8001a42 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019fa:	4b6f      	ldr	r3, [pc, #444]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a6e      	ldr	r2, [pc, #440]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001a00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a06:	f7ff fb49 	bl	800109c <HAL_GetTick>
 8001a0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a0c:	e008      	b.n	8001a20 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a0e:	f7ff fb45 	bl	800109c <HAL_GetTick>
 8001a12:	4602      	mov	r2, r0
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d901      	bls.n	8001a20 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	e255      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a20:	4b65      	ldr	r3, [pc, #404]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d0f0      	beq.n	8001a0e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a2c:	4b62      	ldr	r3, [pc, #392]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	691b      	ldr	r3, [r3, #16]
 8001a38:	061b      	lsls	r3, r3, #24
 8001a3a:	495f      	ldr	r1, [pc, #380]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	604b      	str	r3, [r1, #4]
 8001a40:	e018      	b.n	8001a74 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a42:	4b5d      	ldr	r3, [pc, #372]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a5c      	ldr	r2, [pc, #368]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001a48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a4e:	f7ff fb25 	bl	800109c <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a54:	e008      	b.n	8001a68 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a56:	f7ff fb21 	bl	800109c <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e231      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a68:	4b53      	ldr	r3, [pc, #332]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d1f0      	bne.n	8001a56 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f003 0308 	and.w	r3, r3, #8
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d03c      	beq.n	8001afa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	695b      	ldr	r3, [r3, #20]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d01c      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a88:	4b4b      	ldr	r3, [pc, #300]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001a8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a8e:	4a4a      	ldr	r2, [pc, #296]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001a90:	f043 0301 	orr.w	r3, r3, #1
 8001a94:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a98:	f7ff fb00 	bl	800109c <HAL_GetTick>
 8001a9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a9e:	e008      	b.n	8001ab2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aa0:	f7ff fafc 	bl	800109c <HAL_GetTick>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	2b02      	cmp	r3, #2
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e20c      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ab2:	4b41      	ldr	r3, [pc, #260]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001ab4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ab8:	f003 0302 	and.w	r3, r3, #2
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d0ef      	beq.n	8001aa0 <HAL_RCC_OscConfig+0x3ec>
 8001ac0:	e01b      	b.n	8001afa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ac2:	4b3d      	ldr	r3, [pc, #244]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001ac4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ac8:	4a3b      	ldr	r2, [pc, #236]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001aca:	f023 0301 	bic.w	r3, r3, #1
 8001ace:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ad2:	f7ff fae3 	bl	800109c <HAL_GetTick>
 8001ad6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ad8:	e008      	b.n	8001aec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ada:	f7ff fadf 	bl	800109c <HAL_GetTick>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d901      	bls.n	8001aec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e1ef      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001aec:	4b32      	ldr	r3, [pc, #200]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001aee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d1ef      	bne.n	8001ada <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 0304 	and.w	r3, r3, #4
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	f000 80a6 	beq.w	8001c54 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001b0c:	4b2a      	ldr	r3, [pc, #168]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001b0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d10d      	bne.n	8001b34 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b18:	4b27      	ldr	r3, [pc, #156]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001b1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b1c:	4a26      	ldr	r2, [pc, #152]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001b1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b22:	6593      	str	r3, [r2, #88]	; 0x58
 8001b24:	4b24      	ldr	r3, [pc, #144]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001b26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b2c:	60bb      	str	r3, [r7, #8]
 8001b2e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b30:	2301      	movs	r3, #1
 8001b32:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b34:	4b21      	ldr	r3, [pc, #132]	; (8001bbc <HAL_RCC_OscConfig+0x508>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d118      	bne.n	8001b72 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b40:	4b1e      	ldr	r3, [pc, #120]	; (8001bbc <HAL_RCC_OscConfig+0x508>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a1d      	ldr	r2, [pc, #116]	; (8001bbc <HAL_RCC_OscConfig+0x508>)
 8001b46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b4a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b4c:	f7ff faa6 	bl	800109c <HAL_GetTick>
 8001b50:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b52:	e008      	b.n	8001b66 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b54:	f7ff faa2 	bl	800109c <HAL_GetTick>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e1b2      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b66:	4b15      	ldr	r3, [pc, #84]	; (8001bbc <HAL_RCC_OscConfig+0x508>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d0f0      	beq.n	8001b54 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d108      	bne.n	8001b8c <HAL_RCC_OscConfig+0x4d8>
 8001b7a:	4b0f      	ldr	r3, [pc, #60]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b80:	4a0d      	ldr	r2, [pc, #52]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001b82:	f043 0301 	orr.w	r3, r3, #1
 8001b86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001b8a:	e029      	b.n	8001be0 <HAL_RCC_OscConfig+0x52c>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	2b05      	cmp	r3, #5
 8001b92:	d115      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x50c>
 8001b94:	4b08      	ldr	r3, [pc, #32]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b9a:	4a07      	ldr	r2, [pc, #28]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001b9c:	f043 0304 	orr.w	r3, r3, #4
 8001ba0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ba4:	4b04      	ldr	r3, [pc, #16]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001baa:	4a03      	ldr	r2, [pc, #12]	; (8001bb8 <HAL_RCC_OscConfig+0x504>)
 8001bac:	f043 0301 	orr.w	r3, r3, #1
 8001bb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001bb4:	e014      	b.n	8001be0 <HAL_RCC_OscConfig+0x52c>
 8001bb6:	bf00      	nop
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	40007000 	.word	0x40007000
 8001bc0:	4b9a      	ldr	r3, [pc, #616]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bc6:	4a99      	ldr	r2, [pc, #612]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001bc8:	f023 0301 	bic.w	r3, r3, #1
 8001bcc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001bd0:	4b96      	ldr	r3, [pc, #600]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bd6:	4a95      	ldr	r2, [pc, #596]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001bd8:	f023 0304 	bic.w	r3, r3, #4
 8001bdc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d016      	beq.n	8001c16 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001be8:	f7ff fa58 	bl	800109c <HAL_GetTick>
 8001bec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bee:	e00a      	b.n	8001c06 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bf0:	f7ff fa54 	bl	800109c <HAL_GetTick>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e162      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c06:	4b89      	ldr	r3, [pc, #548]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001c08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c0c:	f003 0302 	and.w	r3, r3, #2
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d0ed      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x53c>
 8001c14:	e015      	b.n	8001c42 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c16:	f7ff fa41 	bl	800109c <HAL_GetTick>
 8001c1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c1c:	e00a      	b.n	8001c34 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c1e:	f7ff fa3d 	bl	800109c <HAL_GetTick>
 8001c22:	4602      	mov	r2, r0
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	1ad3      	subs	r3, r2, r3
 8001c28:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d901      	bls.n	8001c34 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001c30:	2303      	movs	r3, #3
 8001c32:	e14b      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c34:	4b7d      	ldr	r3, [pc, #500]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c3a:	f003 0302 	and.w	r3, r3, #2
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d1ed      	bne.n	8001c1e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c42:	7ffb      	ldrb	r3, [r7, #31]
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d105      	bne.n	8001c54 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c48:	4b78      	ldr	r3, [pc, #480]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001c4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c4c:	4a77      	ldr	r2, [pc, #476]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001c4e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c52:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f003 0320 	and.w	r3, r3, #32
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d03c      	beq.n	8001cda <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d01c      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001c68:	4b70      	ldr	r3, [pc, #448]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001c6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001c6e:	4a6f      	ldr	r2, [pc, #444]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001c70:	f043 0301 	orr.w	r3, r3, #1
 8001c74:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c78:	f7ff fa10 	bl	800109c <HAL_GetTick>
 8001c7c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001c7e:	e008      	b.n	8001c92 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c80:	f7ff fa0c 	bl	800109c <HAL_GetTick>
 8001c84:	4602      	mov	r2, r0
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d901      	bls.n	8001c92 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	e11c      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001c92:	4b66      	ldr	r3, [pc, #408]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001c94:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001c98:	f003 0302 	and.w	r3, r3, #2
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d0ef      	beq.n	8001c80 <HAL_RCC_OscConfig+0x5cc>
 8001ca0:	e01b      	b.n	8001cda <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001ca2:	4b62      	ldr	r3, [pc, #392]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001ca4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ca8:	4a60      	ldr	r2, [pc, #384]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001caa:	f023 0301 	bic.w	r3, r3, #1
 8001cae:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cb2:	f7ff f9f3 	bl	800109c <HAL_GetTick>
 8001cb6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001cb8:	e008      	b.n	8001ccc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001cba:	f7ff f9ef 	bl	800109c <HAL_GetTick>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d901      	bls.n	8001ccc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	e0ff      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001ccc:	4b57      	ldr	r3, [pc, #348]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001cce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d1ef      	bne.n	8001cba <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	f000 80f3 	beq.w	8001eca <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	f040 80c9 	bne.w	8001e80 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001cee:	4b4f      	ldr	r3, [pc, #316]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	f003 0203 	and.w	r2, r3, #3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d12c      	bne.n	8001d5c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0c:	3b01      	subs	r3, #1
 8001d0e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d123      	bne.n	8001d5c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d1e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d11b      	bne.n	8001d5c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d2e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d113      	bne.n	8001d5c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d3e:	085b      	lsrs	r3, r3, #1
 8001d40:	3b01      	subs	r3, #1
 8001d42:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d109      	bne.n	8001d5c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d52:	085b      	lsrs	r3, r3, #1
 8001d54:	3b01      	subs	r3, #1
 8001d56:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d06b      	beq.n	8001e34 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d5c:	69bb      	ldr	r3, [r7, #24]
 8001d5e:	2b0c      	cmp	r3, #12
 8001d60:	d062      	beq.n	8001e28 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001d62:	4b32      	ldr	r3, [pc, #200]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e0ac      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001d72:	4b2e      	ldr	r3, [pc, #184]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a2d      	ldr	r2, [pc, #180]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001d78:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d7c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001d7e:	f7ff f98d 	bl	800109c <HAL_GetTick>
 8001d82:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d84:	e008      	b.n	8001d98 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d86:	f7ff f989 	bl	800109c <HAL_GetTick>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	2b02      	cmp	r3, #2
 8001d92:	d901      	bls.n	8001d98 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8001d94:	2303      	movs	r3, #3
 8001d96:	e099      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d98:	4b24      	ldr	r3, [pc, #144]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d1f0      	bne.n	8001d86 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001da4:	4b21      	ldr	r3, [pc, #132]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001da6:	68da      	ldr	r2, [r3, #12]
 8001da8:	4b21      	ldr	r3, [pc, #132]	; (8001e30 <HAL_RCC_OscConfig+0x77c>)
 8001daa:	4013      	ands	r3, r2
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001db4:	3a01      	subs	r2, #1
 8001db6:	0112      	lsls	r2, r2, #4
 8001db8:	4311      	orrs	r1, r2
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001dbe:	0212      	lsls	r2, r2, #8
 8001dc0:	4311      	orrs	r1, r2
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001dc6:	0852      	lsrs	r2, r2, #1
 8001dc8:	3a01      	subs	r2, #1
 8001dca:	0552      	lsls	r2, r2, #21
 8001dcc:	4311      	orrs	r1, r2
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001dd2:	0852      	lsrs	r2, r2, #1
 8001dd4:	3a01      	subs	r2, #1
 8001dd6:	0652      	lsls	r2, r2, #25
 8001dd8:	4311      	orrs	r1, r2
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001dde:	06d2      	lsls	r2, r2, #27
 8001de0:	430a      	orrs	r2, r1
 8001de2:	4912      	ldr	r1, [pc, #72]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001de4:	4313      	orrs	r3, r2
 8001de6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001de8:	4b10      	ldr	r3, [pc, #64]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a0f      	ldr	r2, [pc, #60]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001dee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001df2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001df4:	4b0d      	ldr	r3, [pc, #52]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	4a0c      	ldr	r2, [pc, #48]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001dfa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001dfe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001e00:	f7ff f94c 	bl	800109c <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e06:	e008      	b.n	8001e1a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e08:	f7ff f948 	bl	800109c <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d901      	bls.n	8001e1a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e058      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e1a:	4b04      	ldr	r3, [pc, #16]	; (8001e2c <HAL_RCC_OscConfig+0x778>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d0f0      	beq.n	8001e08 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001e26:	e050      	b.n	8001eca <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e04f      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e34:	4b27      	ldr	r3, [pc, #156]	; (8001ed4 <HAL_RCC_OscConfig+0x820>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d144      	bne.n	8001eca <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001e40:	4b24      	ldr	r3, [pc, #144]	; (8001ed4 <HAL_RCC_OscConfig+0x820>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a23      	ldr	r2, [pc, #140]	; (8001ed4 <HAL_RCC_OscConfig+0x820>)
 8001e46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e4a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001e4c:	4b21      	ldr	r3, [pc, #132]	; (8001ed4 <HAL_RCC_OscConfig+0x820>)
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	4a20      	ldr	r2, [pc, #128]	; (8001ed4 <HAL_RCC_OscConfig+0x820>)
 8001e52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e56:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001e58:	f7ff f920 	bl	800109c <HAL_GetTick>
 8001e5c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e5e:	e008      	b.n	8001e72 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e60:	f7ff f91c 	bl	800109c <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e02c      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e72:	4b18      	ldr	r3, [pc, #96]	; (8001ed4 <HAL_RCC_OscConfig+0x820>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d0f0      	beq.n	8001e60 <HAL_RCC_OscConfig+0x7ac>
 8001e7e:	e024      	b.n	8001eca <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001e80:	69bb      	ldr	r3, [r7, #24]
 8001e82:	2b0c      	cmp	r3, #12
 8001e84:	d01f      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e86:	4b13      	ldr	r3, [pc, #76]	; (8001ed4 <HAL_RCC_OscConfig+0x820>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a12      	ldr	r2, [pc, #72]	; (8001ed4 <HAL_RCC_OscConfig+0x820>)
 8001e8c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e92:	f7ff f903 	bl	800109c <HAL_GetTick>
 8001e96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e98:	e008      	b.n	8001eac <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e9a:	f7ff f8ff 	bl	800109c <HAL_GetTick>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	2b02      	cmp	r3, #2
 8001ea6:	d901      	bls.n	8001eac <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	e00f      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001eac:	4b09      	ldr	r3, [pc, #36]	; (8001ed4 <HAL_RCC_OscConfig+0x820>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d1f0      	bne.n	8001e9a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001eb8:	4b06      	ldr	r3, [pc, #24]	; (8001ed4 <HAL_RCC_OscConfig+0x820>)
 8001eba:	68da      	ldr	r2, [r3, #12]
 8001ebc:	4905      	ldr	r1, [pc, #20]	; (8001ed4 <HAL_RCC_OscConfig+0x820>)
 8001ebe:	4b06      	ldr	r3, [pc, #24]	; (8001ed8 <HAL_RCC_OscConfig+0x824>)
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	60cb      	str	r3, [r1, #12]
 8001ec4:	e001      	b.n	8001eca <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e000      	b.n	8001ecc <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3720      	adds	r7, #32
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	feeefffc 	.word	0xfeeefffc

08001edc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d101      	bne.n	8001ef0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e0e7      	b.n	80020c0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ef0:	4b75      	ldr	r3, [pc, #468]	; (80020c8 <HAL_RCC_ClockConfig+0x1ec>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f003 0307 	and.w	r3, r3, #7
 8001ef8:	683a      	ldr	r2, [r7, #0]
 8001efa:	429a      	cmp	r2, r3
 8001efc:	d910      	bls.n	8001f20 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001efe:	4b72      	ldr	r3, [pc, #456]	; (80020c8 <HAL_RCC_ClockConfig+0x1ec>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f023 0207 	bic.w	r2, r3, #7
 8001f06:	4970      	ldr	r1, [pc, #448]	; (80020c8 <HAL_RCC_ClockConfig+0x1ec>)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f0e:	4b6e      	ldr	r3, [pc, #440]	; (80020c8 <HAL_RCC_ClockConfig+0x1ec>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 0307 	and.w	r3, r3, #7
 8001f16:	683a      	ldr	r2, [r7, #0]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d001      	beq.n	8001f20 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e0cf      	b.n	80020c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f003 0302 	and.w	r3, r3, #2
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d010      	beq.n	8001f4e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	689a      	ldr	r2, [r3, #8]
 8001f30:	4b66      	ldr	r3, [pc, #408]	; (80020cc <HAL_RCC_ClockConfig+0x1f0>)
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d908      	bls.n	8001f4e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f3c:	4b63      	ldr	r3, [pc, #396]	; (80020cc <HAL_RCC_ClockConfig+0x1f0>)
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	4960      	ldr	r1, [pc, #384]	; (80020cc <HAL_RCC_ClockConfig+0x1f0>)
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d04c      	beq.n	8001ff4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	2b03      	cmp	r3, #3
 8001f60:	d107      	bne.n	8001f72 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f62:	4b5a      	ldr	r3, [pc, #360]	; (80020cc <HAL_RCC_ClockConfig+0x1f0>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d121      	bne.n	8001fb2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e0a6      	b.n	80020c0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d107      	bne.n	8001f8a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f7a:	4b54      	ldr	r3, [pc, #336]	; (80020cc <HAL_RCC_ClockConfig+0x1f0>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d115      	bne.n	8001fb2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e09a      	b.n	80020c0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d107      	bne.n	8001fa2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f92:	4b4e      	ldr	r3, [pc, #312]	; (80020cc <HAL_RCC_ClockConfig+0x1f0>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0302 	and.w	r3, r3, #2
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d109      	bne.n	8001fb2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e08e      	b.n	80020c0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fa2:	4b4a      	ldr	r3, [pc, #296]	; (80020cc <HAL_RCC_ClockConfig+0x1f0>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d101      	bne.n	8001fb2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e086      	b.n	80020c0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001fb2:	4b46      	ldr	r3, [pc, #280]	; (80020cc <HAL_RCC_ClockConfig+0x1f0>)
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	f023 0203 	bic.w	r2, r3, #3
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	4943      	ldr	r1, [pc, #268]	; (80020cc <HAL_RCC_ClockConfig+0x1f0>)
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fc4:	f7ff f86a 	bl	800109c <HAL_GetTick>
 8001fc8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fca:	e00a      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fcc:	f7ff f866 	bl	800109c <HAL_GetTick>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e06e      	b.n	80020c0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fe2:	4b3a      	ldr	r3, [pc, #232]	; (80020cc <HAL_RCC_ClockConfig+0x1f0>)
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	f003 020c 	and.w	r2, r3, #12
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d1eb      	bne.n	8001fcc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 0302 	and.w	r3, r3, #2
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d010      	beq.n	8002022 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	689a      	ldr	r2, [r3, #8]
 8002004:	4b31      	ldr	r3, [pc, #196]	; (80020cc <HAL_RCC_ClockConfig+0x1f0>)
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800200c:	429a      	cmp	r2, r3
 800200e:	d208      	bcs.n	8002022 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002010:	4b2e      	ldr	r3, [pc, #184]	; (80020cc <HAL_RCC_ClockConfig+0x1f0>)
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	492b      	ldr	r1, [pc, #172]	; (80020cc <HAL_RCC_ClockConfig+0x1f0>)
 800201e:	4313      	orrs	r3, r2
 8002020:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002022:	4b29      	ldr	r3, [pc, #164]	; (80020c8 <HAL_RCC_ClockConfig+0x1ec>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0307 	and.w	r3, r3, #7
 800202a:	683a      	ldr	r2, [r7, #0]
 800202c:	429a      	cmp	r2, r3
 800202e:	d210      	bcs.n	8002052 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002030:	4b25      	ldr	r3, [pc, #148]	; (80020c8 <HAL_RCC_ClockConfig+0x1ec>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f023 0207 	bic.w	r2, r3, #7
 8002038:	4923      	ldr	r1, [pc, #140]	; (80020c8 <HAL_RCC_ClockConfig+0x1ec>)
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	4313      	orrs	r3, r2
 800203e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002040:	4b21      	ldr	r3, [pc, #132]	; (80020c8 <HAL_RCC_ClockConfig+0x1ec>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0307 	and.w	r3, r3, #7
 8002048:	683a      	ldr	r2, [r7, #0]
 800204a:	429a      	cmp	r2, r3
 800204c:	d001      	beq.n	8002052 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e036      	b.n	80020c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 0304 	and.w	r3, r3, #4
 800205a:	2b00      	cmp	r3, #0
 800205c:	d008      	beq.n	8002070 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800205e:	4b1b      	ldr	r3, [pc, #108]	; (80020cc <HAL_RCC_ClockConfig+0x1f0>)
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	68db      	ldr	r3, [r3, #12]
 800206a:	4918      	ldr	r1, [pc, #96]	; (80020cc <HAL_RCC_ClockConfig+0x1f0>)
 800206c:	4313      	orrs	r3, r2
 800206e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 0308 	and.w	r3, r3, #8
 8002078:	2b00      	cmp	r3, #0
 800207a:	d009      	beq.n	8002090 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800207c:	4b13      	ldr	r3, [pc, #76]	; (80020cc <HAL_RCC_ClockConfig+0x1f0>)
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	691b      	ldr	r3, [r3, #16]
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	4910      	ldr	r1, [pc, #64]	; (80020cc <HAL_RCC_ClockConfig+0x1f0>)
 800208c:	4313      	orrs	r3, r2
 800208e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002090:	f000 f824 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 8002094:	4602      	mov	r2, r0
 8002096:	4b0d      	ldr	r3, [pc, #52]	; (80020cc <HAL_RCC_ClockConfig+0x1f0>)
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	091b      	lsrs	r3, r3, #4
 800209c:	f003 030f 	and.w	r3, r3, #15
 80020a0:	490b      	ldr	r1, [pc, #44]	; (80020d0 <HAL_RCC_ClockConfig+0x1f4>)
 80020a2:	5ccb      	ldrb	r3, [r1, r3]
 80020a4:	f003 031f 	and.w	r3, r3, #31
 80020a8:	fa22 f303 	lsr.w	r3, r2, r3
 80020ac:	4a09      	ldr	r2, [pc, #36]	; (80020d4 <HAL_RCC_ClockConfig+0x1f8>)
 80020ae:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80020b0:	4b09      	ldr	r3, [pc, #36]	; (80020d8 <HAL_RCC_ClockConfig+0x1fc>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4618      	mov	r0, r3
 80020b6:	f7fe ffa1 	bl	8000ffc <HAL_InitTick>
 80020ba:	4603      	mov	r3, r0
 80020bc:	72fb      	strb	r3, [r7, #11]

  return status;
 80020be:	7afb      	ldrb	r3, [r7, #11]
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3710      	adds	r7, #16
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40022000 	.word	0x40022000
 80020cc:	40021000 	.word	0x40021000
 80020d0:	0800569c 	.word	0x0800569c
 80020d4:	20000000 	.word	0x20000000
 80020d8:	20000004 	.word	0x20000004

080020dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	b089      	sub	sp, #36	; 0x24
 80020e0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80020e2:	2300      	movs	r3, #0
 80020e4:	61fb      	str	r3, [r7, #28]
 80020e6:	2300      	movs	r3, #0
 80020e8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020ea:	4b3e      	ldr	r3, [pc, #248]	; (80021e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	f003 030c 	and.w	r3, r3, #12
 80020f2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020f4:	4b3b      	ldr	r3, [pc, #236]	; (80021e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	f003 0303 	and.w	r3, r3, #3
 80020fc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d005      	beq.n	8002110 <HAL_RCC_GetSysClockFreq+0x34>
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	2b0c      	cmp	r3, #12
 8002108:	d121      	bne.n	800214e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2b01      	cmp	r3, #1
 800210e:	d11e      	bne.n	800214e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002110:	4b34      	ldr	r3, [pc, #208]	; (80021e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0308 	and.w	r3, r3, #8
 8002118:	2b00      	cmp	r3, #0
 800211a:	d107      	bne.n	800212c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800211c:	4b31      	ldr	r3, [pc, #196]	; (80021e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800211e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002122:	0a1b      	lsrs	r3, r3, #8
 8002124:	f003 030f 	and.w	r3, r3, #15
 8002128:	61fb      	str	r3, [r7, #28]
 800212a:	e005      	b.n	8002138 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800212c:	4b2d      	ldr	r3, [pc, #180]	; (80021e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	091b      	lsrs	r3, r3, #4
 8002132:	f003 030f 	and.w	r3, r3, #15
 8002136:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002138:	4a2b      	ldr	r2, [pc, #172]	; (80021e8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002140:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d10d      	bne.n	8002164 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800214c:	e00a      	b.n	8002164 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	2b04      	cmp	r3, #4
 8002152:	d102      	bne.n	800215a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002154:	4b25      	ldr	r3, [pc, #148]	; (80021ec <HAL_RCC_GetSysClockFreq+0x110>)
 8002156:	61bb      	str	r3, [r7, #24]
 8002158:	e004      	b.n	8002164 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	2b08      	cmp	r3, #8
 800215e:	d101      	bne.n	8002164 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002160:	4b23      	ldr	r3, [pc, #140]	; (80021f0 <HAL_RCC_GetSysClockFreq+0x114>)
 8002162:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	2b0c      	cmp	r3, #12
 8002168:	d134      	bne.n	80021d4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800216a:	4b1e      	ldr	r3, [pc, #120]	; (80021e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	f003 0303 	and.w	r3, r3, #3
 8002172:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	2b02      	cmp	r3, #2
 8002178:	d003      	beq.n	8002182 <HAL_RCC_GetSysClockFreq+0xa6>
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	2b03      	cmp	r3, #3
 800217e:	d003      	beq.n	8002188 <HAL_RCC_GetSysClockFreq+0xac>
 8002180:	e005      	b.n	800218e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002182:	4b1a      	ldr	r3, [pc, #104]	; (80021ec <HAL_RCC_GetSysClockFreq+0x110>)
 8002184:	617b      	str	r3, [r7, #20]
      break;
 8002186:	e005      	b.n	8002194 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002188:	4b19      	ldr	r3, [pc, #100]	; (80021f0 <HAL_RCC_GetSysClockFreq+0x114>)
 800218a:	617b      	str	r3, [r7, #20]
      break;
 800218c:	e002      	b.n	8002194 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	617b      	str	r3, [r7, #20]
      break;
 8002192:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002194:	4b13      	ldr	r3, [pc, #76]	; (80021e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	091b      	lsrs	r3, r3, #4
 800219a:	f003 0307 	and.w	r3, r3, #7
 800219e:	3301      	adds	r3, #1
 80021a0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80021a2:	4b10      	ldr	r3, [pc, #64]	; (80021e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80021a4:	68db      	ldr	r3, [r3, #12]
 80021a6:	0a1b      	lsrs	r3, r3, #8
 80021a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80021ac:	697a      	ldr	r2, [r7, #20]
 80021ae:	fb03 f202 	mul.w	r2, r3, r2
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80021b8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80021ba:	4b0a      	ldr	r3, [pc, #40]	; (80021e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80021bc:	68db      	ldr	r3, [r3, #12]
 80021be:	0e5b      	lsrs	r3, r3, #25
 80021c0:	f003 0303 	and.w	r3, r3, #3
 80021c4:	3301      	adds	r3, #1
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80021ca:	697a      	ldr	r2, [r7, #20]
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80021d2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80021d4:	69bb      	ldr	r3, [r7, #24]
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3724      	adds	r7, #36	; 0x24
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	40021000 	.word	0x40021000
 80021e8:	080056b4 	.word	0x080056b4
 80021ec:	00f42400 	.word	0x00f42400
 80021f0:	007a1200 	.word	0x007a1200

080021f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021f8:	4b03      	ldr	r3, [pc, #12]	; (8002208 <HAL_RCC_GetHCLKFreq+0x14>)
 80021fa:	681b      	ldr	r3, [r3, #0]
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	20000000 	.word	0x20000000

0800220c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002210:	f7ff fff0 	bl	80021f4 <HAL_RCC_GetHCLKFreq>
 8002214:	4602      	mov	r2, r0
 8002216:	4b06      	ldr	r3, [pc, #24]	; (8002230 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	0a1b      	lsrs	r3, r3, #8
 800221c:	f003 0307 	and.w	r3, r3, #7
 8002220:	4904      	ldr	r1, [pc, #16]	; (8002234 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002222:	5ccb      	ldrb	r3, [r1, r3]
 8002224:	f003 031f 	and.w	r3, r3, #31
 8002228:	fa22 f303 	lsr.w	r3, r2, r3
}
 800222c:	4618      	mov	r0, r3
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40021000 	.word	0x40021000
 8002234:	080056ac 	.word	0x080056ac

08002238 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800223c:	f7ff ffda 	bl	80021f4 <HAL_RCC_GetHCLKFreq>
 8002240:	4602      	mov	r2, r0
 8002242:	4b06      	ldr	r3, [pc, #24]	; (800225c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	0adb      	lsrs	r3, r3, #11
 8002248:	f003 0307 	and.w	r3, r3, #7
 800224c:	4904      	ldr	r1, [pc, #16]	; (8002260 <HAL_RCC_GetPCLK2Freq+0x28>)
 800224e:	5ccb      	ldrb	r3, [r1, r3]
 8002250:	f003 031f 	and.w	r3, r3, #31
 8002254:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002258:	4618      	mov	r0, r3
 800225a:	bd80      	pop	{r7, pc}
 800225c:	40021000 	.word	0x40021000
 8002260:	080056ac 	.word	0x080056ac

08002264 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b086      	sub	sp, #24
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800226c:	2300      	movs	r3, #0
 800226e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002270:	4b2a      	ldr	r3, [pc, #168]	; (800231c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002272:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002274:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d003      	beq.n	8002284 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800227c:	f7ff f9b6 	bl	80015ec <HAL_PWREx_GetVoltageRange>
 8002280:	6178      	str	r0, [r7, #20]
 8002282:	e014      	b.n	80022ae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002284:	4b25      	ldr	r3, [pc, #148]	; (800231c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002286:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002288:	4a24      	ldr	r2, [pc, #144]	; (800231c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800228a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800228e:	6593      	str	r3, [r2, #88]	; 0x58
 8002290:	4b22      	ldr	r3, [pc, #136]	; (800231c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002292:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002294:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002298:	60fb      	str	r3, [r7, #12]
 800229a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800229c:	f7ff f9a6 	bl	80015ec <HAL_PWREx_GetVoltageRange>
 80022a0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80022a2:	4b1e      	ldr	r3, [pc, #120]	; (800231c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022a6:	4a1d      	ldr	r2, [pc, #116]	; (800231c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022ac:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022b4:	d10b      	bne.n	80022ce <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2b80      	cmp	r3, #128	; 0x80
 80022ba:	d919      	bls.n	80022f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2ba0      	cmp	r3, #160	; 0xa0
 80022c0:	d902      	bls.n	80022c8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80022c2:	2302      	movs	r3, #2
 80022c4:	613b      	str	r3, [r7, #16]
 80022c6:	e013      	b.n	80022f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80022c8:	2301      	movs	r3, #1
 80022ca:	613b      	str	r3, [r7, #16]
 80022cc:	e010      	b.n	80022f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2b80      	cmp	r3, #128	; 0x80
 80022d2:	d902      	bls.n	80022da <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80022d4:	2303      	movs	r3, #3
 80022d6:	613b      	str	r3, [r7, #16]
 80022d8:	e00a      	b.n	80022f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2b80      	cmp	r3, #128	; 0x80
 80022de:	d102      	bne.n	80022e6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80022e0:	2302      	movs	r3, #2
 80022e2:	613b      	str	r3, [r7, #16]
 80022e4:	e004      	b.n	80022f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2b70      	cmp	r3, #112	; 0x70
 80022ea:	d101      	bne.n	80022f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80022ec:	2301      	movs	r3, #1
 80022ee:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80022f0:	4b0b      	ldr	r3, [pc, #44]	; (8002320 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f023 0207 	bic.w	r2, r3, #7
 80022f8:	4909      	ldr	r1, [pc, #36]	; (8002320 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002300:	4b07      	ldr	r3, [pc, #28]	; (8002320 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0307 	and.w	r3, r3, #7
 8002308:	693a      	ldr	r2, [r7, #16]
 800230a:	429a      	cmp	r2, r3
 800230c:	d001      	beq.n	8002312 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e000      	b.n	8002314 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002312:	2300      	movs	r3, #0
}
 8002314:	4618      	mov	r0, r3
 8002316:	3718      	adds	r7, #24
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	40021000 	.word	0x40021000
 8002320:	40022000 	.word	0x40022000

08002324 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800232c:	2300      	movs	r3, #0
 800232e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002330:	2300      	movs	r3, #0
 8002332:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800233c:	2b00      	cmp	r3, #0
 800233e:	d031      	beq.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002344:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002348:	d01a      	beq.n	8002380 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800234a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800234e:	d814      	bhi.n	800237a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002350:	2b00      	cmp	r3, #0
 8002352:	d009      	beq.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002354:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002358:	d10f      	bne.n	800237a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800235a:	4b5d      	ldr	r3, [pc, #372]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	4a5c      	ldr	r2, [pc, #368]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002360:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002364:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002366:	e00c      	b.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	3304      	adds	r3, #4
 800236c:	2100      	movs	r1, #0
 800236e:	4618      	mov	r0, r3
 8002370:	f000 fa22 	bl	80027b8 <RCCEx_PLLSAI1_Config>
 8002374:	4603      	mov	r3, r0
 8002376:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002378:	e003      	b.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	74fb      	strb	r3, [r7, #19]
      break;
 800237e:	e000      	b.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002380:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002382:	7cfb      	ldrb	r3, [r7, #19]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d10b      	bne.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002388:	4b51      	ldr	r3, [pc, #324]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800238a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800238e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002396:	494e      	ldr	r1, [pc, #312]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002398:	4313      	orrs	r3, r2
 800239a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800239e:	e001      	b.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023a0:	7cfb      	ldrb	r3, [r7, #19]
 80023a2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	f000 809e 	beq.w	80024ee <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023b2:	2300      	movs	r3, #0
 80023b4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80023b6:	4b46      	ldr	r3, [pc, #280]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80023b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d101      	bne.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80023c2:	2301      	movs	r3, #1
 80023c4:	e000      	b.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80023c6:	2300      	movs	r3, #0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d00d      	beq.n	80023e8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023cc:	4b40      	ldr	r3, [pc, #256]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80023ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023d0:	4a3f      	ldr	r2, [pc, #252]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80023d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023d6:	6593      	str	r3, [r2, #88]	; 0x58
 80023d8:	4b3d      	ldr	r3, [pc, #244]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80023da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023e0:	60bb      	str	r3, [r7, #8]
 80023e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023e4:	2301      	movs	r3, #1
 80023e6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80023e8:	4b3a      	ldr	r3, [pc, #232]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a39      	ldr	r2, [pc, #228]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80023ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80023f4:	f7fe fe52 	bl	800109c <HAL_GetTick>
 80023f8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80023fa:	e009      	b.n	8002410 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023fc:	f7fe fe4e 	bl	800109c <HAL_GetTick>
 8002400:	4602      	mov	r2, r0
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	2b02      	cmp	r3, #2
 8002408:	d902      	bls.n	8002410 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800240a:	2303      	movs	r3, #3
 800240c:	74fb      	strb	r3, [r7, #19]
        break;
 800240e:	e005      	b.n	800241c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002410:	4b30      	ldr	r3, [pc, #192]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002418:	2b00      	cmp	r3, #0
 800241a:	d0ef      	beq.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800241c:	7cfb      	ldrb	r3, [r7, #19]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d15a      	bne.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002422:	4b2b      	ldr	r3, [pc, #172]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002424:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002428:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800242c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d01e      	beq.n	8002472 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002438:	697a      	ldr	r2, [r7, #20]
 800243a:	429a      	cmp	r2, r3
 800243c:	d019      	beq.n	8002472 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800243e:	4b24      	ldr	r3, [pc, #144]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002440:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002444:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002448:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800244a:	4b21      	ldr	r3, [pc, #132]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800244c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002450:	4a1f      	ldr	r2, [pc, #124]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002452:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002456:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800245a:	4b1d      	ldr	r3, [pc, #116]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800245c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002460:	4a1b      	ldr	r2, [pc, #108]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002462:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002466:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800246a:	4a19      	ldr	r2, [pc, #100]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	2b00      	cmp	r3, #0
 800247a:	d016      	beq.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800247c:	f7fe fe0e 	bl	800109c <HAL_GetTick>
 8002480:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002482:	e00b      	b.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002484:	f7fe fe0a 	bl	800109c <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002492:	4293      	cmp	r3, r2
 8002494:	d902      	bls.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	74fb      	strb	r3, [r7, #19]
            break;
 800249a:	e006      	b.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800249c:	4b0c      	ldr	r3, [pc, #48]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800249e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024a2:	f003 0302 	and.w	r3, r3, #2
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d0ec      	beq.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80024aa:	7cfb      	ldrb	r3, [r7, #19]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d10b      	bne.n	80024c8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80024b0:	4b07      	ldr	r3, [pc, #28]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80024b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024be:	4904      	ldr	r1, [pc, #16]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80024c0:	4313      	orrs	r3, r2
 80024c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80024c6:	e009      	b.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80024c8:	7cfb      	ldrb	r3, [r7, #19]
 80024ca:	74bb      	strb	r3, [r7, #18]
 80024cc:	e006      	b.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80024ce:	bf00      	nop
 80024d0:	40021000 	.word	0x40021000
 80024d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024d8:	7cfb      	ldrb	r3, [r7, #19]
 80024da:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024dc:	7c7b      	ldrb	r3, [r7, #17]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d105      	bne.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024e2:	4b8d      	ldr	r3, [pc, #564]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80024e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024e6:	4a8c      	ldr	r2, [pc, #560]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80024e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024ec:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d00a      	beq.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80024fa:	4b87      	ldr	r3, [pc, #540]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80024fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002500:	f023 0203 	bic.w	r2, r3, #3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6a1b      	ldr	r3, [r3, #32]
 8002508:	4983      	ldr	r1, [pc, #524]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800250a:	4313      	orrs	r3, r2
 800250c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 0302 	and.w	r3, r3, #2
 8002518:	2b00      	cmp	r3, #0
 800251a:	d00a      	beq.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800251c:	4b7e      	ldr	r3, [pc, #504]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800251e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002522:	f023 020c 	bic.w	r2, r3, #12
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800252a:	497b      	ldr	r1, [pc, #492]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800252c:	4313      	orrs	r3, r2
 800252e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0304 	and.w	r3, r3, #4
 800253a:	2b00      	cmp	r3, #0
 800253c:	d00a      	beq.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800253e:	4b76      	ldr	r3, [pc, #472]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002540:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002544:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800254c:	4972      	ldr	r1, [pc, #456]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800254e:	4313      	orrs	r3, r2
 8002550:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0320 	and.w	r3, r3, #32
 800255c:	2b00      	cmp	r3, #0
 800255e:	d00a      	beq.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002560:	4b6d      	ldr	r3, [pc, #436]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002562:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002566:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800256e:	496a      	ldr	r1, [pc, #424]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002570:	4313      	orrs	r3, r2
 8002572:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00a      	beq.n	8002598 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002582:	4b65      	ldr	r3, [pc, #404]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002584:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002588:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002590:	4961      	ldr	r1, [pc, #388]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002592:	4313      	orrs	r3, r2
 8002594:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d00a      	beq.n	80025ba <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80025a4:	4b5c      	ldr	r3, [pc, #368]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80025a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025aa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b2:	4959      	ldr	r1, [pc, #356]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80025b4:	4313      	orrs	r3, r2
 80025b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d00a      	beq.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80025c6:	4b54      	ldr	r3, [pc, #336]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80025c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025cc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d4:	4950      	ldr	r1, [pc, #320]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80025d6:	4313      	orrs	r3, r2
 80025d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d00a      	beq.n	80025fe <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80025e8:	4b4b      	ldr	r3, [pc, #300]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80025ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ee:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025f6:	4948      	ldr	r1, [pc, #288]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80025f8:	4313      	orrs	r3, r2
 80025fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002606:	2b00      	cmp	r3, #0
 8002608:	d00a      	beq.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800260a:	4b43      	ldr	r3, [pc, #268]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800260c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002610:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002618:	493f      	ldr	r1, [pc, #252]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800261a:	4313      	orrs	r3, r2
 800261c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d028      	beq.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800262c:	4b3a      	ldr	r3, [pc, #232]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800262e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002632:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800263a:	4937      	ldr	r1, [pc, #220]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800263c:	4313      	orrs	r3, r2
 800263e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002646:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800264a:	d106      	bne.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800264c:	4b32      	ldr	r3, [pc, #200]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	4a31      	ldr	r2, [pc, #196]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002652:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002656:	60d3      	str	r3, [r2, #12]
 8002658:	e011      	b.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800265e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002662:	d10c      	bne.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	3304      	adds	r3, #4
 8002668:	2101      	movs	r1, #1
 800266a:	4618      	mov	r0, r3
 800266c:	f000 f8a4 	bl	80027b8 <RCCEx_PLLSAI1_Config>
 8002670:	4603      	mov	r3, r0
 8002672:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002674:	7cfb      	ldrb	r3, [r7, #19]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 800267a:	7cfb      	ldrb	r3, [r7, #19]
 800267c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d028      	beq.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800268a:	4b23      	ldr	r3, [pc, #140]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800268c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002690:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002698:	491f      	ldr	r1, [pc, #124]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800269a:	4313      	orrs	r3, r2
 800269c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80026a8:	d106      	bne.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026aa:	4b1b      	ldr	r3, [pc, #108]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	4a1a      	ldr	r2, [pc, #104]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80026b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80026b4:	60d3      	str	r3, [r2, #12]
 80026b6:	e011      	b.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80026c0:	d10c      	bne.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	3304      	adds	r3, #4
 80026c6:	2101      	movs	r1, #1
 80026c8:	4618      	mov	r0, r3
 80026ca:	f000 f875 	bl	80027b8 <RCCEx_PLLSAI1_Config>
 80026ce:	4603      	mov	r3, r0
 80026d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026d2:	7cfb      	ldrb	r3, [r7, #19]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 80026d8:	7cfb      	ldrb	r3, [r7, #19]
 80026da:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d02b      	beq.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80026e8:	4b0b      	ldr	r3, [pc, #44]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80026ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026f6:	4908      	ldr	r1, [pc, #32]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002702:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002706:	d109      	bne.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002708:	4b03      	ldr	r3, [pc, #12]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	4a02      	ldr	r2, [pc, #8]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800270e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002712:	60d3      	str	r3, [r2, #12]
 8002714:	e014      	b.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002716:	bf00      	nop
 8002718:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002720:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002724:	d10c      	bne.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	3304      	adds	r3, #4
 800272a:	2101      	movs	r1, #1
 800272c:	4618      	mov	r0, r3
 800272e:	f000 f843 	bl	80027b8 <RCCEx_PLLSAI1_Config>
 8002732:	4603      	mov	r3, r0
 8002734:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002736:	7cfb      	ldrb	r3, [r7, #19]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 800273c:	7cfb      	ldrb	r3, [r7, #19]
 800273e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002748:	2b00      	cmp	r3, #0
 800274a:	d01c      	beq.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800274c:	4b19      	ldr	r3, [pc, #100]	; (80027b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800274e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002752:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800275a:	4916      	ldr	r1, [pc, #88]	; (80027b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800275c:	4313      	orrs	r3, r2
 800275e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002766:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800276a:	d10c      	bne.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	3304      	adds	r3, #4
 8002770:	2102      	movs	r1, #2
 8002772:	4618      	mov	r0, r3
 8002774:	f000 f820 	bl	80027b8 <RCCEx_PLLSAI1_Config>
 8002778:	4603      	mov	r3, r0
 800277a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800277c:	7cfb      	ldrb	r3, [r7, #19]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 8002782:	7cfb      	ldrb	r3, [r7, #19]
 8002784:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d00a      	beq.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002792:	4b08      	ldr	r3, [pc, #32]	; (80027b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002794:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002798:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027a0:	4904      	ldr	r1, [pc, #16]	; (80027b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027a2:	4313      	orrs	r3, r2
 80027a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80027a8:	7cbb      	ldrb	r3, [r7, #18]
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3718      	adds	r7, #24
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	40021000 	.word	0x40021000

080027b8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80027c2:	2300      	movs	r3, #0
 80027c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80027c6:	4b74      	ldr	r3, [pc, #464]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	f003 0303 	and.w	r3, r3, #3
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d018      	beq.n	8002804 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80027d2:	4b71      	ldr	r3, [pc, #452]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	f003 0203 	and.w	r2, r3, #3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	429a      	cmp	r2, r3
 80027e0:	d10d      	bne.n	80027fe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
       ||
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d009      	beq.n	80027fe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80027ea:	4b6b      	ldr	r3, [pc, #428]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	091b      	lsrs	r3, r3, #4
 80027f0:	f003 0307 	and.w	r3, r3, #7
 80027f4:	1c5a      	adds	r2, r3, #1
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
       ||
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d047      	beq.n	800288e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	73fb      	strb	r3, [r7, #15]
 8002802:	e044      	b.n	800288e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2b03      	cmp	r3, #3
 800280a:	d018      	beq.n	800283e <RCCEx_PLLSAI1_Config+0x86>
 800280c:	2b03      	cmp	r3, #3
 800280e:	d825      	bhi.n	800285c <RCCEx_PLLSAI1_Config+0xa4>
 8002810:	2b01      	cmp	r3, #1
 8002812:	d002      	beq.n	800281a <RCCEx_PLLSAI1_Config+0x62>
 8002814:	2b02      	cmp	r3, #2
 8002816:	d009      	beq.n	800282c <RCCEx_PLLSAI1_Config+0x74>
 8002818:	e020      	b.n	800285c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800281a:	4b5f      	ldr	r3, [pc, #380]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 0302 	and.w	r3, r3, #2
 8002822:	2b00      	cmp	r3, #0
 8002824:	d11d      	bne.n	8002862 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800282a:	e01a      	b.n	8002862 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800282c:	4b5a      	ldr	r3, [pc, #360]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002834:	2b00      	cmp	r3, #0
 8002836:	d116      	bne.n	8002866 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800283c:	e013      	b.n	8002866 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800283e:	4b56      	ldr	r3, [pc, #344]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d10f      	bne.n	800286a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800284a:	4b53      	ldr	r3, [pc, #332]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d109      	bne.n	800286a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800285a:	e006      	b.n	800286a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	73fb      	strb	r3, [r7, #15]
      break;
 8002860:	e004      	b.n	800286c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002862:	bf00      	nop
 8002864:	e002      	b.n	800286c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002866:	bf00      	nop
 8002868:	e000      	b.n	800286c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800286a:	bf00      	nop
    }

    if(status == HAL_OK)
 800286c:	7bfb      	ldrb	r3, [r7, #15]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d10d      	bne.n	800288e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002872:	4b49      	ldr	r3, [pc, #292]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6819      	ldr	r1, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	3b01      	subs	r3, #1
 8002884:	011b      	lsls	r3, r3, #4
 8002886:	430b      	orrs	r3, r1
 8002888:	4943      	ldr	r1, [pc, #268]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 800288a:	4313      	orrs	r3, r2
 800288c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800288e:	7bfb      	ldrb	r3, [r7, #15]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d17c      	bne.n	800298e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002894:	4b40      	ldr	r3, [pc, #256]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a3f      	ldr	r2, [pc, #252]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 800289a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800289e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028a0:	f7fe fbfc 	bl	800109c <HAL_GetTick>
 80028a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80028a6:	e009      	b.n	80028bc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80028a8:	f7fe fbf8 	bl	800109c <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d902      	bls.n	80028bc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	73fb      	strb	r3, [r7, #15]
        break;
 80028ba:	e005      	b.n	80028c8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80028bc:	4b36      	ldr	r3, [pc, #216]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d1ef      	bne.n	80028a8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80028c8:	7bfb      	ldrb	r3, [r7, #15]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d15f      	bne.n	800298e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d110      	bne.n	80028f6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80028d4:	4b30      	ldr	r3, [pc, #192]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 80028d6:	691b      	ldr	r3, [r3, #16]
 80028d8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80028dc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80028e0:	687a      	ldr	r2, [r7, #4]
 80028e2:	6892      	ldr	r2, [r2, #8]
 80028e4:	0211      	lsls	r1, r2, #8
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	68d2      	ldr	r2, [r2, #12]
 80028ea:	06d2      	lsls	r2, r2, #27
 80028ec:	430a      	orrs	r2, r1
 80028ee:	492a      	ldr	r1, [pc, #168]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 80028f0:	4313      	orrs	r3, r2
 80028f2:	610b      	str	r3, [r1, #16]
 80028f4:	e027      	b.n	8002946 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d112      	bne.n	8002922 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80028fc:	4b26      	ldr	r3, [pc, #152]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 80028fe:	691b      	ldr	r3, [r3, #16]
 8002900:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002904:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	6892      	ldr	r2, [r2, #8]
 800290c:	0211      	lsls	r1, r2, #8
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	6912      	ldr	r2, [r2, #16]
 8002912:	0852      	lsrs	r2, r2, #1
 8002914:	3a01      	subs	r2, #1
 8002916:	0552      	lsls	r2, r2, #21
 8002918:	430a      	orrs	r2, r1
 800291a:	491f      	ldr	r1, [pc, #124]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 800291c:	4313      	orrs	r3, r2
 800291e:	610b      	str	r3, [r1, #16]
 8002920:	e011      	b.n	8002946 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002922:	4b1d      	ldr	r3, [pc, #116]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002924:	691b      	ldr	r3, [r3, #16]
 8002926:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800292a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	6892      	ldr	r2, [r2, #8]
 8002932:	0211      	lsls	r1, r2, #8
 8002934:	687a      	ldr	r2, [r7, #4]
 8002936:	6952      	ldr	r2, [r2, #20]
 8002938:	0852      	lsrs	r2, r2, #1
 800293a:	3a01      	subs	r2, #1
 800293c:	0652      	lsls	r2, r2, #25
 800293e:	430a      	orrs	r2, r1
 8002940:	4915      	ldr	r1, [pc, #84]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002942:	4313      	orrs	r3, r2
 8002944:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002946:	4b14      	ldr	r3, [pc, #80]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a13      	ldr	r2, [pc, #76]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 800294c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002950:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002952:	f7fe fba3 	bl	800109c <HAL_GetTick>
 8002956:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002958:	e009      	b.n	800296e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800295a:	f7fe fb9f 	bl	800109c <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	2b02      	cmp	r3, #2
 8002966:	d902      	bls.n	800296e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002968:	2303      	movs	r3, #3
 800296a:	73fb      	strb	r3, [r7, #15]
          break;
 800296c:	e005      	b.n	800297a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800296e:	4b0a      	ldr	r3, [pc, #40]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d0ef      	beq.n	800295a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800297a:	7bfb      	ldrb	r3, [r7, #15]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d106      	bne.n	800298e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002980:	4b05      	ldr	r3, [pc, #20]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002982:	691a      	ldr	r2, [r3, #16]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	4903      	ldr	r1, [pc, #12]	; (8002998 <RCCEx_PLLSAI1_Config+0x1e0>)
 800298a:	4313      	orrs	r3, r2
 800298c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800298e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002990:	4618      	mov	r0, r3
 8002992:	3710      	adds	r7, #16
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	40021000 	.word	0x40021000

0800299c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d101      	bne.n	80029ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e095      	b.n	8002ada <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d108      	bne.n	80029c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80029be:	d009      	beq.n	80029d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2200      	movs	r2, #0
 80029c4:	61da      	str	r2, [r3, #28]
 80029c6:	e005      	b.n	80029d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d106      	bne.n	80029f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f7fd fff2 	bl	80009d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2202      	movs	r2, #2
 80029f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a0a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002a14:	d902      	bls.n	8002a1c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002a16:	2300      	movs	r3, #0
 8002a18:	60fb      	str	r3, [r7, #12]
 8002a1a:	e002      	b.n	8002a22 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002a1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a20:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002a2a:	d007      	beq.n	8002a3c <HAL_SPI_Init+0xa0>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002a34:	d002      	beq.n	8002a3c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002a4c:	431a      	orrs	r2, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	431a      	orrs	r2, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	695b      	ldr	r3, [r3, #20]
 8002a5c:	f003 0301 	and.w	r3, r3, #1
 8002a60:	431a      	orrs	r2, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	699b      	ldr	r3, [r3, #24]
 8002a66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a6a:	431a      	orrs	r2, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	69db      	ldr	r3, [r3, #28]
 8002a70:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002a74:	431a      	orrs	r2, r3
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6a1b      	ldr	r3, [r3, #32]
 8002a7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a7e:	ea42 0103 	orr.w	r1, r2, r3
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a86:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	430a      	orrs	r2, r1
 8002a90:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	699b      	ldr	r3, [r3, #24]
 8002a96:	0c1b      	lsrs	r3, r3, #16
 8002a98:	f003 0204 	and.w	r2, r3, #4
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa0:	f003 0310 	and.w	r3, r3, #16
 8002aa4:	431a      	orrs	r2, r3
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002aaa:	f003 0308 	and.w	r3, r3, #8
 8002aae:	431a      	orrs	r2, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002ab8:	ea42 0103 	orr.w	r1, r2, r3
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	430a      	orrs	r2, r1
 8002ac8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b08a      	sub	sp, #40	; 0x28
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	60f8      	str	r0, [r7, #12]
 8002aea:	60b9      	str	r1, [r7, #8]
 8002aec:	607a      	str	r2, [r7, #4]
 8002aee:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002af0:	2301      	movs	r3, #1
 8002af2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002af4:	2300      	movs	r3, #0
 8002af6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d101      	bne.n	8002b08 <HAL_SPI_TransmitReceive+0x26>
 8002b04:	2302      	movs	r3, #2
 8002b06:	e1fb      	b.n	8002f00 <HAL_SPI_TransmitReceive+0x41e>
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b10:	f7fe fac4 	bl	800109c <HAL_GetTick>
 8002b14:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002b1c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002b24:	887b      	ldrh	r3, [r7, #2]
 8002b26:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8002b28:	887b      	ldrh	r3, [r7, #2]
 8002b2a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002b2c:	7efb      	ldrb	r3, [r7, #27]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d00e      	beq.n	8002b50 <HAL_SPI_TransmitReceive+0x6e>
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002b38:	d106      	bne.n	8002b48 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d102      	bne.n	8002b48 <HAL_SPI_TransmitReceive+0x66>
 8002b42:	7efb      	ldrb	r3, [r7, #27]
 8002b44:	2b04      	cmp	r3, #4
 8002b46:	d003      	beq.n	8002b50 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8002b48:	2302      	movs	r3, #2
 8002b4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002b4e:	e1cd      	b.n	8002eec <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d005      	beq.n	8002b62 <HAL_SPI_TransmitReceive+0x80>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d002      	beq.n	8002b62 <HAL_SPI_TransmitReceive+0x80>
 8002b5c:	887b      	ldrh	r3, [r7, #2]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d103      	bne.n	8002b6a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002b68:	e1c0      	b.n	8002eec <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	d003      	beq.n	8002b7e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2205      	movs	r2, #5
 8002b7a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2200      	movs	r2, #0
 8002b82:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	887a      	ldrh	r2, [r7, #2]
 8002b8e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	887a      	ldrh	r2, [r7, #2]
 8002b96:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	68ba      	ldr	r2, [r7, #8]
 8002b9e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	887a      	ldrh	r2, [r7, #2]
 8002ba4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	887a      	ldrh	r2, [r7, #2]
 8002baa:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002bc0:	d802      	bhi.n	8002bc8 <HAL_SPI_TransmitReceive+0xe6>
 8002bc2:	8a3b      	ldrh	r3, [r7, #16]
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d908      	bls.n	8002bda <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	685a      	ldr	r2, [r3, #4]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002bd6:	605a      	str	r2, [r3, #4]
 8002bd8:	e007      	b.n	8002bea <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	685a      	ldr	r2, [r3, #4]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002be8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bf4:	2b40      	cmp	r3, #64	; 0x40
 8002bf6:	d007      	beq.n	8002c08 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c06:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002c10:	d97c      	bls.n	8002d0c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d002      	beq.n	8002c20 <HAL_SPI_TransmitReceive+0x13e>
 8002c1a:	8a7b      	ldrh	r3, [r7, #18]
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d169      	bne.n	8002cf4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c24:	881a      	ldrh	r2, [r3, #0]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c30:	1c9a      	adds	r2, r3, #2
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	3b01      	subs	r3, #1
 8002c3e:	b29a      	uxth	r2, r3
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c44:	e056      	b.n	8002cf4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	f003 0302 	and.w	r3, r3, #2
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d11b      	bne.n	8002c8c <HAL_SPI_TransmitReceive+0x1aa>
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d016      	beq.n	8002c8c <HAL_SPI_TransmitReceive+0x1aa>
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d113      	bne.n	8002c8c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c68:	881a      	ldrh	r2, [r3, #0]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c74:	1c9a      	adds	r2, r3, #2
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	3b01      	subs	r3, #1
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f003 0301 	and.w	r3, r3, #1
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d11c      	bne.n	8002cd4 <HAL_SPI_TransmitReceive+0x1f2>
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d016      	beq.n	8002cd4 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	68da      	ldr	r2, [r3, #12]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb0:	b292      	uxth	r2, r2
 8002cb2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb8:	1c9a      	adds	r2, r3, #2
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	3b01      	subs	r3, #1
 8002cc8:	b29a      	uxth	r2, r3
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002cd4:	f7fe f9e2 	bl	800109c <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d807      	bhi.n	8002cf4 <HAL_SPI_TransmitReceive+0x212>
 8002ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cea:	d003      	beq.n	8002cf4 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8002cec:	2303      	movs	r3, #3
 8002cee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002cf2:	e0fb      	b.n	8002eec <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d1a3      	bne.n	8002c46 <HAL_SPI_TransmitReceive+0x164>
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002d04:	b29b      	uxth	r3, r3
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d19d      	bne.n	8002c46 <HAL_SPI_TransmitReceive+0x164>
 8002d0a:	e0df      	b.n	8002ecc <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d003      	beq.n	8002d1c <HAL_SPI_TransmitReceive+0x23a>
 8002d14:	8a7b      	ldrh	r3, [r7, #18]
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	f040 80cb 	bne.w	8002eb2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d20:	b29b      	uxth	r3, r3
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d912      	bls.n	8002d4c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d2a:	881a      	ldrh	r2, [r3, #0]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d36:	1c9a      	adds	r2, r3, #2
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	3b02      	subs	r3, #2
 8002d44:	b29a      	uxth	r2, r3
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002d4a:	e0b2      	b.n	8002eb2 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	330c      	adds	r3, #12
 8002d56:	7812      	ldrb	r2, [r2, #0]
 8002d58:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d5e:	1c5a      	adds	r2, r3, #1
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	b29a      	uxth	r2, r3
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d72:	e09e      	b.n	8002eb2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b02      	cmp	r3, #2
 8002d80:	d134      	bne.n	8002dec <HAL_SPI_TransmitReceive+0x30a>
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d02f      	beq.n	8002dec <HAL_SPI_TransmitReceive+0x30a>
 8002d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d12c      	bne.n	8002dec <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d912      	bls.n	8002dc2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002da0:	881a      	ldrh	r2, [r3, #0]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dac:	1c9a      	adds	r2, r3, #2
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	3b02      	subs	r3, #2
 8002dba:	b29a      	uxth	r2, r3
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002dc0:	e012      	b.n	8002de8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	330c      	adds	r3, #12
 8002dcc:	7812      	ldrb	r2, [r2, #0]
 8002dce:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dd4:	1c5a      	adds	r2, r3, #1
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002dde:	b29b      	uxth	r3, r3
 8002de0:	3b01      	subs	r3, #1
 8002de2:	b29a      	uxth	r2, r3
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002de8:	2300      	movs	r3, #0
 8002dea:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	f003 0301 	and.w	r3, r3, #1
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d148      	bne.n	8002e8c <HAL_SPI_TransmitReceive+0x3aa>
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d042      	beq.n	8002e8c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e0c:	b29b      	uxth	r3, r3
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d923      	bls.n	8002e5a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	68da      	ldr	r2, [r3, #12]
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1c:	b292      	uxth	r2, r2
 8002e1e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e24:	1c9a      	adds	r2, r3, #2
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	3b02      	subs	r3, #2
 8002e34:	b29a      	uxth	r2, r3
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d81f      	bhi.n	8002e88 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	685a      	ldr	r2, [r3, #4]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002e56:	605a      	str	r2, [r3, #4]
 8002e58:	e016      	b.n	8002e88 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f103 020c 	add.w	r2, r3, #12
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e66:	7812      	ldrb	r2, [r2, #0]
 8002e68:	b2d2      	uxtb	r2, r2
 8002e6a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e70:	1c5a      	adds	r2, r3, #1
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	b29a      	uxth	r2, r3
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002e8c:	f7fe f906 	bl	800109c <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d803      	bhi.n	8002ea4 <HAL_SPI_TransmitReceive+0x3c2>
 8002e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ea2:	d102      	bne.n	8002eaa <HAL_SPI_TransmitReceive+0x3c8>
 8002ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d103      	bne.n	8002eb2 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002eb0:	e01c      	b.n	8002eec <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	f47f af5b 	bne.w	8002d74 <HAL_SPI_TransmitReceive+0x292>
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	f47f af54 	bne.w	8002d74 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002ecc:	69fa      	ldr	r2, [r7, #28]
 8002ece:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002ed0:	68f8      	ldr	r0, [r7, #12]
 8002ed2:	f000 f937 	bl	8003144 <SPI_EndRxTxTransaction>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d006      	beq.n	8002eea <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2220      	movs	r2, #32
 8002ee6:	661a      	str	r2, [r3, #96]	; 0x60
 8002ee8:	e000      	b.n	8002eec <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8002eea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002efc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3728      	adds	r7, #40	; 0x28
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}

08002f08 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b088      	sub	sp, #32
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	60b9      	str	r1, [r7, #8]
 8002f12:	603b      	str	r3, [r7, #0]
 8002f14:	4613      	mov	r3, r2
 8002f16:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002f18:	f7fe f8c0 	bl	800109c <HAL_GetTick>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f20:	1a9b      	subs	r3, r3, r2
 8002f22:	683a      	ldr	r2, [r7, #0]
 8002f24:	4413      	add	r3, r2
 8002f26:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002f28:	f7fe f8b8 	bl	800109c <HAL_GetTick>
 8002f2c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002f2e:	4b39      	ldr	r3, [pc, #228]	; (8003014 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	015b      	lsls	r3, r3, #5
 8002f34:	0d1b      	lsrs	r3, r3, #20
 8002f36:	69fa      	ldr	r2, [r7, #28]
 8002f38:	fb02 f303 	mul.w	r3, r2, r3
 8002f3c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f3e:	e054      	b.n	8002fea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f46:	d050      	beq.n	8002fea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002f48:	f7fe f8a8 	bl	800109c <HAL_GetTick>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	69bb      	ldr	r3, [r7, #24]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	69fa      	ldr	r2, [r7, #28]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d902      	bls.n	8002f5e <SPI_WaitFlagStateUntilTimeout+0x56>
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d13d      	bne.n	8002fda <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	685a      	ldr	r2, [r3, #4]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002f6c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f76:	d111      	bne.n	8002f9c <SPI_WaitFlagStateUntilTimeout+0x94>
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f80:	d004      	beq.n	8002f8c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f8a:	d107      	bne.n	8002f9c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fa4:	d10f      	bne.n	8002fc6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002fb4:	601a      	str	r2, [r3, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002fc4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2201      	movs	r2, #1
 8002fca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e017      	b.n	800300a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d101      	bne.n	8002fe4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	689a      	ldr	r2, [r3, #8]
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	68ba      	ldr	r2, [r7, #8]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	bf0c      	ite	eq
 8002ffa:	2301      	moveq	r3, #1
 8002ffc:	2300      	movne	r3, #0
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	461a      	mov	r2, r3
 8003002:	79fb      	ldrb	r3, [r7, #7]
 8003004:	429a      	cmp	r2, r3
 8003006:	d19b      	bne.n	8002f40 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003008:	2300      	movs	r3, #0
}
 800300a:	4618      	mov	r0, r3
 800300c:	3720      	adds	r7, #32
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	20000000 	.word	0x20000000

08003018 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b08a      	sub	sp, #40	; 0x28
 800301c:	af00      	add	r7, sp, #0
 800301e:	60f8      	str	r0, [r7, #12]
 8003020:	60b9      	str	r1, [r7, #8]
 8003022:	607a      	str	r2, [r7, #4]
 8003024:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003026:	2300      	movs	r3, #0
 8003028:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800302a:	f7fe f837 	bl	800109c <HAL_GetTick>
 800302e:	4602      	mov	r2, r0
 8003030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003032:	1a9b      	subs	r3, r3, r2
 8003034:	683a      	ldr	r2, [r7, #0]
 8003036:	4413      	add	r3, r2
 8003038:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800303a:	f7fe f82f 	bl	800109c <HAL_GetTick>
 800303e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	330c      	adds	r3, #12
 8003046:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003048:	4b3d      	ldr	r3, [pc, #244]	; (8003140 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	4613      	mov	r3, r2
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	4413      	add	r3, r2
 8003052:	00da      	lsls	r2, r3, #3
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	0d1b      	lsrs	r3, r3, #20
 8003058:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800305a:	fb02 f303 	mul.w	r3, r2, r3
 800305e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003060:	e060      	b.n	8003124 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003068:	d107      	bne.n	800307a <SPI_WaitFifoStateUntilTimeout+0x62>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d104      	bne.n	800307a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	b2db      	uxtb	r3, r3
 8003076:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003078:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003080:	d050      	beq.n	8003124 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003082:	f7fe f80b 	bl	800109c <HAL_GetTick>
 8003086:	4602      	mov	r2, r0
 8003088:	6a3b      	ldr	r3, [r7, #32]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800308e:	429a      	cmp	r2, r3
 8003090:	d902      	bls.n	8003098 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003094:	2b00      	cmp	r3, #0
 8003096:	d13d      	bne.n	8003114 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	685a      	ldr	r2, [r3, #4]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80030a6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80030b0:	d111      	bne.n	80030d6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030ba:	d004      	beq.n	80030c6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030c4:	d107      	bne.n	80030d6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80030d4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030de:	d10f      	bne.n	8003100 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80030ee:	601a      	str	r2, [r3, #0]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80030fe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2201      	movs	r2, #1
 8003104:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2200      	movs	r2, #0
 800310c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e010      	b.n	8003136 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003114:	69bb      	ldr	r3, [r7, #24]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d101      	bne.n	800311e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800311a:	2300      	movs	r3, #0
 800311c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	3b01      	subs	r3, #1
 8003122:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	689a      	ldr	r2, [r3, #8]
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	4013      	ands	r3, r2
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	429a      	cmp	r2, r3
 8003132:	d196      	bne.n	8003062 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003134:	2300      	movs	r3, #0
}
 8003136:	4618      	mov	r0, r3
 8003138:	3728      	adds	r7, #40	; 0x28
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	20000000 	.word	0x20000000

08003144 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af02      	add	r7, sp, #8
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	9300      	str	r3, [sp, #0]
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	2200      	movs	r2, #0
 8003158:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800315c:	68f8      	ldr	r0, [r7, #12]
 800315e:	f7ff ff5b 	bl	8003018 <SPI_WaitFifoStateUntilTimeout>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d007      	beq.n	8003178 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800316c:	f043 0220 	orr.w	r2, r3, #32
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003174:	2303      	movs	r3, #3
 8003176:	e027      	b.n	80031c8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	9300      	str	r3, [sp, #0]
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	2200      	movs	r2, #0
 8003180:	2180      	movs	r1, #128	; 0x80
 8003182:	68f8      	ldr	r0, [r7, #12]
 8003184:	f7ff fec0 	bl	8002f08 <SPI_WaitFlagStateUntilTimeout>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d007      	beq.n	800319e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003192:	f043 0220 	orr.w	r2, r3, #32
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e014      	b.n	80031c8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	9300      	str	r3, [sp, #0]
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80031aa:	68f8      	ldr	r0, [r7, #12]
 80031ac:	f7ff ff34 	bl	8003018 <SPI_WaitFifoStateUntilTimeout>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d007      	beq.n	80031c6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031ba:	f043 0220 	orr.w	r2, r3, #32
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e000      	b.n	80031c8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80031c6:	2300      	movs	r3, #0
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3710      	adds	r7, #16
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d101      	bne.n	80031e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e049      	b.n	8003276 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d106      	bne.n	80031fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f7fd fe0c 	bl	8000e14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2202      	movs	r2, #2
 8003200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	3304      	adds	r3, #4
 800320c:	4619      	mov	r1, r3
 800320e:	4610      	mov	r0, r2
 8003210:	f000 f94c 	bl	80034ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2201      	movs	r2, #1
 8003228:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2201      	movs	r2, #1
 8003238:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2201      	movs	r2, #1
 8003250:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2201      	movs	r2, #1
 8003260:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2201      	movs	r2, #1
 8003268:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2201      	movs	r2, #1
 8003270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003274:	2300      	movs	r3, #0
}
 8003276:	4618      	mov	r0, r3
 8003278:	3708      	adds	r7, #8
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
	...

08003280 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003280:	b480      	push	{r7}
 8003282:	b085      	sub	sp, #20
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800328e:	b2db      	uxtb	r3, r3
 8003290:	2b01      	cmp	r3, #1
 8003292:	d001      	beq.n	8003298 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e033      	b.n	8003300 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2202      	movs	r2, #2
 800329c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a19      	ldr	r2, [pc, #100]	; (800330c <HAL_TIM_Base_Start+0x8c>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d009      	beq.n	80032be <HAL_TIM_Base_Start+0x3e>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032b2:	d004      	beq.n	80032be <HAL_TIM_Base_Start+0x3e>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a15      	ldr	r2, [pc, #84]	; (8003310 <HAL_TIM_Base_Start+0x90>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d115      	bne.n	80032ea <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	689a      	ldr	r2, [r3, #8]
 80032c4:	4b13      	ldr	r3, [pc, #76]	; (8003314 <HAL_TIM_Base_Start+0x94>)
 80032c6:	4013      	ands	r3, r2
 80032c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2b06      	cmp	r3, #6
 80032ce:	d015      	beq.n	80032fc <HAL_TIM_Base_Start+0x7c>
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032d6:	d011      	beq.n	80032fc <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f042 0201 	orr.w	r2, r2, #1
 80032e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032e8:	e008      	b.n	80032fc <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f042 0201 	orr.w	r2, r2, #1
 80032f8:	601a      	str	r2, [r3, #0]
 80032fa:	e000      	b.n	80032fe <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032fc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80032fe:	2300      	movs	r3, #0
}
 8003300:	4618      	mov	r0, r3
 8003302:	3714      	adds	r7, #20
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr
 800330c:	40012c00 	.word	0x40012c00
 8003310:	40014000 	.word	0x40014000
 8003314:	00010007 	.word	0x00010007

08003318 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003322:	2300      	movs	r3, #0
 8003324:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800332c:	2b01      	cmp	r3, #1
 800332e:	d101      	bne.n	8003334 <HAL_TIM_ConfigClockSource+0x1c>
 8003330:	2302      	movs	r3, #2
 8003332:	e0b6      	b.n	80034a2 <HAL_TIM_ConfigClockSource+0x18a>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2201      	movs	r2, #1
 8003338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2202      	movs	r2, #2
 8003340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003352:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003356:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800335e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68ba      	ldr	r2, [r7, #8]
 8003366:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003370:	d03e      	beq.n	80033f0 <HAL_TIM_ConfigClockSource+0xd8>
 8003372:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003376:	f200 8087 	bhi.w	8003488 <HAL_TIM_ConfigClockSource+0x170>
 800337a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800337e:	f000 8086 	beq.w	800348e <HAL_TIM_ConfigClockSource+0x176>
 8003382:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003386:	d87f      	bhi.n	8003488 <HAL_TIM_ConfigClockSource+0x170>
 8003388:	2b70      	cmp	r3, #112	; 0x70
 800338a:	d01a      	beq.n	80033c2 <HAL_TIM_ConfigClockSource+0xaa>
 800338c:	2b70      	cmp	r3, #112	; 0x70
 800338e:	d87b      	bhi.n	8003488 <HAL_TIM_ConfigClockSource+0x170>
 8003390:	2b60      	cmp	r3, #96	; 0x60
 8003392:	d050      	beq.n	8003436 <HAL_TIM_ConfigClockSource+0x11e>
 8003394:	2b60      	cmp	r3, #96	; 0x60
 8003396:	d877      	bhi.n	8003488 <HAL_TIM_ConfigClockSource+0x170>
 8003398:	2b50      	cmp	r3, #80	; 0x50
 800339a:	d03c      	beq.n	8003416 <HAL_TIM_ConfigClockSource+0xfe>
 800339c:	2b50      	cmp	r3, #80	; 0x50
 800339e:	d873      	bhi.n	8003488 <HAL_TIM_ConfigClockSource+0x170>
 80033a0:	2b40      	cmp	r3, #64	; 0x40
 80033a2:	d058      	beq.n	8003456 <HAL_TIM_ConfigClockSource+0x13e>
 80033a4:	2b40      	cmp	r3, #64	; 0x40
 80033a6:	d86f      	bhi.n	8003488 <HAL_TIM_ConfigClockSource+0x170>
 80033a8:	2b30      	cmp	r3, #48	; 0x30
 80033aa:	d064      	beq.n	8003476 <HAL_TIM_ConfigClockSource+0x15e>
 80033ac:	2b30      	cmp	r3, #48	; 0x30
 80033ae:	d86b      	bhi.n	8003488 <HAL_TIM_ConfigClockSource+0x170>
 80033b0:	2b20      	cmp	r3, #32
 80033b2:	d060      	beq.n	8003476 <HAL_TIM_ConfigClockSource+0x15e>
 80033b4:	2b20      	cmp	r3, #32
 80033b6:	d867      	bhi.n	8003488 <HAL_TIM_ConfigClockSource+0x170>
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d05c      	beq.n	8003476 <HAL_TIM_ConfigClockSource+0x15e>
 80033bc:	2b10      	cmp	r3, #16
 80033be:	d05a      	beq.n	8003476 <HAL_TIM_ConfigClockSource+0x15e>
 80033c0:	e062      	b.n	8003488 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6818      	ldr	r0, [r3, #0]
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	6899      	ldr	r1, [r3, #8]
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	685a      	ldr	r2, [r3, #4]
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	f000 f949 	bl	8003668 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80033e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	68ba      	ldr	r2, [r7, #8]
 80033ec:	609a      	str	r2, [r3, #8]
      break;
 80033ee:	e04f      	b.n	8003490 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6818      	ldr	r0, [r3, #0]
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	6899      	ldr	r1, [r3, #8]
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	685a      	ldr	r2, [r3, #4]
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	f000 f932 	bl	8003668 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	689a      	ldr	r2, [r3, #8]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003412:	609a      	str	r2, [r3, #8]
      break;
 8003414:	e03c      	b.n	8003490 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6818      	ldr	r0, [r3, #0]
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	6859      	ldr	r1, [r3, #4]
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	461a      	mov	r2, r3
 8003424:	f000 f8a6 	bl	8003574 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2150      	movs	r1, #80	; 0x50
 800342e:	4618      	mov	r0, r3
 8003430:	f000 f8ff 	bl	8003632 <TIM_ITRx_SetConfig>
      break;
 8003434:	e02c      	b.n	8003490 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6818      	ldr	r0, [r3, #0]
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	6859      	ldr	r1, [r3, #4]
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	461a      	mov	r2, r3
 8003444:	f000 f8c5 	bl	80035d2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2160      	movs	r1, #96	; 0x60
 800344e:	4618      	mov	r0, r3
 8003450:	f000 f8ef 	bl	8003632 <TIM_ITRx_SetConfig>
      break;
 8003454:	e01c      	b.n	8003490 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6818      	ldr	r0, [r3, #0]
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	6859      	ldr	r1, [r3, #4]
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	461a      	mov	r2, r3
 8003464:	f000 f886 	bl	8003574 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	2140      	movs	r1, #64	; 0x40
 800346e:	4618      	mov	r0, r3
 8003470:	f000 f8df 	bl	8003632 <TIM_ITRx_SetConfig>
      break;
 8003474:	e00c      	b.n	8003490 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4619      	mov	r1, r3
 8003480:	4610      	mov	r0, r2
 8003482:	f000 f8d6 	bl	8003632 <TIM_ITRx_SetConfig>
      break;
 8003486:	e003      	b.n	8003490 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	73fb      	strb	r3, [r7, #15]
      break;
 800348c:	e000      	b.n	8003490 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800348e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80034a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
	...

080034ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b085      	sub	sp, #20
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	4a2a      	ldr	r2, [pc, #168]	; (8003568 <TIM_Base_SetConfig+0xbc>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d003      	beq.n	80034cc <TIM_Base_SetConfig+0x20>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034ca:	d108      	bne.n	80034de <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	68fa      	ldr	r2, [r7, #12]
 80034da:	4313      	orrs	r3, r2
 80034dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a21      	ldr	r2, [pc, #132]	; (8003568 <TIM_Base_SetConfig+0xbc>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d00b      	beq.n	80034fe <TIM_Base_SetConfig+0x52>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034ec:	d007      	beq.n	80034fe <TIM_Base_SetConfig+0x52>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4a1e      	ldr	r2, [pc, #120]	; (800356c <TIM_Base_SetConfig+0xc0>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d003      	beq.n	80034fe <TIM_Base_SetConfig+0x52>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a1d      	ldr	r2, [pc, #116]	; (8003570 <TIM_Base_SetConfig+0xc4>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d108      	bne.n	8003510 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003504:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	4313      	orrs	r3, r2
 800350e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	4313      	orrs	r3, r2
 800351c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	68fa      	ldr	r2, [r7, #12]
 8003522:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	689a      	ldr	r2, [r3, #8]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	4a0c      	ldr	r2, [pc, #48]	; (8003568 <TIM_Base_SetConfig+0xbc>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d007      	beq.n	800354c <TIM_Base_SetConfig+0xa0>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4a0b      	ldr	r2, [pc, #44]	; (800356c <TIM_Base_SetConfig+0xc0>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d003      	beq.n	800354c <TIM_Base_SetConfig+0xa0>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	4a0a      	ldr	r2, [pc, #40]	; (8003570 <TIM_Base_SetConfig+0xc4>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d103      	bne.n	8003554 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	691a      	ldr	r2, [r3, #16]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	615a      	str	r2, [r3, #20]
}
 800355a:	bf00      	nop
 800355c:	3714      	adds	r7, #20
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop
 8003568:	40012c00 	.word	0x40012c00
 800356c:	40014000 	.word	0x40014000
 8003570:	40014400 	.word	0x40014400

08003574 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003574:	b480      	push	{r7}
 8003576:	b087      	sub	sp, #28
 8003578:	af00      	add	r7, sp, #0
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	60b9      	str	r1, [r7, #8]
 800357e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6a1b      	ldr	r3, [r3, #32]
 8003584:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	6a1b      	ldr	r3, [r3, #32]
 800358a:	f023 0201 	bic.w	r2, r3, #1
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800359e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	011b      	lsls	r3, r3, #4
 80035a4:	693a      	ldr	r2, [r7, #16]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	f023 030a 	bic.w	r3, r3, #10
 80035b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80035b2:	697a      	ldr	r2, [r7, #20]
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	693a      	ldr	r2, [r7, #16]
 80035be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	697a      	ldr	r2, [r7, #20]
 80035c4:	621a      	str	r2, [r3, #32]
}
 80035c6:	bf00      	nop
 80035c8:	371c      	adds	r7, #28
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr

080035d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035d2:	b480      	push	{r7}
 80035d4:	b087      	sub	sp, #28
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	60f8      	str	r0, [r7, #12]
 80035da:	60b9      	str	r1, [r7, #8]
 80035dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6a1b      	ldr	r3, [r3, #32]
 80035e2:	f023 0210 	bic.w	r2, r3, #16
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6a1b      	ldr	r3, [r3, #32]
 80035f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80035fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	031b      	lsls	r3, r3, #12
 8003602:	697a      	ldr	r2, [r7, #20]
 8003604:	4313      	orrs	r3, r2
 8003606:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800360e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	011b      	lsls	r3, r3, #4
 8003614:	693a      	ldr	r2, [r7, #16]
 8003616:	4313      	orrs	r3, r2
 8003618:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	697a      	ldr	r2, [r7, #20]
 800361e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	693a      	ldr	r2, [r7, #16]
 8003624:	621a      	str	r2, [r3, #32]
}
 8003626:	bf00      	nop
 8003628:	371c      	adds	r7, #28
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr

08003632 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003632:	b480      	push	{r7}
 8003634:	b085      	sub	sp, #20
 8003636:	af00      	add	r7, sp, #0
 8003638:	6078      	str	r0, [r7, #4]
 800363a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003648:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800364a:	683a      	ldr	r2, [r7, #0]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	4313      	orrs	r3, r2
 8003650:	f043 0307 	orr.w	r3, r3, #7
 8003654:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	68fa      	ldr	r2, [r7, #12]
 800365a:	609a      	str	r2, [r3, #8]
}
 800365c:	bf00      	nop
 800365e:	3714      	adds	r7, #20
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr

08003668 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003668:	b480      	push	{r7}
 800366a:	b087      	sub	sp, #28
 800366c:	af00      	add	r7, sp, #0
 800366e:	60f8      	str	r0, [r7, #12]
 8003670:	60b9      	str	r1, [r7, #8]
 8003672:	607a      	str	r2, [r7, #4]
 8003674:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003682:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	021a      	lsls	r2, r3, #8
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	431a      	orrs	r2, r3
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	4313      	orrs	r3, r2
 8003690:	697a      	ldr	r2, [r7, #20]
 8003692:	4313      	orrs	r3, r2
 8003694:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	697a      	ldr	r2, [r7, #20]
 800369a:	609a      	str	r2, [r3, #8]
}
 800369c:	bf00      	nop
 800369e:	371c      	adds	r7, #28
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b085      	sub	sp, #20
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d101      	bne.n	80036c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80036bc:	2302      	movs	r3, #2
 80036be:	e04f      	b.n	8003760 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2201      	movs	r2, #1
 80036c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2202      	movs	r2, #2
 80036cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a21      	ldr	r2, [pc, #132]	; (800376c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d108      	bne.n	80036fc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80036f0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	68fa      	ldr	r2, [r7, #12]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003702:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	68fa      	ldr	r2, [r7, #12]
 800370a:	4313      	orrs	r3, r2
 800370c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	68fa      	ldr	r2, [r7, #12]
 8003714:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a14      	ldr	r2, [pc, #80]	; (800376c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d009      	beq.n	8003734 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003728:	d004      	beq.n	8003734 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a10      	ldr	r2, [pc, #64]	; (8003770 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d10c      	bne.n	800374e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800373a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	68ba      	ldr	r2, [r7, #8]
 8003742:	4313      	orrs	r3, r2
 8003744:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	68ba      	ldr	r2, [r7, #8]
 800374c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2201      	movs	r2, #1
 8003752:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800375e:	2300      	movs	r3, #0
}
 8003760:	4618      	mov	r0, r3
 8003762:	3714      	adds	r7, #20
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr
 800376c:	40012c00 	.word	0x40012c00
 8003770:	40014000 	.word	0x40014000

08003774 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d101      	bne.n	8003786 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e040      	b.n	8003808 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800378a:	2b00      	cmp	r3, #0
 800378c:	d106      	bne.n	800379c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2200      	movs	r2, #0
 8003792:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f7fd fb8c 	bl	8000eb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2224      	movs	r2, #36	; 0x24
 80037a0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f022 0201 	bic.w	r2, r2, #1
 80037b0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f000 f8c0 	bl	8003938 <UART_SetConfig>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d101      	bne.n	80037c2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e022      	b.n	8003808 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d002      	beq.n	80037d0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f000 fb0e 	bl	8003dec <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	685a      	ldr	r2, [r3, #4]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	689a      	ldr	r2, [r3, #8]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f042 0201 	orr.w	r2, r2, #1
 80037fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f000 fb95 	bl	8003f30 <UART_CheckIdleState>
 8003806:	4603      	mov	r3, r0
}
 8003808:	4618      	mov	r0, r3
 800380a:	3708      	adds	r7, #8
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b08a      	sub	sp, #40	; 0x28
 8003814:	af02      	add	r7, sp, #8
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	603b      	str	r3, [r7, #0]
 800381c:	4613      	mov	r3, r2
 800381e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003824:	2b20      	cmp	r3, #32
 8003826:	f040 8082 	bne.w	800392e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d002      	beq.n	8003836 <HAL_UART_Transmit+0x26>
 8003830:	88fb      	ldrh	r3, [r7, #6]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e07a      	b.n	8003930 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003840:	2b01      	cmp	r3, #1
 8003842:	d101      	bne.n	8003848 <HAL_UART_Transmit+0x38>
 8003844:	2302      	movs	r3, #2
 8003846:	e073      	b.n	8003930 <HAL_UART_Transmit+0x120>
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2200      	movs	r2, #0
 8003854:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2221      	movs	r2, #33	; 0x21
 800385c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800385e:	f7fd fc1d 	bl	800109c <HAL_GetTick>
 8003862:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	88fa      	ldrh	r2, [r7, #6]
 8003868:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	88fa      	ldrh	r2, [r7, #6]
 8003870:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800387c:	d108      	bne.n	8003890 <HAL_UART_Transmit+0x80>
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	691b      	ldr	r3, [r3, #16]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d104      	bne.n	8003890 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003886:	2300      	movs	r3, #0
 8003888:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	61bb      	str	r3, [r7, #24]
 800388e:	e003      	b.n	8003898 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003894:	2300      	movs	r3, #0
 8003896:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2200      	movs	r2, #0
 800389c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80038a0:	e02d      	b.n	80038fe <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	9300      	str	r3, [sp, #0]
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	2200      	movs	r2, #0
 80038aa:	2180      	movs	r1, #128	; 0x80
 80038ac:	68f8      	ldr	r0, [r7, #12]
 80038ae:	f000 fb88 	bl	8003fc2 <UART_WaitOnFlagUntilTimeout>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d001      	beq.n	80038bc <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80038b8:	2303      	movs	r3, #3
 80038ba:	e039      	b.n	8003930 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d10b      	bne.n	80038da <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	881a      	ldrh	r2, [r3, #0]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038ce:	b292      	uxth	r2, r2
 80038d0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80038d2:	69bb      	ldr	r3, [r7, #24]
 80038d4:	3302      	adds	r3, #2
 80038d6:	61bb      	str	r3, [r7, #24]
 80038d8:	e008      	b.n	80038ec <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	781a      	ldrb	r2, [r3, #0]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	b292      	uxth	r2, r2
 80038e4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	3301      	adds	r3, #1
 80038ea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	3b01      	subs	r3, #1
 80038f6:	b29a      	uxth	r2, r3
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003904:	b29b      	uxth	r3, r3
 8003906:	2b00      	cmp	r3, #0
 8003908:	d1cb      	bne.n	80038a2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	9300      	str	r3, [sp, #0]
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	2200      	movs	r2, #0
 8003912:	2140      	movs	r1, #64	; 0x40
 8003914:	68f8      	ldr	r0, [r7, #12]
 8003916:	f000 fb54 	bl	8003fc2 <UART_WaitOnFlagUntilTimeout>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d001      	beq.n	8003924 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	e005      	b.n	8003930 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2220      	movs	r2, #32
 8003928:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800392a:	2300      	movs	r3, #0
 800392c:	e000      	b.n	8003930 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800392e:	2302      	movs	r3, #2
  }
}
 8003930:	4618      	mov	r0, r3
 8003932:	3720      	adds	r7, #32
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}

08003938 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003938:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800393c:	b08a      	sub	sp, #40	; 0x28
 800393e:	af00      	add	r7, sp, #0
 8003940:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003942:	2300      	movs	r3, #0
 8003944:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	689a      	ldr	r2, [r3, #8]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	691b      	ldr	r3, [r3, #16]
 8003950:	431a      	orrs	r2, r3
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	695b      	ldr	r3, [r3, #20]
 8003956:	431a      	orrs	r2, r3
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	69db      	ldr	r3, [r3, #28]
 800395c:	4313      	orrs	r3, r2
 800395e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	4b9e      	ldr	r3, [pc, #632]	; (8003be0 <UART_SetConfig+0x2a8>)
 8003968:	4013      	ands	r3, r2
 800396a:	68fa      	ldr	r2, [r7, #12]
 800396c:	6812      	ldr	r2, [r2, #0]
 800396e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003970:	430b      	orrs	r3, r1
 8003972:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	68da      	ldr	r2, [r3, #12]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	430a      	orrs	r2, r1
 8003988:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	699b      	ldr	r3, [r3, #24]
 800398e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a93      	ldr	r2, [pc, #588]	; (8003be4 <UART_SetConfig+0x2ac>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d004      	beq.n	80039a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6a1b      	ldr	r3, [r3, #32]
 800399e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039a0:	4313      	orrs	r3, r2
 80039a2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039b4:	430a      	orrs	r2, r1
 80039b6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a8a      	ldr	r2, [pc, #552]	; (8003be8 <UART_SetConfig+0x2b0>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d126      	bne.n	8003a10 <UART_SetConfig+0xd8>
 80039c2:	4b8a      	ldr	r3, [pc, #552]	; (8003bec <UART_SetConfig+0x2b4>)
 80039c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039c8:	f003 0303 	and.w	r3, r3, #3
 80039cc:	2b03      	cmp	r3, #3
 80039ce:	d81b      	bhi.n	8003a08 <UART_SetConfig+0xd0>
 80039d0:	a201      	add	r2, pc, #4	; (adr r2, 80039d8 <UART_SetConfig+0xa0>)
 80039d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039d6:	bf00      	nop
 80039d8:	080039e9 	.word	0x080039e9
 80039dc:	080039f9 	.word	0x080039f9
 80039e0:	080039f1 	.word	0x080039f1
 80039e4:	08003a01 	.word	0x08003a01
 80039e8:	2301      	movs	r3, #1
 80039ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039ee:	e0ab      	b.n	8003b48 <UART_SetConfig+0x210>
 80039f0:	2302      	movs	r3, #2
 80039f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039f6:	e0a7      	b.n	8003b48 <UART_SetConfig+0x210>
 80039f8:	2304      	movs	r3, #4
 80039fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039fe:	e0a3      	b.n	8003b48 <UART_SetConfig+0x210>
 8003a00:	2308      	movs	r3, #8
 8003a02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a06:	e09f      	b.n	8003b48 <UART_SetConfig+0x210>
 8003a08:	2310      	movs	r3, #16
 8003a0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a0e:	e09b      	b.n	8003b48 <UART_SetConfig+0x210>
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a76      	ldr	r2, [pc, #472]	; (8003bf0 <UART_SetConfig+0x2b8>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d138      	bne.n	8003a8c <UART_SetConfig+0x154>
 8003a1a:	4b74      	ldr	r3, [pc, #464]	; (8003bec <UART_SetConfig+0x2b4>)
 8003a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a20:	f003 030c 	and.w	r3, r3, #12
 8003a24:	2b0c      	cmp	r3, #12
 8003a26:	d82d      	bhi.n	8003a84 <UART_SetConfig+0x14c>
 8003a28:	a201      	add	r2, pc, #4	; (adr r2, 8003a30 <UART_SetConfig+0xf8>)
 8003a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a2e:	bf00      	nop
 8003a30:	08003a65 	.word	0x08003a65
 8003a34:	08003a85 	.word	0x08003a85
 8003a38:	08003a85 	.word	0x08003a85
 8003a3c:	08003a85 	.word	0x08003a85
 8003a40:	08003a75 	.word	0x08003a75
 8003a44:	08003a85 	.word	0x08003a85
 8003a48:	08003a85 	.word	0x08003a85
 8003a4c:	08003a85 	.word	0x08003a85
 8003a50:	08003a6d 	.word	0x08003a6d
 8003a54:	08003a85 	.word	0x08003a85
 8003a58:	08003a85 	.word	0x08003a85
 8003a5c:	08003a85 	.word	0x08003a85
 8003a60:	08003a7d 	.word	0x08003a7d
 8003a64:	2300      	movs	r3, #0
 8003a66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a6a:	e06d      	b.n	8003b48 <UART_SetConfig+0x210>
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a72:	e069      	b.n	8003b48 <UART_SetConfig+0x210>
 8003a74:	2304      	movs	r3, #4
 8003a76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a7a:	e065      	b.n	8003b48 <UART_SetConfig+0x210>
 8003a7c:	2308      	movs	r3, #8
 8003a7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a82:	e061      	b.n	8003b48 <UART_SetConfig+0x210>
 8003a84:	2310      	movs	r3, #16
 8003a86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a8a:	e05d      	b.n	8003b48 <UART_SetConfig+0x210>
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a58      	ldr	r2, [pc, #352]	; (8003bf4 <UART_SetConfig+0x2bc>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d125      	bne.n	8003ae2 <UART_SetConfig+0x1aa>
 8003a96:	4b55      	ldr	r3, [pc, #340]	; (8003bec <UART_SetConfig+0x2b4>)
 8003a98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a9c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003aa0:	2b30      	cmp	r3, #48	; 0x30
 8003aa2:	d016      	beq.n	8003ad2 <UART_SetConfig+0x19a>
 8003aa4:	2b30      	cmp	r3, #48	; 0x30
 8003aa6:	d818      	bhi.n	8003ada <UART_SetConfig+0x1a2>
 8003aa8:	2b20      	cmp	r3, #32
 8003aaa:	d00a      	beq.n	8003ac2 <UART_SetConfig+0x18a>
 8003aac:	2b20      	cmp	r3, #32
 8003aae:	d814      	bhi.n	8003ada <UART_SetConfig+0x1a2>
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d002      	beq.n	8003aba <UART_SetConfig+0x182>
 8003ab4:	2b10      	cmp	r3, #16
 8003ab6:	d008      	beq.n	8003aca <UART_SetConfig+0x192>
 8003ab8:	e00f      	b.n	8003ada <UART_SetConfig+0x1a2>
 8003aba:	2300      	movs	r3, #0
 8003abc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ac0:	e042      	b.n	8003b48 <UART_SetConfig+0x210>
 8003ac2:	2302      	movs	r3, #2
 8003ac4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ac8:	e03e      	b.n	8003b48 <UART_SetConfig+0x210>
 8003aca:	2304      	movs	r3, #4
 8003acc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ad0:	e03a      	b.n	8003b48 <UART_SetConfig+0x210>
 8003ad2:	2308      	movs	r3, #8
 8003ad4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ad8:	e036      	b.n	8003b48 <UART_SetConfig+0x210>
 8003ada:	2310      	movs	r3, #16
 8003adc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ae0:	e032      	b.n	8003b48 <UART_SetConfig+0x210>
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a3f      	ldr	r2, [pc, #252]	; (8003be4 <UART_SetConfig+0x2ac>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d12a      	bne.n	8003b42 <UART_SetConfig+0x20a>
 8003aec:	4b3f      	ldr	r3, [pc, #252]	; (8003bec <UART_SetConfig+0x2b4>)
 8003aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003af2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003af6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003afa:	d01a      	beq.n	8003b32 <UART_SetConfig+0x1fa>
 8003afc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003b00:	d81b      	bhi.n	8003b3a <UART_SetConfig+0x202>
 8003b02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b06:	d00c      	beq.n	8003b22 <UART_SetConfig+0x1ea>
 8003b08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b0c:	d815      	bhi.n	8003b3a <UART_SetConfig+0x202>
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d003      	beq.n	8003b1a <UART_SetConfig+0x1e2>
 8003b12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b16:	d008      	beq.n	8003b2a <UART_SetConfig+0x1f2>
 8003b18:	e00f      	b.n	8003b3a <UART_SetConfig+0x202>
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b20:	e012      	b.n	8003b48 <UART_SetConfig+0x210>
 8003b22:	2302      	movs	r3, #2
 8003b24:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b28:	e00e      	b.n	8003b48 <UART_SetConfig+0x210>
 8003b2a:	2304      	movs	r3, #4
 8003b2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b30:	e00a      	b.n	8003b48 <UART_SetConfig+0x210>
 8003b32:	2308      	movs	r3, #8
 8003b34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b38:	e006      	b.n	8003b48 <UART_SetConfig+0x210>
 8003b3a:	2310      	movs	r3, #16
 8003b3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b40:	e002      	b.n	8003b48 <UART_SetConfig+0x210>
 8003b42:	2310      	movs	r3, #16
 8003b44:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a25      	ldr	r2, [pc, #148]	; (8003be4 <UART_SetConfig+0x2ac>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	f040 808a 	bne.w	8003c68 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003b54:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003b58:	2b08      	cmp	r3, #8
 8003b5a:	d824      	bhi.n	8003ba6 <UART_SetConfig+0x26e>
 8003b5c:	a201      	add	r2, pc, #4	; (adr r2, 8003b64 <UART_SetConfig+0x22c>)
 8003b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b62:	bf00      	nop
 8003b64:	08003b89 	.word	0x08003b89
 8003b68:	08003ba7 	.word	0x08003ba7
 8003b6c:	08003b91 	.word	0x08003b91
 8003b70:	08003ba7 	.word	0x08003ba7
 8003b74:	08003b97 	.word	0x08003b97
 8003b78:	08003ba7 	.word	0x08003ba7
 8003b7c:	08003ba7 	.word	0x08003ba7
 8003b80:	08003ba7 	.word	0x08003ba7
 8003b84:	08003b9f 	.word	0x08003b9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b88:	f7fe fb40 	bl	800220c <HAL_RCC_GetPCLK1Freq>
 8003b8c:	61f8      	str	r0, [r7, #28]
        break;
 8003b8e:	e010      	b.n	8003bb2 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b90:	4b19      	ldr	r3, [pc, #100]	; (8003bf8 <UART_SetConfig+0x2c0>)
 8003b92:	61fb      	str	r3, [r7, #28]
        break;
 8003b94:	e00d      	b.n	8003bb2 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b96:	f7fe faa1 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 8003b9a:	61f8      	str	r0, [r7, #28]
        break;
 8003b9c:	e009      	b.n	8003bb2 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ba2:	61fb      	str	r3, [r7, #28]
        break;
 8003ba4:	e005      	b.n	8003bb2 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003bb0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	f000 8109 	beq.w	8003dcc <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	685a      	ldr	r2, [r3, #4]
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	005b      	lsls	r3, r3, #1
 8003bc2:	4413      	add	r3, r2
 8003bc4:	69fa      	ldr	r2, [r7, #28]
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d305      	bcc.n	8003bd6 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003bd0:	69fa      	ldr	r2, [r7, #28]
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d912      	bls.n	8003bfc <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003bdc:	e0f6      	b.n	8003dcc <UART_SetConfig+0x494>
 8003bde:	bf00      	nop
 8003be0:	efff69f3 	.word	0xefff69f3
 8003be4:	40008000 	.word	0x40008000
 8003be8:	40013800 	.word	0x40013800
 8003bec:	40021000 	.word	0x40021000
 8003bf0:	40004400 	.word	0x40004400
 8003bf4:	40004800 	.word	0x40004800
 8003bf8:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	461c      	mov	r4, r3
 8003c02:	4615      	mov	r5, r2
 8003c04:	f04f 0200 	mov.w	r2, #0
 8003c08:	f04f 0300 	mov.w	r3, #0
 8003c0c:	022b      	lsls	r3, r5, #8
 8003c0e:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003c12:	0222      	lsls	r2, r4, #8
 8003c14:	68f9      	ldr	r1, [r7, #12]
 8003c16:	6849      	ldr	r1, [r1, #4]
 8003c18:	0849      	lsrs	r1, r1, #1
 8003c1a:	2000      	movs	r0, #0
 8003c1c:	4688      	mov	r8, r1
 8003c1e:	4681      	mov	r9, r0
 8003c20:	eb12 0a08 	adds.w	sl, r2, r8
 8003c24:	eb43 0b09 	adc.w	fp, r3, r9
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	603b      	str	r3, [r7, #0]
 8003c30:	607a      	str	r2, [r7, #4]
 8003c32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c36:	4650      	mov	r0, sl
 8003c38:	4659      	mov	r1, fp
 8003c3a:	f7fc fb21 	bl	8000280 <__aeabi_uldivmod>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	460b      	mov	r3, r1
 8003c42:	4613      	mov	r3, r2
 8003c44:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003c46:	69bb      	ldr	r3, [r7, #24]
 8003c48:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003c4c:	d308      	bcc.n	8003c60 <UART_SetConfig+0x328>
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c54:	d204      	bcs.n	8003c60 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	69ba      	ldr	r2, [r7, #24]
 8003c5c:	60da      	str	r2, [r3, #12]
 8003c5e:	e0b5      	b.n	8003dcc <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003c66:	e0b1      	b.n	8003dcc <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	69db      	ldr	r3, [r3, #28]
 8003c6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c70:	d15d      	bne.n	8003d2e <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8003c72:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003c76:	2b08      	cmp	r3, #8
 8003c78:	d827      	bhi.n	8003cca <UART_SetConfig+0x392>
 8003c7a:	a201      	add	r2, pc, #4	; (adr r2, 8003c80 <UART_SetConfig+0x348>)
 8003c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c80:	08003ca5 	.word	0x08003ca5
 8003c84:	08003cad 	.word	0x08003cad
 8003c88:	08003cb5 	.word	0x08003cb5
 8003c8c:	08003ccb 	.word	0x08003ccb
 8003c90:	08003cbb 	.word	0x08003cbb
 8003c94:	08003ccb 	.word	0x08003ccb
 8003c98:	08003ccb 	.word	0x08003ccb
 8003c9c:	08003ccb 	.word	0x08003ccb
 8003ca0:	08003cc3 	.word	0x08003cc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ca4:	f7fe fab2 	bl	800220c <HAL_RCC_GetPCLK1Freq>
 8003ca8:	61f8      	str	r0, [r7, #28]
        break;
 8003caa:	e014      	b.n	8003cd6 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003cac:	f7fe fac4 	bl	8002238 <HAL_RCC_GetPCLK2Freq>
 8003cb0:	61f8      	str	r0, [r7, #28]
        break;
 8003cb2:	e010      	b.n	8003cd6 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003cb4:	4b4c      	ldr	r3, [pc, #304]	; (8003de8 <UART_SetConfig+0x4b0>)
 8003cb6:	61fb      	str	r3, [r7, #28]
        break;
 8003cb8:	e00d      	b.n	8003cd6 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cba:	f7fe fa0f 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 8003cbe:	61f8      	str	r0, [r7, #28]
        break;
 8003cc0:	e009      	b.n	8003cd6 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cc6:	61fb      	str	r3, [r7, #28]
        break;
 8003cc8:	e005      	b.n	8003cd6 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003cd4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d077      	beq.n	8003dcc <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	005a      	lsls	r2, r3, #1
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	085b      	lsrs	r3, r3, #1
 8003ce6:	441a      	add	r2, r3
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cf0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	2b0f      	cmp	r3, #15
 8003cf6:	d916      	bls.n	8003d26 <UART_SetConfig+0x3ee>
 8003cf8:	69bb      	ldr	r3, [r7, #24]
 8003cfa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cfe:	d212      	bcs.n	8003d26 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d00:	69bb      	ldr	r3, [r7, #24]
 8003d02:	b29b      	uxth	r3, r3
 8003d04:	f023 030f 	bic.w	r3, r3, #15
 8003d08:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d0a:	69bb      	ldr	r3, [r7, #24]
 8003d0c:	085b      	lsrs	r3, r3, #1
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	f003 0307 	and.w	r3, r3, #7
 8003d14:	b29a      	uxth	r2, r3
 8003d16:	8afb      	ldrh	r3, [r7, #22]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	8afa      	ldrh	r2, [r7, #22]
 8003d22:	60da      	str	r2, [r3, #12]
 8003d24:	e052      	b.n	8003dcc <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003d2c:	e04e      	b.n	8003dcc <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003d2e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003d32:	2b08      	cmp	r3, #8
 8003d34:	d827      	bhi.n	8003d86 <UART_SetConfig+0x44e>
 8003d36:	a201      	add	r2, pc, #4	; (adr r2, 8003d3c <UART_SetConfig+0x404>)
 8003d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d3c:	08003d61 	.word	0x08003d61
 8003d40:	08003d69 	.word	0x08003d69
 8003d44:	08003d71 	.word	0x08003d71
 8003d48:	08003d87 	.word	0x08003d87
 8003d4c:	08003d77 	.word	0x08003d77
 8003d50:	08003d87 	.word	0x08003d87
 8003d54:	08003d87 	.word	0x08003d87
 8003d58:	08003d87 	.word	0x08003d87
 8003d5c:	08003d7f 	.word	0x08003d7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d60:	f7fe fa54 	bl	800220c <HAL_RCC_GetPCLK1Freq>
 8003d64:	61f8      	str	r0, [r7, #28]
        break;
 8003d66:	e014      	b.n	8003d92 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d68:	f7fe fa66 	bl	8002238 <HAL_RCC_GetPCLK2Freq>
 8003d6c:	61f8      	str	r0, [r7, #28]
        break;
 8003d6e:	e010      	b.n	8003d92 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d70:	4b1d      	ldr	r3, [pc, #116]	; (8003de8 <UART_SetConfig+0x4b0>)
 8003d72:	61fb      	str	r3, [r7, #28]
        break;
 8003d74:	e00d      	b.n	8003d92 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d76:	f7fe f9b1 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 8003d7a:	61f8      	str	r0, [r7, #28]
        break;
 8003d7c:	e009      	b.n	8003d92 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d82:	61fb      	str	r3, [r7, #28]
        break;
 8003d84:	e005      	b.n	8003d92 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8003d86:	2300      	movs	r3, #0
 8003d88:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003d90:	bf00      	nop
    }

    if (pclk != 0U)
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d019      	beq.n	8003dcc <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	085a      	lsrs	r2, r3, #1
 8003d9e:	69fb      	ldr	r3, [r7, #28]
 8003da0:	441a      	add	r2, r3
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003daa:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003dac:	69bb      	ldr	r3, [r7, #24]
 8003dae:	2b0f      	cmp	r3, #15
 8003db0:	d909      	bls.n	8003dc6 <UART_SetConfig+0x48e>
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003db8:	d205      	bcs.n	8003dc6 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	b29a      	uxth	r2, r3
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	60da      	str	r2, [r3, #12]
 8003dc4:	e002      	b.n	8003dcc <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003dd8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	3728      	adds	r7, #40	; 0x28
 8003de0:	46bd      	mov	sp, r7
 8003de2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003de6:	bf00      	nop
 8003de8:	00f42400 	.word	0x00f42400

08003dec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df8:	f003 0301 	and.w	r3, r3, #1
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d00a      	beq.n	8003e16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	430a      	orrs	r2, r1
 8003e14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d00a      	beq.n	8003e38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	430a      	orrs	r2, r1
 8003e36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e3c:	f003 0304 	and.w	r3, r3, #4
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d00a      	beq.n	8003e5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	430a      	orrs	r2, r1
 8003e58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e5e:	f003 0308 	and.w	r3, r3, #8
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d00a      	beq.n	8003e7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	430a      	orrs	r2, r1
 8003e7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e80:	f003 0310 	and.w	r3, r3, #16
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d00a      	beq.n	8003e9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	430a      	orrs	r2, r1
 8003e9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea2:	f003 0320 	and.w	r3, r3, #32
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d00a      	beq.n	8003ec0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	430a      	orrs	r2, r1
 8003ebe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d01a      	beq.n	8003f02 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003eea:	d10a      	bne.n	8003f02 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	430a      	orrs	r2, r1
 8003f00:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00a      	beq.n	8003f24 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	430a      	orrs	r2, r1
 8003f22:	605a      	str	r2, [r3, #4]
  }
}
 8003f24:	bf00      	nop
 8003f26:	370c      	adds	r7, #12
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr

08003f30 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b086      	sub	sp, #24
 8003f34:	af02      	add	r7, sp, #8
 8003f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003f40:	f7fd f8ac 	bl	800109c <HAL_GetTick>
 8003f44:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0308 	and.w	r3, r3, #8
 8003f50:	2b08      	cmp	r3, #8
 8003f52:	d10e      	bne.n	8003f72 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f54:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003f58:	9300      	str	r3, [sp, #0]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f000 f82d 	bl	8003fc2 <UART_WaitOnFlagUntilTimeout>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d001      	beq.n	8003f72 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e023      	b.n	8003fba <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0304 	and.w	r3, r3, #4
 8003f7c:	2b04      	cmp	r3, #4
 8003f7e:	d10e      	bne.n	8003f9e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f80:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003f84:	9300      	str	r3, [sp, #0]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f000 f817 	bl	8003fc2 <UART_WaitOnFlagUntilTimeout>
 8003f94:	4603      	mov	r3, r0
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d001      	beq.n	8003f9e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e00d      	b.n	8003fba <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2220      	movs	r2, #32
 8003fa2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2220      	movs	r2, #32
 8003fa8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2200      	movs	r2, #0
 8003fae:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003fb8:	2300      	movs	r3, #0
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}

08003fc2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003fc2:	b580      	push	{r7, lr}
 8003fc4:	b09c      	sub	sp, #112	; 0x70
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	60f8      	str	r0, [r7, #12]
 8003fca:	60b9      	str	r1, [r7, #8]
 8003fcc:	603b      	str	r3, [r7, #0]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fd2:	e0a5      	b.n	8004120 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fd4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fda:	f000 80a1 	beq.w	8004120 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fde:	f7fd f85d 	bl	800109c <HAL_GetTick>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d302      	bcc.n	8003ff4 <UART_WaitOnFlagUntilTimeout+0x32>
 8003fee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d13e      	bne.n	8004072 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ffa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ffc:	e853 3f00 	ldrex	r3, [r3]
 8004000:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004002:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004004:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004008:	667b      	str	r3, [r7, #100]	; 0x64
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	461a      	mov	r2, r3
 8004010:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004012:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004014:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004016:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004018:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800401a:	e841 2300 	strex	r3, r2, [r1]
 800401e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004020:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004022:	2b00      	cmp	r3, #0
 8004024:	d1e6      	bne.n	8003ff4 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	3308      	adds	r3, #8
 800402c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800402e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004030:	e853 3f00 	ldrex	r3, [r3]
 8004034:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004038:	f023 0301 	bic.w	r3, r3, #1
 800403c:	663b      	str	r3, [r7, #96]	; 0x60
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	3308      	adds	r3, #8
 8004044:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004046:	64ba      	str	r2, [r7, #72]	; 0x48
 8004048:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800404a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800404c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800404e:	e841 2300 	strex	r3, r2, [r1]
 8004052:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004054:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1e5      	bne.n	8004026 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2220      	movs	r2, #32
 800405e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2220      	movs	r2, #32
 8004064:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e067      	b.n	8004142 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0304 	and.w	r3, r3, #4
 800407c:	2b00      	cmp	r3, #0
 800407e:	d04f      	beq.n	8004120 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	69db      	ldr	r3, [r3, #28]
 8004086:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800408a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800408e:	d147      	bne.n	8004120 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004098:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040a2:	e853 3f00 	ldrex	r3, [r3]
 80040a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80040a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040aa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80040ae:	66fb      	str	r3, [r7, #108]	; 0x6c
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	461a      	mov	r2, r3
 80040b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040b8:	637b      	str	r3, [r7, #52]	; 0x34
 80040ba:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040bc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80040be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80040c0:	e841 2300 	strex	r3, r2, [r1]
 80040c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80040c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d1e6      	bne.n	800409a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	3308      	adds	r3, #8
 80040d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	e853 3f00 	ldrex	r3, [r3]
 80040da:	613b      	str	r3, [r7, #16]
   return(result);
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	f023 0301 	bic.w	r3, r3, #1
 80040e2:	66bb      	str	r3, [r7, #104]	; 0x68
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	3308      	adds	r3, #8
 80040ea:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80040ec:	623a      	str	r2, [r7, #32]
 80040ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040f0:	69f9      	ldr	r1, [r7, #28]
 80040f2:	6a3a      	ldr	r2, [r7, #32]
 80040f4:	e841 2300 	strex	r3, r2, [r1]
 80040f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80040fa:	69bb      	ldr	r3, [r7, #24]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d1e5      	bne.n	80040cc <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2220      	movs	r2, #32
 8004104:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2220      	movs	r2, #32
 800410a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2220      	movs	r2, #32
 8004110:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2200      	movs	r2, #0
 8004118:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800411c:	2303      	movs	r3, #3
 800411e:	e010      	b.n	8004142 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	69da      	ldr	r2, [r3, #28]
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	4013      	ands	r3, r2
 800412a:	68ba      	ldr	r2, [r7, #8]
 800412c:	429a      	cmp	r2, r3
 800412e:	bf0c      	ite	eq
 8004130:	2301      	moveq	r3, #1
 8004132:	2300      	movne	r3, #0
 8004134:	b2db      	uxtb	r3, r3
 8004136:	461a      	mov	r2, r3
 8004138:	79fb      	ldrb	r3, [r7, #7]
 800413a:	429a      	cmp	r2, r3
 800413c:	f43f af4a 	beq.w	8003fd4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004140:	2300      	movs	r3, #0
}
 8004142:	4618      	mov	r0, r3
 8004144:	3770      	adds	r7, #112	; 0x70
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}

0800414a <setCSLine>:
#define RES12           12
#define RES14           14


void setCSLine (GPIO_TypeDef* encoderPort, uint16_t encoderPin, GPIO_PinState csLine)
{
 800414a:	b580      	push	{r7, lr}
 800414c:	b082      	sub	sp, #8
 800414e:	af00      	add	r7, sp, #0
 8004150:	6078      	str	r0, [r7, #4]
 8004152:	460b      	mov	r3, r1
 8004154:	807b      	strh	r3, [r7, #2]
 8004156:	4613      	mov	r3, r2
 8004158:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(encoderPort, encoderPin, csLine);
 800415a:	787a      	ldrb	r2, [r7, #1]
 800415c:	887b      	ldrh	r3, [r7, #2]
 800415e:	4619      	mov	r1, r3
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f7fd fa2b 	bl	80015bc <HAL_GPIO_WritePin>
}
 8004166:	bf00      	nop
 8004168:	3708      	adds	r7, #8
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}

0800416e <spiWriteRead>:

uint8_t spiWriteRead(SPI_HandleTypeDef *hspi, uint8_t sendByte, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t releaseLine, TIM_HandleTypeDef *timer)
{
 800416e:	b580      	push	{r7, lr}
 8004170:	b088      	sub	sp, #32
 8004172:	af02      	add	r7, sp, #8
 8004174:	60f8      	str	r0, [r7, #12]
 8004176:	607a      	str	r2, [r7, #4]
 8004178:	461a      	mov	r2, r3
 800417a:	460b      	mov	r3, r1
 800417c:	72fb      	strb	r3, [r7, #11]
 800417e:	4613      	mov	r3, r2
 8004180:	813b      	strh	r3, [r7, #8]
  //to hold received data  
  uint8_t data;

  //set cs low, cs may already be low but there's no issue calling it again except for extra time
  setCSLine(encoderPort, encoderPin , GPIO_PIN_RESET);
 8004182:	893b      	ldrh	r3, [r7, #8]
 8004184:	2200      	movs	r2, #0
 8004186:	4619      	mov	r1, r3
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	f7ff ffde 	bl	800414a <setCSLine>

  //There is a minimum time requirement after CS goes low before data can be clocked out of the encoder.
//  delay(timer, 3);
  delay_us_AMT22(3);
 800418e:	2003      	movs	r0, #3
 8004190:	f000 f8aa 	bl	80042e8 <delay_us_AMT22>

  //send the command and receive response of the slave
  HAL_SPI_TransmitReceive(hspi, &sendByte, &data, 1, 10);
 8004194:	f107 0217 	add.w	r2, r7, #23
 8004198:	f107 010b 	add.w	r1, r7, #11
 800419c:	230a      	movs	r3, #10
 800419e:	9300      	str	r3, [sp, #0]
 80041a0:	2301      	movs	r3, #1
 80041a2:	68f8      	ldr	r0, [r7, #12]
 80041a4:	f7fe fc9d 	bl	8002ae2 <HAL_SPI_TransmitReceive>

  //There is also a minimum time after clocking that CS should remain asserted before we release it
  //  delay(timer, 3);
  delay_us_AMT22(3);
 80041a8:	2003      	movs	r0, #3
 80041aa:	f000 f89d 	bl	80042e8 <delay_us_AMT22>

  setCSLine(encoderPort, encoderPin, releaseLine); //if releaseLine is high set it high else it stays low
 80041ae:	f897 2020 	ldrb.w	r2, [r7, #32]
 80041b2:	893b      	ldrh	r3, [r7, #8]
 80041b4:	4619      	mov	r1, r3
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f7ff ffc7 	bl	800414a <setCSLine>

  return data;
 80041bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3718      	adds	r7, #24
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <getPositionSPI>:

uint16_t getPositionSPI(SPI_HandleTypeDef *hspi, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t resolution, TIM_HandleTypeDef *timer)
{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b08c      	sub	sp, #48	; 0x30
 80041ca:	af02      	add	r7, sp, #8
 80041cc:	60f8      	str	r0, [r7, #12]
 80041ce:	60b9      	str	r1, [r7, #8]
 80041d0:	4611      	mov	r1, r2
 80041d2:	461a      	mov	r2, r3
 80041d4:	460b      	mov	r3, r1
 80041d6:	80fb      	strh	r3, [r7, #6]
 80041d8:	4613      	mov	r3, r2
 80041da:	717b      	strb	r3, [r7, #5]
  uint16_t currentPosition;       //16-bit response from encoder
  uint8_t binaryArray[16];        //after receiving the position we will populate this array and use it for calculating the checksum

  //get first byte which is the high byte, shift it 8 bits. don't release line for the first byte
  currentPosition = spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer) << 8;
 80041dc:	88fa      	ldrh	r2, [r7, #6]
 80041de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041e0:	9301      	str	r3, [sp, #4]
 80041e2:	2300      	movs	r3, #0
 80041e4:	9300      	str	r3, [sp, #0]
 80041e6:	4613      	mov	r3, r2
 80041e8:	68ba      	ldr	r2, [r7, #8]
 80041ea:	2100      	movs	r1, #0
 80041ec:	68f8      	ldr	r0, [r7, #12]
 80041ee:	f7ff ffbe 	bl	800416e <spiWriteRead>
 80041f2:	4603      	mov	r3, r0
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	021b      	lsls	r3, r3, #8
 80041f8:	84fb      	strh	r3, [r7, #38]	; 0x26

  //this is the time required between bytes as specified in the datasheet.
//  delay(timer, 3);
  delay_us_AMT22(3);
 80041fa:	2003      	movs	r0, #3
 80041fc:	f000 f874 	bl	80042e8 <delay_us_AMT22>

  //OR the low byte with the currentPosition variable. release line after second byte
  currentPosition |= spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 1, timer);
 8004200:	88fa      	ldrh	r2, [r7, #6]
 8004202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004204:	9301      	str	r3, [sp, #4]
 8004206:	2301      	movs	r3, #1
 8004208:	9300      	str	r3, [sp, #0]
 800420a:	4613      	mov	r3, r2
 800420c:	68ba      	ldr	r2, [r7, #8]
 800420e:	2100      	movs	r1, #0
 8004210:	68f8      	ldr	r0, [r7, #12]
 8004212:	f7ff ffac 	bl	800416e <spiWriteRead>
 8004216:	4603      	mov	r3, r0
 8004218:	b29a      	uxth	r2, r3
 800421a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800421c:	4313      	orrs	r3, r2
 800421e:	84fb      	strh	r3, [r7, #38]	; 0x26

  //run through the 16 bits of position and put each bit into a slot in the array so we can do the checksum calculation
  for(int i = 0; i < 16; i++) binaryArray[i] = (0x01) & (currentPosition >> (i));
 8004220:	2300      	movs	r3, #0
 8004222:	623b      	str	r3, [r7, #32]
 8004224:	e010      	b.n	8004248 <getPositionSPI+0x82>
 8004226:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004228:	6a3b      	ldr	r3, [r7, #32]
 800422a:	fa42 f303 	asr.w	r3, r2, r3
 800422e:	b2db      	uxtb	r3, r3
 8004230:	f003 0301 	and.w	r3, r3, #1
 8004234:	b2d9      	uxtb	r1, r3
 8004236:	f107 0210 	add.w	r2, r7, #16
 800423a:	6a3b      	ldr	r3, [r7, #32]
 800423c:	4413      	add	r3, r2
 800423e:	460a      	mov	r2, r1
 8004240:	701a      	strb	r2, [r3, #0]
 8004242:	6a3b      	ldr	r3, [r7, #32]
 8004244:	3301      	adds	r3, #1
 8004246:	623b      	str	r3, [r7, #32]
 8004248:	6a3b      	ldr	r3, [r7, #32]
 800424a:	2b0f      	cmp	r3, #15
 800424c:	ddeb      	ble.n	8004226 <getPositionSPI+0x60>

  //using the equation on the datasheet we can calculate the checksums and then make sure they match what the encoder sent
 if ((binaryArray[15] == !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9] ^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3] ^ binaryArray[1]))
 800424e:	7ffb      	ldrb	r3, [r7, #31]
 8004250:	4619      	mov	r1, r3
 8004252:	7f7a      	ldrb	r2, [r7, #29]
 8004254:	7efb      	ldrb	r3, [r7, #27]
 8004256:	4053      	eors	r3, r2
 8004258:	b2da      	uxtb	r2, r3
 800425a:	7e7b      	ldrb	r3, [r7, #25]
 800425c:	4053      	eors	r3, r2
 800425e:	b2da      	uxtb	r2, r3
 8004260:	7dfb      	ldrb	r3, [r7, #23]
 8004262:	4053      	eors	r3, r2
 8004264:	b2da      	uxtb	r2, r3
 8004266:	7d7b      	ldrb	r3, [r7, #21]
 8004268:	4053      	eors	r3, r2
 800426a:	b2da      	uxtb	r2, r3
 800426c:	7cfb      	ldrb	r3, [r7, #19]
 800426e:	4053      	eors	r3, r2
 8004270:	b2da      	uxtb	r2, r3
 8004272:	7c7b      	ldrb	r3, [r7, #17]
 8004274:	429a      	cmp	r2, r3
 8004276:	bf0c      	ite	eq
 8004278:	2301      	moveq	r3, #1
 800427a:	2300      	movne	r3, #0
 800427c:	b2db      	uxtb	r3, r3
 800427e:	4299      	cmp	r1, r3
 8004280:	d11e      	bne.n	80042c0 <getPositionSPI+0xfa>
         && (binaryArray[14] == !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8] ^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2] ^ binaryArray[0])))
 8004282:	7fbb      	ldrb	r3, [r7, #30]
 8004284:	4619      	mov	r1, r3
 8004286:	7f3a      	ldrb	r2, [r7, #28]
 8004288:	7ebb      	ldrb	r3, [r7, #26]
 800428a:	4053      	eors	r3, r2
 800428c:	b2da      	uxtb	r2, r3
 800428e:	7e3b      	ldrb	r3, [r7, #24]
 8004290:	4053      	eors	r3, r2
 8004292:	b2da      	uxtb	r2, r3
 8004294:	7dbb      	ldrb	r3, [r7, #22]
 8004296:	4053      	eors	r3, r2
 8004298:	b2da      	uxtb	r2, r3
 800429a:	7d3b      	ldrb	r3, [r7, #20]
 800429c:	4053      	eors	r3, r2
 800429e:	b2da      	uxtb	r2, r3
 80042a0:	7cbb      	ldrb	r3, [r7, #18]
 80042a2:	4053      	eors	r3, r2
 80042a4:	b2da      	uxtb	r2, r3
 80042a6:	7c3b      	ldrb	r3, [r7, #16]
 80042a8:	429a      	cmp	r2, r3
 80042aa:	bf0c      	ite	eq
 80042ac:	2301      	moveq	r3, #1
 80042ae:	2300      	movne	r3, #0
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	4299      	cmp	r1, r3
 80042b4:	d104      	bne.n	80042c0 <getPositionSPI+0xfa>
   {
     //we got back a good position, so just mask away the checkbits
     currentPosition &= 0x3FFF;
 80042b6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80042b8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80042bc:	84fb      	strh	r3, [r7, #38]	; 0x26
 80042be:	e002      	b.n	80042c6 <getPositionSPI+0x100>
   }
 else
 {
   currentPosition = 0xFFFF; //bad position
 80042c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80042c4:	84fb      	strh	r3, [r7, #38]	; 0x26
 }
  // currentPosition &= 0x3FFF;
  //If the resolution is 12-bits, and wasn't 0xFFFF, then shift position, otherwise do nothing
  if ((resolution == RES12) && (currentPosition != 0xFFFF)) currentPosition = currentPosition >> 2;
 80042c6:	797b      	ldrb	r3, [r7, #5]
 80042c8:	2b0c      	cmp	r3, #12
 80042ca:	d107      	bne.n	80042dc <getPositionSPI+0x116>
 80042cc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80042ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d002      	beq.n	80042dc <getPositionSPI+0x116>
 80042d6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80042d8:	089b      	lsrs	r3, r3, #2
 80042da:	84fb      	strh	r3, [r7, #38]	; 0x26
  return currentPosition;
 80042dc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3728      	adds	r7, #40	; 0x28
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
	...

080042e8 <delay_us_AMT22>:
			passedTime +=timer->Init.Period;
		}
	}
}
void delay_us_AMT22 (uint16_t us)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	4603      	mov	r3, r0
 80042f0:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 80042f2:	4b09      	ldr	r3, [pc, #36]	; (8004318 <delay_us_AMT22+0x30>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	2200      	movs	r2, #0
 80042f8:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 80042fa:	bf00      	nop
 80042fc:	4b06      	ldr	r3, [pc, #24]	; (8004318 <delay_us_AMT22+0x30>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004302:	88fb      	ldrh	r3, [r7, #6]
 8004304:	429a      	cmp	r2, r3
 8004306:	d3f9      	bcc.n	80042fc <delay_us_AMT22+0x14>
}
 8004308:	bf00      	nop
 800430a:	bf00      	nop
 800430c:	370c      	adds	r7, #12
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	200001bc 	.word	0x200001bc

0800431c <__errno>:
 800431c:	4b01      	ldr	r3, [pc, #4]	; (8004324 <__errno+0x8>)
 800431e:	6818      	ldr	r0, [r3, #0]
 8004320:	4770      	bx	lr
 8004322:	bf00      	nop
 8004324:	2000000c 	.word	0x2000000c

08004328 <__libc_init_array>:
 8004328:	b570      	push	{r4, r5, r6, lr}
 800432a:	4d0d      	ldr	r5, [pc, #52]	; (8004360 <__libc_init_array+0x38>)
 800432c:	4c0d      	ldr	r4, [pc, #52]	; (8004364 <__libc_init_array+0x3c>)
 800432e:	1b64      	subs	r4, r4, r5
 8004330:	10a4      	asrs	r4, r4, #2
 8004332:	2600      	movs	r6, #0
 8004334:	42a6      	cmp	r6, r4
 8004336:	d109      	bne.n	800434c <__libc_init_array+0x24>
 8004338:	4d0b      	ldr	r5, [pc, #44]	; (8004368 <__libc_init_array+0x40>)
 800433a:	4c0c      	ldr	r4, [pc, #48]	; (800436c <__libc_init_array+0x44>)
 800433c:	f001 f998 	bl	8005670 <_init>
 8004340:	1b64      	subs	r4, r4, r5
 8004342:	10a4      	asrs	r4, r4, #2
 8004344:	2600      	movs	r6, #0
 8004346:	42a6      	cmp	r6, r4
 8004348:	d105      	bne.n	8004356 <__libc_init_array+0x2e>
 800434a:	bd70      	pop	{r4, r5, r6, pc}
 800434c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004350:	4798      	blx	r3
 8004352:	3601      	adds	r6, #1
 8004354:	e7ee      	b.n	8004334 <__libc_init_array+0xc>
 8004356:	f855 3b04 	ldr.w	r3, [r5], #4
 800435a:	4798      	blx	r3
 800435c:	3601      	adds	r6, #1
 800435e:	e7f2      	b.n	8004346 <__libc_init_array+0x1e>
 8004360:	08005e20 	.word	0x08005e20
 8004364:	08005e20 	.word	0x08005e20
 8004368:	08005e20 	.word	0x08005e20
 800436c:	08005e24 	.word	0x08005e24

08004370 <memset>:
 8004370:	4402      	add	r2, r0
 8004372:	4603      	mov	r3, r0
 8004374:	4293      	cmp	r3, r2
 8004376:	d100      	bne.n	800437a <memset+0xa>
 8004378:	4770      	bx	lr
 800437a:	f803 1b01 	strb.w	r1, [r3], #1
 800437e:	e7f9      	b.n	8004374 <memset+0x4>

08004380 <_perror_r>:
 8004380:	6983      	ldr	r3, [r0, #24]
 8004382:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004384:	68c4      	ldr	r4, [r0, #12]
 8004386:	4605      	mov	r5, r0
 8004388:	460e      	mov	r6, r1
 800438a:	b90b      	cbnz	r3, 8004390 <_perror_r+0x10>
 800438c:	f000 fc0c 	bl	8004ba8 <__sinit>
 8004390:	4b43      	ldr	r3, [pc, #268]	; (80044a0 <_perror_r+0x120>)
 8004392:	429c      	cmp	r4, r3
 8004394:	d132      	bne.n	80043fc <_perror_r+0x7c>
 8004396:	686c      	ldr	r4, [r5, #4]
 8004398:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800439a:	07d8      	lsls	r0, r3, #31
 800439c:	d405      	bmi.n	80043aa <_perror_r+0x2a>
 800439e:	89a3      	ldrh	r3, [r4, #12]
 80043a0:	0599      	lsls	r1, r3, #22
 80043a2:	d402      	bmi.n	80043aa <_perror_r+0x2a>
 80043a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80043a6:	f000 fc9d 	bl	8004ce4 <__retarget_lock_acquire_recursive>
 80043aa:	4621      	mov	r1, r4
 80043ac:	4628      	mov	r0, r5
 80043ae:	f000 fb29 	bl	8004a04 <_fflush_r>
 80043b2:	bb6e      	cbnz	r6, 8004410 <_perror_r+0x90>
 80043b4:	6829      	ldr	r1, [r5, #0]
 80043b6:	ab01      	add	r3, sp, #4
 80043b8:	2201      	movs	r2, #1
 80043ba:	4628      	mov	r0, r5
 80043bc:	f000 f882 	bl	80044c4 <_strerror_r>
 80043c0:	4607      	mov	r7, r0
 80043c2:	2800      	cmp	r0, #0
 80043c4:	d14f      	bne.n	8004466 <_perror_r+0xe6>
 80043c6:	4837      	ldr	r0, [pc, #220]	; (80044a4 <_perror_r+0x124>)
 80043c8:	4f36      	ldr	r7, [pc, #216]	; (80044a4 <_perror_r+0x124>)
 80043ca:	f7fb ff01 	bl	80001d0 <strlen>
 80043ce:	4606      	mov	r6, r0
 80043d0:	b156      	cbz	r6, 80043e8 <_perror_r+0x68>
 80043d2:	4620      	mov	r0, r4
 80043d4:	f000 fb52 	bl	8004a7c <fileno>
 80043d8:	4633      	mov	r3, r6
 80043da:	4601      	mov	r1, r0
 80043dc:	463a      	mov	r2, r7
 80043de:	4628      	mov	r0, r5
 80043e0:	f000 fa78 	bl	80048d4 <_write_r>
 80043e4:	2800      	cmp	r0, #0
 80043e6:	da51      	bge.n	800448c <_perror_r+0x10c>
 80043e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043ec:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80043ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80043f2:	07d2      	lsls	r2, r2, #31
 80043f4:	81a3      	strh	r3, [r4, #12]
 80043f6:	d54c      	bpl.n	8004492 <_perror_r+0x112>
 80043f8:	b003      	add	sp, #12
 80043fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043fc:	4b2a      	ldr	r3, [pc, #168]	; (80044a8 <_perror_r+0x128>)
 80043fe:	429c      	cmp	r4, r3
 8004400:	d101      	bne.n	8004406 <_perror_r+0x86>
 8004402:	68ac      	ldr	r4, [r5, #8]
 8004404:	e7c8      	b.n	8004398 <_perror_r+0x18>
 8004406:	4b29      	ldr	r3, [pc, #164]	; (80044ac <_perror_r+0x12c>)
 8004408:	429c      	cmp	r4, r3
 800440a:	bf08      	it	eq
 800440c:	68ec      	ldreq	r4, [r5, #12]
 800440e:	e7c3      	b.n	8004398 <_perror_r+0x18>
 8004410:	7833      	ldrb	r3, [r6, #0]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d0ce      	beq.n	80043b4 <_perror_r+0x34>
 8004416:	4630      	mov	r0, r6
 8004418:	f7fb feda 	bl	80001d0 <strlen>
 800441c:	4607      	mov	r7, r0
 800441e:	b157      	cbz	r7, 8004436 <_perror_r+0xb6>
 8004420:	4620      	mov	r0, r4
 8004422:	f000 fb2b 	bl	8004a7c <fileno>
 8004426:	463b      	mov	r3, r7
 8004428:	4601      	mov	r1, r0
 800442a:	4632      	mov	r2, r6
 800442c:	4628      	mov	r0, r5
 800442e:	f000 fa51 	bl	80048d4 <_write_r>
 8004432:	2800      	cmp	r0, #0
 8004434:	da14      	bge.n	8004460 <_perror_r+0xe0>
 8004436:	481e      	ldr	r0, [pc, #120]	; (80044b0 <_perror_r+0x130>)
 8004438:	4f1d      	ldr	r7, [pc, #116]	; (80044b0 <_perror_r+0x130>)
 800443a:	f7fb fec9 	bl	80001d0 <strlen>
 800443e:	4606      	mov	r6, r0
 8004440:	2e00      	cmp	r6, #0
 8004442:	d0b7      	beq.n	80043b4 <_perror_r+0x34>
 8004444:	4620      	mov	r0, r4
 8004446:	f000 fb19 	bl	8004a7c <fileno>
 800444a:	4633      	mov	r3, r6
 800444c:	4601      	mov	r1, r0
 800444e:	463a      	mov	r2, r7
 8004450:	4628      	mov	r0, r5
 8004452:	f000 fa3f 	bl	80048d4 <_write_r>
 8004456:	2800      	cmp	r0, #0
 8004458:	dbac      	blt.n	80043b4 <_perror_r+0x34>
 800445a:	1a36      	subs	r6, r6, r0
 800445c:	4407      	add	r7, r0
 800445e:	e7ef      	b.n	8004440 <_perror_r+0xc0>
 8004460:	1a3f      	subs	r7, r7, r0
 8004462:	4406      	add	r6, r0
 8004464:	e7db      	b.n	800441e <_perror_r+0x9e>
 8004466:	f7fb feb3 	bl	80001d0 <strlen>
 800446a:	4606      	mov	r6, r0
 800446c:	2e00      	cmp	r6, #0
 800446e:	d0aa      	beq.n	80043c6 <_perror_r+0x46>
 8004470:	4620      	mov	r0, r4
 8004472:	f000 fb03 	bl	8004a7c <fileno>
 8004476:	4633      	mov	r3, r6
 8004478:	4601      	mov	r1, r0
 800447a:	463a      	mov	r2, r7
 800447c:	4628      	mov	r0, r5
 800447e:	f000 fa29 	bl	80048d4 <_write_r>
 8004482:	2800      	cmp	r0, #0
 8004484:	db9f      	blt.n	80043c6 <_perror_r+0x46>
 8004486:	1a36      	subs	r6, r6, r0
 8004488:	4407      	add	r7, r0
 800448a:	e7ef      	b.n	800446c <_perror_r+0xec>
 800448c:	1a36      	subs	r6, r6, r0
 800448e:	4407      	add	r7, r0
 8004490:	e79e      	b.n	80043d0 <_perror_r+0x50>
 8004492:	059b      	lsls	r3, r3, #22
 8004494:	d4b0      	bmi.n	80043f8 <_perror_r+0x78>
 8004496:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004498:	f000 fc25 	bl	8004ce6 <__retarget_lock_release_recursive>
 800449c:	e7ac      	b.n	80043f8 <_perror_r+0x78>
 800449e:	bf00      	nop
 80044a0:	08005da4 	.word	0x08005da4
 80044a4:	080056eb 	.word	0x080056eb
 80044a8:	08005dc4 	.word	0x08005dc4
 80044ac:	08005d84 	.word	0x08005d84
 80044b0:	080056e8 	.word	0x080056e8

080044b4 <perror>:
 80044b4:	4b02      	ldr	r3, [pc, #8]	; (80044c0 <perror+0xc>)
 80044b6:	4601      	mov	r1, r0
 80044b8:	6818      	ldr	r0, [r3, #0]
 80044ba:	f7ff bf61 	b.w	8004380 <_perror_r>
 80044be:	bf00      	nop
 80044c0:	2000000c 	.word	0x2000000c

080044c4 <_strerror_r>:
 80044c4:	b510      	push	{r4, lr}
 80044c6:	4604      	mov	r4, r0
 80044c8:	4608      	mov	r0, r1
 80044ca:	4611      	mov	r1, r2
 80044cc:	288e      	cmp	r0, #142	; 0x8e
 80044ce:	f200 8130 	bhi.w	8004732 <_strerror_r+0x26e>
 80044d2:	e8df f010 	tbh	[pc, r0, lsl #1]
 80044d6:	0139      	.short	0x0139
 80044d8:	0092008f 	.word	0x0092008f
 80044dc:	00960094 	.word	0x00960094
 80044e0:	009a0098 	.word	0x009a0098
 80044e4:	009e009c 	.word	0x009e009c
 80044e8:	00a400a2 	.word	0x00a400a2
 80044ec:	00aa00a8 	.word	0x00aa00a8
 80044f0:	00ae00ac 	.word	0x00ae00ac
 80044f4:	00b0012e 	.word	0x00b0012e
 80044f8:	00b400b2 	.word	0x00b400b2
 80044fc:	00b800b6 	.word	0x00b800b6
 8004500:	00c000be 	.word	0x00c000be
 8004504:	00c800c6 	.word	0x00c800c6
 8004508:	00cc00ca 	.word	0x00cc00ca
 800450c:	00d200ce 	.word	0x00d200ce
 8004510:	00d800d6 	.word	0x00d800d6
 8004514:	00dc00da 	.word	0x00dc00da
 8004518:	00e000de 	.word	0x00e000de
 800451c:	00e400e2 	.word	0x00e400e2
 8004520:	012e012e 	.word	0x012e012e
 8004524:	012e012e 	.word	0x012e012e
 8004528:	012e012e 	.word	0x012e012e
 800452c:	012e012e 	.word	0x012e012e
 8004530:	00ec00e8 	.word	0x00ec00e8
 8004534:	012e012e 	.word	0x012e012e
 8004538:	012e012e 	.word	0x012e012e
 800453c:	012e012e 	.word	0x012e012e
 8004540:	012e012e 	.word	0x012e012e
 8004544:	012e012e 	.word	0x012e012e
 8004548:	012e012e 	.word	0x012e012e
 800454c:	00ee012e 	.word	0x00ee012e
 8004550:	00f00108 	.word	0x00f00108
 8004554:	012e00f2 	.word	0x012e00f2
 8004558:	012e012e 	.word	0x012e012e
 800455c:	012e00f4 	.word	0x012e00f4
 8004560:	012e012e 	.word	0x012e012e
 8004564:	012e00f6 	.word	0x012e00f6
 8004568:	00fa012e 	.word	0x00fa012e
 800456c:	012e012e 	.word	0x012e012e
 8004570:	012e00fc 	.word	0x012e00fc
 8004574:	012e012e 	.word	0x012e012e
 8004578:	012e012e 	.word	0x012e012e
 800457c:	012e012e 	.word	0x012e012e
 8004580:	012e012e 	.word	0x012e012e
 8004584:	00fe012e 	.word	0x00fe012e
 8004588:	0100012e 	.word	0x0100012e
 800458c:	01040102 	.word	0x01040102
 8004590:	012e012e 	.word	0x012e012e
 8004594:	012e0126 	.word	0x012e0126
 8004598:	012e012e 	.word	0x012e012e
 800459c:	012e012e 	.word	0x012e012e
 80045a0:	012e012e 	.word	0x012e012e
 80045a4:	0114012e 	.word	0x0114012e
 80045a8:	010a0106 	.word	0x010a0106
 80045ac:	010e010c 	.word	0x010e010c
 80045b0:	012e0110 	.word	0x012e0110
 80045b4:	01160112 	.word	0x01160112
 80045b8:	00ea011a 	.word	0x00ea011a
 80045bc:	012c00c2 	.word	0x012c00c2
 80045c0:	00d000ba 	.word	0x00d000ba
 80045c4:	00a000bc 	.word	0x00a000bc
 80045c8:	012a00a6 	.word	0x012a00a6
 80045cc:	012e00f8 	.word	0x012e00f8
 80045d0:	00c40118 	.word	0x00c40118
 80045d4:	011c011e 	.word	0x011c011e
 80045d8:	012e012e 	.word	0x012e012e
 80045dc:	012e012e 	.word	0x012e012e
 80045e0:	00d4012e 	.word	0x00d4012e
 80045e4:	012e012e 	.word	0x012e012e
 80045e8:	00e6012e 	.word	0x00e6012e
 80045ec:	01200128 	.word	0x01200128
 80045f0:	01240122 	.word	0x01240122
 80045f4:	4b55      	ldr	r3, [pc, #340]	; (800474c <_strerror_r+0x288>)
 80045f6:	4618      	mov	r0, r3
 80045f8:	bd10      	pop	{r4, pc}
 80045fa:	4b55      	ldr	r3, [pc, #340]	; (8004750 <_strerror_r+0x28c>)
 80045fc:	e7fb      	b.n	80045f6 <_strerror_r+0x132>
 80045fe:	4b55      	ldr	r3, [pc, #340]	; (8004754 <_strerror_r+0x290>)
 8004600:	e7f9      	b.n	80045f6 <_strerror_r+0x132>
 8004602:	4b55      	ldr	r3, [pc, #340]	; (8004758 <_strerror_r+0x294>)
 8004604:	e7f7      	b.n	80045f6 <_strerror_r+0x132>
 8004606:	4b55      	ldr	r3, [pc, #340]	; (800475c <_strerror_r+0x298>)
 8004608:	e7f5      	b.n	80045f6 <_strerror_r+0x132>
 800460a:	4b55      	ldr	r3, [pc, #340]	; (8004760 <_strerror_r+0x29c>)
 800460c:	e7f3      	b.n	80045f6 <_strerror_r+0x132>
 800460e:	4b55      	ldr	r3, [pc, #340]	; (8004764 <_strerror_r+0x2a0>)
 8004610:	e7f1      	b.n	80045f6 <_strerror_r+0x132>
 8004612:	4b55      	ldr	r3, [pc, #340]	; (8004768 <_strerror_r+0x2a4>)
 8004614:	e7ef      	b.n	80045f6 <_strerror_r+0x132>
 8004616:	4b55      	ldr	r3, [pc, #340]	; (800476c <_strerror_r+0x2a8>)
 8004618:	e7ed      	b.n	80045f6 <_strerror_r+0x132>
 800461a:	4b55      	ldr	r3, [pc, #340]	; (8004770 <_strerror_r+0x2ac>)
 800461c:	e7eb      	b.n	80045f6 <_strerror_r+0x132>
 800461e:	4b55      	ldr	r3, [pc, #340]	; (8004774 <_strerror_r+0x2b0>)
 8004620:	e7e9      	b.n	80045f6 <_strerror_r+0x132>
 8004622:	4b55      	ldr	r3, [pc, #340]	; (8004778 <_strerror_r+0x2b4>)
 8004624:	e7e7      	b.n	80045f6 <_strerror_r+0x132>
 8004626:	4b55      	ldr	r3, [pc, #340]	; (800477c <_strerror_r+0x2b8>)
 8004628:	e7e5      	b.n	80045f6 <_strerror_r+0x132>
 800462a:	4b55      	ldr	r3, [pc, #340]	; (8004780 <_strerror_r+0x2bc>)
 800462c:	e7e3      	b.n	80045f6 <_strerror_r+0x132>
 800462e:	4b55      	ldr	r3, [pc, #340]	; (8004784 <_strerror_r+0x2c0>)
 8004630:	e7e1      	b.n	80045f6 <_strerror_r+0x132>
 8004632:	4b55      	ldr	r3, [pc, #340]	; (8004788 <_strerror_r+0x2c4>)
 8004634:	e7df      	b.n	80045f6 <_strerror_r+0x132>
 8004636:	4b55      	ldr	r3, [pc, #340]	; (800478c <_strerror_r+0x2c8>)
 8004638:	e7dd      	b.n	80045f6 <_strerror_r+0x132>
 800463a:	4b55      	ldr	r3, [pc, #340]	; (8004790 <_strerror_r+0x2cc>)
 800463c:	e7db      	b.n	80045f6 <_strerror_r+0x132>
 800463e:	4b55      	ldr	r3, [pc, #340]	; (8004794 <_strerror_r+0x2d0>)
 8004640:	e7d9      	b.n	80045f6 <_strerror_r+0x132>
 8004642:	4b55      	ldr	r3, [pc, #340]	; (8004798 <_strerror_r+0x2d4>)
 8004644:	e7d7      	b.n	80045f6 <_strerror_r+0x132>
 8004646:	4b55      	ldr	r3, [pc, #340]	; (800479c <_strerror_r+0x2d8>)
 8004648:	e7d5      	b.n	80045f6 <_strerror_r+0x132>
 800464a:	4b55      	ldr	r3, [pc, #340]	; (80047a0 <_strerror_r+0x2dc>)
 800464c:	e7d3      	b.n	80045f6 <_strerror_r+0x132>
 800464e:	4b55      	ldr	r3, [pc, #340]	; (80047a4 <_strerror_r+0x2e0>)
 8004650:	e7d1      	b.n	80045f6 <_strerror_r+0x132>
 8004652:	4b55      	ldr	r3, [pc, #340]	; (80047a8 <_strerror_r+0x2e4>)
 8004654:	e7cf      	b.n	80045f6 <_strerror_r+0x132>
 8004656:	4b55      	ldr	r3, [pc, #340]	; (80047ac <_strerror_r+0x2e8>)
 8004658:	e7cd      	b.n	80045f6 <_strerror_r+0x132>
 800465a:	4b55      	ldr	r3, [pc, #340]	; (80047b0 <_strerror_r+0x2ec>)
 800465c:	e7cb      	b.n	80045f6 <_strerror_r+0x132>
 800465e:	4b55      	ldr	r3, [pc, #340]	; (80047b4 <_strerror_r+0x2f0>)
 8004660:	e7c9      	b.n	80045f6 <_strerror_r+0x132>
 8004662:	4b55      	ldr	r3, [pc, #340]	; (80047b8 <_strerror_r+0x2f4>)
 8004664:	e7c7      	b.n	80045f6 <_strerror_r+0x132>
 8004666:	4b55      	ldr	r3, [pc, #340]	; (80047bc <_strerror_r+0x2f8>)
 8004668:	e7c5      	b.n	80045f6 <_strerror_r+0x132>
 800466a:	4b55      	ldr	r3, [pc, #340]	; (80047c0 <_strerror_r+0x2fc>)
 800466c:	e7c3      	b.n	80045f6 <_strerror_r+0x132>
 800466e:	4b55      	ldr	r3, [pc, #340]	; (80047c4 <_strerror_r+0x300>)
 8004670:	e7c1      	b.n	80045f6 <_strerror_r+0x132>
 8004672:	4b55      	ldr	r3, [pc, #340]	; (80047c8 <_strerror_r+0x304>)
 8004674:	e7bf      	b.n	80045f6 <_strerror_r+0x132>
 8004676:	4b55      	ldr	r3, [pc, #340]	; (80047cc <_strerror_r+0x308>)
 8004678:	e7bd      	b.n	80045f6 <_strerror_r+0x132>
 800467a:	4b55      	ldr	r3, [pc, #340]	; (80047d0 <_strerror_r+0x30c>)
 800467c:	e7bb      	b.n	80045f6 <_strerror_r+0x132>
 800467e:	4b55      	ldr	r3, [pc, #340]	; (80047d4 <_strerror_r+0x310>)
 8004680:	e7b9      	b.n	80045f6 <_strerror_r+0x132>
 8004682:	4b55      	ldr	r3, [pc, #340]	; (80047d8 <_strerror_r+0x314>)
 8004684:	e7b7      	b.n	80045f6 <_strerror_r+0x132>
 8004686:	4b55      	ldr	r3, [pc, #340]	; (80047dc <_strerror_r+0x318>)
 8004688:	e7b5      	b.n	80045f6 <_strerror_r+0x132>
 800468a:	4b55      	ldr	r3, [pc, #340]	; (80047e0 <_strerror_r+0x31c>)
 800468c:	e7b3      	b.n	80045f6 <_strerror_r+0x132>
 800468e:	4b55      	ldr	r3, [pc, #340]	; (80047e4 <_strerror_r+0x320>)
 8004690:	e7b1      	b.n	80045f6 <_strerror_r+0x132>
 8004692:	4b55      	ldr	r3, [pc, #340]	; (80047e8 <_strerror_r+0x324>)
 8004694:	e7af      	b.n	80045f6 <_strerror_r+0x132>
 8004696:	4b55      	ldr	r3, [pc, #340]	; (80047ec <_strerror_r+0x328>)
 8004698:	e7ad      	b.n	80045f6 <_strerror_r+0x132>
 800469a:	4b55      	ldr	r3, [pc, #340]	; (80047f0 <_strerror_r+0x32c>)
 800469c:	e7ab      	b.n	80045f6 <_strerror_r+0x132>
 800469e:	4b55      	ldr	r3, [pc, #340]	; (80047f4 <_strerror_r+0x330>)
 80046a0:	e7a9      	b.n	80045f6 <_strerror_r+0x132>
 80046a2:	4b55      	ldr	r3, [pc, #340]	; (80047f8 <_strerror_r+0x334>)
 80046a4:	e7a7      	b.n	80045f6 <_strerror_r+0x132>
 80046a6:	4b55      	ldr	r3, [pc, #340]	; (80047fc <_strerror_r+0x338>)
 80046a8:	e7a5      	b.n	80045f6 <_strerror_r+0x132>
 80046aa:	4b55      	ldr	r3, [pc, #340]	; (8004800 <_strerror_r+0x33c>)
 80046ac:	e7a3      	b.n	80045f6 <_strerror_r+0x132>
 80046ae:	4b55      	ldr	r3, [pc, #340]	; (8004804 <_strerror_r+0x340>)
 80046b0:	e7a1      	b.n	80045f6 <_strerror_r+0x132>
 80046b2:	4b55      	ldr	r3, [pc, #340]	; (8004808 <_strerror_r+0x344>)
 80046b4:	e79f      	b.n	80045f6 <_strerror_r+0x132>
 80046b6:	4b55      	ldr	r3, [pc, #340]	; (800480c <_strerror_r+0x348>)
 80046b8:	e79d      	b.n	80045f6 <_strerror_r+0x132>
 80046ba:	4b55      	ldr	r3, [pc, #340]	; (8004810 <_strerror_r+0x34c>)
 80046bc:	e79b      	b.n	80045f6 <_strerror_r+0x132>
 80046be:	4b55      	ldr	r3, [pc, #340]	; (8004814 <_strerror_r+0x350>)
 80046c0:	e799      	b.n	80045f6 <_strerror_r+0x132>
 80046c2:	4b55      	ldr	r3, [pc, #340]	; (8004818 <_strerror_r+0x354>)
 80046c4:	e797      	b.n	80045f6 <_strerror_r+0x132>
 80046c6:	4b55      	ldr	r3, [pc, #340]	; (800481c <_strerror_r+0x358>)
 80046c8:	e795      	b.n	80045f6 <_strerror_r+0x132>
 80046ca:	4b55      	ldr	r3, [pc, #340]	; (8004820 <_strerror_r+0x35c>)
 80046cc:	e793      	b.n	80045f6 <_strerror_r+0x132>
 80046ce:	4b55      	ldr	r3, [pc, #340]	; (8004824 <_strerror_r+0x360>)
 80046d0:	e791      	b.n	80045f6 <_strerror_r+0x132>
 80046d2:	4b55      	ldr	r3, [pc, #340]	; (8004828 <_strerror_r+0x364>)
 80046d4:	e78f      	b.n	80045f6 <_strerror_r+0x132>
 80046d6:	4b55      	ldr	r3, [pc, #340]	; (800482c <_strerror_r+0x368>)
 80046d8:	e78d      	b.n	80045f6 <_strerror_r+0x132>
 80046da:	4b55      	ldr	r3, [pc, #340]	; (8004830 <_strerror_r+0x36c>)
 80046dc:	e78b      	b.n	80045f6 <_strerror_r+0x132>
 80046de:	4b55      	ldr	r3, [pc, #340]	; (8004834 <_strerror_r+0x370>)
 80046e0:	e789      	b.n	80045f6 <_strerror_r+0x132>
 80046e2:	4b55      	ldr	r3, [pc, #340]	; (8004838 <_strerror_r+0x374>)
 80046e4:	e787      	b.n	80045f6 <_strerror_r+0x132>
 80046e6:	4b55      	ldr	r3, [pc, #340]	; (800483c <_strerror_r+0x378>)
 80046e8:	e785      	b.n	80045f6 <_strerror_r+0x132>
 80046ea:	4b55      	ldr	r3, [pc, #340]	; (8004840 <_strerror_r+0x37c>)
 80046ec:	e783      	b.n	80045f6 <_strerror_r+0x132>
 80046ee:	4b55      	ldr	r3, [pc, #340]	; (8004844 <_strerror_r+0x380>)
 80046f0:	e781      	b.n	80045f6 <_strerror_r+0x132>
 80046f2:	4b55      	ldr	r3, [pc, #340]	; (8004848 <_strerror_r+0x384>)
 80046f4:	e77f      	b.n	80045f6 <_strerror_r+0x132>
 80046f6:	4b55      	ldr	r3, [pc, #340]	; (800484c <_strerror_r+0x388>)
 80046f8:	e77d      	b.n	80045f6 <_strerror_r+0x132>
 80046fa:	4b55      	ldr	r3, [pc, #340]	; (8004850 <_strerror_r+0x38c>)
 80046fc:	e77b      	b.n	80045f6 <_strerror_r+0x132>
 80046fe:	4b55      	ldr	r3, [pc, #340]	; (8004854 <_strerror_r+0x390>)
 8004700:	e779      	b.n	80045f6 <_strerror_r+0x132>
 8004702:	4b55      	ldr	r3, [pc, #340]	; (8004858 <_strerror_r+0x394>)
 8004704:	e777      	b.n	80045f6 <_strerror_r+0x132>
 8004706:	4b55      	ldr	r3, [pc, #340]	; (800485c <_strerror_r+0x398>)
 8004708:	e775      	b.n	80045f6 <_strerror_r+0x132>
 800470a:	4b55      	ldr	r3, [pc, #340]	; (8004860 <_strerror_r+0x39c>)
 800470c:	e773      	b.n	80045f6 <_strerror_r+0x132>
 800470e:	4b55      	ldr	r3, [pc, #340]	; (8004864 <_strerror_r+0x3a0>)
 8004710:	e771      	b.n	80045f6 <_strerror_r+0x132>
 8004712:	4b55      	ldr	r3, [pc, #340]	; (8004868 <_strerror_r+0x3a4>)
 8004714:	e76f      	b.n	80045f6 <_strerror_r+0x132>
 8004716:	4b55      	ldr	r3, [pc, #340]	; (800486c <_strerror_r+0x3a8>)
 8004718:	e76d      	b.n	80045f6 <_strerror_r+0x132>
 800471a:	4b55      	ldr	r3, [pc, #340]	; (8004870 <_strerror_r+0x3ac>)
 800471c:	e76b      	b.n	80045f6 <_strerror_r+0x132>
 800471e:	4b55      	ldr	r3, [pc, #340]	; (8004874 <_strerror_r+0x3b0>)
 8004720:	e769      	b.n	80045f6 <_strerror_r+0x132>
 8004722:	4b55      	ldr	r3, [pc, #340]	; (8004878 <_strerror_r+0x3b4>)
 8004724:	e767      	b.n	80045f6 <_strerror_r+0x132>
 8004726:	4b55      	ldr	r3, [pc, #340]	; (800487c <_strerror_r+0x3b8>)
 8004728:	e765      	b.n	80045f6 <_strerror_r+0x132>
 800472a:	4b55      	ldr	r3, [pc, #340]	; (8004880 <_strerror_r+0x3bc>)
 800472c:	e763      	b.n	80045f6 <_strerror_r+0x132>
 800472e:	4b55      	ldr	r3, [pc, #340]	; (8004884 <_strerror_r+0x3c0>)
 8004730:	e761      	b.n	80045f6 <_strerror_r+0x132>
 8004732:	2b00      	cmp	r3, #0
 8004734:	bf14      	ite	ne
 8004736:	461a      	movne	r2, r3
 8004738:	4622      	moveq	r2, r4
 800473a:	f000 f8a9 	bl	8004890 <_user_strerror>
 800473e:	4b52      	ldr	r3, [pc, #328]	; (8004888 <_strerror_r+0x3c4>)
 8004740:	2800      	cmp	r0, #0
 8004742:	bf18      	it	ne
 8004744:	4603      	movne	r3, r0
 8004746:	e756      	b.n	80045f6 <_strerror_r+0x132>
 8004748:	4b50      	ldr	r3, [pc, #320]	; (800488c <_strerror_r+0x3c8>)
 800474a:	e754      	b.n	80045f6 <_strerror_r+0x132>
 800474c:	080056ed 	.word	0x080056ed
 8004750:	080056f7 	.word	0x080056f7
 8004754:	08005711 	.word	0x08005711
 8004758:	08005721 	.word	0x08005721
 800475c:	08005739 	.word	0x08005739
 8004760:	08005743 	.word	0x08005743
 8004764:	0800575d 	.word	0x0800575d
 8004768:	0800576f 	.word	0x0800576f
 800476c:	08005781 	.word	0x08005781
 8004770:	0800579a 	.word	0x0800579a
 8004774:	080057aa 	.word	0x080057aa
 8004778:	080057b6 	.word	0x080057b6
 800477c:	080057d3 	.word	0x080057d3
 8004780:	080057e5 	.word	0x080057e5
 8004784:	080057f6 	.word	0x080057f6
 8004788:	08005808 	.word	0x08005808
 800478c:	08005814 	.word	0x08005814
 8004790:	0800582c 	.word	0x0800582c
 8004794:	08005838 	.word	0x08005838
 8004798:	0800584a 	.word	0x0800584a
 800479c:	08005859 	.word	0x08005859
 80047a0:	08005869 	.word	0x08005869
 80047a4:	08005876 	.word	0x08005876
 80047a8:	08005895 	.word	0x08005895
 80047ac:	080058a4 	.word	0x080058a4
 80047b0:	080058b5 	.word	0x080058b5
 80047b4:	080058d9 	.word	0x080058d9
 80047b8:	080058f7 	.word	0x080058f7
 80047bc:	08005915 	.word	0x08005915
 80047c0:	08005935 	.word	0x08005935
 80047c4:	0800594c 	.word	0x0800594c
 80047c8:	0800595b 	.word	0x0800595b
 80047cc:	0800596a 	.word	0x0800596a
 80047d0:	0800597e 	.word	0x0800597e
 80047d4:	08005996 	.word	0x08005996
 80047d8:	080059a4 	.word	0x080059a4
 80047dc:	080059b1 	.word	0x080059b1
 80047e0:	080059c7 	.word	0x080059c7
 80047e4:	080059d6 	.word	0x080059d6
 80047e8:	080059e2 	.word	0x080059e2
 80047ec:	08005a11 	.word	0x08005a11
 80047f0:	08005a22 	.word	0x08005a22
 80047f4:	08005a3d 	.word	0x08005a3d
 80047f8:	08005a50 	.word	0x08005a50
 80047fc:	08005a66 	.word	0x08005a66
 8004800:	08005a6f 	.word	0x08005a6f
 8004804:	08005a86 	.word	0x08005a86
 8004808:	08005a8e 	.word	0x08005a8e
 800480c:	08005a9b 	.word	0x08005a9b
 8004810:	08005ab0 	.word	0x08005ab0
 8004814:	08005ac4 	.word	0x08005ac4
 8004818:	08005adc 	.word	0x08005adc
 800481c:	08005aeb 	.word	0x08005aeb
 8004820:	08005afc 	.word	0x08005afc
 8004824:	08005b0f 	.word	0x08005b0f
 8004828:	08005b1b 	.word	0x08005b1b
 800482c:	08005b34 	.word	0x08005b34
 8004830:	08005b48 	.word	0x08005b48
 8004834:	08005b63 	.word	0x08005b63
 8004838:	08005b7b 	.word	0x08005b7b
 800483c:	08005b95 	.word	0x08005b95
 8004840:	08005b9d 	.word	0x08005b9d
 8004844:	08005bcd 	.word	0x08005bcd
 8004848:	08005bec 	.word	0x08005bec
 800484c:	08005c0b 	.word	0x08005c0b
 8004850:	08005c22 	.word	0x08005c22
 8004854:	08005c35 	.word	0x08005c35
 8004858:	08005c4e 	.word	0x08005c4e
 800485c:	08005c65 	.word	0x08005c65
 8004860:	08005c7b 	.word	0x08005c7b
 8004864:	08005c9c 	.word	0x08005c9c
 8004868:	08005cb4 	.word	0x08005cb4
 800486c:	08005cd0 	.word	0x08005cd0
 8004870:	08005ce3 	.word	0x08005ce3
 8004874:	08005cf9 	.word	0x08005cf9
 8004878:	08005d0d 	.word	0x08005d0d
 800487c:	08005d2f 	.word	0x08005d2f
 8004880:	08005d55 	.word	0x08005d55
 8004884:	08005d66 	.word	0x08005d66
 8004888:	080056ec 	.word	0x080056ec
 800488c:	08005d7b 	.word	0x08005d7b

08004890 <_user_strerror>:
 8004890:	2000      	movs	r0, #0
 8004892:	4770      	bx	lr

08004894 <_vsiprintf_r>:
 8004894:	b500      	push	{lr}
 8004896:	b09b      	sub	sp, #108	; 0x6c
 8004898:	9100      	str	r1, [sp, #0]
 800489a:	9104      	str	r1, [sp, #16]
 800489c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80048a0:	9105      	str	r1, [sp, #20]
 80048a2:	9102      	str	r1, [sp, #8]
 80048a4:	4905      	ldr	r1, [pc, #20]	; (80048bc <_vsiprintf_r+0x28>)
 80048a6:	9103      	str	r1, [sp, #12]
 80048a8:	4669      	mov	r1, sp
 80048aa:	f000 fb59 	bl	8004f60 <_svfiprintf_r>
 80048ae:	9b00      	ldr	r3, [sp, #0]
 80048b0:	2200      	movs	r2, #0
 80048b2:	701a      	strb	r2, [r3, #0]
 80048b4:	b01b      	add	sp, #108	; 0x6c
 80048b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80048ba:	bf00      	nop
 80048bc:	ffff0208 	.word	0xffff0208

080048c0 <vsiprintf>:
 80048c0:	4613      	mov	r3, r2
 80048c2:	460a      	mov	r2, r1
 80048c4:	4601      	mov	r1, r0
 80048c6:	4802      	ldr	r0, [pc, #8]	; (80048d0 <vsiprintf+0x10>)
 80048c8:	6800      	ldr	r0, [r0, #0]
 80048ca:	f7ff bfe3 	b.w	8004894 <_vsiprintf_r>
 80048ce:	bf00      	nop
 80048d0:	2000000c 	.word	0x2000000c

080048d4 <_write_r>:
 80048d4:	b538      	push	{r3, r4, r5, lr}
 80048d6:	4d07      	ldr	r5, [pc, #28]	; (80048f4 <_write_r+0x20>)
 80048d8:	4604      	mov	r4, r0
 80048da:	4608      	mov	r0, r1
 80048dc:	4611      	mov	r1, r2
 80048de:	2200      	movs	r2, #0
 80048e0:	602a      	str	r2, [r5, #0]
 80048e2:	461a      	mov	r2, r3
 80048e4:	f7fc f9c5 	bl	8000c72 <_write>
 80048e8:	1c43      	adds	r3, r0, #1
 80048ea:	d102      	bne.n	80048f2 <_write_r+0x1e>
 80048ec:	682b      	ldr	r3, [r5, #0]
 80048ee:	b103      	cbz	r3, 80048f2 <_write_r+0x1e>
 80048f0:	6023      	str	r3, [r4, #0]
 80048f2:	bd38      	pop	{r3, r4, r5, pc}
 80048f4:	2000029c 	.word	0x2000029c

080048f8 <__sflush_r>:
 80048f8:	898a      	ldrh	r2, [r1, #12]
 80048fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048fe:	4605      	mov	r5, r0
 8004900:	0710      	lsls	r0, r2, #28
 8004902:	460c      	mov	r4, r1
 8004904:	d458      	bmi.n	80049b8 <__sflush_r+0xc0>
 8004906:	684b      	ldr	r3, [r1, #4]
 8004908:	2b00      	cmp	r3, #0
 800490a:	dc05      	bgt.n	8004918 <__sflush_r+0x20>
 800490c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800490e:	2b00      	cmp	r3, #0
 8004910:	dc02      	bgt.n	8004918 <__sflush_r+0x20>
 8004912:	2000      	movs	r0, #0
 8004914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004918:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800491a:	2e00      	cmp	r6, #0
 800491c:	d0f9      	beq.n	8004912 <__sflush_r+0x1a>
 800491e:	2300      	movs	r3, #0
 8004920:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004924:	682f      	ldr	r7, [r5, #0]
 8004926:	602b      	str	r3, [r5, #0]
 8004928:	d032      	beq.n	8004990 <__sflush_r+0x98>
 800492a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800492c:	89a3      	ldrh	r3, [r4, #12]
 800492e:	075a      	lsls	r2, r3, #29
 8004930:	d505      	bpl.n	800493e <__sflush_r+0x46>
 8004932:	6863      	ldr	r3, [r4, #4]
 8004934:	1ac0      	subs	r0, r0, r3
 8004936:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004938:	b10b      	cbz	r3, 800493e <__sflush_r+0x46>
 800493a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800493c:	1ac0      	subs	r0, r0, r3
 800493e:	2300      	movs	r3, #0
 8004940:	4602      	mov	r2, r0
 8004942:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004944:	6a21      	ldr	r1, [r4, #32]
 8004946:	4628      	mov	r0, r5
 8004948:	47b0      	blx	r6
 800494a:	1c43      	adds	r3, r0, #1
 800494c:	89a3      	ldrh	r3, [r4, #12]
 800494e:	d106      	bne.n	800495e <__sflush_r+0x66>
 8004950:	6829      	ldr	r1, [r5, #0]
 8004952:	291d      	cmp	r1, #29
 8004954:	d82c      	bhi.n	80049b0 <__sflush_r+0xb8>
 8004956:	4a2a      	ldr	r2, [pc, #168]	; (8004a00 <__sflush_r+0x108>)
 8004958:	40ca      	lsrs	r2, r1
 800495a:	07d6      	lsls	r6, r2, #31
 800495c:	d528      	bpl.n	80049b0 <__sflush_r+0xb8>
 800495e:	2200      	movs	r2, #0
 8004960:	6062      	str	r2, [r4, #4]
 8004962:	04d9      	lsls	r1, r3, #19
 8004964:	6922      	ldr	r2, [r4, #16]
 8004966:	6022      	str	r2, [r4, #0]
 8004968:	d504      	bpl.n	8004974 <__sflush_r+0x7c>
 800496a:	1c42      	adds	r2, r0, #1
 800496c:	d101      	bne.n	8004972 <__sflush_r+0x7a>
 800496e:	682b      	ldr	r3, [r5, #0]
 8004970:	b903      	cbnz	r3, 8004974 <__sflush_r+0x7c>
 8004972:	6560      	str	r0, [r4, #84]	; 0x54
 8004974:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004976:	602f      	str	r7, [r5, #0]
 8004978:	2900      	cmp	r1, #0
 800497a:	d0ca      	beq.n	8004912 <__sflush_r+0x1a>
 800497c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004980:	4299      	cmp	r1, r3
 8004982:	d002      	beq.n	800498a <__sflush_r+0x92>
 8004984:	4628      	mov	r0, r5
 8004986:	f000 f9af 	bl	8004ce8 <_free_r>
 800498a:	2000      	movs	r0, #0
 800498c:	6360      	str	r0, [r4, #52]	; 0x34
 800498e:	e7c1      	b.n	8004914 <__sflush_r+0x1c>
 8004990:	6a21      	ldr	r1, [r4, #32]
 8004992:	2301      	movs	r3, #1
 8004994:	4628      	mov	r0, r5
 8004996:	47b0      	blx	r6
 8004998:	1c41      	adds	r1, r0, #1
 800499a:	d1c7      	bne.n	800492c <__sflush_r+0x34>
 800499c:	682b      	ldr	r3, [r5, #0]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d0c4      	beq.n	800492c <__sflush_r+0x34>
 80049a2:	2b1d      	cmp	r3, #29
 80049a4:	d001      	beq.n	80049aa <__sflush_r+0xb2>
 80049a6:	2b16      	cmp	r3, #22
 80049a8:	d101      	bne.n	80049ae <__sflush_r+0xb6>
 80049aa:	602f      	str	r7, [r5, #0]
 80049ac:	e7b1      	b.n	8004912 <__sflush_r+0x1a>
 80049ae:	89a3      	ldrh	r3, [r4, #12]
 80049b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049b4:	81a3      	strh	r3, [r4, #12]
 80049b6:	e7ad      	b.n	8004914 <__sflush_r+0x1c>
 80049b8:	690f      	ldr	r7, [r1, #16]
 80049ba:	2f00      	cmp	r7, #0
 80049bc:	d0a9      	beq.n	8004912 <__sflush_r+0x1a>
 80049be:	0793      	lsls	r3, r2, #30
 80049c0:	680e      	ldr	r6, [r1, #0]
 80049c2:	bf08      	it	eq
 80049c4:	694b      	ldreq	r3, [r1, #20]
 80049c6:	600f      	str	r7, [r1, #0]
 80049c8:	bf18      	it	ne
 80049ca:	2300      	movne	r3, #0
 80049cc:	eba6 0807 	sub.w	r8, r6, r7
 80049d0:	608b      	str	r3, [r1, #8]
 80049d2:	f1b8 0f00 	cmp.w	r8, #0
 80049d6:	dd9c      	ble.n	8004912 <__sflush_r+0x1a>
 80049d8:	6a21      	ldr	r1, [r4, #32]
 80049da:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80049dc:	4643      	mov	r3, r8
 80049de:	463a      	mov	r2, r7
 80049e0:	4628      	mov	r0, r5
 80049e2:	47b0      	blx	r6
 80049e4:	2800      	cmp	r0, #0
 80049e6:	dc06      	bgt.n	80049f6 <__sflush_r+0xfe>
 80049e8:	89a3      	ldrh	r3, [r4, #12]
 80049ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049ee:	81a3      	strh	r3, [r4, #12]
 80049f0:	f04f 30ff 	mov.w	r0, #4294967295
 80049f4:	e78e      	b.n	8004914 <__sflush_r+0x1c>
 80049f6:	4407      	add	r7, r0
 80049f8:	eba8 0800 	sub.w	r8, r8, r0
 80049fc:	e7e9      	b.n	80049d2 <__sflush_r+0xda>
 80049fe:	bf00      	nop
 8004a00:	20400001 	.word	0x20400001

08004a04 <_fflush_r>:
 8004a04:	b538      	push	{r3, r4, r5, lr}
 8004a06:	690b      	ldr	r3, [r1, #16]
 8004a08:	4605      	mov	r5, r0
 8004a0a:	460c      	mov	r4, r1
 8004a0c:	b913      	cbnz	r3, 8004a14 <_fflush_r+0x10>
 8004a0e:	2500      	movs	r5, #0
 8004a10:	4628      	mov	r0, r5
 8004a12:	bd38      	pop	{r3, r4, r5, pc}
 8004a14:	b118      	cbz	r0, 8004a1e <_fflush_r+0x1a>
 8004a16:	6983      	ldr	r3, [r0, #24]
 8004a18:	b90b      	cbnz	r3, 8004a1e <_fflush_r+0x1a>
 8004a1a:	f000 f8c5 	bl	8004ba8 <__sinit>
 8004a1e:	4b14      	ldr	r3, [pc, #80]	; (8004a70 <_fflush_r+0x6c>)
 8004a20:	429c      	cmp	r4, r3
 8004a22:	d11b      	bne.n	8004a5c <_fflush_r+0x58>
 8004a24:	686c      	ldr	r4, [r5, #4]
 8004a26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d0ef      	beq.n	8004a0e <_fflush_r+0xa>
 8004a2e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004a30:	07d0      	lsls	r0, r2, #31
 8004a32:	d404      	bmi.n	8004a3e <_fflush_r+0x3a>
 8004a34:	0599      	lsls	r1, r3, #22
 8004a36:	d402      	bmi.n	8004a3e <_fflush_r+0x3a>
 8004a38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a3a:	f000 f953 	bl	8004ce4 <__retarget_lock_acquire_recursive>
 8004a3e:	4628      	mov	r0, r5
 8004a40:	4621      	mov	r1, r4
 8004a42:	f7ff ff59 	bl	80048f8 <__sflush_r>
 8004a46:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004a48:	07da      	lsls	r2, r3, #31
 8004a4a:	4605      	mov	r5, r0
 8004a4c:	d4e0      	bmi.n	8004a10 <_fflush_r+0xc>
 8004a4e:	89a3      	ldrh	r3, [r4, #12]
 8004a50:	059b      	lsls	r3, r3, #22
 8004a52:	d4dd      	bmi.n	8004a10 <_fflush_r+0xc>
 8004a54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a56:	f000 f946 	bl	8004ce6 <__retarget_lock_release_recursive>
 8004a5a:	e7d9      	b.n	8004a10 <_fflush_r+0xc>
 8004a5c:	4b05      	ldr	r3, [pc, #20]	; (8004a74 <_fflush_r+0x70>)
 8004a5e:	429c      	cmp	r4, r3
 8004a60:	d101      	bne.n	8004a66 <_fflush_r+0x62>
 8004a62:	68ac      	ldr	r4, [r5, #8]
 8004a64:	e7df      	b.n	8004a26 <_fflush_r+0x22>
 8004a66:	4b04      	ldr	r3, [pc, #16]	; (8004a78 <_fflush_r+0x74>)
 8004a68:	429c      	cmp	r4, r3
 8004a6a:	bf08      	it	eq
 8004a6c:	68ec      	ldreq	r4, [r5, #12]
 8004a6e:	e7da      	b.n	8004a26 <_fflush_r+0x22>
 8004a70:	08005da4 	.word	0x08005da4
 8004a74:	08005dc4 	.word	0x08005dc4
 8004a78:	08005d84 	.word	0x08005d84

08004a7c <fileno>:
 8004a7c:	b570      	push	{r4, r5, r6, lr}
 8004a7e:	4e1a      	ldr	r6, [pc, #104]	; (8004ae8 <fileno+0x6c>)
 8004a80:	6835      	ldr	r5, [r6, #0]
 8004a82:	4604      	mov	r4, r0
 8004a84:	b125      	cbz	r5, 8004a90 <fileno+0x14>
 8004a86:	69ab      	ldr	r3, [r5, #24]
 8004a88:	b913      	cbnz	r3, 8004a90 <fileno+0x14>
 8004a8a:	4628      	mov	r0, r5
 8004a8c:	f000 f88c 	bl	8004ba8 <__sinit>
 8004a90:	4b16      	ldr	r3, [pc, #88]	; (8004aec <fileno+0x70>)
 8004a92:	429c      	cmp	r4, r3
 8004a94:	d118      	bne.n	8004ac8 <fileno+0x4c>
 8004a96:	686c      	ldr	r4, [r5, #4]
 8004a98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004a9a:	07d8      	lsls	r0, r3, #31
 8004a9c:	d405      	bmi.n	8004aaa <fileno+0x2e>
 8004a9e:	89a3      	ldrh	r3, [r4, #12]
 8004aa0:	0599      	lsls	r1, r3, #22
 8004aa2:	d402      	bmi.n	8004aaa <fileno+0x2e>
 8004aa4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004aa6:	f000 f91d 	bl	8004ce4 <__retarget_lock_acquire_recursive>
 8004aaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004aae:	b1ab      	cbz	r3, 8004adc <fileno+0x60>
 8004ab0:	f9b4 500e 	ldrsh.w	r5, [r4, #14]
 8004ab4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004ab6:	07d2      	lsls	r2, r2, #31
 8004ab8:	d404      	bmi.n	8004ac4 <fileno+0x48>
 8004aba:	059b      	lsls	r3, r3, #22
 8004abc:	d402      	bmi.n	8004ac4 <fileno+0x48>
 8004abe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ac0:	f000 f911 	bl	8004ce6 <__retarget_lock_release_recursive>
 8004ac4:	4628      	mov	r0, r5
 8004ac6:	bd70      	pop	{r4, r5, r6, pc}
 8004ac8:	4b09      	ldr	r3, [pc, #36]	; (8004af0 <fileno+0x74>)
 8004aca:	429c      	cmp	r4, r3
 8004acc:	d101      	bne.n	8004ad2 <fileno+0x56>
 8004ace:	68ac      	ldr	r4, [r5, #8]
 8004ad0:	e7e2      	b.n	8004a98 <fileno+0x1c>
 8004ad2:	4b08      	ldr	r3, [pc, #32]	; (8004af4 <fileno+0x78>)
 8004ad4:	429c      	cmp	r4, r3
 8004ad6:	bf08      	it	eq
 8004ad8:	68ec      	ldreq	r4, [r5, #12]
 8004ada:	e7dd      	b.n	8004a98 <fileno+0x1c>
 8004adc:	6832      	ldr	r2, [r6, #0]
 8004ade:	2109      	movs	r1, #9
 8004ae0:	6011      	str	r1, [r2, #0]
 8004ae2:	f04f 35ff 	mov.w	r5, #4294967295
 8004ae6:	e7e5      	b.n	8004ab4 <fileno+0x38>
 8004ae8:	2000000c 	.word	0x2000000c
 8004aec:	08005da4 	.word	0x08005da4
 8004af0:	08005dc4 	.word	0x08005dc4
 8004af4:	08005d84 	.word	0x08005d84

08004af8 <std>:
 8004af8:	2300      	movs	r3, #0
 8004afa:	b510      	push	{r4, lr}
 8004afc:	4604      	mov	r4, r0
 8004afe:	e9c0 3300 	strd	r3, r3, [r0]
 8004b02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b06:	6083      	str	r3, [r0, #8]
 8004b08:	8181      	strh	r1, [r0, #12]
 8004b0a:	6643      	str	r3, [r0, #100]	; 0x64
 8004b0c:	81c2      	strh	r2, [r0, #14]
 8004b0e:	6183      	str	r3, [r0, #24]
 8004b10:	4619      	mov	r1, r3
 8004b12:	2208      	movs	r2, #8
 8004b14:	305c      	adds	r0, #92	; 0x5c
 8004b16:	f7ff fc2b 	bl	8004370 <memset>
 8004b1a:	4b05      	ldr	r3, [pc, #20]	; (8004b30 <std+0x38>)
 8004b1c:	6263      	str	r3, [r4, #36]	; 0x24
 8004b1e:	4b05      	ldr	r3, [pc, #20]	; (8004b34 <std+0x3c>)
 8004b20:	62a3      	str	r3, [r4, #40]	; 0x28
 8004b22:	4b05      	ldr	r3, [pc, #20]	; (8004b38 <std+0x40>)
 8004b24:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004b26:	4b05      	ldr	r3, [pc, #20]	; (8004b3c <std+0x44>)
 8004b28:	6224      	str	r4, [r4, #32]
 8004b2a:	6323      	str	r3, [r4, #48]	; 0x30
 8004b2c:	bd10      	pop	{r4, pc}
 8004b2e:	bf00      	nop
 8004b30:	080054a9 	.word	0x080054a9
 8004b34:	080054cb 	.word	0x080054cb
 8004b38:	08005503 	.word	0x08005503
 8004b3c:	08005527 	.word	0x08005527

08004b40 <_cleanup_r>:
 8004b40:	4901      	ldr	r1, [pc, #4]	; (8004b48 <_cleanup_r+0x8>)
 8004b42:	f000 b8af 	b.w	8004ca4 <_fwalk_reent>
 8004b46:	bf00      	nop
 8004b48:	08004a05 	.word	0x08004a05

08004b4c <__sfmoreglue>:
 8004b4c:	b570      	push	{r4, r5, r6, lr}
 8004b4e:	2268      	movs	r2, #104	; 0x68
 8004b50:	1e4d      	subs	r5, r1, #1
 8004b52:	4355      	muls	r5, r2
 8004b54:	460e      	mov	r6, r1
 8004b56:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004b5a:	f000 f931 	bl	8004dc0 <_malloc_r>
 8004b5e:	4604      	mov	r4, r0
 8004b60:	b140      	cbz	r0, 8004b74 <__sfmoreglue+0x28>
 8004b62:	2100      	movs	r1, #0
 8004b64:	e9c0 1600 	strd	r1, r6, [r0]
 8004b68:	300c      	adds	r0, #12
 8004b6a:	60a0      	str	r0, [r4, #8]
 8004b6c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004b70:	f7ff fbfe 	bl	8004370 <memset>
 8004b74:	4620      	mov	r0, r4
 8004b76:	bd70      	pop	{r4, r5, r6, pc}

08004b78 <__sfp_lock_acquire>:
 8004b78:	4801      	ldr	r0, [pc, #4]	; (8004b80 <__sfp_lock_acquire+0x8>)
 8004b7a:	f000 b8b3 	b.w	8004ce4 <__retarget_lock_acquire_recursive>
 8004b7e:	bf00      	nop
 8004b80:	20000291 	.word	0x20000291

08004b84 <__sfp_lock_release>:
 8004b84:	4801      	ldr	r0, [pc, #4]	; (8004b8c <__sfp_lock_release+0x8>)
 8004b86:	f000 b8ae 	b.w	8004ce6 <__retarget_lock_release_recursive>
 8004b8a:	bf00      	nop
 8004b8c:	20000291 	.word	0x20000291

08004b90 <__sinit_lock_acquire>:
 8004b90:	4801      	ldr	r0, [pc, #4]	; (8004b98 <__sinit_lock_acquire+0x8>)
 8004b92:	f000 b8a7 	b.w	8004ce4 <__retarget_lock_acquire_recursive>
 8004b96:	bf00      	nop
 8004b98:	20000292 	.word	0x20000292

08004b9c <__sinit_lock_release>:
 8004b9c:	4801      	ldr	r0, [pc, #4]	; (8004ba4 <__sinit_lock_release+0x8>)
 8004b9e:	f000 b8a2 	b.w	8004ce6 <__retarget_lock_release_recursive>
 8004ba2:	bf00      	nop
 8004ba4:	20000292 	.word	0x20000292

08004ba8 <__sinit>:
 8004ba8:	b510      	push	{r4, lr}
 8004baa:	4604      	mov	r4, r0
 8004bac:	f7ff fff0 	bl	8004b90 <__sinit_lock_acquire>
 8004bb0:	69a3      	ldr	r3, [r4, #24]
 8004bb2:	b11b      	cbz	r3, 8004bbc <__sinit+0x14>
 8004bb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bb8:	f7ff bff0 	b.w	8004b9c <__sinit_lock_release>
 8004bbc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004bc0:	6523      	str	r3, [r4, #80]	; 0x50
 8004bc2:	4b13      	ldr	r3, [pc, #76]	; (8004c10 <__sinit+0x68>)
 8004bc4:	4a13      	ldr	r2, [pc, #76]	; (8004c14 <__sinit+0x6c>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	62a2      	str	r2, [r4, #40]	; 0x28
 8004bca:	42a3      	cmp	r3, r4
 8004bcc:	bf04      	itt	eq
 8004bce:	2301      	moveq	r3, #1
 8004bd0:	61a3      	streq	r3, [r4, #24]
 8004bd2:	4620      	mov	r0, r4
 8004bd4:	f000 f820 	bl	8004c18 <__sfp>
 8004bd8:	6060      	str	r0, [r4, #4]
 8004bda:	4620      	mov	r0, r4
 8004bdc:	f000 f81c 	bl	8004c18 <__sfp>
 8004be0:	60a0      	str	r0, [r4, #8]
 8004be2:	4620      	mov	r0, r4
 8004be4:	f000 f818 	bl	8004c18 <__sfp>
 8004be8:	2200      	movs	r2, #0
 8004bea:	60e0      	str	r0, [r4, #12]
 8004bec:	2104      	movs	r1, #4
 8004bee:	6860      	ldr	r0, [r4, #4]
 8004bf0:	f7ff ff82 	bl	8004af8 <std>
 8004bf4:	68a0      	ldr	r0, [r4, #8]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	2109      	movs	r1, #9
 8004bfa:	f7ff ff7d 	bl	8004af8 <std>
 8004bfe:	68e0      	ldr	r0, [r4, #12]
 8004c00:	2202      	movs	r2, #2
 8004c02:	2112      	movs	r1, #18
 8004c04:	f7ff ff78 	bl	8004af8 <std>
 8004c08:	2301      	movs	r3, #1
 8004c0a:	61a3      	str	r3, [r4, #24]
 8004c0c:	e7d2      	b.n	8004bb4 <__sinit+0xc>
 8004c0e:	bf00      	nop
 8004c10:	080056e4 	.word	0x080056e4
 8004c14:	08004b41 	.word	0x08004b41

08004c18 <__sfp>:
 8004c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c1a:	4607      	mov	r7, r0
 8004c1c:	f7ff ffac 	bl	8004b78 <__sfp_lock_acquire>
 8004c20:	4b1e      	ldr	r3, [pc, #120]	; (8004c9c <__sfp+0x84>)
 8004c22:	681e      	ldr	r6, [r3, #0]
 8004c24:	69b3      	ldr	r3, [r6, #24]
 8004c26:	b913      	cbnz	r3, 8004c2e <__sfp+0x16>
 8004c28:	4630      	mov	r0, r6
 8004c2a:	f7ff ffbd 	bl	8004ba8 <__sinit>
 8004c2e:	3648      	adds	r6, #72	; 0x48
 8004c30:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004c34:	3b01      	subs	r3, #1
 8004c36:	d503      	bpl.n	8004c40 <__sfp+0x28>
 8004c38:	6833      	ldr	r3, [r6, #0]
 8004c3a:	b30b      	cbz	r3, 8004c80 <__sfp+0x68>
 8004c3c:	6836      	ldr	r6, [r6, #0]
 8004c3e:	e7f7      	b.n	8004c30 <__sfp+0x18>
 8004c40:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004c44:	b9d5      	cbnz	r5, 8004c7c <__sfp+0x64>
 8004c46:	4b16      	ldr	r3, [pc, #88]	; (8004ca0 <__sfp+0x88>)
 8004c48:	60e3      	str	r3, [r4, #12]
 8004c4a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004c4e:	6665      	str	r5, [r4, #100]	; 0x64
 8004c50:	f000 f847 	bl	8004ce2 <__retarget_lock_init_recursive>
 8004c54:	f7ff ff96 	bl	8004b84 <__sfp_lock_release>
 8004c58:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004c5c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004c60:	6025      	str	r5, [r4, #0]
 8004c62:	61a5      	str	r5, [r4, #24]
 8004c64:	2208      	movs	r2, #8
 8004c66:	4629      	mov	r1, r5
 8004c68:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004c6c:	f7ff fb80 	bl	8004370 <memset>
 8004c70:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004c74:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004c78:	4620      	mov	r0, r4
 8004c7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c7c:	3468      	adds	r4, #104	; 0x68
 8004c7e:	e7d9      	b.n	8004c34 <__sfp+0x1c>
 8004c80:	2104      	movs	r1, #4
 8004c82:	4638      	mov	r0, r7
 8004c84:	f7ff ff62 	bl	8004b4c <__sfmoreglue>
 8004c88:	4604      	mov	r4, r0
 8004c8a:	6030      	str	r0, [r6, #0]
 8004c8c:	2800      	cmp	r0, #0
 8004c8e:	d1d5      	bne.n	8004c3c <__sfp+0x24>
 8004c90:	f7ff ff78 	bl	8004b84 <__sfp_lock_release>
 8004c94:	230c      	movs	r3, #12
 8004c96:	603b      	str	r3, [r7, #0]
 8004c98:	e7ee      	b.n	8004c78 <__sfp+0x60>
 8004c9a:	bf00      	nop
 8004c9c:	080056e4 	.word	0x080056e4
 8004ca0:	ffff0001 	.word	0xffff0001

08004ca4 <_fwalk_reent>:
 8004ca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ca8:	4606      	mov	r6, r0
 8004caa:	4688      	mov	r8, r1
 8004cac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004cb0:	2700      	movs	r7, #0
 8004cb2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004cb6:	f1b9 0901 	subs.w	r9, r9, #1
 8004cba:	d505      	bpl.n	8004cc8 <_fwalk_reent+0x24>
 8004cbc:	6824      	ldr	r4, [r4, #0]
 8004cbe:	2c00      	cmp	r4, #0
 8004cc0:	d1f7      	bne.n	8004cb2 <_fwalk_reent+0xe>
 8004cc2:	4638      	mov	r0, r7
 8004cc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004cc8:	89ab      	ldrh	r3, [r5, #12]
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d907      	bls.n	8004cde <_fwalk_reent+0x3a>
 8004cce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	d003      	beq.n	8004cde <_fwalk_reent+0x3a>
 8004cd6:	4629      	mov	r1, r5
 8004cd8:	4630      	mov	r0, r6
 8004cda:	47c0      	blx	r8
 8004cdc:	4307      	orrs	r7, r0
 8004cde:	3568      	adds	r5, #104	; 0x68
 8004ce0:	e7e9      	b.n	8004cb6 <_fwalk_reent+0x12>

08004ce2 <__retarget_lock_init_recursive>:
 8004ce2:	4770      	bx	lr

08004ce4 <__retarget_lock_acquire_recursive>:
 8004ce4:	4770      	bx	lr

08004ce6 <__retarget_lock_release_recursive>:
 8004ce6:	4770      	bx	lr

08004ce8 <_free_r>:
 8004ce8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004cea:	2900      	cmp	r1, #0
 8004cec:	d044      	beq.n	8004d78 <_free_r+0x90>
 8004cee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004cf2:	9001      	str	r0, [sp, #4]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	f1a1 0404 	sub.w	r4, r1, #4
 8004cfa:	bfb8      	it	lt
 8004cfc:	18e4      	addlt	r4, r4, r3
 8004cfe:	f000 fc61 	bl	80055c4 <__malloc_lock>
 8004d02:	4a1e      	ldr	r2, [pc, #120]	; (8004d7c <_free_r+0x94>)
 8004d04:	9801      	ldr	r0, [sp, #4]
 8004d06:	6813      	ldr	r3, [r2, #0]
 8004d08:	b933      	cbnz	r3, 8004d18 <_free_r+0x30>
 8004d0a:	6063      	str	r3, [r4, #4]
 8004d0c:	6014      	str	r4, [r2, #0]
 8004d0e:	b003      	add	sp, #12
 8004d10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004d14:	f000 bc5c 	b.w	80055d0 <__malloc_unlock>
 8004d18:	42a3      	cmp	r3, r4
 8004d1a:	d908      	bls.n	8004d2e <_free_r+0x46>
 8004d1c:	6825      	ldr	r5, [r4, #0]
 8004d1e:	1961      	adds	r1, r4, r5
 8004d20:	428b      	cmp	r3, r1
 8004d22:	bf01      	itttt	eq
 8004d24:	6819      	ldreq	r1, [r3, #0]
 8004d26:	685b      	ldreq	r3, [r3, #4]
 8004d28:	1949      	addeq	r1, r1, r5
 8004d2a:	6021      	streq	r1, [r4, #0]
 8004d2c:	e7ed      	b.n	8004d0a <_free_r+0x22>
 8004d2e:	461a      	mov	r2, r3
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	b10b      	cbz	r3, 8004d38 <_free_r+0x50>
 8004d34:	42a3      	cmp	r3, r4
 8004d36:	d9fa      	bls.n	8004d2e <_free_r+0x46>
 8004d38:	6811      	ldr	r1, [r2, #0]
 8004d3a:	1855      	adds	r5, r2, r1
 8004d3c:	42a5      	cmp	r5, r4
 8004d3e:	d10b      	bne.n	8004d58 <_free_r+0x70>
 8004d40:	6824      	ldr	r4, [r4, #0]
 8004d42:	4421      	add	r1, r4
 8004d44:	1854      	adds	r4, r2, r1
 8004d46:	42a3      	cmp	r3, r4
 8004d48:	6011      	str	r1, [r2, #0]
 8004d4a:	d1e0      	bne.n	8004d0e <_free_r+0x26>
 8004d4c:	681c      	ldr	r4, [r3, #0]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	6053      	str	r3, [r2, #4]
 8004d52:	4421      	add	r1, r4
 8004d54:	6011      	str	r1, [r2, #0]
 8004d56:	e7da      	b.n	8004d0e <_free_r+0x26>
 8004d58:	d902      	bls.n	8004d60 <_free_r+0x78>
 8004d5a:	230c      	movs	r3, #12
 8004d5c:	6003      	str	r3, [r0, #0]
 8004d5e:	e7d6      	b.n	8004d0e <_free_r+0x26>
 8004d60:	6825      	ldr	r5, [r4, #0]
 8004d62:	1961      	adds	r1, r4, r5
 8004d64:	428b      	cmp	r3, r1
 8004d66:	bf04      	itt	eq
 8004d68:	6819      	ldreq	r1, [r3, #0]
 8004d6a:	685b      	ldreq	r3, [r3, #4]
 8004d6c:	6063      	str	r3, [r4, #4]
 8004d6e:	bf04      	itt	eq
 8004d70:	1949      	addeq	r1, r1, r5
 8004d72:	6021      	streq	r1, [r4, #0]
 8004d74:	6054      	str	r4, [r2, #4]
 8004d76:	e7ca      	b.n	8004d0e <_free_r+0x26>
 8004d78:	b003      	add	sp, #12
 8004d7a:	bd30      	pop	{r4, r5, pc}
 8004d7c:	20000294 	.word	0x20000294

08004d80 <sbrk_aligned>:
 8004d80:	b570      	push	{r4, r5, r6, lr}
 8004d82:	4e0e      	ldr	r6, [pc, #56]	; (8004dbc <sbrk_aligned+0x3c>)
 8004d84:	460c      	mov	r4, r1
 8004d86:	6831      	ldr	r1, [r6, #0]
 8004d88:	4605      	mov	r5, r0
 8004d8a:	b911      	cbnz	r1, 8004d92 <sbrk_aligned+0x12>
 8004d8c:	f000 fb7c 	bl	8005488 <_sbrk_r>
 8004d90:	6030      	str	r0, [r6, #0]
 8004d92:	4621      	mov	r1, r4
 8004d94:	4628      	mov	r0, r5
 8004d96:	f000 fb77 	bl	8005488 <_sbrk_r>
 8004d9a:	1c43      	adds	r3, r0, #1
 8004d9c:	d00a      	beq.n	8004db4 <sbrk_aligned+0x34>
 8004d9e:	1cc4      	adds	r4, r0, #3
 8004da0:	f024 0403 	bic.w	r4, r4, #3
 8004da4:	42a0      	cmp	r0, r4
 8004da6:	d007      	beq.n	8004db8 <sbrk_aligned+0x38>
 8004da8:	1a21      	subs	r1, r4, r0
 8004daa:	4628      	mov	r0, r5
 8004dac:	f000 fb6c 	bl	8005488 <_sbrk_r>
 8004db0:	3001      	adds	r0, #1
 8004db2:	d101      	bne.n	8004db8 <sbrk_aligned+0x38>
 8004db4:	f04f 34ff 	mov.w	r4, #4294967295
 8004db8:	4620      	mov	r0, r4
 8004dba:	bd70      	pop	{r4, r5, r6, pc}
 8004dbc:	20000298 	.word	0x20000298

08004dc0 <_malloc_r>:
 8004dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dc4:	1ccd      	adds	r5, r1, #3
 8004dc6:	f025 0503 	bic.w	r5, r5, #3
 8004dca:	3508      	adds	r5, #8
 8004dcc:	2d0c      	cmp	r5, #12
 8004dce:	bf38      	it	cc
 8004dd0:	250c      	movcc	r5, #12
 8004dd2:	2d00      	cmp	r5, #0
 8004dd4:	4607      	mov	r7, r0
 8004dd6:	db01      	blt.n	8004ddc <_malloc_r+0x1c>
 8004dd8:	42a9      	cmp	r1, r5
 8004dda:	d905      	bls.n	8004de8 <_malloc_r+0x28>
 8004ddc:	230c      	movs	r3, #12
 8004dde:	603b      	str	r3, [r7, #0]
 8004de0:	2600      	movs	r6, #0
 8004de2:	4630      	mov	r0, r6
 8004de4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004de8:	4e2e      	ldr	r6, [pc, #184]	; (8004ea4 <_malloc_r+0xe4>)
 8004dea:	f000 fbeb 	bl	80055c4 <__malloc_lock>
 8004dee:	6833      	ldr	r3, [r6, #0]
 8004df0:	461c      	mov	r4, r3
 8004df2:	bb34      	cbnz	r4, 8004e42 <_malloc_r+0x82>
 8004df4:	4629      	mov	r1, r5
 8004df6:	4638      	mov	r0, r7
 8004df8:	f7ff ffc2 	bl	8004d80 <sbrk_aligned>
 8004dfc:	1c43      	adds	r3, r0, #1
 8004dfe:	4604      	mov	r4, r0
 8004e00:	d14d      	bne.n	8004e9e <_malloc_r+0xde>
 8004e02:	6834      	ldr	r4, [r6, #0]
 8004e04:	4626      	mov	r6, r4
 8004e06:	2e00      	cmp	r6, #0
 8004e08:	d140      	bne.n	8004e8c <_malloc_r+0xcc>
 8004e0a:	6823      	ldr	r3, [r4, #0]
 8004e0c:	4631      	mov	r1, r6
 8004e0e:	4638      	mov	r0, r7
 8004e10:	eb04 0803 	add.w	r8, r4, r3
 8004e14:	f000 fb38 	bl	8005488 <_sbrk_r>
 8004e18:	4580      	cmp	r8, r0
 8004e1a:	d13a      	bne.n	8004e92 <_malloc_r+0xd2>
 8004e1c:	6821      	ldr	r1, [r4, #0]
 8004e1e:	3503      	adds	r5, #3
 8004e20:	1a6d      	subs	r5, r5, r1
 8004e22:	f025 0503 	bic.w	r5, r5, #3
 8004e26:	3508      	adds	r5, #8
 8004e28:	2d0c      	cmp	r5, #12
 8004e2a:	bf38      	it	cc
 8004e2c:	250c      	movcc	r5, #12
 8004e2e:	4629      	mov	r1, r5
 8004e30:	4638      	mov	r0, r7
 8004e32:	f7ff ffa5 	bl	8004d80 <sbrk_aligned>
 8004e36:	3001      	adds	r0, #1
 8004e38:	d02b      	beq.n	8004e92 <_malloc_r+0xd2>
 8004e3a:	6823      	ldr	r3, [r4, #0]
 8004e3c:	442b      	add	r3, r5
 8004e3e:	6023      	str	r3, [r4, #0]
 8004e40:	e00e      	b.n	8004e60 <_malloc_r+0xa0>
 8004e42:	6822      	ldr	r2, [r4, #0]
 8004e44:	1b52      	subs	r2, r2, r5
 8004e46:	d41e      	bmi.n	8004e86 <_malloc_r+0xc6>
 8004e48:	2a0b      	cmp	r2, #11
 8004e4a:	d916      	bls.n	8004e7a <_malloc_r+0xba>
 8004e4c:	1961      	adds	r1, r4, r5
 8004e4e:	42a3      	cmp	r3, r4
 8004e50:	6025      	str	r5, [r4, #0]
 8004e52:	bf18      	it	ne
 8004e54:	6059      	strne	r1, [r3, #4]
 8004e56:	6863      	ldr	r3, [r4, #4]
 8004e58:	bf08      	it	eq
 8004e5a:	6031      	streq	r1, [r6, #0]
 8004e5c:	5162      	str	r2, [r4, r5]
 8004e5e:	604b      	str	r3, [r1, #4]
 8004e60:	4638      	mov	r0, r7
 8004e62:	f104 060b 	add.w	r6, r4, #11
 8004e66:	f000 fbb3 	bl	80055d0 <__malloc_unlock>
 8004e6a:	f026 0607 	bic.w	r6, r6, #7
 8004e6e:	1d23      	adds	r3, r4, #4
 8004e70:	1af2      	subs	r2, r6, r3
 8004e72:	d0b6      	beq.n	8004de2 <_malloc_r+0x22>
 8004e74:	1b9b      	subs	r3, r3, r6
 8004e76:	50a3      	str	r3, [r4, r2]
 8004e78:	e7b3      	b.n	8004de2 <_malloc_r+0x22>
 8004e7a:	6862      	ldr	r2, [r4, #4]
 8004e7c:	42a3      	cmp	r3, r4
 8004e7e:	bf0c      	ite	eq
 8004e80:	6032      	streq	r2, [r6, #0]
 8004e82:	605a      	strne	r2, [r3, #4]
 8004e84:	e7ec      	b.n	8004e60 <_malloc_r+0xa0>
 8004e86:	4623      	mov	r3, r4
 8004e88:	6864      	ldr	r4, [r4, #4]
 8004e8a:	e7b2      	b.n	8004df2 <_malloc_r+0x32>
 8004e8c:	4634      	mov	r4, r6
 8004e8e:	6876      	ldr	r6, [r6, #4]
 8004e90:	e7b9      	b.n	8004e06 <_malloc_r+0x46>
 8004e92:	230c      	movs	r3, #12
 8004e94:	603b      	str	r3, [r7, #0]
 8004e96:	4638      	mov	r0, r7
 8004e98:	f000 fb9a 	bl	80055d0 <__malloc_unlock>
 8004e9c:	e7a1      	b.n	8004de2 <_malloc_r+0x22>
 8004e9e:	6025      	str	r5, [r4, #0]
 8004ea0:	e7de      	b.n	8004e60 <_malloc_r+0xa0>
 8004ea2:	bf00      	nop
 8004ea4:	20000294 	.word	0x20000294

08004ea8 <__ssputs_r>:
 8004ea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004eac:	688e      	ldr	r6, [r1, #8]
 8004eae:	429e      	cmp	r6, r3
 8004eb0:	4682      	mov	sl, r0
 8004eb2:	460c      	mov	r4, r1
 8004eb4:	4690      	mov	r8, r2
 8004eb6:	461f      	mov	r7, r3
 8004eb8:	d838      	bhi.n	8004f2c <__ssputs_r+0x84>
 8004eba:	898a      	ldrh	r2, [r1, #12]
 8004ebc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004ec0:	d032      	beq.n	8004f28 <__ssputs_r+0x80>
 8004ec2:	6825      	ldr	r5, [r4, #0]
 8004ec4:	6909      	ldr	r1, [r1, #16]
 8004ec6:	eba5 0901 	sub.w	r9, r5, r1
 8004eca:	6965      	ldr	r5, [r4, #20]
 8004ecc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004ed0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	444b      	add	r3, r9
 8004ed8:	106d      	asrs	r5, r5, #1
 8004eda:	429d      	cmp	r5, r3
 8004edc:	bf38      	it	cc
 8004ede:	461d      	movcc	r5, r3
 8004ee0:	0553      	lsls	r3, r2, #21
 8004ee2:	d531      	bpl.n	8004f48 <__ssputs_r+0xa0>
 8004ee4:	4629      	mov	r1, r5
 8004ee6:	f7ff ff6b 	bl	8004dc0 <_malloc_r>
 8004eea:	4606      	mov	r6, r0
 8004eec:	b950      	cbnz	r0, 8004f04 <__ssputs_r+0x5c>
 8004eee:	230c      	movs	r3, #12
 8004ef0:	f8ca 3000 	str.w	r3, [sl]
 8004ef4:	89a3      	ldrh	r3, [r4, #12]
 8004ef6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004efa:	81a3      	strh	r3, [r4, #12]
 8004efc:	f04f 30ff 	mov.w	r0, #4294967295
 8004f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f04:	6921      	ldr	r1, [r4, #16]
 8004f06:	464a      	mov	r2, r9
 8004f08:	f000 fb34 	bl	8005574 <memcpy>
 8004f0c:	89a3      	ldrh	r3, [r4, #12]
 8004f0e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004f12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f16:	81a3      	strh	r3, [r4, #12]
 8004f18:	6126      	str	r6, [r4, #16]
 8004f1a:	6165      	str	r5, [r4, #20]
 8004f1c:	444e      	add	r6, r9
 8004f1e:	eba5 0509 	sub.w	r5, r5, r9
 8004f22:	6026      	str	r6, [r4, #0]
 8004f24:	60a5      	str	r5, [r4, #8]
 8004f26:	463e      	mov	r6, r7
 8004f28:	42be      	cmp	r6, r7
 8004f2a:	d900      	bls.n	8004f2e <__ssputs_r+0x86>
 8004f2c:	463e      	mov	r6, r7
 8004f2e:	6820      	ldr	r0, [r4, #0]
 8004f30:	4632      	mov	r2, r6
 8004f32:	4641      	mov	r1, r8
 8004f34:	f000 fb2c 	bl	8005590 <memmove>
 8004f38:	68a3      	ldr	r3, [r4, #8]
 8004f3a:	1b9b      	subs	r3, r3, r6
 8004f3c:	60a3      	str	r3, [r4, #8]
 8004f3e:	6823      	ldr	r3, [r4, #0]
 8004f40:	4433      	add	r3, r6
 8004f42:	6023      	str	r3, [r4, #0]
 8004f44:	2000      	movs	r0, #0
 8004f46:	e7db      	b.n	8004f00 <__ssputs_r+0x58>
 8004f48:	462a      	mov	r2, r5
 8004f4a:	f000 fb47 	bl	80055dc <_realloc_r>
 8004f4e:	4606      	mov	r6, r0
 8004f50:	2800      	cmp	r0, #0
 8004f52:	d1e1      	bne.n	8004f18 <__ssputs_r+0x70>
 8004f54:	6921      	ldr	r1, [r4, #16]
 8004f56:	4650      	mov	r0, sl
 8004f58:	f7ff fec6 	bl	8004ce8 <_free_r>
 8004f5c:	e7c7      	b.n	8004eee <__ssputs_r+0x46>
	...

08004f60 <_svfiprintf_r>:
 8004f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f64:	4698      	mov	r8, r3
 8004f66:	898b      	ldrh	r3, [r1, #12]
 8004f68:	061b      	lsls	r3, r3, #24
 8004f6a:	b09d      	sub	sp, #116	; 0x74
 8004f6c:	4607      	mov	r7, r0
 8004f6e:	460d      	mov	r5, r1
 8004f70:	4614      	mov	r4, r2
 8004f72:	d50e      	bpl.n	8004f92 <_svfiprintf_r+0x32>
 8004f74:	690b      	ldr	r3, [r1, #16]
 8004f76:	b963      	cbnz	r3, 8004f92 <_svfiprintf_r+0x32>
 8004f78:	2140      	movs	r1, #64	; 0x40
 8004f7a:	f7ff ff21 	bl	8004dc0 <_malloc_r>
 8004f7e:	6028      	str	r0, [r5, #0]
 8004f80:	6128      	str	r0, [r5, #16]
 8004f82:	b920      	cbnz	r0, 8004f8e <_svfiprintf_r+0x2e>
 8004f84:	230c      	movs	r3, #12
 8004f86:	603b      	str	r3, [r7, #0]
 8004f88:	f04f 30ff 	mov.w	r0, #4294967295
 8004f8c:	e0d1      	b.n	8005132 <_svfiprintf_r+0x1d2>
 8004f8e:	2340      	movs	r3, #64	; 0x40
 8004f90:	616b      	str	r3, [r5, #20]
 8004f92:	2300      	movs	r3, #0
 8004f94:	9309      	str	r3, [sp, #36]	; 0x24
 8004f96:	2320      	movs	r3, #32
 8004f98:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004f9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004fa0:	2330      	movs	r3, #48	; 0x30
 8004fa2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800514c <_svfiprintf_r+0x1ec>
 8004fa6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004faa:	f04f 0901 	mov.w	r9, #1
 8004fae:	4623      	mov	r3, r4
 8004fb0:	469a      	mov	sl, r3
 8004fb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004fb6:	b10a      	cbz	r2, 8004fbc <_svfiprintf_r+0x5c>
 8004fb8:	2a25      	cmp	r2, #37	; 0x25
 8004fba:	d1f9      	bne.n	8004fb0 <_svfiprintf_r+0x50>
 8004fbc:	ebba 0b04 	subs.w	fp, sl, r4
 8004fc0:	d00b      	beq.n	8004fda <_svfiprintf_r+0x7a>
 8004fc2:	465b      	mov	r3, fp
 8004fc4:	4622      	mov	r2, r4
 8004fc6:	4629      	mov	r1, r5
 8004fc8:	4638      	mov	r0, r7
 8004fca:	f7ff ff6d 	bl	8004ea8 <__ssputs_r>
 8004fce:	3001      	adds	r0, #1
 8004fd0:	f000 80aa 	beq.w	8005128 <_svfiprintf_r+0x1c8>
 8004fd4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004fd6:	445a      	add	r2, fp
 8004fd8:	9209      	str	r2, [sp, #36]	; 0x24
 8004fda:	f89a 3000 	ldrb.w	r3, [sl]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	f000 80a2 	beq.w	8005128 <_svfiprintf_r+0x1c8>
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	f04f 32ff 	mov.w	r2, #4294967295
 8004fea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004fee:	f10a 0a01 	add.w	sl, sl, #1
 8004ff2:	9304      	str	r3, [sp, #16]
 8004ff4:	9307      	str	r3, [sp, #28]
 8004ff6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004ffa:	931a      	str	r3, [sp, #104]	; 0x68
 8004ffc:	4654      	mov	r4, sl
 8004ffe:	2205      	movs	r2, #5
 8005000:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005004:	4851      	ldr	r0, [pc, #324]	; (800514c <_svfiprintf_r+0x1ec>)
 8005006:	f7fb f8eb 	bl	80001e0 <memchr>
 800500a:	9a04      	ldr	r2, [sp, #16]
 800500c:	b9d8      	cbnz	r0, 8005046 <_svfiprintf_r+0xe6>
 800500e:	06d0      	lsls	r0, r2, #27
 8005010:	bf44      	itt	mi
 8005012:	2320      	movmi	r3, #32
 8005014:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005018:	0711      	lsls	r1, r2, #28
 800501a:	bf44      	itt	mi
 800501c:	232b      	movmi	r3, #43	; 0x2b
 800501e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005022:	f89a 3000 	ldrb.w	r3, [sl]
 8005026:	2b2a      	cmp	r3, #42	; 0x2a
 8005028:	d015      	beq.n	8005056 <_svfiprintf_r+0xf6>
 800502a:	9a07      	ldr	r2, [sp, #28]
 800502c:	4654      	mov	r4, sl
 800502e:	2000      	movs	r0, #0
 8005030:	f04f 0c0a 	mov.w	ip, #10
 8005034:	4621      	mov	r1, r4
 8005036:	f811 3b01 	ldrb.w	r3, [r1], #1
 800503a:	3b30      	subs	r3, #48	; 0x30
 800503c:	2b09      	cmp	r3, #9
 800503e:	d94e      	bls.n	80050de <_svfiprintf_r+0x17e>
 8005040:	b1b0      	cbz	r0, 8005070 <_svfiprintf_r+0x110>
 8005042:	9207      	str	r2, [sp, #28]
 8005044:	e014      	b.n	8005070 <_svfiprintf_r+0x110>
 8005046:	eba0 0308 	sub.w	r3, r0, r8
 800504a:	fa09 f303 	lsl.w	r3, r9, r3
 800504e:	4313      	orrs	r3, r2
 8005050:	9304      	str	r3, [sp, #16]
 8005052:	46a2      	mov	sl, r4
 8005054:	e7d2      	b.n	8004ffc <_svfiprintf_r+0x9c>
 8005056:	9b03      	ldr	r3, [sp, #12]
 8005058:	1d19      	adds	r1, r3, #4
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	9103      	str	r1, [sp, #12]
 800505e:	2b00      	cmp	r3, #0
 8005060:	bfbb      	ittet	lt
 8005062:	425b      	neglt	r3, r3
 8005064:	f042 0202 	orrlt.w	r2, r2, #2
 8005068:	9307      	strge	r3, [sp, #28]
 800506a:	9307      	strlt	r3, [sp, #28]
 800506c:	bfb8      	it	lt
 800506e:	9204      	strlt	r2, [sp, #16]
 8005070:	7823      	ldrb	r3, [r4, #0]
 8005072:	2b2e      	cmp	r3, #46	; 0x2e
 8005074:	d10c      	bne.n	8005090 <_svfiprintf_r+0x130>
 8005076:	7863      	ldrb	r3, [r4, #1]
 8005078:	2b2a      	cmp	r3, #42	; 0x2a
 800507a:	d135      	bne.n	80050e8 <_svfiprintf_r+0x188>
 800507c:	9b03      	ldr	r3, [sp, #12]
 800507e:	1d1a      	adds	r2, r3, #4
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	9203      	str	r2, [sp, #12]
 8005084:	2b00      	cmp	r3, #0
 8005086:	bfb8      	it	lt
 8005088:	f04f 33ff 	movlt.w	r3, #4294967295
 800508c:	3402      	adds	r4, #2
 800508e:	9305      	str	r3, [sp, #20]
 8005090:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800515c <_svfiprintf_r+0x1fc>
 8005094:	7821      	ldrb	r1, [r4, #0]
 8005096:	2203      	movs	r2, #3
 8005098:	4650      	mov	r0, sl
 800509a:	f7fb f8a1 	bl	80001e0 <memchr>
 800509e:	b140      	cbz	r0, 80050b2 <_svfiprintf_r+0x152>
 80050a0:	2340      	movs	r3, #64	; 0x40
 80050a2:	eba0 000a 	sub.w	r0, r0, sl
 80050a6:	fa03 f000 	lsl.w	r0, r3, r0
 80050aa:	9b04      	ldr	r3, [sp, #16]
 80050ac:	4303      	orrs	r3, r0
 80050ae:	3401      	adds	r4, #1
 80050b0:	9304      	str	r3, [sp, #16]
 80050b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050b6:	4826      	ldr	r0, [pc, #152]	; (8005150 <_svfiprintf_r+0x1f0>)
 80050b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80050bc:	2206      	movs	r2, #6
 80050be:	f7fb f88f 	bl	80001e0 <memchr>
 80050c2:	2800      	cmp	r0, #0
 80050c4:	d038      	beq.n	8005138 <_svfiprintf_r+0x1d8>
 80050c6:	4b23      	ldr	r3, [pc, #140]	; (8005154 <_svfiprintf_r+0x1f4>)
 80050c8:	bb1b      	cbnz	r3, 8005112 <_svfiprintf_r+0x1b2>
 80050ca:	9b03      	ldr	r3, [sp, #12]
 80050cc:	3307      	adds	r3, #7
 80050ce:	f023 0307 	bic.w	r3, r3, #7
 80050d2:	3308      	adds	r3, #8
 80050d4:	9303      	str	r3, [sp, #12]
 80050d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050d8:	4433      	add	r3, r6
 80050da:	9309      	str	r3, [sp, #36]	; 0x24
 80050dc:	e767      	b.n	8004fae <_svfiprintf_r+0x4e>
 80050de:	fb0c 3202 	mla	r2, ip, r2, r3
 80050e2:	460c      	mov	r4, r1
 80050e4:	2001      	movs	r0, #1
 80050e6:	e7a5      	b.n	8005034 <_svfiprintf_r+0xd4>
 80050e8:	2300      	movs	r3, #0
 80050ea:	3401      	adds	r4, #1
 80050ec:	9305      	str	r3, [sp, #20]
 80050ee:	4619      	mov	r1, r3
 80050f0:	f04f 0c0a 	mov.w	ip, #10
 80050f4:	4620      	mov	r0, r4
 80050f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050fa:	3a30      	subs	r2, #48	; 0x30
 80050fc:	2a09      	cmp	r2, #9
 80050fe:	d903      	bls.n	8005108 <_svfiprintf_r+0x1a8>
 8005100:	2b00      	cmp	r3, #0
 8005102:	d0c5      	beq.n	8005090 <_svfiprintf_r+0x130>
 8005104:	9105      	str	r1, [sp, #20]
 8005106:	e7c3      	b.n	8005090 <_svfiprintf_r+0x130>
 8005108:	fb0c 2101 	mla	r1, ip, r1, r2
 800510c:	4604      	mov	r4, r0
 800510e:	2301      	movs	r3, #1
 8005110:	e7f0      	b.n	80050f4 <_svfiprintf_r+0x194>
 8005112:	ab03      	add	r3, sp, #12
 8005114:	9300      	str	r3, [sp, #0]
 8005116:	462a      	mov	r2, r5
 8005118:	4b0f      	ldr	r3, [pc, #60]	; (8005158 <_svfiprintf_r+0x1f8>)
 800511a:	a904      	add	r1, sp, #16
 800511c:	4638      	mov	r0, r7
 800511e:	f3af 8000 	nop.w
 8005122:	1c42      	adds	r2, r0, #1
 8005124:	4606      	mov	r6, r0
 8005126:	d1d6      	bne.n	80050d6 <_svfiprintf_r+0x176>
 8005128:	89ab      	ldrh	r3, [r5, #12]
 800512a:	065b      	lsls	r3, r3, #25
 800512c:	f53f af2c 	bmi.w	8004f88 <_svfiprintf_r+0x28>
 8005130:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005132:	b01d      	add	sp, #116	; 0x74
 8005134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005138:	ab03      	add	r3, sp, #12
 800513a:	9300      	str	r3, [sp, #0]
 800513c:	462a      	mov	r2, r5
 800513e:	4b06      	ldr	r3, [pc, #24]	; (8005158 <_svfiprintf_r+0x1f8>)
 8005140:	a904      	add	r1, sp, #16
 8005142:	4638      	mov	r0, r7
 8005144:	f000 f87a 	bl	800523c <_printf_i>
 8005148:	e7eb      	b.n	8005122 <_svfiprintf_r+0x1c2>
 800514a:	bf00      	nop
 800514c:	08005de4 	.word	0x08005de4
 8005150:	08005dee 	.word	0x08005dee
 8005154:	00000000 	.word	0x00000000
 8005158:	08004ea9 	.word	0x08004ea9
 800515c:	08005dea 	.word	0x08005dea

08005160 <_printf_common>:
 8005160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005164:	4616      	mov	r6, r2
 8005166:	4699      	mov	r9, r3
 8005168:	688a      	ldr	r2, [r1, #8]
 800516a:	690b      	ldr	r3, [r1, #16]
 800516c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005170:	4293      	cmp	r3, r2
 8005172:	bfb8      	it	lt
 8005174:	4613      	movlt	r3, r2
 8005176:	6033      	str	r3, [r6, #0]
 8005178:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800517c:	4607      	mov	r7, r0
 800517e:	460c      	mov	r4, r1
 8005180:	b10a      	cbz	r2, 8005186 <_printf_common+0x26>
 8005182:	3301      	adds	r3, #1
 8005184:	6033      	str	r3, [r6, #0]
 8005186:	6823      	ldr	r3, [r4, #0]
 8005188:	0699      	lsls	r1, r3, #26
 800518a:	bf42      	ittt	mi
 800518c:	6833      	ldrmi	r3, [r6, #0]
 800518e:	3302      	addmi	r3, #2
 8005190:	6033      	strmi	r3, [r6, #0]
 8005192:	6825      	ldr	r5, [r4, #0]
 8005194:	f015 0506 	ands.w	r5, r5, #6
 8005198:	d106      	bne.n	80051a8 <_printf_common+0x48>
 800519a:	f104 0a19 	add.w	sl, r4, #25
 800519e:	68e3      	ldr	r3, [r4, #12]
 80051a0:	6832      	ldr	r2, [r6, #0]
 80051a2:	1a9b      	subs	r3, r3, r2
 80051a4:	42ab      	cmp	r3, r5
 80051a6:	dc26      	bgt.n	80051f6 <_printf_common+0x96>
 80051a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80051ac:	1e13      	subs	r3, r2, #0
 80051ae:	6822      	ldr	r2, [r4, #0]
 80051b0:	bf18      	it	ne
 80051b2:	2301      	movne	r3, #1
 80051b4:	0692      	lsls	r2, r2, #26
 80051b6:	d42b      	bmi.n	8005210 <_printf_common+0xb0>
 80051b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80051bc:	4649      	mov	r1, r9
 80051be:	4638      	mov	r0, r7
 80051c0:	47c0      	blx	r8
 80051c2:	3001      	adds	r0, #1
 80051c4:	d01e      	beq.n	8005204 <_printf_common+0xa4>
 80051c6:	6823      	ldr	r3, [r4, #0]
 80051c8:	68e5      	ldr	r5, [r4, #12]
 80051ca:	6832      	ldr	r2, [r6, #0]
 80051cc:	f003 0306 	and.w	r3, r3, #6
 80051d0:	2b04      	cmp	r3, #4
 80051d2:	bf08      	it	eq
 80051d4:	1aad      	subeq	r5, r5, r2
 80051d6:	68a3      	ldr	r3, [r4, #8]
 80051d8:	6922      	ldr	r2, [r4, #16]
 80051da:	bf0c      	ite	eq
 80051dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051e0:	2500      	movne	r5, #0
 80051e2:	4293      	cmp	r3, r2
 80051e4:	bfc4      	itt	gt
 80051e6:	1a9b      	subgt	r3, r3, r2
 80051e8:	18ed      	addgt	r5, r5, r3
 80051ea:	2600      	movs	r6, #0
 80051ec:	341a      	adds	r4, #26
 80051ee:	42b5      	cmp	r5, r6
 80051f0:	d11a      	bne.n	8005228 <_printf_common+0xc8>
 80051f2:	2000      	movs	r0, #0
 80051f4:	e008      	b.n	8005208 <_printf_common+0xa8>
 80051f6:	2301      	movs	r3, #1
 80051f8:	4652      	mov	r2, sl
 80051fa:	4649      	mov	r1, r9
 80051fc:	4638      	mov	r0, r7
 80051fe:	47c0      	blx	r8
 8005200:	3001      	adds	r0, #1
 8005202:	d103      	bne.n	800520c <_printf_common+0xac>
 8005204:	f04f 30ff 	mov.w	r0, #4294967295
 8005208:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800520c:	3501      	adds	r5, #1
 800520e:	e7c6      	b.n	800519e <_printf_common+0x3e>
 8005210:	18e1      	adds	r1, r4, r3
 8005212:	1c5a      	adds	r2, r3, #1
 8005214:	2030      	movs	r0, #48	; 0x30
 8005216:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800521a:	4422      	add	r2, r4
 800521c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005220:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005224:	3302      	adds	r3, #2
 8005226:	e7c7      	b.n	80051b8 <_printf_common+0x58>
 8005228:	2301      	movs	r3, #1
 800522a:	4622      	mov	r2, r4
 800522c:	4649      	mov	r1, r9
 800522e:	4638      	mov	r0, r7
 8005230:	47c0      	blx	r8
 8005232:	3001      	adds	r0, #1
 8005234:	d0e6      	beq.n	8005204 <_printf_common+0xa4>
 8005236:	3601      	adds	r6, #1
 8005238:	e7d9      	b.n	80051ee <_printf_common+0x8e>
	...

0800523c <_printf_i>:
 800523c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005240:	7e0f      	ldrb	r7, [r1, #24]
 8005242:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005244:	2f78      	cmp	r7, #120	; 0x78
 8005246:	4691      	mov	r9, r2
 8005248:	4680      	mov	r8, r0
 800524a:	460c      	mov	r4, r1
 800524c:	469a      	mov	sl, r3
 800524e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005252:	d807      	bhi.n	8005264 <_printf_i+0x28>
 8005254:	2f62      	cmp	r7, #98	; 0x62
 8005256:	d80a      	bhi.n	800526e <_printf_i+0x32>
 8005258:	2f00      	cmp	r7, #0
 800525a:	f000 80d8 	beq.w	800540e <_printf_i+0x1d2>
 800525e:	2f58      	cmp	r7, #88	; 0x58
 8005260:	f000 80a3 	beq.w	80053aa <_printf_i+0x16e>
 8005264:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005268:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800526c:	e03a      	b.n	80052e4 <_printf_i+0xa8>
 800526e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005272:	2b15      	cmp	r3, #21
 8005274:	d8f6      	bhi.n	8005264 <_printf_i+0x28>
 8005276:	a101      	add	r1, pc, #4	; (adr r1, 800527c <_printf_i+0x40>)
 8005278:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800527c:	080052d5 	.word	0x080052d5
 8005280:	080052e9 	.word	0x080052e9
 8005284:	08005265 	.word	0x08005265
 8005288:	08005265 	.word	0x08005265
 800528c:	08005265 	.word	0x08005265
 8005290:	08005265 	.word	0x08005265
 8005294:	080052e9 	.word	0x080052e9
 8005298:	08005265 	.word	0x08005265
 800529c:	08005265 	.word	0x08005265
 80052a0:	08005265 	.word	0x08005265
 80052a4:	08005265 	.word	0x08005265
 80052a8:	080053f5 	.word	0x080053f5
 80052ac:	08005319 	.word	0x08005319
 80052b0:	080053d7 	.word	0x080053d7
 80052b4:	08005265 	.word	0x08005265
 80052b8:	08005265 	.word	0x08005265
 80052bc:	08005417 	.word	0x08005417
 80052c0:	08005265 	.word	0x08005265
 80052c4:	08005319 	.word	0x08005319
 80052c8:	08005265 	.word	0x08005265
 80052cc:	08005265 	.word	0x08005265
 80052d0:	080053df 	.word	0x080053df
 80052d4:	682b      	ldr	r3, [r5, #0]
 80052d6:	1d1a      	adds	r2, r3, #4
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	602a      	str	r2, [r5, #0]
 80052dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80052e4:	2301      	movs	r3, #1
 80052e6:	e0a3      	b.n	8005430 <_printf_i+0x1f4>
 80052e8:	6820      	ldr	r0, [r4, #0]
 80052ea:	6829      	ldr	r1, [r5, #0]
 80052ec:	0606      	lsls	r6, r0, #24
 80052ee:	f101 0304 	add.w	r3, r1, #4
 80052f2:	d50a      	bpl.n	800530a <_printf_i+0xce>
 80052f4:	680e      	ldr	r6, [r1, #0]
 80052f6:	602b      	str	r3, [r5, #0]
 80052f8:	2e00      	cmp	r6, #0
 80052fa:	da03      	bge.n	8005304 <_printf_i+0xc8>
 80052fc:	232d      	movs	r3, #45	; 0x2d
 80052fe:	4276      	negs	r6, r6
 8005300:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005304:	485e      	ldr	r0, [pc, #376]	; (8005480 <_printf_i+0x244>)
 8005306:	230a      	movs	r3, #10
 8005308:	e019      	b.n	800533e <_printf_i+0x102>
 800530a:	680e      	ldr	r6, [r1, #0]
 800530c:	602b      	str	r3, [r5, #0]
 800530e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005312:	bf18      	it	ne
 8005314:	b236      	sxthne	r6, r6
 8005316:	e7ef      	b.n	80052f8 <_printf_i+0xbc>
 8005318:	682b      	ldr	r3, [r5, #0]
 800531a:	6820      	ldr	r0, [r4, #0]
 800531c:	1d19      	adds	r1, r3, #4
 800531e:	6029      	str	r1, [r5, #0]
 8005320:	0601      	lsls	r1, r0, #24
 8005322:	d501      	bpl.n	8005328 <_printf_i+0xec>
 8005324:	681e      	ldr	r6, [r3, #0]
 8005326:	e002      	b.n	800532e <_printf_i+0xf2>
 8005328:	0646      	lsls	r6, r0, #25
 800532a:	d5fb      	bpl.n	8005324 <_printf_i+0xe8>
 800532c:	881e      	ldrh	r6, [r3, #0]
 800532e:	4854      	ldr	r0, [pc, #336]	; (8005480 <_printf_i+0x244>)
 8005330:	2f6f      	cmp	r7, #111	; 0x6f
 8005332:	bf0c      	ite	eq
 8005334:	2308      	moveq	r3, #8
 8005336:	230a      	movne	r3, #10
 8005338:	2100      	movs	r1, #0
 800533a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800533e:	6865      	ldr	r5, [r4, #4]
 8005340:	60a5      	str	r5, [r4, #8]
 8005342:	2d00      	cmp	r5, #0
 8005344:	bfa2      	ittt	ge
 8005346:	6821      	ldrge	r1, [r4, #0]
 8005348:	f021 0104 	bicge.w	r1, r1, #4
 800534c:	6021      	strge	r1, [r4, #0]
 800534e:	b90e      	cbnz	r6, 8005354 <_printf_i+0x118>
 8005350:	2d00      	cmp	r5, #0
 8005352:	d04d      	beq.n	80053f0 <_printf_i+0x1b4>
 8005354:	4615      	mov	r5, r2
 8005356:	fbb6 f1f3 	udiv	r1, r6, r3
 800535a:	fb03 6711 	mls	r7, r3, r1, r6
 800535e:	5dc7      	ldrb	r7, [r0, r7]
 8005360:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005364:	4637      	mov	r7, r6
 8005366:	42bb      	cmp	r3, r7
 8005368:	460e      	mov	r6, r1
 800536a:	d9f4      	bls.n	8005356 <_printf_i+0x11a>
 800536c:	2b08      	cmp	r3, #8
 800536e:	d10b      	bne.n	8005388 <_printf_i+0x14c>
 8005370:	6823      	ldr	r3, [r4, #0]
 8005372:	07de      	lsls	r6, r3, #31
 8005374:	d508      	bpl.n	8005388 <_printf_i+0x14c>
 8005376:	6923      	ldr	r3, [r4, #16]
 8005378:	6861      	ldr	r1, [r4, #4]
 800537a:	4299      	cmp	r1, r3
 800537c:	bfde      	ittt	le
 800537e:	2330      	movle	r3, #48	; 0x30
 8005380:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005384:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005388:	1b52      	subs	r2, r2, r5
 800538a:	6122      	str	r2, [r4, #16]
 800538c:	f8cd a000 	str.w	sl, [sp]
 8005390:	464b      	mov	r3, r9
 8005392:	aa03      	add	r2, sp, #12
 8005394:	4621      	mov	r1, r4
 8005396:	4640      	mov	r0, r8
 8005398:	f7ff fee2 	bl	8005160 <_printf_common>
 800539c:	3001      	adds	r0, #1
 800539e:	d14c      	bne.n	800543a <_printf_i+0x1fe>
 80053a0:	f04f 30ff 	mov.w	r0, #4294967295
 80053a4:	b004      	add	sp, #16
 80053a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053aa:	4835      	ldr	r0, [pc, #212]	; (8005480 <_printf_i+0x244>)
 80053ac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80053b0:	6829      	ldr	r1, [r5, #0]
 80053b2:	6823      	ldr	r3, [r4, #0]
 80053b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80053b8:	6029      	str	r1, [r5, #0]
 80053ba:	061d      	lsls	r5, r3, #24
 80053bc:	d514      	bpl.n	80053e8 <_printf_i+0x1ac>
 80053be:	07df      	lsls	r7, r3, #31
 80053c0:	bf44      	itt	mi
 80053c2:	f043 0320 	orrmi.w	r3, r3, #32
 80053c6:	6023      	strmi	r3, [r4, #0]
 80053c8:	b91e      	cbnz	r6, 80053d2 <_printf_i+0x196>
 80053ca:	6823      	ldr	r3, [r4, #0]
 80053cc:	f023 0320 	bic.w	r3, r3, #32
 80053d0:	6023      	str	r3, [r4, #0]
 80053d2:	2310      	movs	r3, #16
 80053d4:	e7b0      	b.n	8005338 <_printf_i+0xfc>
 80053d6:	6823      	ldr	r3, [r4, #0]
 80053d8:	f043 0320 	orr.w	r3, r3, #32
 80053dc:	6023      	str	r3, [r4, #0]
 80053de:	2378      	movs	r3, #120	; 0x78
 80053e0:	4828      	ldr	r0, [pc, #160]	; (8005484 <_printf_i+0x248>)
 80053e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80053e6:	e7e3      	b.n	80053b0 <_printf_i+0x174>
 80053e8:	0659      	lsls	r1, r3, #25
 80053ea:	bf48      	it	mi
 80053ec:	b2b6      	uxthmi	r6, r6
 80053ee:	e7e6      	b.n	80053be <_printf_i+0x182>
 80053f0:	4615      	mov	r5, r2
 80053f2:	e7bb      	b.n	800536c <_printf_i+0x130>
 80053f4:	682b      	ldr	r3, [r5, #0]
 80053f6:	6826      	ldr	r6, [r4, #0]
 80053f8:	6961      	ldr	r1, [r4, #20]
 80053fa:	1d18      	adds	r0, r3, #4
 80053fc:	6028      	str	r0, [r5, #0]
 80053fe:	0635      	lsls	r5, r6, #24
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	d501      	bpl.n	8005408 <_printf_i+0x1cc>
 8005404:	6019      	str	r1, [r3, #0]
 8005406:	e002      	b.n	800540e <_printf_i+0x1d2>
 8005408:	0670      	lsls	r0, r6, #25
 800540a:	d5fb      	bpl.n	8005404 <_printf_i+0x1c8>
 800540c:	8019      	strh	r1, [r3, #0]
 800540e:	2300      	movs	r3, #0
 8005410:	6123      	str	r3, [r4, #16]
 8005412:	4615      	mov	r5, r2
 8005414:	e7ba      	b.n	800538c <_printf_i+0x150>
 8005416:	682b      	ldr	r3, [r5, #0]
 8005418:	1d1a      	adds	r2, r3, #4
 800541a:	602a      	str	r2, [r5, #0]
 800541c:	681d      	ldr	r5, [r3, #0]
 800541e:	6862      	ldr	r2, [r4, #4]
 8005420:	2100      	movs	r1, #0
 8005422:	4628      	mov	r0, r5
 8005424:	f7fa fedc 	bl	80001e0 <memchr>
 8005428:	b108      	cbz	r0, 800542e <_printf_i+0x1f2>
 800542a:	1b40      	subs	r0, r0, r5
 800542c:	6060      	str	r0, [r4, #4]
 800542e:	6863      	ldr	r3, [r4, #4]
 8005430:	6123      	str	r3, [r4, #16]
 8005432:	2300      	movs	r3, #0
 8005434:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005438:	e7a8      	b.n	800538c <_printf_i+0x150>
 800543a:	6923      	ldr	r3, [r4, #16]
 800543c:	462a      	mov	r2, r5
 800543e:	4649      	mov	r1, r9
 8005440:	4640      	mov	r0, r8
 8005442:	47d0      	blx	sl
 8005444:	3001      	adds	r0, #1
 8005446:	d0ab      	beq.n	80053a0 <_printf_i+0x164>
 8005448:	6823      	ldr	r3, [r4, #0]
 800544a:	079b      	lsls	r3, r3, #30
 800544c:	d413      	bmi.n	8005476 <_printf_i+0x23a>
 800544e:	68e0      	ldr	r0, [r4, #12]
 8005450:	9b03      	ldr	r3, [sp, #12]
 8005452:	4298      	cmp	r0, r3
 8005454:	bfb8      	it	lt
 8005456:	4618      	movlt	r0, r3
 8005458:	e7a4      	b.n	80053a4 <_printf_i+0x168>
 800545a:	2301      	movs	r3, #1
 800545c:	4632      	mov	r2, r6
 800545e:	4649      	mov	r1, r9
 8005460:	4640      	mov	r0, r8
 8005462:	47d0      	blx	sl
 8005464:	3001      	adds	r0, #1
 8005466:	d09b      	beq.n	80053a0 <_printf_i+0x164>
 8005468:	3501      	adds	r5, #1
 800546a:	68e3      	ldr	r3, [r4, #12]
 800546c:	9903      	ldr	r1, [sp, #12]
 800546e:	1a5b      	subs	r3, r3, r1
 8005470:	42ab      	cmp	r3, r5
 8005472:	dcf2      	bgt.n	800545a <_printf_i+0x21e>
 8005474:	e7eb      	b.n	800544e <_printf_i+0x212>
 8005476:	2500      	movs	r5, #0
 8005478:	f104 0619 	add.w	r6, r4, #25
 800547c:	e7f5      	b.n	800546a <_printf_i+0x22e>
 800547e:	bf00      	nop
 8005480:	08005df5 	.word	0x08005df5
 8005484:	08005e06 	.word	0x08005e06

08005488 <_sbrk_r>:
 8005488:	b538      	push	{r3, r4, r5, lr}
 800548a:	4d06      	ldr	r5, [pc, #24]	; (80054a4 <_sbrk_r+0x1c>)
 800548c:	2300      	movs	r3, #0
 800548e:	4604      	mov	r4, r0
 8005490:	4608      	mov	r0, r1
 8005492:	602b      	str	r3, [r5, #0]
 8005494:	f7fb fc22 	bl	8000cdc <_sbrk>
 8005498:	1c43      	adds	r3, r0, #1
 800549a:	d102      	bne.n	80054a2 <_sbrk_r+0x1a>
 800549c:	682b      	ldr	r3, [r5, #0]
 800549e:	b103      	cbz	r3, 80054a2 <_sbrk_r+0x1a>
 80054a0:	6023      	str	r3, [r4, #0]
 80054a2:	bd38      	pop	{r3, r4, r5, pc}
 80054a4:	2000029c 	.word	0x2000029c

080054a8 <__sread>:
 80054a8:	b510      	push	{r4, lr}
 80054aa:	460c      	mov	r4, r1
 80054ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054b0:	f000 f8c4 	bl	800563c <_read_r>
 80054b4:	2800      	cmp	r0, #0
 80054b6:	bfab      	itete	ge
 80054b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80054ba:	89a3      	ldrhlt	r3, [r4, #12]
 80054bc:	181b      	addge	r3, r3, r0
 80054be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80054c2:	bfac      	ite	ge
 80054c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80054c6:	81a3      	strhlt	r3, [r4, #12]
 80054c8:	bd10      	pop	{r4, pc}

080054ca <__swrite>:
 80054ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054ce:	461f      	mov	r7, r3
 80054d0:	898b      	ldrh	r3, [r1, #12]
 80054d2:	05db      	lsls	r3, r3, #23
 80054d4:	4605      	mov	r5, r0
 80054d6:	460c      	mov	r4, r1
 80054d8:	4616      	mov	r6, r2
 80054da:	d505      	bpl.n	80054e8 <__swrite+0x1e>
 80054dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054e0:	2302      	movs	r3, #2
 80054e2:	2200      	movs	r2, #0
 80054e4:	f000 f834 	bl	8005550 <_lseek_r>
 80054e8:	89a3      	ldrh	r3, [r4, #12]
 80054ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80054ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80054f2:	81a3      	strh	r3, [r4, #12]
 80054f4:	4632      	mov	r2, r6
 80054f6:	463b      	mov	r3, r7
 80054f8:	4628      	mov	r0, r5
 80054fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80054fe:	f7ff b9e9 	b.w	80048d4 <_write_r>

08005502 <__sseek>:
 8005502:	b510      	push	{r4, lr}
 8005504:	460c      	mov	r4, r1
 8005506:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800550a:	f000 f821 	bl	8005550 <_lseek_r>
 800550e:	1c43      	adds	r3, r0, #1
 8005510:	89a3      	ldrh	r3, [r4, #12]
 8005512:	bf15      	itete	ne
 8005514:	6560      	strne	r0, [r4, #84]	; 0x54
 8005516:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800551a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800551e:	81a3      	strheq	r3, [r4, #12]
 8005520:	bf18      	it	ne
 8005522:	81a3      	strhne	r3, [r4, #12]
 8005524:	bd10      	pop	{r4, pc}

08005526 <__sclose>:
 8005526:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800552a:	f000 b801 	b.w	8005530 <_close_r>
	...

08005530 <_close_r>:
 8005530:	b538      	push	{r3, r4, r5, lr}
 8005532:	4d06      	ldr	r5, [pc, #24]	; (800554c <_close_r+0x1c>)
 8005534:	2300      	movs	r3, #0
 8005536:	4604      	mov	r4, r0
 8005538:	4608      	mov	r0, r1
 800553a:	602b      	str	r3, [r5, #0]
 800553c:	f7fb fbb5 	bl	8000caa <_close>
 8005540:	1c43      	adds	r3, r0, #1
 8005542:	d102      	bne.n	800554a <_close_r+0x1a>
 8005544:	682b      	ldr	r3, [r5, #0]
 8005546:	b103      	cbz	r3, 800554a <_close_r+0x1a>
 8005548:	6023      	str	r3, [r4, #0]
 800554a:	bd38      	pop	{r3, r4, r5, pc}
 800554c:	2000029c 	.word	0x2000029c

08005550 <_lseek_r>:
 8005550:	b538      	push	{r3, r4, r5, lr}
 8005552:	4d07      	ldr	r5, [pc, #28]	; (8005570 <_lseek_r+0x20>)
 8005554:	4604      	mov	r4, r0
 8005556:	4608      	mov	r0, r1
 8005558:	4611      	mov	r1, r2
 800555a:	2200      	movs	r2, #0
 800555c:	602a      	str	r2, [r5, #0]
 800555e:	461a      	mov	r2, r3
 8005560:	f7fb fbaf 	bl	8000cc2 <_lseek>
 8005564:	1c43      	adds	r3, r0, #1
 8005566:	d102      	bne.n	800556e <_lseek_r+0x1e>
 8005568:	682b      	ldr	r3, [r5, #0]
 800556a:	b103      	cbz	r3, 800556e <_lseek_r+0x1e>
 800556c:	6023      	str	r3, [r4, #0]
 800556e:	bd38      	pop	{r3, r4, r5, pc}
 8005570:	2000029c 	.word	0x2000029c

08005574 <memcpy>:
 8005574:	440a      	add	r2, r1
 8005576:	4291      	cmp	r1, r2
 8005578:	f100 33ff 	add.w	r3, r0, #4294967295
 800557c:	d100      	bne.n	8005580 <memcpy+0xc>
 800557e:	4770      	bx	lr
 8005580:	b510      	push	{r4, lr}
 8005582:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005586:	f803 4f01 	strb.w	r4, [r3, #1]!
 800558a:	4291      	cmp	r1, r2
 800558c:	d1f9      	bne.n	8005582 <memcpy+0xe>
 800558e:	bd10      	pop	{r4, pc}

08005590 <memmove>:
 8005590:	4288      	cmp	r0, r1
 8005592:	b510      	push	{r4, lr}
 8005594:	eb01 0402 	add.w	r4, r1, r2
 8005598:	d902      	bls.n	80055a0 <memmove+0x10>
 800559a:	4284      	cmp	r4, r0
 800559c:	4623      	mov	r3, r4
 800559e:	d807      	bhi.n	80055b0 <memmove+0x20>
 80055a0:	1e43      	subs	r3, r0, #1
 80055a2:	42a1      	cmp	r1, r4
 80055a4:	d008      	beq.n	80055b8 <memmove+0x28>
 80055a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80055aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80055ae:	e7f8      	b.n	80055a2 <memmove+0x12>
 80055b0:	4402      	add	r2, r0
 80055b2:	4601      	mov	r1, r0
 80055b4:	428a      	cmp	r2, r1
 80055b6:	d100      	bne.n	80055ba <memmove+0x2a>
 80055b8:	bd10      	pop	{r4, pc}
 80055ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80055be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80055c2:	e7f7      	b.n	80055b4 <memmove+0x24>

080055c4 <__malloc_lock>:
 80055c4:	4801      	ldr	r0, [pc, #4]	; (80055cc <__malloc_lock+0x8>)
 80055c6:	f7ff bb8d 	b.w	8004ce4 <__retarget_lock_acquire_recursive>
 80055ca:	bf00      	nop
 80055cc:	20000290 	.word	0x20000290

080055d0 <__malloc_unlock>:
 80055d0:	4801      	ldr	r0, [pc, #4]	; (80055d8 <__malloc_unlock+0x8>)
 80055d2:	f7ff bb88 	b.w	8004ce6 <__retarget_lock_release_recursive>
 80055d6:	bf00      	nop
 80055d8:	20000290 	.word	0x20000290

080055dc <_realloc_r>:
 80055dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055e0:	4680      	mov	r8, r0
 80055e2:	4614      	mov	r4, r2
 80055e4:	460e      	mov	r6, r1
 80055e6:	b921      	cbnz	r1, 80055f2 <_realloc_r+0x16>
 80055e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80055ec:	4611      	mov	r1, r2
 80055ee:	f7ff bbe7 	b.w	8004dc0 <_malloc_r>
 80055f2:	b92a      	cbnz	r2, 8005600 <_realloc_r+0x24>
 80055f4:	f7ff fb78 	bl	8004ce8 <_free_r>
 80055f8:	4625      	mov	r5, r4
 80055fa:	4628      	mov	r0, r5
 80055fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005600:	f000 f82e 	bl	8005660 <_malloc_usable_size_r>
 8005604:	4284      	cmp	r4, r0
 8005606:	4607      	mov	r7, r0
 8005608:	d802      	bhi.n	8005610 <_realloc_r+0x34>
 800560a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800560e:	d812      	bhi.n	8005636 <_realloc_r+0x5a>
 8005610:	4621      	mov	r1, r4
 8005612:	4640      	mov	r0, r8
 8005614:	f7ff fbd4 	bl	8004dc0 <_malloc_r>
 8005618:	4605      	mov	r5, r0
 800561a:	2800      	cmp	r0, #0
 800561c:	d0ed      	beq.n	80055fa <_realloc_r+0x1e>
 800561e:	42bc      	cmp	r4, r7
 8005620:	4622      	mov	r2, r4
 8005622:	4631      	mov	r1, r6
 8005624:	bf28      	it	cs
 8005626:	463a      	movcs	r2, r7
 8005628:	f7ff ffa4 	bl	8005574 <memcpy>
 800562c:	4631      	mov	r1, r6
 800562e:	4640      	mov	r0, r8
 8005630:	f7ff fb5a 	bl	8004ce8 <_free_r>
 8005634:	e7e1      	b.n	80055fa <_realloc_r+0x1e>
 8005636:	4635      	mov	r5, r6
 8005638:	e7df      	b.n	80055fa <_realloc_r+0x1e>
	...

0800563c <_read_r>:
 800563c:	b538      	push	{r3, r4, r5, lr}
 800563e:	4d07      	ldr	r5, [pc, #28]	; (800565c <_read_r+0x20>)
 8005640:	4604      	mov	r4, r0
 8005642:	4608      	mov	r0, r1
 8005644:	4611      	mov	r1, r2
 8005646:	2200      	movs	r2, #0
 8005648:	602a      	str	r2, [r5, #0]
 800564a:	461a      	mov	r2, r3
 800564c:	f7fb faf4 	bl	8000c38 <_read>
 8005650:	1c43      	adds	r3, r0, #1
 8005652:	d102      	bne.n	800565a <_read_r+0x1e>
 8005654:	682b      	ldr	r3, [r5, #0]
 8005656:	b103      	cbz	r3, 800565a <_read_r+0x1e>
 8005658:	6023      	str	r3, [r4, #0]
 800565a:	bd38      	pop	{r3, r4, r5, pc}
 800565c:	2000029c 	.word	0x2000029c

08005660 <_malloc_usable_size_r>:
 8005660:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005664:	1f18      	subs	r0, r3, #4
 8005666:	2b00      	cmp	r3, #0
 8005668:	bfbc      	itt	lt
 800566a:	580b      	ldrlt	r3, [r1, r0]
 800566c:	18c0      	addlt	r0, r0, r3
 800566e:	4770      	bx	lr

08005670 <_init>:
 8005670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005672:	bf00      	nop
 8005674:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005676:	bc08      	pop	{r3}
 8005678:	469e      	mov	lr, r3
 800567a:	4770      	bx	lr

0800567c <_fini>:
 800567c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800567e:	bf00      	nop
 8005680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005682:	bc08      	pop	{r3}
 8005684:	469e      	mov	lr, r3
 8005686:	4770      	bx	lr
