// Seed: 998492317
module module_0 (
    id_1
);
  inout wire id_1;
endmodule
module module_1 (
    output wor id_0
);
  id_2 :
  assert property (@({1} - -1'b0) id_2);
  module_0 modCall_1 (id_2);
  wire id_3;
endmodule
module module_2 (
    input uwire id_0
);
  assign id_2 = id_2 && {id_0};
  uwire id_3, id_4, id_5, id_6;
  assign id_3 = -1;
  parameter id_7 = -1;
endmodule
module module_3 (
    output supply0 id_0,
    input  supply1 id_1,
    output supply0 id_2
);
  assign id_2 = id_1;
  module_2 modCall_1 (id_1);
  assign modCall_1.id_6 = 0;
endmodule
