

================================================================
== Vitis HLS Report for 'conv_kernel'
================================================================
* Date:           Thu Mar 13 13:04:00 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |      257|   208193|  2.570 us|  2.082 ms|  257|  208193|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |      256|   208192|  4 ~ 3253|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ic = alloca i32 1" [merged_conv_top.cpp:25]   --->   Operation 4 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%stride_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %stride" [merged_conv_top.cpp:25]   --->   Operation 5 'read' 'stride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%outTileW_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %outTileW" [merged_conv_top.cpp:25]   --->   Operation 6 'read' 'outTileW_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outTileH_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %outTileH" [merged_conv_top.cpp:25]   --->   Operation 7 'read' 'outTileH_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i32 %outTileH_read" [merged_conv_top.cpp:25]   --->   Operation 8 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i32 %outTileW_read" [merged_conv_top.cpp:25]   --->   Operation 9 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.42ns)   --->   "%mul_ln25 = mul i64 %zext_ln25, i64 %zext_ln25_1" [merged_conv_top.cpp:25]   --->   Operation 10 'mul' 'mul_ln25' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i70 @_ssdm_op_BitConcatenate.i70.i64.i6, i64 %mul_ln25, i6 0" [merged_conv_top.cpp:25]   --->   Operation 11 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln25 = store i7 0, i7 %ic" [merged_conv_top.cpp:25]   --->   Operation 12 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_26_2" [merged_conv_top.cpp:25]   --->   Operation 13 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%ic_1 = load i7 %ic" [merged_conv_top.cpp:25]   --->   Operation 14 'load' 'ic_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.77ns)   --->   "%icmp_ln25 = icmp_eq  i7 %ic_1, i7 64" [merged_conv_top.cpp:25]   --->   Operation 15 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.77ns)   --->   "%add_ln25 = add i7 %ic_1, i7 1" [merged_conv_top.cpp:25]   --->   Operation 16 'add' 'add_ln25' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %VITIS_LOOP_26_2.split, void %for.end58" [merged_conv_top.cpp:25]   --->   Operation 17 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i7 %ic_1" [merged_conv_top.cpp:25]   --->   Operation 18 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln25, i3 0" [merged_conv_top.cpp:34]   --->   Operation 19 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln25 = call void @conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4, i32 %outTileW_read, i70 %tmp_s, i64 %mul_ln25, i6 %trunc_ln25, i32 %weight_0_0, i32 %weight_0_1, i32 %weight_0_2, i32 %weight_1_0, i32 %weight_1_1, i32 %weight_1_2, i32 %weight_2_0, i32 %weight_2_1, i32 %weight_2_2, i32 %stride_read, i9 %tmp_35, i32 %outData, i32 %inData_0_0, i32 %inData_0_1, i32 %inData_0_2, i32 %inData_1_0, i32 %inData_1_1, i32 %inData_1_2, i32 %inData_2_0, i32 %inData_2_1, i32 %inData_2_2" [merged_conv_top.cpp:25]   --->   Operation 20 'call' 'call_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln25 = store i7 %add_ln25, i7 %ic" [merged_conv_top.cpp:25]   --->   Operation 21 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [merged_conv_top.cpp:42]   --->   Operation 22 'ret' 'ret_ln42' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [merged_conv_top.cpp:25]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [merged_conv_top.cpp:25]   --->   Operation 24 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln25 = call void @conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4, i32 %outTileW_read, i70 %tmp_s, i64 %mul_ln25, i6 %trunc_ln25, i32 %weight_0_0, i32 %weight_0_1, i32 %weight_0_2, i32 %weight_1_0, i32 %weight_1_1, i32 %weight_1_2, i32 %weight_2_0, i32 %weight_2_1, i32 %weight_2_2, i32 %stride_read, i9 %tmp_35, i32 %outData, i32 %inData_0_0, i32 %inData_0_1, i32 %inData_0_2, i32 %inData_1_0, i32 %inData_1_1, i32 %inData_1_2, i32 %inData_2_0, i32 %inData_2_1, i32 %inData_2_2" [merged_conv_top.cpp:25]   --->   Operation 25 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_26_2" [merged_conv_top.cpp:25]   --->   Operation 26 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.420ns
The critical path consists of the following:
	wire read operation ('outTileW_read', merged_conv_top.cpp:25) on port 'outTileW' (merged_conv_top.cpp:25) [25]  (0.000 ns)
	'mul' operation 64 bit ('mul_ln25', merged_conv_top.cpp:25) [29]  (3.420 ns)

 <State 2>: 1.200ns
The critical path consists of the following:
	'load' operation 7 bit ('ic', merged_conv_top.cpp:25) on local variable 'ic', merged_conv_top.cpp:25 [34]  (0.000 ns)
	'add' operation 7 bit ('add_ln25', merged_conv_top.cpp:25) [36]  (0.773 ns)
	'store' operation 0 bit ('store_ln25', merged_conv_top.cpp:25) of variable 'add_ln25', merged_conv_top.cpp:25 on local variable 'ic', merged_conv_top.cpp:25 [44]  (0.427 ns)

 <State 3>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
