name: HPDMA
description: High-performance direct memory access controller
groupName: HPDMA
registers:
  - name: HPDMA_SECCFGR
    displayName: HPDMA_SECCFGR
    description: HPDMA secure configuration register
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEC0
        description: secure state of channel x
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: non-secure
            value: 0
          - name: B_0x1
            description: secure
            value: 1
      - name: SEC1
        description: secure state of channel x
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: non-secure
            value: 0
          - name: B_0x1
            description: secure
            value: 1
      - name: SEC2
        description: secure state of channel x
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: non-secure
            value: 0
          - name: B_0x1
            description: secure
            value: 1
      - name: SEC3
        description: secure state of channel x
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: non-secure
            value: 0
          - name: B_0x1
            description: secure
            value: 1
      - name: SEC4
        description: secure state of channel x
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: non-secure
            value: 0
          - name: B_0x1
            description: secure
            value: 1
      - name: SEC5
        description: secure state of channel x
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: non-secure
            value: 0
          - name: B_0x1
            description: secure
            value: 1
      - name: SEC6
        description: secure state of channel x
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: non-secure
            value: 0
          - name: B_0x1
            description: secure
            value: 1
      - name: SEC7
        description: secure state of channel x
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: non-secure
            value: 0
          - name: B_0x1
            description: secure
            value: 1
      - name: SEC8
        description: secure state of channel x
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: non-secure
            value: 0
          - name: B_0x1
            description: secure
            value: 1
      - name: SEC9
        description: secure state of channel x
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: non-secure
            value: 0
          - name: B_0x1
            description: secure
            value: 1
      - name: SEC10
        description: secure state of channel x
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: non-secure
            value: 0
          - name: B_0x1
            description: secure
            value: 1
      - name: SEC11
        description: secure state of channel x
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: non-secure
            value: 0
          - name: B_0x1
            description: secure
            value: 1
      - name: SEC12
        description: secure state of channel x
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: non-secure
            value: 0
          - name: B_0x1
            description: secure
            value: 1
      - name: SEC13
        description: secure state of channel x
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: non-secure
            value: 0
          - name: B_0x1
            description: secure
            value: 1
      - name: SEC14
        description: secure state of channel x
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: non-secure
            value: 0
          - name: B_0x1
            description: secure
            value: 1
      - name: SEC15
        description: secure state of channel x
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: non-secure
            value: 0
          - name: B_0x1
            description: secure
            value: 1
  - name: HPDMA_PRIVCFGR
    displayName: HPDMA_PRIVCFGR
    description: HPDMA privileged configuration register
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PRIV0
        description: privileged state of channel x
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: unprivileged
            value: 0
          - name: B_0x1
            description: privileged
            value: 1
      - name: PRIV1
        description: privileged state of channel x
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: unprivileged
            value: 0
          - name: B_0x1
            description: privileged
            value: 1
      - name: PRIV2
        description: privileged state of channel x
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: unprivileged
            value: 0
          - name: B_0x1
            description: privileged
            value: 1
      - name: PRIV3
        description: privileged state of channel x
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: unprivileged
            value: 0
          - name: B_0x1
            description: privileged
            value: 1
      - name: PRIV4
        description: privileged state of channel x
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: unprivileged
            value: 0
          - name: B_0x1
            description: privileged
            value: 1
      - name: PRIV5
        description: privileged state of channel x
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: unprivileged
            value: 0
          - name: B_0x1
            description: privileged
            value: 1
      - name: PRIV6
        description: privileged state of channel x
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: unprivileged
            value: 0
          - name: B_0x1
            description: privileged
            value: 1
      - name: PRIV7
        description: privileged state of channel x
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: unprivileged
            value: 0
          - name: B_0x1
            description: privileged
            value: 1
      - name: PRIV8
        description: privileged state of channel x
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: unprivileged
            value: 0
          - name: B_0x1
            description: privileged
            value: 1
      - name: PRIV9
        description: privileged state of channel x
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: unprivileged
            value: 0
          - name: B_0x1
            description: privileged
            value: 1
      - name: PRIV10
        description: privileged state of channel x
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: unprivileged
            value: 0
          - name: B_0x1
            description: privileged
            value: 1
      - name: PRIV11
        description: privileged state of channel x
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: unprivileged
            value: 0
          - name: B_0x1
            description: privileged
            value: 1
      - name: PRIV12
        description: privileged state of channel x
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: unprivileged
            value: 0
          - name: B_0x1
            description: privileged
            value: 1
      - name: PRIV13
        description: privileged state of channel x
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: unprivileged
            value: 0
          - name: B_0x1
            description: privileged
            value: 1
      - name: PRIV14
        description: privileged state of channel x
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: unprivileged
            value: 0
          - name: B_0x1
            description: privileged
            value: 1
      - name: PRIV15
        description: privileged state of channel x
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: unprivileged
            value: 0
          - name: B_0x1
            description: privileged
            value: 1
  - name: HPDMA_RCFGLOCKR
    displayName: HPDMA_RCFGLOCKR
    description: HPDMA configuration lock register
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LOCK0
        description: lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: secure privilege and CID configuration of the channel x is writable.
            value: 0
          - name: B_0x1
            description: secure privilege and CID configuration of the channel x is not writable.
            value: 1
      - name: LOCK1
        description: lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: secure privilege and CID configuration of the channel x is writable.
            value: 0
          - name: B_0x1
            description: secure privilege and CID configuration of the channel x is not writable.
            value: 1
      - name: LOCK2
        description: lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: secure privilege and CID configuration of the channel x is writable.
            value: 0
          - name: B_0x1
            description: secure privilege and CID configuration of the channel x is not writable.
            value: 1
      - name: LOCK3
        description: lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: secure privilege and CID configuration of the channel x is writable.
            value: 0
          - name: B_0x1
            description: secure privilege and CID configuration of the channel x is not writable.
            value: 1
      - name: LOCK4
        description: lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: secure privilege and CID configuration of the channel x is writable.
            value: 0
          - name: B_0x1
            description: secure privilege and CID configuration of the channel x is not writable.
            value: 1
      - name: LOCK5
        description: lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: secure privilege and CID configuration of the channel x is writable.
            value: 0
          - name: B_0x1
            description: secure privilege and CID configuration of the channel x is not writable.
            value: 1
      - name: LOCK6
        description: lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: secure privilege and CID configuration of the channel x is writable.
            value: 0
          - name: B_0x1
            description: secure privilege and CID configuration of the channel x is not writable.
            value: 1
      - name: LOCK7
        description: lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: secure privilege and CID configuration of the channel x is writable.
            value: 0
          - name: B_0x1
            description: secure privilege and CID configuration of the channel x is not writable.
            value: 1
      - name: LOCK8
        description: lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: secure privilege and CID configuration of the channel x is writable.
            value: 0
          - name: B_0x1
            description: secure privilege and CID configuration of the channel x is not writable.
            value: 1
      - name: LOCK9
        description: lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: secure privilege and CID configuration of the channel x is writable.
            value: 0
          - name: B_0x1
            description: secure privilege and CID configuration of the channel x is not writable.
            value: 1
      - name: LOCK10
        description: lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: secure privilege and CID configuration of the channel x is writable.
            value: 0
          - name: B_0x1
            description: secure privilege and CID configuration of the channel x is not writable.
            value: 1
      - name: LOCK11
        description: lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: secure privilege and CID configuration of the channel x is writable.
            value: 0
          - name: B_0x1
            description: secure privilege and CID configuration of the channel x is not writable.
            value: 1
      - name: LOCK12
        description: lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: secure privilege and CID configuration of the channel x is writable.
            value: 0
          - name: B_0x1
            description: secure privilege and CID configuration of the channel x is not writable.
            value: 1
      - name: LOCK13
        description: lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: secure privilege and CID configuration of the channel x is writable.
            value: 0
          - name: B_0x1
            description: secure privilege and CID configuration of the channel x is not writable.
            value: 1
      - name: LOCK14
        description: lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: secure privilege and CID configuration of the channel x is writable.
            value: 0
          - name: B_0x1
            description: secure privilege and CID configuration of the channel x is not writable.
            value: 1
      - name: LOCK15
        description: lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: secure privilege and CID configuration of the channel x is writable.
            value: 0
          - name: B_0x1
            description: secure privilege and CID configuration of the channel x is not writable.
            value: 1
  - name: HPDMA_MISR
    displayName: HPDMA_MISR
    description: HPDMA non-secure masked interrupt status register
    addressOffset: 12
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MIS0
        description: masked interrupt status of channel x
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on channel x
            value: 1
      - name: MIS1
        description: masked interrupt status of channel x
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on channel x
            value: 1
      - name: MIS2
        description: masked interrupt status of channel x
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on channel x
            value: 1
      - name: MIS3
        description: masked interrupt status of channel x
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on channel x
            value: 1
      - name: MIS4
        description: masked interrupt status of channel x
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on channel x
            value: 1
      - name: MIS5
        description: masked interrupt status of channel x
        bitOffset: 5
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on channel x
            value: 1
      - name: MIS6
        description: masked interrupt status of channel x
        bitOffset: 6
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on channel x
            value: 1
      - name: MIS7
        description: masked interrupt status of channel x
        bitOffset: 7
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on channel x
            value: 1
      - name: MIS8
        description: masked interrupt status of channel x
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on channel x
            value: 1
      - name: MIS9
        description: masked interrupt status of channel x
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on channel x
            value: 1
      - name: MIS10
        description: masked interrupt status of channel x
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on channel x
            value: 1
      - name: MIS11
        description: masked interrupt status of channel x
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on channel x
            value: 1
      - name: MIS12
        description: masked interrupt status of channel x
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on channel x
            value: 1
      - name: MIS13
        description: masked interrupt status of channel x
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on channel x
            value: 1
      - name: MIS14
        description: masked interrupt status of channel x
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on channel x
            value: 1
      - name: MIS15
        description: masked interrupt status of channel x
        bitOffset: 15
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on channel x
            value: 1
  - name: HPDMA_SMISR
    displayName: HPDMA_SMISR
    description: HPDMA secure masked interrupt status register
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MIS0
        description: masked interrupt status of the secure channel x
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on the secure channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on the secure channel x
            value: 1
      - name: MIS1
        description: masked interrupt status of the secure channel x
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on the secure channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on the secure channel x
            value: 1
      - name: MIS2
        description: masked interrupt status of the secure channel x
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on the secure channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on the secure channel x
            value: 1
      - name: MIS3
        description: masked interrupt status of the secure channel x
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on the secure channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on the secure channel x
            value: 1
      - name: MIS4
        description: masked interrupt status of the secure channel x
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on the secure channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on the secure channel x
            value: 1
      - name: MIS5
        description: masked interrupt status of the secure channel x
        bitOffset: 5
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on the secure channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on the secure channel x
            value: 1
      - name: MIS6
        description: masked interrupt status of the secure channel x
        bitOffset: 6
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on the secure channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on the secure channel x
            value: 1
      - name: MIS7
        description: masked interrupt status of the secure channel x
        bitOffset: 7
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on the secure channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on the secure channel x
            value: 1
      - name: MIS8
        description: masked interrupt status of the secure channel x
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on the secure channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on the secure channel x
            value: 1
      - name: MIS9
        description: masked interrupt status of the secure channel x
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on the secure channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on the secure channel x
            value: 1
      - name: MIS10
        description: masked interrupt status of the secure channel x
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on the secure channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on the secure channel x
            value: 1
      - name: MIS11
        description: masked interrupt status of the secure channel x
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on the secure channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on the secure channel x
            value: 1
      - name: MIS12
        description: masked interrupt status of the secure channel x
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on the secure channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on the secure channel x
            value: 1
      - name: MIS13
        description: masked interrupt status of the secure channel x
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on the secure channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on the secure channel x
            value: 1
      - name: MIS14
        description: masked interrupt status of the secure channel x
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on the secure channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on the secure channel x
            value: 1
      - name: MIS15
        description: masked interrupt status of the secure channel x
        bitOffset: 15
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no interrupt occurred on the secure channel x
            value: 0
          - name: B_0x1
            description: an interrupt occurred on the secure channel x
            value: 1
  - name: HPDMA_C0LBAR
    displayName: HPDMA_C0LBAR
    description: HPDMA channel 0 linked-list base address register
    addressOffset: 80
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of HPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C0CIDCFGR
    displayName: HPDMA_C0CIDCFGR
    description: HPDMA channel 0 CID register
    addressOffset: 84
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFEN
        description: CID filtering enable of the channel x
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID filtering disabled for when accessing a channel x register/field
            value: 0
          - name: B_0x1
            description: CID filtering enabled for when accessing a channel x register/field
            value: 1
      - name: SEM_EN
        description: semaphore mode enable (for the CID allocation policy to the channel x)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: semaphore mode disabled. CID allocation policy to the channel x is defined by SCID[1:0].
            value: 0
          - name: B_0x1
            description: semaphore mode enabled. CID allocation policy to the channel x is defined by the white-listed allocation pool SEM_WLIST_CIDx and HPDMA_CxSEMCR.SEM_MUTEX.
            value: 1
      - name: SCID
        description: allocate a static/single CID to the channel x (for when the channel x CID configuration is not in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 allocated to the channel x
            value: 0
          - name: B_0x1
            description: CID1 allocated to the channel x
            value: 1
          - name: B_0x2
            description: CID2 allocated to the channel x
            value: 2
          - name: B_0x3
            description: CID3 allocated to the channel x
            value: 3
          - name: B_0x4
            description: CID4 allocated to the channel x
            value: 4
          - name: B_0x5
            description: CID5 allocated to the channel x
            value: 5
          - name: B_0x6
            description: CID6 allocated to the channel x
            value: 6
      - name: SEM_WLIST_CID0
        description: white-listed CID0 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID0 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID1
        description: white-listed CID1 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID1 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID1 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID2
        description: white-listed CID2 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID2 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID2 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID3
        description: white-listed CID3 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID3 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID3 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID4
        description: white-listed CID4 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID4 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID4 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID5
        description: white-listed CID5 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID5 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID5 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID6
        description: white-listed CID6 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID6 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID6 white-listed in the semaphore-based CID allocation pool
            value: 1
  - name: HPDMA_C0SEMCR
    displayName: HPDMA_C0SEMCR
    description: HPDMA channel 0 semaphore control register
    addressOffset: 88
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEM_MUTEX
        description: mutual exclusion semaphore for the CID allocation of the channel x (in semaphore mode)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0_WRITE
            description: release the control of the channel x (in semaphore mode) to any white-listed CID
            value: 0
          - name: B_0x1_WRITE
            description: take the control of the channel x (in semaphore mode), from one of the white-listed CID pool
            value: 1
      - name: SEM_CCID
        description: current CID allocated to the channel x (in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CID0 is the last white-listed CID that took the control of the channel x.
            value: 0
          - name: B_0x1
            description: CID1 is the last white-listed CID that took the control of the channel x.
            value: 1
          - name: B_0x2
            description: CID2 is the last white-listed CID that took the control of the channel x.
            value: 2
          - name: B_0x3
            description: CID3 is the last white-listed CID that took the control of the channel x.
            value: 3
          - name: B_0x4
            description: CID4 is the last white-listed CID that took the control of the channel x.
            value: 4
          - name: B_0x5
            description: CID5 is the last white-listed CID that took the control of the channel x.
            value: 5
          - name: B_0x6
            description: CID6 is the last white-listed CID that took the control of the channel x.
            value: 6
  - name: HPDMA_C0FCR
    displayName: HPDMA_C0FCR
    description: HPDMA channel 0 flag clear register
    addressOffset: 92
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: HPDMA_C0SR
    displayName: HPDMA_C0SR
    description: HPDMA channel 0 status register
    addressOffset: 96
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: idle flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: transfer complete flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: half transfer flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: monitored FIFO level
        bitOffset: 16
        bitWidth: 9
        access: read-only
  - name: HPDMA_C0CR
    displayName: HPDMA_C0CR
    description: HPDMA channel 0 control register
    addressOffset: 100
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: suspend
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: Link step mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (HPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 = UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then HPDMA_CxBR1.BNDT[15:0] = 0 and HPDMA_CxBR1.BRC[10:0] = 0 if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: linked-list allocated port
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: priority level of the channel x HPDMA transfer versus others
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: HPDMA_C0TR1
    displayName: HPDMA_C0TR1
    description: HPDMA channel 0 transfer register 1
    addressOffset: 144
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: binary logarithm of the source data width of a burst in bytes
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If SAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: SINC
        description: source incrementing burst
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: source burst length minus 1, between 0 and 63
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: padding/alignment mode
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_PAM_1
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1_PAM_1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
      - name: SBX
        description: source byte exchange within the unaligned half-word of each source word
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word of each source word are exchanged.
            value: 1
      - name: SAP
        description: source allocated port
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: security attribute of the HPDMA transfer from the source
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: binary logarithm of the destination data width of a burst, in bytes
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If DAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: DINC
        description: destination incrementing burst
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: destination burst length minus 1, between 0 and 63
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: destination byte exchange
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each destination half-word.
            value: 1
      - name: DHX
        description: destination half-word exchange
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no half-word-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in each destination word.
            value: 1
      - name: DWX
        description: destination word exchange
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no word-based exchanged within double-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) words are exchanged in each destination double-word.
            value: 1
      - name: DAP
        description: destination allocated port
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: security attribute of the HPDMA transfer to the destination
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
  - name: HPDMA_C0TR2
    displayName: HPDMA_C0TR2
    description: HPDMA channel 0 transfer register 2
    addressOffset: 148
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: hardware request selection
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: SWREQ
        description: software request
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[7:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[7:0] is ignored.
            value: 1
      - name: DREQ
        description: destination hardware request
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request signal taken into account by the HPDMA transfer scheduler over the source/read port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral (request signal taken into account by the HPDMA transfer scheduler over the destination/write port)
            value: 1
      - name: BREQ
        description: Block hardware request
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see Section 15.3.4).
            value: 1
      - name: PFREQ
        description: Hardware request in peripheral flow control mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in HPDMA control mode. The HPDMA is programmed with HPDMA_CxCBR1.BNDT[15:0] and this is internally used by the hardware for the block transfer completion.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in peripheral control mode. The HPDMA block transfer can be early completed by the peripheral itself (see Section 15.3.5 for more details).
            value: 1
      - name: TRIGM
        description: trigger mode
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with HPDMA_CxBR1.BRC[10:0]  different  0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: trigger event input selection
        bitOffset: 16
        bitWidth: 7
        access: read-write
      - name: TRIGPOL
        description: trigger event polarity
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: transfer complete event mode
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when HPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when HPDMA_CxBR1.BRC[10:0] = 0 and HPDMA_CxBR1.BNDT[15:0] = 0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address HPDMA_CxLLR.LA[15:2] to zero and clears all the HPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: HPDMA_C0BR1
    displayName: HPDMA_C0BR1
    description: HPDMA channel 0 block register 1
    addressOffset: 152
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: HPDMA_C0SAR
    displayName: HPDMA_C0SAR
    description: HPDMA channel 0 source address register
    addressOffset: 156
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C0DAR
    displayName: HPDMA_C0DAR
    description: HPDMA channel 0 destination address register
    addressOffset: 160
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C0LLR
    displayName: HPDMA_C0LLR
    description: HPDMA channel 0 linked-list address register
    addressOffset: 204
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: pointer (16-bit low-significant address) to the next linked-list data structure
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: Update HPDMA_CxLLR register from memory
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxLLR update
            value: 1
      - name: UDA
        description: Update HPDMA_CxDAR register from memory
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxDAR update
            value: 1
      - name: USA
        description: update HPDMA_CxSAR from memory
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxSAR update
            value: 1
      - name: UB1
        description: Update HPDMA_CxBR1 from memory
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR1 update from memory (HPDMA_CxBR1.BNDT[15:0] restored if any link transfer)
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: Update HPDMA_CxTR2 from memory
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: Update HPDMA_CxTR1 from memory
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR1 update
            value: 1
  - name: HPDMA_C1LBAR
    displayName: HPDMA_C1LBAR
    description: HPDMA channel 1 linked-list base address register
    addressOffset: 208
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of HPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C1CIDCFGR
    displayName: HPDMA_C1CIDCFGR
    description: HPDMA channel 1 CID register
    addressOffset: 212
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFEN
        description: CID filtering enable of the channel x
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID filtering disabled for when accessing a channel x register/field
            value: 0
          - name: B_0x1
            description: CID filtering enabled for when accessing a channel x register/field
            value: 1
      - name: SEM_EN
        description: semaphore mode enable (for the CID allocation policy to the channel x)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: semaphore mode disabled. CID allocation policy to the channel x is defined by SCID[1:0].
            value: 0
          - name: B_0x1
            description: semaphore mode enabled. CID allocation policy to the channel x is defined by the white-listed allocation pool SEM_WLIST_CIDx and HPDMA_CxSEMCR.SEM_MUTEX.
            value: 1
      - name: SCID
        description: allocate a static/single CID to the channel x (for when the channel x CID configuration is not in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 allocated to the channel x
            value: 0
          - name: B_0x1
            description: CID1 allocated to the channel x
            value: 1
          - name: B_0x2
            description: CID2 allocated to the channel x
            value: 2
          - name: B_0x3
            description: CID3 allocated to the channel x
            value: 3
          - name: B_0x4
            description: CID4 allocated to the channel x
            value: 4
          - name: B_0x5
            description: CID5 allocated to the channel x
            value: 5
          - name: B_0x6
            description: CID6 allocated to the channel x
            value: 6
      - name: SEM_WLIST_CID0
        description: white-listed CID0 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID0 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID1
        description: white-listed CID1 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID1 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID1 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID2
        description: white-listed CID2 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID2 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID2 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID3
        description: white-listed CID3 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID3 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID3 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID4
        description: white-listed CID4 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID4 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID4 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID5
        description: white-listed CID5 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID5 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID5 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID6
        description: white-listed CID6 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID6 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID6 white-listed in the semaphore-based CID allocation pool
            value: 1
  - name: HPDMA_C1SEMCR
    displayName: HPDMA_C1SEMCR
    description: HPDMA channel 1 semaphore control register
    addressOffset: 216
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEM_MUTEX
        description: mutual exclusion semaphore for the CID allocation of the channel x (in semaphore mode)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0_WRITE
            description: release the control of the channel x (in semaphore mode) to any white-listed CID
            value: 0
          - name: B_0x1_WRITE
            description: take the control of the channel x (in semaphore mode), from one of the white-listed CID pool
            value: 1
      - name: SEM_CCID
        description: current CID allocated to the channel x (in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CID0 is the last white-listed CID that took the control of the channel x.
            value: 0
          - name: B_0x1
            description: CID1 is the last white-listed CID that took the control of the channel x.
            value: 1
          - name: B_0x2
            description: CID2 is the last white-listed CID that took the control of the channel x.
            value: 2
          - name: B_0x3
            description: CID3 is the last white-listed CID that took the control of the channel x.
            value: 3
          - name: B_0x4
            description: CID4 is the last white-listed CID that took the control of the channel x.
            value: 4
          - name: B_0x5
            description: CID5 is the last white-listed CID that took the control of the channel x.
            value: 5
          - name: B_0x6
            description: CID6 is the last white-listed CID that took the control of the channel x.
            value: 6
  - name: HPDMA_C1FCR
    displayName: HPDMA_C1FCR
    description: HPDMA channel 1 flag clear register
    addressOffset: 220
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: HPDMA_C1SR
    displayName: HPDMA_C1SR
    description: HPDMA channel 1 status register
    addressOffset: 224
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: idle flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: transfer complete flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: half transfer flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: monitored FIFO level
        bitOffset: 16
        bitWidth: 9
        access: read-only
  - name: HPDMA_C1CR
    displayName: HPDMA_C1CR
    description: HPDMA channel 1 control register
    addressOffset: 228
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: suspend
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: Link step mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (HPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 = UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then HPDMA_CxBR1.BNDT[15:0] = 0 and HPDMA_CxBR1.BRC[10:0] = 0 if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: linked-list allocated port
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: priority level of the channel x HPDMA transfer versus others
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: HPDMA_C1TR1
    displayName: HPDMA_C1TR1
    description: HPDMA channel 1 transfer register 1
    addressOffset: 272
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: binary logarithm of the source data width of a burst in bytes
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If SAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: SINC
        description: source incrementing burst
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: source burst length minus 1, between 0 and 63
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: padding/alignment mode
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_PAM_1
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1_PAM_1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
      - name: SBX
        description: source byte exchange within the unaligned half-word of each source word
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word of each source word are exchanged.
            value: 1
      - name: SAP
        description: source allocated port
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: security attribute of the HPDMA transfer from the source
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: binary logarithm of the destination data width of a burst, in bytes
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If DAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: DINC
        description: destination incrementing burst
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: destination burst length minus 1, between 0 and 63
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: destination byte exchange
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each destination half-word.
            value: 1
      - name: DHX
        description: destination half-word exchange
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no half-word-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in each destination word.
            value: 1
      - name: DWX
        description: destination word exchange
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no word-based exchanged within double-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) words are exchanged in each destination double-word.
            value: 1
      - name: DAP
        description: destination allocated port
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: security attribute of the HPDMA transfer to the destination
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
  - name: HPDMA_C1TR2
    displayName: HPDMA_C1TR2
    description: HPDMA channel 1 transfer register 2
    addressOffset: 276
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: hardware request selection
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: SWREQ
        description: software request
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[7:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[7:0] is ignored.
            value: 1
      - name: DREQ
        description: destination hardware request
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request signal taken into account by the HPDMA transfer scheduler over the source/read port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral (request signal taken into account by the HPDMA transfer scheduler over the destination/write port)
            value: 1
      - name: BREQ
        description: Block hardware request
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see Section 15.3.4).
            value: 1
      - name: PFREQ
        description: Hardware request in peripheral flow control mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in HPDMA control mode. The HPDMA is programmed with HPDMA_CxCBR1.BNDT[15:0] and this is internally used by the hardware for the block transfer completion.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in peripheral control mode. The HPDMA block transfer can be early completed by the peripheral itself (see Section 15.3.5 for more details).
            value: 1
      - name: TRIGM
        description: trigger mode
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with HPDMA_CxBR1.BRC[10:0]  different  0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: trigger event input selection
        bitOffset: 16
        bitWidth: 7
        access: read-write
      - name: TRIGPOL
        description: trigger event polarity
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: transfer complete event mode
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when HPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when HPDMA_CxBR1.BRC[10:0] = 0 and HPDMA_CxBR1.BNDT[15:0] = 0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address HPDMA_CxLLR.LA[15:2] to zero and clears all the HPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: HPDMA_C1BR1
    displayName: HPDMA_C1BR1
    description: HPDMA channel 1 block register 1
    addressOffset: 280
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: HPDMA_C1SAR
    displayName: HPDMA_C1SAR
    description: HPDMA channel 1 source address register
    addressOffset: 284
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C1DAR
    displayName: HPDMA_C1DAR
    description: HPDMA channel 1 destination address register
    addressOffset: 288
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C1LLR
    displayName: HPDMA_C1LLR
    description: HPDMA channel 1 linked-list address register
    addressOffset: 332
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: pointer (16-bit low-significant address) to the next linked-list data structure
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: Update HPDMA_CxLLR register from memory
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxLLR update
            value: 1
      - name: UDA
        description: Update HPDMA_CxDAR register from memory
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxDAR update
            value: 1
      - name: USA
        description: update HPDMA_CxSAR from memory
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxSAR update
            value: 1
      - name: UB1
        description: Update HPDMA_CxBR1 from memory
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR1 update from memory (HPDMA_CxBR1.BNDT[15:0] restored if any link transfer)
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: Update HPDMA_CxTR2 from memory
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: Update HPDMA_CxTR1 from memory
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR1 update
            value: 1
  - name: HPDMA_C2LBAR
    displayName: HPDMA_C2LBAR
    description: HPDMA channel 2 linked-list base address register
    addressOffset: 336
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of HPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C2CIDCFGR
    displayName: HPDMA_C2CIDCFGR
    description: HPDMA channel 2 CID register
    addressOffset: 340
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFEN
        description: CID filtering enable of the channel x
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID filtering disabled for when accessing a channel x register/field
            value: 0
          - name: B_0x1
            description: CID filtering enabled for when accessing a channel x register/field
            value: 1
      - name: SEM_EN
        description: semaphore mode enable (for the CID allocation policy to the channel x)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: semaphore mode disabled. CID allocation policy to the channel x is defined by SCID[1:0].
            value: 0
          - name: B_0x1
            description: semaphore mode enabled. CID allocation policy to the channel x is defined by the white-listed allocation pool SEM_WLIST_CIDx and HPDMA_CxSEMCR.SEM_MUTEX.
            value: 1
      - name: SCID
        description: allocate a static/single CID to the channel x (for when the channel x CID configuration is not in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 allocated to the channel x
            value: 0
          - name: B_0x1
            description: CID1 allocated to the channel x
            value: 1
          - name: B_0x2
            description: CID2 allocated to the channel x
            value: 2
          - name: B_0x3
            description: CID3 allocated to the channel x
            value: 3
          - name: B_0x4
            description: CID4 allocated to the channel x
            value: 4
          - name: B_0x5
            description: CID5 allocated to the channel x
            value: 5
          - name: B_0x6
            description: CID6 allocated to the channel x
            value: 6
      - name: SEM_WLIST_CID0
        description: white-listed CID0 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID0 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID1
        description: white-listed CID1 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID1 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID1 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID2
        description: white-listed CID2 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID2 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID2 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID3
        description: white-listed CID3 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID3 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID3 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID4
        description: white-listed CID4 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID4 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID4 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID5
        description: white-listed CID5 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID5 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID5 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID6
        description: white-listed CID6 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID6 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID6 white-listed in the semaphore-based CID allocation pool
            value: 1
  - name: HPDMA_C2SEMCR
    displayName: HPDMA_C2SEMCR
    description: HPDMA channel 2 semaphore control register
    addressOffset: 344
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEM_MUTEX
        description: mutual exclusion semaphore for the CID allocation of the channel x (in semaphore mode)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0_WRITE
            description: release the control of the channel x (in semaphore mode) to any white-listed CID
            value: 0
          - name: B_0x1_WRITE
            description: take the control of the channel x (in semaphore mode), from one of the white-listed CID pool
            value: 1
      - name: SEM_CCID
        description: current CID allocated to the channel x (in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CID0 is the last white-listed CID that took the control of the channel x.
            value: 0
          - name: B_0x1
            description: CID1 is the last white-listed CID that took the control of the channel x.
            value: 1
          - name: B_0x2
            description: CID2 is the last white-listed CID that took the control of the channel x.
            value: 2
          - name: B_0x3
            description: CID3 is the last white-listed CID that took the control of the channel x.
            value: 3
          - name: B_0x4
            description: CID4 is the last white-listed CID that took the control of the channel x.
            value: 4
          - name: B_0x5
            description: CID5 is the last white-listed CID that took the control of the channel x.
            value: 5
          - name: B_0x6
            description: CID6 is the last white-listed CID that took the control of the channel x.
            value: 6
  - name: HPDMA_C2FCR
    displayName: HPDMA_C2FCR
    description: HPDMA channel 2 flag clear register
    addressOffset: 348
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: HPDMA_C2SR
    displayName: HPDMA_C2SR
    description: HPDMA channel 2 status register
    addressOffset: 352
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: idle flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: transfer complete flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: half transfer flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: monitored FIFO level
        bitOffset: 16
        bitWidth: 9
        access: read-only
  - name: HPDMA_C2CR
    displayName: HPDMA_C2CR
    description: HPDMA channel 2 control register
    addressOffset: 356
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: suspend
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: Link step mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (HPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 = UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then HPDMA_CxBR1.BNDT[15:0] = 0 and HPDMA_CxBR1.BRC[10:0] = 0 if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: linked-list allocated port
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: priority level of the channel x HPDMA transfer versus others
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: HPDMA_C2TR1
    displayName: HPDMA_C2TR1
    description: HPDMA channel 2 transfer register 1
    addressOffset: 400
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: binary logarithm of the source data width of a burst in bytes
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If SAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: SINC
        description: source incrementing burst
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: source burst length minus 1, between 0 and 63
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: padding/alignment mode
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_PAM_1
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1_PAM_1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
      - name: SBX
        description: source byte exchange within the unaligned half-word of each source word
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word of each source word are exchanged.
            value: 1
      - name: SAP
        description: source allocated port
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: security attribute of the HPDMA transfer from the source
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: binary logarithm of the destination data width of a burst, in bytes
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If DAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: DINC
        description: destination incrementing burst
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: destination burst length minus 1, between 0 and 63
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: destination byte exchange
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each destination half-word.
            value: 1
      - name: DHX
        description: destination half-word exchange
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no half-word-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in each destination word.
            value: 1
      - name: DWX
        description: destination word exchange
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no word-based exchanged within double-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) words are exchanged in each destination double-word.
            value: 1
      - name: DAP
        description: destination allocated port
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: security attribute of the HPDMA transfer to the destination
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
  - name: HPDMA_C2TR2
    displayName: HPDMA_C2TR2
    description: HPDMA channel 2 transfer register 2
    addressOffset: 404
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: hardware request selection
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: SWREQ
        description: software request
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[7:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[7:0] is ignored.
            value: 1
      - name: DREQ
        description: destination hardware request
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request signal taken into account by the HPDMA transfer scheduler over the source/read port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral (request signal taken into account by the HPDMA transfer scheduler over the destination/write port)
            value: 1
      - name: BREQ
        description: Block hardware request
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see Section 15.3.4).
            value: 1
      - name: PFREQ
        description: Hardware request in peripheral flow control mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in HPDMA control mode. The HPDMA is programmed with HPDMA_CxCBR1.BNDT[15:0] and this is internally used by the hardware for the block transfer completion.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in peripheral control mode. The HPDMA block transfer can be early completed by the peripheral itself (see Section 15.3.5 for more details).
            value: 1
      - name: TRIGM
        description: trigger mode
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with HPDMA_CxBR1.BRC[10:0]  different  0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: trigger event input selection
        bitOffset: 16
        bitWidth: 7
        access: read-write
      - name: TRIGPOL
        description: trigger event polarity
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: transfer complete event mode
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when HPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when HPDMA_CxBR1.BRC[10:0] = 0 and HPDMA_CxBR1.BNDT[15:0] = 0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address HPDMA_CxLLR.LA[15:2] to zero and clears all the HPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: HPDMA_C2BR1
    displayName: HPDMA_C2BR1
    description: HPDMA channel 2 block register 1
    addressOffset: 408
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: HPDMA_C2SAR
    displayName: HPDMA_C2SAR
    description: HPDMA channel 2 source address register
    addressOffset: 412
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C2DAR
    displayName: HPDMA_C2DAR
    description: HPDMA channel 2 destination address register
    addressOffset: 416
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C2LLR
    displayName: HPDMA_C2LLR
    description: HPDMA channel 2 linked-list address register
    addressOffset: 460
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: pointer (16-bit low-significant address) to the next linked-list data structure
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: Update HPDMA_CxLLR register from memory
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxLLR update
            value: 1
      - name: UDA
        description: Update HPDMA_CxDAR register from memory
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxDAR update
            value: 1
      - name: USA
        description: update HPDMA_CxSAR from memory
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxSAR update
            value: 1
      - name: UB1
        description: Update HPDMA_CxBR1 from memory
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR1 update from memory (HPDMA_CxBR1.BNDT[15:0] restored if any link transfer)
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: Update HPDMA_CxTR2 from memory
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: Update HPDMA_CxTR1 from memory
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR1 update
            value: 1
  - name: HPDMA_C3LBAR
    displayName: HPDMA_C3LBAR
    description: HPDMA channel 3 linked-list base address register
    addressOffset: 464
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of HPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C3CIDCFGR
    displayName: HPDMA_C3CIDCFGR
    description: HPDMA channel 3 CID register
    addressOffset: 468
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFEN
        description: CID filtering enable of the channel x
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID filtering disabled for when accessing a channel x register/field
            value: 0
          - name: B_0x1
            description: CID filtering enabled for when accessing a channel x register/field
            value: 1
      - name: SEM_EN
        description: semaphore mode enable (for the CID allocation policy to the channel x)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: semaphore mode disabled. CID allocation policy to the channel x is defined by SCID[1:0].
            value: 0
          - name: B_0x1
            description: semaphore mode enabled. CID allocation policy to the channel x is defined by the white-listed allocation pool SEM_WLIST_CIDx and HPDMA_CxSEMCR.SEM_MUTEX.
            value: 1
      - name: SCID
        description: allocate a static/single CID to the channel x (for when the channel x CID configuration is not in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 allocated to the channel x
            value: 0
          - name: B_0x1
            description: CID1 allocated to the channel x
            value: 1
          - name: B_0x2
            description: CID2 allocated to the channel x
            value: 2
          - name: B_0x3
            description: CID3 allocated to the channel x
            value: 3
          - name: B_0x4
            description: CID4 allocated to the channel x
            value: 4
          - name: B_0x5
            description: CID5 allocated to the channel x
            value: 5
          - name: B_0x6
            description: CID6 allocated to the channel x
            value: 6
      - name: SEM_WLIST_CID0
        description: white-listed CID0 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID0 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID1
        description: white-listed CID1 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID1 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID1 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID2
        description: white-listed CID2 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID2 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID2 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID3
        description: white-listed CID3 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID3 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID3 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID4
        description: white-listed CID4 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID4 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID4 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID5
        description: white-listed CID5 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID5 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID5 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID6
        description: white-listed CID6 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID6 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID6 white-listed in the semaphore-based CID allocation pool
            value: 1
  - name: HPDMA_C3SEMCR
    displayName: HPDMA_C3SEMCR
    description: HPDMA channel 3 semaphore control register
    addressOffset: 472
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEM_MUTEX
        description: mutual exclusion semaphore for the CID allocation of the channel x (in semaphore mode)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0_WRITE
            description: release the control of the channel x (in semaphore mode) to any white-listed CID
            value: 0
          - name: B_0x1_WRITE
            description: take the control of the channel x (in semaphore mode), from one of the white-listed CID pool
            value: 1
      - name: SEM_CCID
        description: current CID allocated to the channel x (in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CID0 is the last white-listed CID that took the control of the channel x.
            value: 0
          - name: B_0x1
            description: CID1 is the last white-listed CID that took the control of the channel x.
            value: 1
          - name: B_0x2
            description: CID2 is the last white-listed CID that took the control of the channel x.
            value: 2
          - name: B_0x3
            description: CID3 is the last white-listed CID that took the control of the channel x.
            value: 3
          - name: B_0x4
            description: CID4 is the last white-listed CID that took the control of the channel x.
            value: 4
          - name: B_0x5
            description: CID5 is the last white-listed CID that took the control of the channel x.
            value: 5
          - name: B_0x6
            description: CID6 is the last white-listed CID that took the control of the channel x.
            value: 6
  - name: HPDMA_C3FCR
    displayName: HPDMA_C3FCR
    description: HPDMA channel 3 flag clear register
    addressOffset: 476
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: HPDMA_C3SR
    displayName: HPDMA_C3SR
    description: HPDMA channel 3 status register
    addressOffset: 480
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: idle flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: transfer complete flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: half transfer flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: monitored FIFO level
        bitOffset: 16
        bitWidth: 9
        access: read-only
  - name: HPDMA_C3CR
    displayName: HPDMA_C3CR
    description: HPDMA channel 3 control register
    addressOffset: 484
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: suspend
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: Link step mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (HPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 = UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then HPDMA_CxBR1.BNDT[15:0] = 0 and HPDMA_CxBR1.BRC[10:0] = 0 if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: linked-list allocated port
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: priority level of the channel x HPDMA transfer versus others
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: HPDMA_C3TR1
    displayName: HPDMA_C3TR1
    description: HPDMA channel 3 transfer register 1
    addressOffset: 528
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: binary logarithm of the source data width of a burst in bytes
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If SAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: SINC
        description: source incrementing burst
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: source burst length minus 1, between 0 and 63
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: padding/alignment mode
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_PAM_1
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1_PAM_1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
      - name: SBX
        description: source byte exchange within the unaligned half-word of each source word
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word of each source word are exchanged.
            value: 1
      - name: SAP
        description: source allocated port
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: security attribute of the HPDMA transfer from the source
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: binary logarithm of the destination data width of a burst, in bytes
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If DAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: DINC
        description: destination incrementing burst
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: destination burst length minus 1, between 0 and 63
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: destination byte exchange
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each destination half-word.
            value: 1
      - name: DHX
        description: destination half-word exchange
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no half-word-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in each destination word.
            value: 1
      - name: DWX
        description: destination word exchange
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no word-based exchanged within double-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) words are exchanged in each destination double-word.
            value: 1
      - name: DAP
        description: destination allocated port
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: security attribute of the HPDMA transfer to the destination
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
  - name: HPDMA_C3TR2
    displayName: HPDMA_C3TR2
    description: HPDMA channel 3 transfer register 2
    addressOffset: 532
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: hardware request selection
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: SWREQ
        description: software request
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[7:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[7:0] is ignored.
            value: 1
      - name: DREQ
        description: destination hardware request
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request signal taken into account by the HPDMA transfer scheduler over the source/read port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral (request signal taken into account by the HPDMA transfer scheduler over the destination/write port)
            value: 1
      - name: BREQ
        description: Block hardware request
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see Section 15.3.4).
            value: 1
      - name: PFREQ
        description: Hardware request in peripheral flow control mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in HPDMA control mode. The HPDMA is programmed with HPDMA_CxCBR1.BNDT[15:0] and this is internally used by the hardware for the block transfer completion.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in peripheral control mode. The HPDMA block transfer can be early completed by the peripheral itself (see Section 15.3.5 for more details).
            value: 1
      - name: TRIGM
        description: trigger mode
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with HPDMA_CxBR1.BRC[10:0]  different  0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: trigger event input selection
        bitOffset: 16
        bitWidth: 7
        access: read-write
      - name: TRIGPOL
        description: trigger event polarity
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: transfer complete event mode
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when HPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when HPDMA_CxBR1.BRC[10:0] = 0 and HPDMA_CxBR1.BNDT[15:0] = 0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address HPDMA_CxLLR.LA[15:2] to zero and clears all the HPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: HPDMA_C3BR1
    displayName: HPDMA_C3BR1
    description: HPDMA channel 3 block register 1
    addressOffset: 536
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: HPDMA_C3SAR
    displayName: HPDMA_C3SAR
    description: HPDMA channel 3 source address register
    addressOffset: 540
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C3DAR
    displayName: HPDMA_C3DAR
    description: HPDMA channel 3 destination address register
    addressOffset: 544
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C3LLR
    displayName: HPDMA_C3LLR
    description: HPDMA channel 3 linked-list address register
    addressOffset: 588
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: pointer (16-bit low-significant address) to the next linked-list data structure
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: Update HPDMA_CxLLR register from memory
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxLLR update
            value: 1
      - name: UDA
        description: Update HPDMA_CxDAR register from memory
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxDAR update
            value: 1
      - name: USA
        description: update HPDMA_CxSAR from memory
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxSAR update
            value: 1
      - name: UB1
        description: Update HPDMA_CxBR1 from memory
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR1 update from memory (HPDMA_CxBR1.BNDT[15:0] restored if any link transfer)
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: Update HPDMA_CxTR2 from memory
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: Update HPDMA_CxTR1 from memory
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR1 update
            value: 1
  - name: HPDMA_C4LBAR
    displayName: HPDMA_C4LBAR
    description: HPDMA channel 4 linked-list base address register
    addressOffset: 592
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of HPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C4CIDCFGR
    displayName: HPDMA_C4CIDCFGR
    description: HPDMA channel 4 CID register
    addressOffset: 596
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFEN
        description: CID filtering enable of the channel x
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID filtering disabled for when accessing a channel x register/field
            value: 0
          - name: B_0x1
            description: CID filtering enabled for when accessing a channel x register/field
            value: 1
      - name: SEM_EN
        description: semaphore mode enable (for the CID allocation policy to the channel x)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: semaphore mode disabled. CID allocation policy to the channel x is defined by SCID[1:0].
            value: 0
          - name: B_0x1
            description: semaphore mode enabled. CID allocation policy to the channel x is defined by the white-listed allocation pool SEM_WLIST_CIDx and HPDMA_CxSEMCR.SEM_MUTEX.
            value: 1
      - name: SCID
        description: allocate a static/single CID to the channel x (for when the channel x CID configuration is not in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 allocated to the channel x
            value: 0
          - name: B_0x1
            description: CID1 allocated to the channel x
            value: 1
          - name: B_0x2
            description: CID2 allocated to the channel x
            value: 2
          - name: B_0x3
            description: CID3 allocated to the channel x
            value: 3
          - name: B_0x4
            description: CID4 allocated to the channel x
            value: 4
          - name: B_0x5
            description: CID5 allocated to the channel x
            value: 5
          - name: B_0x6
            description: CID6 allocated to the channel x
            value: 6
      - name: SEM_WLIST_CID0
        description: white-listed CID0 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID0 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID1
        description: white-listed CID1 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID1 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID1 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID2
        description: white-listed CID2 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID2 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID2 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID3
        description: white-listed CID3 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID3 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID3 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID4
        description: white-listed CID4 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID4 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID4 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID5
        description: white-listed CID5 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID5 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID5 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID6
        description: white-listed CID6 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID6 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID6 white-listed in the semaphore-based CID allocation pool
            value: 1
  - name: HPDMA_C4SEMCR
    displayName: HPDMA_C4SEMCR
    description: HPDMA channel 4 semaphore control register
    addressOffset: 600
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEM_MUTEX
        description: mutual exclusion semaphore for the CID allocation of the channel x (in semaphore mode)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0_WRITE
            description: release the control of the channel x (in semaphore mode) to any white-listed CID
            value: 0
          - name: B_0x1_WRITE
            description: take the control of the channel x (in semaphore mode), from one of the white-listed CID pool
            value: 1
      - name: SEM_CCID
        description: current CID allocated to the channel x (in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CID0 is the last white-listed CID that took the control of the channel x.
            value: 0
          - name: B_0x1
            description: CID1 is the last white-listed CID that took the control of the channel x.
            value: 1
          - name: B_0x2
            description: CID2 is the last white-listed CID that took the control of the channel x.
            value: 2
          - name: B_0x3
            description: CID3 is the last white-listed CID that took the control of the channel x.
            value: 3
          - name: B_0x4
            description: CID4 is the last white-listed CID that took the control of the channel x.
            value: 4
          - name: B_0x5
            description: CID5 is the last white-listed CID that took the control of the channel x.
            value: 5
          - name: B_0x6
            description: CID6 is the last white-listed CID that took the control of the channel x.
            value: 6
  - name: HPDMA_C4FCR
    displayName: HPDMA_C4FCR
    description: HPDMA channel 4 flag clear register
    addressOffset: 604
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: HPDMA_C4SR
    displayName: HPDMA_C4SR
    description: HPDMA channel 4 status register
    addressOffset: 608
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: idle flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: transfer complete flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: half transfer flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: monitored FIFO level
        bitOffset: 16
        bitWidth: 9
        access: read-only
  - name: HPDMA_C4CR
    displayName: HPDMA_C4CR
    description: HPDMA channel 4 control register
    addressOffset: 612
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: suspend
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: Link step mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (HPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 = UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then HPDMA_CxBR1.BNDT[15:0] = 0 and HPDMA_CxBR1.BRC[10:0] = 0 if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: linked-list allocated port
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: priority level of the channel x HPDMA transfer versus others
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: HPDMA_C4TR1
    displayName: HPDMA_C4TR1
    description: HPDMA channel 4 transfer register 1
    addressOffset: 656
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: binary logarithm of the source data width of a burst in bytes
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If SAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: SINC
        description: source incrementing burst
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: source burst length minus 1, between 0 and 63
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: padding/alignment mode
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_PAM_1
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1_PAM_1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
      - name: SBX
        description: source byte exchange within the unaligned half-word of each source word
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word of each source word are exchanged.
            value: 1
      - name: SAP
        description: source allocated port
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: security attribute of the HPDMA transfer from the source
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: binary logarithm of the destination data width of a burst, in bytes
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If DAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: DINC
        description: destination incrementing burst
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: destination burst length minus 1, between 0 and 63
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: destination byte exchange
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each destination half-word.
            value: 1
      - name: DHX
        description: destination half-word exchange
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no half-word-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in each destination word.
            value: 1
      - name: DWX
        description: destination word exchange
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no word-based exchanged within double-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) words are exchanged in each destination double-word.
            value: 1
      - name: DAP
        description: destination allocated port
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: security attribute of the HPDMA transfer to the destination
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
  - name: HPDMA_C4TR2
    displayName: HPDMA_C4TR2
    description: HPDMA channel 4 transfer register 2
    addressOffset: 660
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: hardware request selection
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: SWREQ
        description: software request
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[7:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[7:0] is ignored.
            value: 1
      - name: DREQ
        description: destination hardware request
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request signal taken into account by the HPDMA transfer scheduler over the source/read port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral (request signal taken into account by the HPDMA transfer scheduler over the destination/write port)
            value: 1
      - name: BREQ
        description: Block hardware request
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see Section 15.3.4).
            value: 1
      - name: PFREQ
        description: Hardware request in peripheral flow control mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in HPDMA control mode. The HPDMA is programmed with HPDMA_CxCBR1.BNDT[15:0] and this is internally used by the hardware for the block transfer completion.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in peripheral control mode. The HPDMA block transfer can be early completed by the peripheral itself (see Section 15.3.5 for more details).
            value: 1
      - name: TRIGM
        description: trigger mode
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with HPDMA_CxBR1.BRC[10:0]  different  0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: trigger event input selection
        bitOffset: 16
        bitWidth: 7
        access: read-write
      - name: TRIGPOL
        description: trigger event polarity
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: transfer complete event mode
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when HPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when HPDMA_CxBR1.BRC[10:0] = 0 and HPDMA_CxBR1.BNDT[15:0] = 0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address HPDMA_CxLLR.LA[15:2] to zero and clears all the HPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: HPDMA_C4BR1
    displayName: HPDMA_C4BR1
    description: HPDMA channel 4 block register 1
    addressOffset: 664
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: HPDMA_C4SAR
    displayName: HPDMA_C4SAR
    description: HPDMA channel 4 source address register
    addressOffset: 668
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C4DAR
    displayName: HPDMA_C4DAR
    description: HPDMA channel 4 destination address register
    addressOffset: 672
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C4LLR
    displayName: HPDMA_C4LLR
    description: HPDMA channel 4 linked-list address register
    addressOffset: 716
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: pointer (16-bit low-significant address) to the next linked-list data structure
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: Update HPDMA_CxLLR register from memory
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxLLR update
            value: 1
      - name: UDA
        description: Update HPDMA_CxDAR register from memory
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxDAR update
            value: 1
      - name: USA
        description: update HPDMA_CxSAR from memory
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxSAR update
            value: 1
      - name: UB1
        description: Update HPDMA_CxBR1 from memory
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR1 update from memory (HPDMA_CxBR1.BNDT[15:0] restored if any link transfer)
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: Update HPDMA_CxTR2 from memory
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: Update HPDMA_CxTR1 from memory
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR1 update
            value: 1
  - name: HPDMA_C5LBAR
    displayName: HPDMA_C5LBAR
    description: HPDMA channel 5 linked-list base address register
    addressOffset: 720
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of HPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C5CIDCFGR
    displayName: HPDMA_C5CIDCFGR
    description: HPDMA channel 5 CID register
    addressOffset: 724
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFEN
        description: CID filtering enable of the channel x
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID filtering disabled for when accessing a channel x register/field
            value: 0
          - name: B_0x1
            description: CID filtering enabled for when accessing a channel x register/field
            value: 1
      - name: SEM_EN
        description: semaphore mode enable (for the CID allocation policy to the channel x)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: semaphore mode disabled. CID allocation policy to the channel x is defined by SCID[1:0].
            value: 0
          - name: B_0x1
            description: semaphore mode enabled. CID allocation policy to the channel x is defined by the white-listed allocation pool SEM_WLIST_CIDx and HPDMA_CxSEMCR.SEM_MUTEX.
            value: 1
      - name: SCID
        description: allocate a static/single CID to the channel x (for when the channel x CID configuration is not in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 allocated to the channel x
            value: 0
          - name: B_0x1
            description: CID1 allocated to the channel x
            value: 1
          - name: B_0x2
            description: CID2 allocated to the channel x
            value: 2
          - name: B_0x3
            description: CID3 allocated to the channel x
            value: 3
          - name: B_0x4
            description: CID4 allocated to the channel x
            value: 4
          - name: B_0x5
            description: CID5 allocated to the channel x
            value: 5
          - name: B_0x6
            description: CID6 allocated to the channel x
            value: 6
      - name: SEM_WLIST_CID0
        description: white-listed CID0 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID0 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID1
        description: white-listed CID1 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID1 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID1 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID2
        description: white-listed CID2 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID2 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID2 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID3
        description: white-listed CID3 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID3 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID3 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID4
        description: white-listed CID4 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID4 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID4 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID5
        description: white-listed CID5 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID5 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID5 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID6
        description: white-listed CID6 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID6 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID6 white-listed in the semaphore-based CID allocation pool
            value: 1
  - name: HPDMA_C5SEMCR
    displayName: HPDMA_C5SEMCR
    description: HPDMA channel 5 semaphore control register
    addressOffset: 728
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEM_MUTEX
        description: mutual exclusion semaphore for the CID allocation of the channel x (in semaphore mode)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0_WRITE
            description: release the control of the channel x (in semaphore mode) to any white-listed CID
            value: 0
          - name: B_0x1_WRITE
            description: take the control of the channel x (in semaphore mode), from one of the white-listed CID pool
            value: 1
      - name: SEM_CCID
        description: current CID allocated to the channel x (in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CID0 is the last white-listed CID that took the control of the channel x.
            value: 0
          - name: B_0x1
            description: CID1 is the last white-listed CID that took the control of the channel x.
            value: 1
          - name: B_0x2
            description: CID2 is the last white-listed CID that took the control of the channel x.
            value: 2
          - name: B_0x3
            description: CID3 is the last white-listed CID that took the control of the channel x.
            value: 3
          - name: B_0x4
            description: CID4 is the last white-listed CID that took the control of the channel x.
            value: 4
          - name: B_0x5
            description: CID5 is the last white-listed CID that took the control of the channel x.
            value: 5
          - name: B_0x6
            description: CID6 is the last white-listed CID that took the control of the channel x.
            value: 6
  - name: HPDMA_C5FCR
    displayName: HPDMA_C5FCR
    description: HPDMA channel 5 flag clear register
    addressOffset: 732
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: HPDMA_C5SR
    displayName: HPDMA_C5SR
    description: HPDMA channel 5 status register
    addressOffset: 736
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: idle flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: transfer complete flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: half transfer flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: monitored FIFO level
        bitOffset: 16
        bitWidth: 9
        access: read-only
  - name: HPDMA_C5CR
    displayName: HPDMA_C5CR
    description: HPDMA channel 5 control register
    addressOffset: 740
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: suspend
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: Link step mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (HPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 = UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then HPDMA_CxBR1.BNDT[15:0] = 0 and HPDMA_CxBR1.BRC[10:0] = 0 if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: linked-list allocated port
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: priority level of the channel x HPDMA transfer versus others
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: HPDMA_C5TR1
    displayName: HPDMA_C5TR1
    description: HPDMA channel 5 transfer register 1
    addressOffset: 784
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: binary logarithm of the source data width of a burst in bytes
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If SAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: SINC
        description: source incrementing burst
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: source burst length minus 1, between 0 and 63
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: padding/alignment mode
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_PAM_1
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1_PAM_1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
      - name: SBX
        description: source byte exchange within the unaligned half-word of each source word
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word of each source word are exchanged.
            value: 1
      - name: SAP
        description: source allocated port
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: security attribute of the HPDMA transfer from the source
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: binary logarithm of the destination data width of a burst, in bytes
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If DAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: DINC
        description: destination incrementing burst
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: destination burst length minus 1, between 0 and 63
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: destination byte exchange
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each destination half-word.
            value: 1
      - name: DHX
        description: destination half-word exchange
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no half-word-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in each destination word.
            value: 1
      - name: DWX
        description: destination word exchange
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no word-based exchanged within double-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) words are exchanged in each destination double-word.
            value: 1
      - name: DAP
        description: destination allocated port
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: security attribute of the HPDMA transfer to the destination
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
  - name: HPDMA_C5TR2
    displayName: HPDMA_C5TR2
    description: HPDMA channel 5 transfer register 2
    addressOffset: 788
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: hardware request selection
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: SWREQ
        description: software request
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[7:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[7:0] is ignored.
            value: 1
      - name: DREQ
        description: destination hardware request
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request signal taken into account by the HPDMA transfer scheduler over the source/read port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral (request signal taken into account by the HPDMA transfer scheduler over the destination/write port)
            value: 1
      - name: BREQ
        description: Block hardware request
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see Section 15.3.4).
            value: 1
      - name: PFREQ
        description: Hardware request in peripheral flow control mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in HPDMA control mode. The HPDMA is programmed with HPDMA_CxCBR1.BNDT[15:0] and this is internally used by the hardware for the block transfer completion.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in peripheral control mode. The HPDMA block transfer can be early completed by the peripheral itself (see Section 15.3.5 for more details).
            value: 1
      - name: TRIGM
        description: trigger mode
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with HPDMA_CxBR1.BRC[10:0]  different  0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: trigger event input selection
        bitOffset: 16
        bitWidth: 7
        access: read-write
      - name: TRIGPOL
        description: trigger event polarity
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: transfer complete event mode
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when HPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when HPDMA_CxBR1.BRC[10:0] = 0 and HPDMA_CxBR1.BNDT[15:0] = 0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address HPDMA_CxLLR.LA[15:2] to zero and clears all the HPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: HPDMA_C5BR1
    displayName: HPDMA_C5BR1
    description: HPDMA channel 5 block register 1
    addressOffset: 792
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: HPDMA_C5SAR
    displayName: HPDMA_C5SAR
    description: HPDMA channel 5 source address register
    addressOffset: 796
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C5DAR
    displayName: HPDMA_C5DAR
    description: HPDMA channel 5 destination address register
    addressOffset: 800
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C5LLR
    displayName: HPDMA_C5LLR
    description: HPDMA channel 5 linked-list address register
    addressOffset: 844
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: pointer (16-bit low-significant address) to the next linked-list data structure
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: Update HPDMA_CxLLR register from memory
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxLLR update
            value: 1
      - name: UDA
        description: Update HPDMA_CxDAR register from memory
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxDAR update
            value: 1
      - name: USA
        description: update HPDMA_CxSAR from memory
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxSAR update
            value: 1
      - name: UB1
        description: Update HPDMA_CxBR1 from memory
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR1 update from memory (HPDMA_CxBR1.BNDT[15:0] restored if any link transfer)
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: Update HPDMA_CxTR2 from memory
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: Update HPDMA_CxTR1 from memory
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR1 update
            value: 1
  - name: HPDMA_C6LBAR
    displayName: HPDMA_C6LBAR
    description: HPDMA channel 6 linked-list base address register
    addressOffset: 848
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of HPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C6CIDCFGR
    displayName: HPDMA_C6CIDCFGR
    description: HPDMA channel 6 CID register
    addressOffset: 852
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFEN
        description: CID filtering enable of the channel x
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID filtering disabled for when accessing a channel x register/field
            value: 0
          - name: B_0x1
            description: CID filtering enabled for when accessing a channel x register/field
            value: 1
      - name: SEM_EN
        description: semaphore mode enable (for the CID allocation policy to the channel x)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: semaphore mode disabled. CID allocation policy to the channel x is defined by SCID[1:0].
            value: 0
          - name: B_0x1
            description: semaphore mode enabled. CID allocation policy to the channel x is defined by the white-listed allocation pool SEM_WLIST_CIDx and HPDMA_CxSEMCR.SEM_MUTEX.
            value: 1
      - name: SCID
        description: allocate a static/single CID to the channel x (for when the channel x CID configuration is not in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 allocated to the channel x
            value: 0
          - name: B_0x1
            description: CID1 allocated to the channel x
            value: 1
          - name: B_0x2
            description: CID2 allocated to the channel x
            value: 2
          - name: B_0x3
            description: CID3 allocated to the channel x
            value: 3
          - name: B_0x4
            description: CID4 allocated to the channel x
            value: 4
          - name: B_0x5
            description: CID5 allocated to the channel x
            value: 5
          - name: B_0x6
            description: CID6 allocated to the channel x
            value: 6
      - name: SEM_WLIST_CID0
        description: white-listed CID0 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID0 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID1
        description: white-listed CID1 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID1 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID1 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID2
        description: white-listed CID2 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID2 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID2 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID3
        description: white-listed CID3 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID3 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID3 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID4
        description: white-listed CID4 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID4 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID4 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID5
        description: white-listed CID5 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID5 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID5 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID6
        description: white-listed CID6 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID6 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID6 white-listed in the semaphore-based CID allocation pool
            value: 1
  - name: HPDMA_C6SEMCR
    displayName: HPDMA_C6SEMCR
    description: HPDMA channel 6 semaphore control register
    addressOffset: 856
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEM_MUTEX
        description: mutual exclusion semaphore for the CID allocation of the channel x (in semaphore mode)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0_WRITE
            description: release the control of the channel x (in semaphore mode) to any white-listed CID
            value: 0
          - name: B_0x1_WRITE
            description: take the control of the channel x (in semaphore mode), from one of the white-listed CID pool
            value: 1
      - name: SEM_CCID
        description: current CID allocated to the channel x (in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CID0 is the last white-listed CID that took the control of the channel x.
            value: 0
          - name: B_0x1
            description: CID1 is the last white-listed CID that took the control of the channel x.
            value: 1
          - name: B_0x2
            description: CID2 is the last white-listed CID that took the control of the channel x.
            value: 2
          - name: B_0x3
            description: CID3 is the last white-listed CID that took the control of the channel x.
            value: 3
          - name: B_0x4
            description: CID4 is the last white-listed CID that took the control of the channel x.
            value: 4
          - name: B_0x5
            description: CID5 is the last white-listed CID that took the control of the channel x.
            value: 5
          - name: B_0x6
            description: CID6 is the last white-listed CID that took the control of the channel x.
            value: 6
  - name: HPDMA_C6FCR
    displayName: HPDMA_C6FCR
    description: HPDMA channel 6 flag clear register
    addressOffset: 860
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: HPDMA_C6SR
    displayName: HPDMA_C6SR
    description: HPDMA channel 6 status register
    addressOffset: 864
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: idle flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: transfer complete flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: half transfer flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: monitored FIFO level
        bitOffset: 16
        bitWidth: 9
        access: read-only
  - name: HPDMA_C6CR
    displayName: HPDMA_C6CR
    description: HPDMA channel 6 control register
    addressOffset: 868
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: suspend
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: Link step mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (HPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 = UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then HPDMA_CxBR1.BNDT[15:0] = 0 and HPDMA_CxBR1.BRC[10:0] = 0 if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: linked-list allocated port
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: priority level of the channel x HPDMA transfer versus others
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: HPDMA_C6TR1
    displayName: HPDMA_C6TR1
    description: HPDMA channel 6 transfer register 1
    addressOffset: 912
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: binary logarithm of the source data width of a burst in bytes
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If SAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: SINC
        description: source incrementing burst
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: source burst length minus 1, between 0 and 63
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: padding/alignment mode
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_PAM_1
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1_PAM_1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
      - name: SBX
        description: source byte exchange within the unaligned half-word of each source word
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word of each source word are exchanged.
            value: 1
      - name: SAP
        description: source allocated port
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: security attribute of the HPDMA transfer from the source
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: binary logarithm of the destination data width of a burst, in bytes
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If DAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: DINC
        description: destination incrementing burst
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: destination burst length minus 1, between 0 and 63
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: destination byte exchange
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each destination half-word.
            value: 1
      - name: DHX
        description: destination half-word exchange
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no half-word-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in each destination word.
            value: 1
      - name: DWX
        description: destination word exchange
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no word-based exchanged within double-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) words are exchanged in each destination double-word.
            value: 1
      - name: DAP
        description: destination allocated port
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: security attribute of the HPDMA transfer to the destination
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
  - name: HPDMA_C6TR2
    displayName: HPDMA_C6TR2
    description: HPDMA channel 6 transfer register 2
    addressOffset: 916
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: hardware request selection
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: SWREQ
        description: software request
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[7:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[7:0] is ignored.
            value: 1
      - name: DREQ
        description: destination hardware request
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request signal taken into account by the HPDMA transfer scheduler over the source/read port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral (request signal taken into account by the HPDMA transfer scheduler over the destination/write port)
            value: 1
      - name: BREQ
        description: Block hardware request
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see Section 15.3.4).
            value: 1
      - name: PFREQ
        description: Hardware request in peripheral flow control mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in HPDMA control mode. The HPDMA is programmed with HPDMA_CxCBR1.BNDT[15:0] and this is internally used by the hardware for the block transfer completion.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in peripheral control mode. The HPDMA block transfer can be early completed by the peripheral itself (see Section 15.3.5 for more details).
            value: 1
      - name: TRIGM
        description: trigger mode
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with HPDMA_CxBR1.BRC[10:0]  different  0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: trigger event input selection
        bitOffset: 16
        bitWidth: 7
        access: read-write
      - name: TRIGPOL
        description: trigger event polarity
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: transfer complete event mode
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when HPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when HPDMA_CxBR1.BRC[10:0] = 0 and HPDMA_CxBR1.BNDT[15:0] = 0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address HPDMA_CxLLR.LA[15:2] to zero and clears all the HPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: HPDMA_C6BR1
    displayName: HPDMA_C6BR1
    description: HPDMA channel 6 block register 1
    addressOffset: 920
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: HPDMA_C6SAR
    displayName: HPDMA_C6SAR
    description: HPDMA channel 6 source address register
    addressOffset: 924
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C6DAR
    displayName: HPDMA_C6DAR
    description: HPDMA channel 6 destination address register
    addressOffset: 928
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C6LLR
    displayName: HPDMA_C6LLR
    description: HPDMA channel 6 linked-list address register
    addressOffset: 972
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: pointer (16-bit low-significant address) to the next linked-list data structure
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: Update HPDMA_CxLLR register from memory
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxLLR update
            value: 1
      - name: UDA
        description: Update HPDMA_CxDAR register from memory
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxDAR update
            value: 1
      - name: USA
        description: update HPDMA_CxSAR from memory
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxSAR update
            value: 1
      - name: UB1
        description: Update HPDMA_CxBR1 from memory
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR1 update from memory (HPDMA_CxBR1.BNDT[15:0] restored if any link transfer)
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: Update HPDMA_CxTR2 from memory
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: Update HPDMA_CxTR1 from memory
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR1 update
            value: 1
  - name: HPDMA_C7LBAR
    displayName: HPDMA_C7LBAR
    description: HPDMA channel 7 linked-list base address register
    addressOffset: 976
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of HPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C7CIDCFGR
    displayName: HPDMA_C7CIDCFGR
    description: HPDMA channel 7 CID register
    addressOffset: 980
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFEN
        description: CID filtering enable of the channel x
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID filtering disabled for when accessing a channel x register/field
            value: 0
          - name: B_0x1
            description: CID filtering enabled for when accessing a channel x register/field
            value: 1
      - name: SEM_EN
        description: semaphore mode enable (for the CID allocation policy to the channel x)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: semaphore mode disabled. CID allocation policy to the channel x is defined by SCID[1:0].
            value: 0
          - name: B_0x1
            description: semaphore mode enabled. CID allocation policy to the channel x is defined by the white-listed allocation pool SEM_WLIST_CIDx and HPDMA_CxSEMCR.SEM_MUTEX.
            value: 1
      - name: SCID
        description: allocate a static/single CID to the channel x (for when the channel x CID configuration is not in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 allocated to the channel x
            value: 0
          - name: B_0x1
            description: CID1 allocated to the channel x
            value: 1
          - name: B_0x2
            description: CID2 allocated to the channel x
            value: 2
          - name: B_0x3
            description: CID3 allocated to the channel x
            value: 3
          - name: B_0x4
            description: CID4 allocated to the channel x
            value: 4
          - name: B_0x5
            description: CID5 allocated to the channel x
            value: 5
          - name: B_0x6
            description: CID6 allocated to the channel x
            value: 6
      - name: SEM_WLIST_CID0
        description: white-listed CID0 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID0 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID1
        description: white-listed CID1 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID1 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID1 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID2
        description: white-listed CID2 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID2 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID2 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID3
        description: white-listed CID3 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID3 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID3 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID4
        description: white-listed CID4 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID4 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID4 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID5
        description: white-listed CID5 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID5 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID5 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID6
        description: white-listed CID6 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID6 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID6 white-listed in the semaphore-based CID allocation pool
            value: 1
  - name: HPDMA_C7SEMCR
    displayName: HPDMA_C7SEMCR
    description: HPDMA channel 7 semaphore control register
    addressOffset: 984
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEM_MUTEX
        description: mutual exclusion semaphore for the CID allocation of the channel x (in semaphore mode)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0_WRITE
            description: release the control of the channel x (in semaphore mode) to any white-listed CID
            value: 0
          - name: B_0x1_WRITE
            description: take the control of the channel x (in semaphore mode), from one of the white-listed CID pool
            value: 1
      - name: SEM_CCID
        description: current CID allocated to the channel x (in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CID0 is the last white-listed CID that took the control of the channel x.
            value: 0
          - name: B_0x1
            description: CID1 is the last white-listed CID that took the control of the channel x.
            value: 1
          - name: B_0x2
            description: CID2 is the last white-listed CID that took the control of the channel x.
            value: 2
          - name: B_0x3
            description: CID3 is the last white-listed CID that took the control of the channel x.
            value: 3
          - name: B_0x4
            description: CID4 is the last white-listed CID that took the control of the channel x.
            value: 4
          - name: B_0x5
            description: CID5 is the last white-listed CID that took the control of the channel x.
            value: 5
          - name: B_0x6
            description: CID6 is the last white-listed CID that took the control of the channel x.
            value: 6
  - name: HPDMA_C7FCR
    displayName: HPDMA_C7FCR
    description: HPDMA channel 7 flag clear register
    addressOffset: 988
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: HPDMA_C7SR
    displayName: HPDMA_C7SR
    description: HPDMA channel 7 status register
    addressOffset: 992
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: idle flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: transfer complete flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: half transfer flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: monitored FIFO level
        bitOffset: 16
        bitWidth: 9
        access: read-only
  - name: HPDMA_C7CR
    displayName: HPDMA_C7CR
    description: HPDMA channel 7 control register
    addressOffset: 996
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: suspend
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: Link step mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (HPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 = UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then HPDMA_CxBR1.BNDT[15:0] = 0 and HPDMA_CxBR1.BRC[10:0] = 0 if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: linked-list allocated port
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: priority level of the channel x HPDMA transfer versus others
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: HPDMA_C7TR1
    displayName: HPDMA_C7TR1
    description: HPDMA channel 7 transfer register 1
    addressOffset: 1040
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: binary logarithm of the source data width of a burst in bytes
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If SAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: SINC
        description: source incrementing burst
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: source burst length minus 1, between 0 and 63
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: padding/alignment mode
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_PAM_1
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1_PAM_1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
      - name: SBX
        description: source byte exchange within the unaligned half-word of each source word
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word of each source word are exchanged.
            value: 1
      - name: SAP
        description: source allocated port
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: security attribute of the HPDMA transfer from the source
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: binary logarithm of the destination data width of a burst, in bytes
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If DAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: DINC
        description: destination incrementing burst
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: destination burst length minus 1, between 0 and 63
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: destination byte exchange
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each destination half-word.
            value: 1
      - name: DHX
        description: destination half-word exchange
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no half-word-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in each destination word.
            value: 1
      - name: DWX
        description: destination word exchange
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no word-based exchanged within double-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) words are exchanged in each destination double-word.
            value: 1
      - name: DAP
        description: destination allocated port
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: security attribute of the HPDMA transfer to the destination
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
  - name: HPDMA_C7TR2
    displayName: HPDMA_C7TR2
    description: HPDMA channel 7 transfer register 2
    addressOffset: 1044
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: hardware request selection
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: SWREQ
        description: software request
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[7:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[7:0] is ignored.
            value: 1
      - name: DREQ
        description: destination hardware request
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request signal taken into account by the HPDMA transfer scheduler over the source/read port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral (request signal taken into account by the HPDMA transfer scheduler over the destination/write port)
            value: 1
      - name: BREQ
        description: Block hardware request
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see Section 15.3.4).
            value: 1
      - name: PFREQ
        description: Hardware request in peripheral flow control mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in HPDMA control mode. The HPDMA is programmed with HPDMA_CxCBR1.BNDT[15:0] and this is internally used by the hardware for the block transfer completion.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in peripheral control mode. The HPDMA block transfer can be early completed by the peripheral itself (see Section 15.3.5 for more details).
            value: 1
      - name: TRIGM
        description: trigger mode
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with HPDMA_CxBR1.BRC[10:0]  different  0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: trigger event input selection
        bitOffset: 16
        bitWidth: 7
        access: read-write
      - name: TRIGPOL
        description: trigger event polarity
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: transfer complete event mode
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when HPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when HPDMA_CxBR1.BRC[10:0] = 0 and HPDMA_CxBR1.BNDT[15:0] = 0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address HPDMA_CxLLR.LA[15:2] to zero and clears all the HPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: HPDMA_C7BR1
    displayName: HPDMA_C7BR1
    description: HPDMA channel 7 block register 1
    addressOffset: 1048
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: HPDMA_C7SAR
    displayName: HPDMA_C7SAR
    description: HPDMA channel 7 source address register
    addressOffset: 1052
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C7DAR
    displayName: HPDMA_C7DAR
    description: HPDMA channel 7 destination address register
    addressOffset: 1056
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C7LLR
    displayName: HPDMA_C7LLR
    description: HPDMA channel 7 linked-list address register
    addressOffset: 1100
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: pointer (16-bit low-significant address) to the next linked-list data structure
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: Update HPDMA_CxLLR register from memory
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxLLR update
            value: 1
      - name: UDA
        description: Update HPDMA_CxDAR register from memory
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxDAR update
            value: 1
      - name: USA
        description: update HPDMA_CxSAR from memory
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxSAR update
            value: 1
      - name: UB1
        description: Update HPDMA_CxBR1 from memory
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR1 update from memory (HPDMA_CxBR1.BNDT[15:0] restored if any link transfer)
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: Update HPDMA_CxTR2 from memory
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: Update HPDMA_CxTR1 from memory
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR1 update
            value: 1
  - name: HPDMA_C8LBAR
    displayName: HPDMA_C8LBAR
    description: HPDMA channel 8 linked-list base address register
    addressOffset: 1104
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of HPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C8CIDCFGR
    displayName: HPDMA_C8CIDCFGR
    description: HPDMA channel 8 CID register
    addressOffset: 1108
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFEN
        description: CID filtering enable of the channel x
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID filtering disabled for when accessing a channel x register/field
            value: 0
          - name: B_0x1
            description: CID filtering enabled for when accessing a channel x register/field
            value: 1
      - name: SEM_EN
        description: semaphore mode enable (for the CID allocation policy to the channel x)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: semaphore mode disabled. CID allocation policy to the channel x is defined by SCID[1:0].
            value: 0
          - name: B_0x1
            description: semaphore mode enabled. CID allocation policy to the channel x is defined by the white-listed allocation pool SEM_WLIST_CIDx and HPDMA_CxSEMCR.SEM_MUTEX.
            value: 1
      - name: SCID
        description: allocate a static/single CID to the channel x (for when the channel x CID configuration is not in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 allocated to the channel x
            value: 0
          - name: B_0x1
            description: CID1 allocated to the channel x
            value: 1
          - name: B_0x2
            description: CID2 allocated to the channel x
            value: 2
          - name: B_0x3
            description: CID3 allocated to the channel x
            value: 3
          - name: B_0x4
            description: CID4 allocated to the channel x
            value: 4
          - name: B_0x5
            description: CID5 allocated to the channel x
            value: 5
          - name: B_0x6
            description: CID6 allocated to the channel x
            value: 6
      - name: SEM_WLIST_CID0
        description: white-listed CID0 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID0 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID1
        description: white-listed CID1 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID1 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID1 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID2
        description: white-listed CID2 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID2 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID2 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID3
        description: white-listed CID3 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID3 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID3 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID4
        description: white-listed CID4 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID4 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID4 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID5
        description: white-listed CID5 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID5 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID5 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID6
        description: white-listed CID6 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID6 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID6 white-listed in the semaphore-based CID allocation pool
            value: 1
  - name: HPDMA_C8SEMCR
    displayName: HPDMA_C8SEMCR
    description: HPDMA channel 8 semaphore control register
    addressOffset: 1112
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEM_MUTEX
        description: mutual exclusion semaphore for the CID allocation of the channel x (in semaphore mode)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0_WRITE
            description: release the control of the channel x (in semaphore mode) to any white-listed CID
            value: 0
          - name: B_0x1_WRITE
            description: take the control of the channel x (in semaphore mode), from one of the white-listed CID pool
            value: 1
      - name: SEM_CCID
        description: current CID allocated to the channel x (in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CID0 is the last white-listed CID that took the control of the channel x.
            value: 0
          - name: B_0x1
            description: CID1 is the last white-listed CID that took the control of the channel x.
            value: 1
          - name: B_0x2
            description: CID2 is the last white-listed CID that took the control of the channel x.
            value: 2
          - name: B_0x3
            description: CID3 is the last white-listed CID that took the control of the channel x.
            value: 3
          - name: B_0x4
            description: CID4 is the last white-listed CID that took the control of the channel x.
            value: 4
          - name: B_0x5
            description: CID5 is the last white-listed CID that took the control of the channel x.
            value: 5
          - name: B_0x6
            description: CID6 is the last white-listed CID that took the control of the channel x.
            value: 6
  - name: HPDMA_C8FCR
    displayName: HPDMA_C8FCR
    description: HPDMA channel 8 flag clear register
    addressOffset: 1116
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: HPDMA_C8SR
    displayName: HPDMA_C8SR
    description: HPDMA channel 8 status register
    addressOffset: 1120
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: idle flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: transfer complete flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: half transfer flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: monitored FIFO level
        bitOffset: 16
        bitWidth: 9
        access: read-only
  - name: HPDMA_C8CR
    displayName: HPDMA_C8CR
    description: HPDMA channel 8 control register
    addressOffset: 1124
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: suspend
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: Link step mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (HPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 = UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then HPDMA_CxBR1.BNDT[15:0] = 0 and HPDMA_CxBR1.BRC[10:0] = 0 if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: linked-list allocated port
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: priority level of the channel x HPDMA transfer versus others
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: HPDMA_C8TR1
    displayName: HPDMA_C8TR1
    description: HPDMA channel 8 transfer register 1
    addressOffset: 1168
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: binary logarithm of the source data width of a burst in bytes
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If SAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: SINC
        description: source incrementing burst
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: source burst length minus 1, between 0 and 63
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: padding/alignment mode
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_PAM_1
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1_PAM_1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
      - name: SBX
        description: source byte exchange within the unaligned half-word of each source word
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word of each source word are exchanged.
            value: 1
      - name: SAP
        description: source allocated port
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: security attribute of the HPDMA transfer from the source
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: binary logarithm of the destination data width of a burst, in bytes
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If DAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: DINC
        description: destination incrementing burst
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: destination burst length minus 1, between 0 and 63
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: destination byte exchange
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each destination half-word.
            value: 1
      - name: DHX
        description: destination half-word exchange
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no half-word-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in each destination word.
            value: 1
      - name: DWX
        description: destination word exchange
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no word-based exchanged within double-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) words are exchanged in each destination double-word.
            value: 1
      - name: DAP
        description: destination allocated port
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: security attribute of the HPDMA transfer to the destination
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
  - name: HPDMA_C8TR2
    displayName: HPDMA_C8TR2
    description: HPDMA channel 8 transfer register 2
    addressOffset: 1172
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: hardware request selection
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: SWREQ
        description: software request
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[7:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[7:0] is ignored.
            value: 1
      - name: DREQ
        description: destination hardware request
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request signal taken into account by the HPDMA transfer scheduler over the source/read port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral (request signal taken into account by the HPDMA transfer scheduler over the destination/write port)
            value: 1
      - name: BREQ
        description: Block hardware request
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see Section 15.3.4).
            value: 1
      - name: PFREQ
        description: Hardware request in peripheral flow control mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in HPDMA control mode. The HPDMA is programmed with HPDMA_CxCBR1.BNDT[15:0] and this is internally used by the hardware for the block transfer completion.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in peripheral control mode. The HPDMA block transfer can be early completed by the peripheral itself (see Section 15.3.5 for more details).
            value: 1
      - name: TRIGM
        description: trigger mode
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with HPDMA_CxBR1.BRC[10:0]  different  0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: trigger event input selection
        bitOffset: 16
        bitWidth: 7
        access: read-write
      - name: TRIGPOL
        description: trigger event polarity
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: transfer complete event mode
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when HPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when HPDMA_CxBR1.BRC[10:0] = 0 and HPDMA_CxBR1.BNDT[15:0] = 0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address HPDMA_CxLLR.LA[15:2] to zero and clears all the HPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: HPDMA_C8BR1
    displayName: HPDMA_C8BR1
    description: HPDMA channel 8 block register 1
    addressOffset: 1176
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: HPDMA_C8SAR
    displayName: HPDMA_C8SAR
    description: HPDMA channel 8 source address register
    addressOffset: 1180
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C8DAR
    displayName: HPDMA_C8DAR
    description: HPDMA channel 8 destination address register
    addressOffset: 1184
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C8LLR
    displayName: HPDMA_C8LLR
    description: HPDMA channel 8 linked-list address register
    addressOffset: 1228
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: pointer (16-bit low-significant address) to the next linked-list data structure
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: Update HPDMA_CxLLR register from memory
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxLLR update
            value: 1
      - name: UDA
        description: Update HPDMA_CxDAR register from memory
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxDAR update
            value: 1
      - name: USA
        description: update HPDMA_CxSAR from memory
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxSAR update
            value: 1
      - name: UB1
        description: Update HPDMA_CxBR1 from memory
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR1 update from memory (HPDMA_CxBR1.BNDT[15:0] restored if any link transfer)
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: Update HPDMA_CxTR2 from memory
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: Update HPDMA_CxTR1 from memory
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR1 update
            value: 1
  - name: HPDMA_C9LBAR
    displayName: HPDMA_C9LBAR
    description: HPDMA channel 9 linked-list base address register
    addressOffset: 1232
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of HPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C9CIDCFGR
    displayName: HPDMA_C9CIDCFGR
    description: HPDMA channel 9 CID register
    addressOffset: 1236
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFEN
        description: CID filtering enable of the channel x
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID filtering disabled for when accessing a channel x register/field
            value: 0
          - name: B_0x1
            description: CID filtering enabled for when accessing a channel x register/field
            value: 1
      - name: SEM_EN
        description: semaphore mode enable (for the CID allocation policy to the channel x)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: semaphore mode disabled. CID allocation policy to the channel x is defined by SCID[1:0].
            value: 0
          - name: B_0x1
            description: semaphore mode enabled. CID allocation policy to the channel x is defined by the white-listed allocation pool SEM_WLIST_CIDx and HPDMA_CxSEMCR.SEM_MUTEX.
            value: 1
      - name: SCID
        description: allocate a static/single CID to the channel x (for when the channel x CID configuration is not in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 allocated to the channel x
            value: 0
          - name: B_0x1
            description: CID1 allocated to the channel x
            value: 1
          - name: B_0x2
            description: CID2 allocated to the channel x
            value: 2
          - name: B_0x3
            description: CID3 allocated to the channel x
            value: 3
          - name: B_0x4
            description: CID4 allocated to the channel x
            value: 4
          - name: B_0x5
            description: CID5 allocated to the channel x
            value: 5
          - name: B_0x6
            description: CID6 allocated to the channel x
            value: 6
      - name: SEM_WLIST_CID0
        description: white-listed CID0 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID0 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID1
        description: white-listed CID1 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID1 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID1 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID2
        description: white-listed CID2 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID2 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID2 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID3
        description: white-listed CID3 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID3 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID3 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID4
        description: white-listed CID4 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID4 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID4 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID5
        description: white-listed CID5 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID5 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID5 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID6
        description: white-listed CID6 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID6 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID6 white-listed in the semaphore-based CID allocation pool
            value: 1
  - name: HPDMA_C9SEMCR
    displayName: HPDMA_C9SEMCR
    description: HPDMA channel 9 semaphore control register
    addressOffset: 1240
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEM_MUTEX
        description: mutual exclusion semaphore for the CID allocation of the channel x (in semaphore mode)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0_WRITE
            description: release the control of the channel x (in semaphore mode) to any white-listed CID
            value: 0
          - name: B_0x1_WRITE
            description: take the control of the channel x (in semaphore mode), from one of the white-listed CID pool
            value: 1
      - name: SEM_CCID
        description: current CID allocated to the channel x (in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CID0 is the last white-listed CID that took the control of the channel x.
            value: 0
          - name: B_0x1
            description: CID1 is the last white-listed CID that took the control of the channel x.
            value: 1
          - name: B_0x2
            description: CID2 is the last white-listed CID that took the control of the channel x.
            value: 2
          - name: B_0x3
            description: CID3 is the last white-listed CID that took the control of the channel x.
            value: 3
          - name: B_0x4
            description: CID4 is the last white-listed CID that took the control of the channel x.
            value: 4
          - name: B_0x5
            description: CID5 is the last white-listed CID that took the control of the channel x.
            value: 5
          - name: B_0x6
            description: CID6 is the last white-listed CID that took the control of the channel x.
            value: 6
  - name: HPDMA_C9FCR
    displayName: HPDMA_C9FCR
    description: HPDMA channel 9 flag clear register
    addressOffset: 1244
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: HPDMA_C9SR
    displayName: HPDMA_C9SR
    description: HPDMA channel 9 status register
    addressOffset: 1248
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: idle flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: transfer complete flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: half transfer flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: monitored FIFO level
        bitOffset: 16
        bitWidth: 9
        access: read-only
  - name: HPDMA_C9CR
    displayName: HPDMA_C9CR
    description: HPDMA channel 9 control register
    addressOffset: 1252
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: suspend
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: Link step mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (HPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 = UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then HPDMA_CxBR1.BNDT[15:0] = 0 and HPDMA_CxBR1.BRC[10:0] = 0 if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: linked-list allocated port
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: priority level of the channel x HPDMA transfer versus others
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: HPDMA_C9TR1
    displayName: HPDMA_C9TR1
    description: HPDMA channel 9 transfer register 1
    addressOffset: 1296
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: binary logarithm of the source data width of a burst in bytes
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If SAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: SINC
        description: source incrementing burst
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: source burst length minus 1, between 0 and 63
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: padding/alignment mode
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_PAM_1
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1_PAM_1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
      - name: SBX
        description: source byte exchange within the unaligned half-word of each source word
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word of each source word are exchanged.
            value: 1
      - name: SAP
        description: source allocated port
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: security attribute of the HPDMA transfer from the source
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: binary logarithm of the destination data width of a burst, in bytes
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If DAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: DINC
        description: destination incrementing burst
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: destination burst length minus 1, between 0 and 63
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: destination byte exchange
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each destination half-word.
            value: 1
      - name: DHX
        description: destination half-word exchange
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no half-word-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in each destination word.
            value: 1
      - name: DWX
        description: destination word exchange
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no word-based exchanged within double-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) words are exchanged in each destination double-word.
            value: 1
      - name: DAP
        description: destination allocated port
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: security attribute of the HPDMA transfer to the destination
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
  - name: HPDMA_C9TR2
    displayName: HPDMA_C9TR2
    description: HPDMA channel 9 transfer register 2
    addressOffset: 1300
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: hardware request selection
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: SWREQ
        description: software request
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[7:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[7:0] is ignored.
            value: 1
      - name: DREQ
        description: destination hardware request
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request signal taken into account by the HPDMA transfer scheduler over the source/read port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral (request signal taken into account by the HPDMA transfer scheduler over the destination/write port)
            value: 1
      - name: BREQ
        description: Block hardware request
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see Section 15.3.4).
            value: 1
      - name: PFREQ
        description: Hardware request in peripheral flow control mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in HPDMA control mode. The HPDMA is programmed with HPDMA_CxCBR1.BNDT[15:0] and this is internally used by the hardware for the block transfer completion.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in peripheral control mode. The HPDMA block transfer can be early completed by the peripheral itself (see Section 15.3.5 for more details).
            value: 1
      - name: TRIGM
        description: trigger mode
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with HPDMA_CxBR1.BRC[10:0]  different  0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: trigger event input selection
        bitOffset: 16
        bitWidth: 7
        access: read-write
      - name: TRIGPOL
        description: trigger event polarity
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: transfer complete event mode
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when HPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when HPDMA_CxBR1.BRC[10:0] = 0 and HPDMA_CxBR1.BNDT[15:0] = 0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address HPDMA_CxLLR.LA[15:2] to zero and clears all the HPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: HPDMA_C9BR1
    displayName: HPDMA_C9BR1
    description: HPDMA channel 9 block register 1
    addressOffset: 1304
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: HPDMA_C9SAR
    displayName: HPDMA_C9SAR
    description: HPDMA channel 9 source address register
    addressOffset: 1308
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C9DAR
    displayName: HPDMA_C9DAR
    description: HPDMA channel 9 destination address register
    addressOffset: 1312
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C9LLR
    displayName: HPDMA_C9LLR
    description: HPDMA channel 9 linked-list address register
    addressOffset: 1356
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: pointer (16-bit low-significant address) to the next linked-list data structure
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: Update HPDMA_CxLLR register from memory
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxLLR update
            value: 1
      - name: UDA
        description: Update HPDMA_CxDAR register from memory
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxDAR update
            value: 1
      - name: USA
        description: update HPDMA_CxSAR from memory
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxSAR update
            value: 1
      - name: UB1
        description: Update HPDMA_CxBR1 from memory
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR1 update from memory (HPDMA_CxBR1.BNDT[15:0] restored if any link transfer)
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: Update HPDMA_CxTR2 from memory
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: Update HPDMA_CxTR1 from memory
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR1 update
            value: 1
  - name: HPDMA_C10LBAR
    displayName: HPDMA_C10LBAR
    description: HPDMA channel 10 linked-list base address register
    addressOffset: 1360
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of HPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C10CIDCFGR
    displayName: HPDMA_C10CIDCFGR
    description: HPDMA channel 10 CID register
    addressOffset: 1364
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFEN
        description: CID filtering enable of the channel x
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID filtering disabled for when accessing a channel x register/field
            value: 0
          - name: B_0x1
            description: CID filtering enabled for when accessing a channel x register/field
            value: 1
      - name: SEM_EN
        description: semaphore mode enable (for the CID allocation policy to the channel x)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: semaphore mode disabled. CID allocation policy to the channel x is defined by SCID[1:0].
            value: 0
          - name: B_0x1
            description: semaphore mode enabled. CID allocation policy to the channel x is defined by the white-listed allocation pool SEM_WLIST_CIDx and HPDMA_CxSEMCR.SEM_MUTEX.
            value: 1
      - name: SCID
        description: allocate a static/single CID to the channel x (for when the channel x CID configuration is not in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 allocated to the channel x
            value: 0
          - name: B_0x1
            description: CID1 allocated to the channel x
            value: 1
          - name: B_0x2
            description: CID2 allocated to the channel x
            value: 2
          - name: B_0x3
            description: CID3 allocated to the channel x
            value: 3
          - name: B_0x4
            description: CID4 allocated to the channel x
            value: 4
          - name: B_0x5
            description: CID5 allocated to the channel x
            value: 5
          - name: B_0x6
            description: CID6 allocated to the channel x
            value: 6
      - name: SEM_WLIST_CID0
        description: white-listed CID0 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID0 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID1
        description: white-listed CID1 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID1 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID1 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID2
        description: white-listed CID2 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID2 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID2 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID3
        description: white-listed CID3 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID3 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID3 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID4
        description: white-listed CID4 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID4 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID4 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID5
        description: white-listed CID5 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID5 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID5 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID6
        description: white-listed CID6 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID6 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID6 white-listed in the semaphore-based CID allocation pool
            value: 1
  - name: HPDMA_C10SEMCR
    displayName: HPDMA_C10SEMCR
    description: HPDMA channel 10 semaphore control register
    addressOffset: 1368
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEM_MUTEX
        description: mutual exclusion semaphore for the CID allocation of the channel x (in semaphore mode)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0_WRITE
            description: release the control of the channel x (in semaphore mode) to any white-listed CID
            value: 0
          - name: B_0x1_WRITE
            description: take the control of the channel x (in semaphore mode), from one of the white-listed CID pool
            value: 1
      - name: SEM_CCID
        description: current CID allocated to the channel x (in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CID0 is the last white-listed CID that took the control of the channel x.
            value: 0
          - name: B_0x1
            description: CID1 is the last white-listed CID that took the control of the channel x.
            value: 1
          - name: B_0x2
            description: CID2 is the last white-listed CID that took the control of the channel x.
            value: 2
          - name: B_0x3
            description: CID3 is the last white-listed CID that took the control of the channel x.
            value: 3
          - name: B_0x4
            description: CID4 is the last white-listed CID that took the control of the channel x.
            value: 4
          - name: B_0x5
            description: CID5 is the last white-listed CID that took the control of the channel x.
            value: 5
          - name: B_0x6
            description: CID6 is the last white-listed CID that took the control of the channel x.
            value: 6
  - name: HPDMA_C10FCR
    displayName: HPDMA_C10FCR
    description: HPDMA channel 10 flag clear register
    addressOffset: 1372
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: HPDMA_C10SR
    displayName: HPDMA_C10SR
    description: HPDMA channel 10 status register
    addressOffset: 1376
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: idle flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: transfer complete flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: half transfer flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: monitored FIFO level
        bitOffset: 16
        bitWidth: 9
        access: read-only
  - name: HPDMA_C10CR
    displayName: HPDMA_C10CR
    description: HPDMA channel 10 control register
    addressOffset: 1380
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: suspend
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: Link step mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (HPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 = UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then HPDMA_CxBR1.BNDT[15:0] = 0 and HPDMA_CxBR1.BRC[10:0] = 0 if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: linked-list allocated port
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: priority level of the channel x HPDMA transfer versus others
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: HPDMA_C10TR1
    displayName: HPDMA_C10TR1
    description: HPDMA channel 10 transfer register 1
    addressOffset: 1424
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: binary logarithm of the source data width of a burst in bytes
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If SAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: SINC
        description: source incrementing burst
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: source burst length minus 1, between 0 and 63
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: padding/alignment mode
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_PAM_1
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1_PAM_1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
      - name: SBX
        description: source byte exchange within the unaligned half-word of each source word
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word of each source word are exchanged.
            value: 1
      - name: SAP
        description: source allocated port
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: security attribute of the HPDMA transfer from the source
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: binary logarithm of the destination data width of a burst, in bytes
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If DAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: DINC
        description: destination incrementing burst
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: destination burst length minus 1, between 0 and 63
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: destination byte exchange
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each destination half-word.
            value: 1
      - name: DHX
        description: destination half-word exchange
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no half-word-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in each destination word.
            value: 1
      - name: DWX
        description: destination word exchange
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no word-based exchanged within double-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) words are exchanged in each destination double-word.
            value: 1
      - name: DAP
        description: destination allocated port
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: security attribute of the HPDMA transfer to the destination
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
  - name: HPDMA_C10TR2
    displayName: HPDMA_C10TR2
    description: HPDMA channel 10 transfer register 2
    addressOffset: 1428
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: hardware request selection
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: SWREQ
        description: software request
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[7:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[7:0] is ignored.
            value: 1
      - name: DREQ
        description: destination hardware request
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request signal taken into account by the HPDMA transfer scheduler over the source/read port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral (request signal taken into account by the HPDMA transfer scheduler over the destination/write port)
            value: 1
      - name: BREQ
        description: Block hardware request
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see Section 15.3.4).
            value: 1
      - name: PFREQ
        description: Hardware request in peripheral flow control mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in HPDMA control mode. The HPDMA is programmed with HPDMA_CxCBR1.BNDT[15:0] and this is internally used by the hardware for the block transfer completion.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in peripheral control mode. The HPDMA block transfer can be early completed by the peripheral itself (see Section 15.3.5 for more details).
            value: 1
      - name: TRIGM
        description: trigger mode
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with HPDMA_CxBR1.BRC[10:0]  different  0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: trigger event input selection
        bitOffset: 16
        bitWidth: 7
        access: read-write
      - name: TRIGPOL
        description: trigger event polarity
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: transfer complete event mode
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when HPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when HPDMA_CxBR1.BRC[10:0] = 0 and HPDMA_CxBR1.BNDT[15:0] = 0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address HPDMA_CxLLR.LA[15:2] to zero and clears all the HPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: HPDMA_C10BR1
    displayName: HPDMA_C10BR1
    description: HPDMA channel 10 block register 1
    addressOffset: 1432
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: HPDMA_C10SAR
    displayName: HPDMA_C10SAR
    description: HPDMA channel 10 source address register
    addressOffset: 1436
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C10DAR
    displayName: HPDMA_C10DAR
    description: HPDMA channel 10 destination address register
    addressOffset: 1440
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C10LLR
    displayName: HPDMA_C10LLR
    description: HPDMA channel 10 linked-list address register
    addressOffset: 1484
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: pointer (16-bit low-significant address) to the next linked-list data structure
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: Update HPDMA_CxLLR register from memory
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxLLR update
            value: 1
      - name: UDA
        description: Update HPDMA_CxDAR register from memory
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxDAR update
            value: 1
      - name: USA
        description: update HPDMA_CxSAR from memory
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxSAR update
            value: 1
      - name: UB1
        description: Update HPDMA_CxBR1 from memory
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR1 update from memory (HPDMA_CxBR1.BNDT[15:0] restored if any link transfer)
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: Update HPDMA_CxTR2 from memory
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: Update HPDMA_CxTR1 from memory
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR1 update
            value: 1
  - name: HPDMA_C11LBAR
    displayName: HPDMA_C11LBAR
    description: HPDMA channel 11 linked-list base address register
    addressOffset: 1488
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of HPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C11CIDCFGR
    displayName: HPDMA_C11CIDCFGR
    description: HPDMA channel 11 CID register
    addressOffset: 1492
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFEN
        description: CID filtering enable of the channel x
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID filtering disabled for when accessing a channel x register/field
            value: 0
          - name: B_0x1
            description: CID filtering enabled for when accessing a channel x register/field
            value: 1
      - name: SEM_EN
        description: semaphore mode enable (for the CID allocation policy to the channel x)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: semaphore mode disabled. CID allocation policy to the channel x is defined by SCID[1:0].
            value: 0
          - name: B_0x1
            description: semaphore mode enabled. CID allocation policy to the channel x is defined by the white-listed allocation pool SEM_WLIST_CIDx and HPDMA_CxSEMCR.SEM_MUTEX.
            value: 1
      - name: SCID
        description: allocate a static/single CID to the channel x (for when the channel x CID configuration is not in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 allocated to the channel x
            value: 0
          - name: B_0x1
            description: CID1 allocated to the channel x
            value: 1
          - name: B_0x2
            description: CID2 allocated to the channel x
            value: 2
          - name: B_0x3
            description: CID3 allocated to the channel x
            value: 3
          - name: B_0x4
            description: CID4 allocated to the channel x
            value: 4
          - name: B_0x5
            description: CID5 allocated to the channel x
            value: 5
          - name: B_0x6
            description: CID6 allocated to the channel x
            value: 6
      - name: SEM_WLIST_CID0
        description: white-listed CID0 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID0 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID1
        description: white-listed CID1 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID1 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID1 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID2
        description: white-listed CID2 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID2 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID2 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID3
        description: white-listed CID3 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID3 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID3 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID4
        description: white-listed CID4 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID4 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID4 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID5
        description: white-listed CID5 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID5 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID5 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID6
        description: white-listed CID6 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID6 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID6 white-listed in the semaphore-based CID allocation pool
            value: 1
  - name: HPDMA_C11SEMCR
    displayName: HPDMA_C11SEMCR
    description: HPDMA channel 11 semaphore control register
    addressOffset: 1496
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEM_MUTEX
        description: mutual exclusion semaphore for the CID allocation of the channel x (in semaphore mode)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0_WRITE
            description: release the control of the channel x (in semaphore mode) to any white-listed CID
            value: 0
          - name: B_0x1_WRITE
            description: take the control of the channel x (in semaphore mode), from one of the white-listed CID pool
            value: 1
      - name: SEM_CCID
        description: current CID allocated to the channel x (in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CID0 is the last white-listed CID that took the control of the channel x.
            value: 0
          - name: B_0x1
            description: CID1 is the last white-listed CID that took the control of the channel x.
            value: 1
          - name: B_0x2
            description: CID2 is the last white-listed CID that took the control of the channel x.
            value: 2
          - name: B_0x3
            description: CID3 is the last white-listed CID that took the control of the channel x.
            value: 3
          - name: B_0x4
            description: CID4 is the last white-listed CID that took the control of the channel x.
            value: 4
          - name: B_0x5
            description: CID5 is the last white-listed CID that took the control of the channel x.
            value: 5
          - name: B_0x6
            description: CID6 is the last white-listed CID that took the control of the channel x.
            value: 6
  - name: HPDMA_C11FCR
    displayName: HPDMA_C11FCR
    description: HPDMA channel 11 flag clear register
    addressOffset: 1500
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: HPDMA_C11SR
    displayName: HPDMA_C11SR
    description: HPDMA channel 11 status register
    addressOffset: 1504
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: idle flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: transfer complete flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: half transfer flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: monitored FIFO level
        bitOffset: 16
        bitWidth: 9
        access: read-only
  - name: HPDMA_C11CR
    displayName: HPDMA_C11CR
    description: HPDMA channel 11 control register
    addressOffset: 1508
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: suspend
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: Link step mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (HPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 = UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then HPDMA_CxBR1.BNDT[15:0] = 0 and HPDMA_CxBR1.BRC[10:0] = 0 if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: linked-list allocated port
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: priority level of the channel x HPDMA transfer versus others
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: HPDMA_C11TR1
    displayName: HPDMA_C11TR1
    description: HPDMA channel 11 transfer register 1
    addressOffset: 1552
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: binary logarithm of the source data width of a burst in bytes
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If SAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: SINC
        description: source incrementing burst
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: source burst length minus 1, between 0 and 63
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: padding/alignment mode
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_PAM_1
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1_PAM_1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
          - name: B_0x2_PAM_1
            description: successive source data are FIFO queued and packed at the destination data width, in a left (LSB) to right (MSB) order (named little endian), before a destination transfer
            value: 2
          - name: B_0x3_PAM_1
            description: successive source data are FIFO queued and packed at the destination data width, in a left (LSB) to right (MSB) order (named little endian), before a destination transfer
            value: 3
      - name: SBX
        description: source byte exchange within the unaligned half-word of each source word
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word of each source word are exchanged.
            value: 1
      - name: SAP
        description: source allocated port
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: security attribute of the HPDMA transfer from the source
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: binary logarithm of the destination data width of a burst, in bytes
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If DAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: DINC
        description: destination incrementing burst
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: destination burst length minus 1, between 0 and 63
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: destination byte exchange
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each destination half-word.
            value: 1
      - name: DHX
        description: destination half-word exchange
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no half-word-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in each destination word.
            value: 1
      - name: DWX
        description: destination word exchange
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no word-based exchanged within double-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) words are exchanged in each destination double-word.
            value: 1
      - name: DAP
        description: destination allocated port
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: security attribute of the HPDMA transfer to the destination
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
  - name: HPDMA_C11TR2
    displayName: HPDMA_C11TR2
    description: HPDMA channel 11 transfer register 2
    addressOffset: 1556
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: hardware request selection
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: SWREQ
        description: software request
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[7:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[7:0] is ignored.
            value: 1
      - name: DREQ
        description: destination hardware request
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request signal taken into account by the HPDMA transfer scheduler over the source/read port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral (request signal taken into account by the HPDMA transfer scheduler over the destination/write port)
            value: 1
      - name: BREQ
        description: Block hardware request
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see Section 15.3.4).
            value: 1
      - name: PFREQ
        description: Hardware request in peripheral flow control mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in HPDMA control mode. The HPDMA is programmed with HPDMA_CxCBR1.BNDT[15:0] and this is internally used by the hardware for the block transfer completion.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in peripheral control mode. The HPDMA block transfer can be early completed by the peripheral itself (see Section 15.3.5 for more details).
            value: 1
      - name: TRIGM
        description: trigger mode
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with HPDMA_CxBR1.BRC[10:0]  different  0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: trigger event input selection
        bitOffset: 16
        bitWidth: 7
        access: read-write
      - name: TRIGPOL
        description: trigger event polarity
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: transfer complete event mode
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when HPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when HPDMA_CxBR1.BRC[10:0] = 0 and HPDMA_CxBR1.BNDT[15:0] = 0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address HPDMA_CxLLR.LA[15:2] to zero and clears all the HPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: HPDMA_C11BR1
    displayName: HPDMA_C11BR1
    description: HPDMA channel 11 block register 1
    addressOffset: 1560
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: HPDMA_C11SAR
    displayName: HPDMA_C11SAR
    description: HPDMA channel 11 source address register
    addressOffset: 1564
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C11DAR
    displayName: HPDMA_C11DAR
    description: HPDMA channel 11 destination address register
    addressOffset: 1568
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C11LLR
    displayName: HPDMA_C11LLR
    description: HPDMA channel 11 linked-list address register
    addressOffset: 1612
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: pointer (16-bit low-significant address) to the next linked-list data structure
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: Update HPDMA_CxLLR register from memory
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxLLR update
            value: 1
      - name: UDA
        description: Update HPDMA_CxDAR register from memory
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxDAR update
            value: 1
      - name: USA
        description: update HPDMA_CxSAR from memory
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxSAR update
            value: 1
      - name: UB1
        description: Update HPDMA_CxBR1 from memory
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR1 update from memory (HPDMA_CxBR1.BNDT[15:0] restored if any link transfer)
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: Update HPDMA_CxTR2 from memory
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: Update HPDMA_CxTR1 from memory
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR1 update
            value: 1
  - name: HPDMA_C12LBAR
    displayName: HPDMA_C12LBAR
    description: HPDMA channel 12 linked-list base address register
    addressOffset: 1616
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of HPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C12CIDCFGR
    displayName: HPDMA_C12CIDCFGR
    description: HPDMA channel 12 CID register
    addressOffset: 1620
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFEN
        description: CID filtering enable of the channel x
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID filtering disabled for when accessing a channel x register/field
            value: 0
          - name: B_0x1
            description: CID filtering enabled for when accessing a channel x register/field
            value: 1
      - name: SEM_EN
        description: semaphore mode enable (for the CID allocation policy to the channel x)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: semaphore mode disabled. CID allocation policy to the channel x is defined by SCID[1:0].
            value: 0
          - name: B_0x1
            description: semaphore mode enabled. CID allocation policy to the channel x is defined by the white-listed allocation pool SEM_WLIST_CIDx and HPDMA_CxSEMCR.SEM_MUTEX.
            value: 1
      - name: SCID
        description: allocate a static/single CID to the channel x (for when the channel x CID configuration is not in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 allocated to the channel x
            value: 0
          - name: B_0x1
            description: CID1 allocated to the channel x
            value: 1
          - name: B_0x2
            description: CID2 allocated to the channel x
            value: 2
          - name: B_0x3
            description: CID3 allocated to the channel x
            value: 3
          - name: B_0x4
            description: CID4 allocated to the channel x
            value: 4
          - name: B_0x5
            description: CID5 allocated to the channel x
            value: 5
          - name: B_0x6
            description: CID6 allocated to the channel x
            value: 6
      - name: SEM_WLIST_CID0
        description: white-listed CID0 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID0 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID1
        description: white-listed CID1 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID1 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID1 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID2
        description: white-listed CID2 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID2 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID2 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID3
        description: white-listed CID3 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID3 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID3 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID4
        description: white-listed CID4 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID4 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID4 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID5
        description: white-listed CID5 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID5 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID5 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID6
        description: white-listed CID6 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID6 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID6 white-listed in the semaphore-based CID allocation pool
            value: 1
  - name: HPDMA_C12SEMCR
    displayName: HPDMA_C12SEMCR
    description: HPDMA channel 12 semaphore control register
    addressOffset: 1624
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEM_MUTEX
        description: mutual exclusion semaphore for the CID allocation of the channel x (in semaphore mode)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0_WRITE
            description: release the control of the channel x (in semaphore mode) to any white-listed CID
            value: 0
          - name: B_0x1_WRITE
            description: take the control of the channel x (in semaphore mode), from one of the white-listed CID pool
            value: 1
      - name: SEM_CCID
        description: current CID allocated to the channel x (in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CID0 is the last white-listed CID that took the control of the channel x.
            value: 0
          - name: B_0x1
            description: CID1 is the last white-listed CID that took the control of the channel x.
            value: 1
          - name: B_0x2
            description: CID2 is the last white-listed CID that took the control of the channel x.
            value: 2
          - name: B_0x3
            description: CID3 is the last white-listed CID that took the control of the channel x.
            value: 3
          - name: B_0x4
            description: CID4 is the last white-listed CID that took the control of the channel x.
            value: 4
          - name: B_0x5
            description: CID5 is the last white-listed CID that took the control of the channel x.
            value: 5
          - name: B_0x6
            description: CID6 is the last white-listed CID that took the control of the channel x.
            value: 6
  - name: HPDMA_C12FCR
    displayName: HPDMA_C12FCR
    description: HPDMA channel 12 flag clear register
    addressOffset: 1628
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: HPDMA_C12SR
    displayName: HPDMA_C12SR
    description: HPDMA channel 12 status register
    addressOffset: 1632
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: idle flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: transfer complete flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: half transfer flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: monitored FIFO level
        bitOffset: 16
        bitWidth: 9
        access: read-only
  - name: HPDMA_C12CR
    displayName: HPDMA_C12CR
    description: HPDMA channel 12 control register
    addressOffset: 1636
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: suspend
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: Link step mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (HPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 = UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then HPDMA_CxBR1.BNDT[15:0] = 0 and HPDMA_CxBR1.BRC[10:0] = 0 if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: linked-list allocated port
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: priority level of the channel x HPDMA transfer versus others
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: HPDMA_C12TR1
    displayName: HPDMA_C12TR1
    description: HPDMA channel 12 transfer register 1
    addressOffset: 1680
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: binary logarithm of the source data width of a burst in bytes
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If SAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: SINC
        description: source incrementing burst
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: source burst length minus 1, between 0 and 63
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: padding/alignment mode
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_PAM_1
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1_PAM_1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
          - name: B_0x2_PAM_1
            description: successive source data are FIFO queued and packed at the destination data width, in a left (LSB) to right (MSB) order (named little endian), before a destination transfer
            value: 2
          - name: B_0x3_PAM_1
            description: successive source data are FIFO queued and packed at the destination data width, in a left (LSB) to right (MSB) order (named little endian), before a destination transfer
            value: 3
      - name: SBX
        description: source byte exchange within the unaligned half-word of each source word
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word of each source word are exchanged.
            value: 1
      - name: SAP
        description: source allocated port
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: security attribute of the HPDMA transfer from the source
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: binary logarithm of the destination data width of a burst, in bytes
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If DAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: DINC
        description: destination incrementing burst
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: destination burst length minus 1, between 0 and 63
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: destination byte exchange
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each destination half-word.
            value: 1
      - name: DHX
        description: destination half-word exchange
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no half-word-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in each destination word.
            value: 1
      - name: DWX
        description: destination word exchange
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no word-based exchanged within double-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) words are exchanged in each destination double-word.
            value: 1
      - name: DAP
        description: destination allocated port
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: security attribute of the HPDMA transfer to the destination
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
  - name: HPDMA_C12TR2
    displayName: HPDMA_C12TR2
    description: HPDMA channel 12 transfer register 2
    addressOffset: 1684
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: hardware request selection
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: SWREQ
        description: software request
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[7:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[7:0] is ignored.
            value: 1
      - name: DREQ
        description: destination hardware request
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request signal taken into account by the HPDMA transfer scheduler over the source/read port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral (request signal taken into account by the HPDMA transfer scheduler over the destination/write port)
            value: 1
      - name: BREQ
        description: Block hardware request
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see Section 15.3.4).
            value: 1
      - name: PFREQ
        description: Hardware request in peripheral flow control mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in HPDMA control mode. The HPDMA is programmed with HPDMA_CxCBR1.BNDT[15:0] and this is internally used by the hardware for the block transfer completion.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in peripheral control mode. The HPDMA block transfer can be early completed by the peripheral itself (see Section 15.3.5 for more details).
            value: 1
      - name: TRIGM
        description: trigger mode
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with HPDMA_CxBR1.BRC[10:0]  different  0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: trigger event input selection
        bitOffset: 16
        bitWidth: 7
        access: read-write
      - name: TRIGPOL
        description: trigger event polarity
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: transfer complete event mode
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when HPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when HPDMA_CxBR1.BRC[10:0] = 0 and HPDMA_CxBR1.BNDT[15:0] = 0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address HPDMA_CxLLR.LA[15:2] to zero and clears all the HPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: HPDMA_C12BR1
    displayName: HPDMA_C12BR1
    description: HPDMA channel 12 alternate block register 1
    addressOffset: 1688
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: BRC
        description: Block repeat counter
        bitOffset: 16
        bitWidth: 11
        access: read-write
      - name: SDEC
        description: source address decrement
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: At the end of a programmed burst transfer from the source, the HPDMA_CxSAR register is updated by adding the programmed offset HPDMA_CxTR3.SAO to the current HPDMA_CxSAR value (current source address)
            value: 0
          - name: B_0x1
            description: At the end of a programmed burst transfer from the source, the HPDMA_CxSAR register is updated by subtracting the programmed offset HPDMA_CxTR3.SAO to the current HPDMA_CxSAR value (current source address)
            value: 1
      - name: DDEC
        description: destination address decrement
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: At the end of a programmed burst transfer to the destination, the HPDMA_CxDAR register is updated by adding the programmed offset HPDMA_CxTR3.DAO to the current HPDMA_CxDAR value (current destination address)
            value: 0
          - name: B_0x1
            description: At the end of a programmed burst transfer to the destination, the HPDMA_CxDAR register is updated by subtracting the programmed offset HPDMA_CxTR3.DAO to the current HPDMA_CxDAR value (current destination address)
            value: 1
      - name: BRSDEC
        description: Block repeat source address decrement
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: at the end of a block transfer, the HPDMA_CxSAR register is updated by adding the programmed offset HPDMA_CxBR2.BRSAO to the current HPDMA_CxSAR value (current source address)
            value: 0
          - name: B_0x1
            description: at the end of a block transfer, the HPDMA_CxSAR register is updated by subtracting the programmed offset HPDMA_CxBR2.BRSAO from the current HPDMA_CxSAR value (current source address)
            value: 1
      - name: BRDDEC
        description: Block repeat destination address decrement
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: at the end of a block transfer, the HPDMA_CxDAR register is updated by adding the programmed offset HPDMA_CxBR2.BRDAO to the current HPDMA_CxDAR value (current destination address)
            value: 0
          - name: B_0x1
            description: at the end of a block transfer, the HPDMA_CxDAR register is updated by subtracting the programmed offset HPDMA_CxBR2.BRDAO from the current HPDMA_CxDAR value (current destination address)
            value: 1
  - name: HPDMA_C12SAR
    displayName: HPDMA_C12SAR
    description: HPDMA channel 12 source address register
    addressOffset: 1692
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C12DAR
    displayName: HPDMA_C12DAR
    description: HPDMA channel 12 destination address register
    addressOffset: 1696
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C12TR3
    displayName: HPDMA_C12TR3
    description: HPDMA channel 12 transfer register 3
    addressOffset: 1700
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SAO
        description: source address offset increment
        bitOffset: 0
        bitWidth: 13
        access: read-write
      - name: DAO
        description: destination address offset increment
        bitOffset: 16
        bitWidth: 13
        access: read-write
  - name: HPDMA_C12BR2
    displayName: HPDMA_C12BR2
    description: HPDMA channel 12 block register 2
    addressOffset: 1704
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BRSAO
        description: Block repeated source address offset
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: BRDAO
        description: Block repeated destination address offset
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C12LLR
    displayName: HPDMA_C12LLR
    description: HPDMA channel 12 alternate linked-list address register
    addressOffset: 1740
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: pointer (16-bit low-significant address) to the next linked-list data structure
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: Update HPDMA_CxLLR register from memory
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxLLR update
            value: 1
      - name: UB2
        description: Update HPDMA_CxBR2 from memory
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR2 update
            value: 1
      - name: UT3
        description: Update HPDMA_CxTR3 from memory
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR3 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR3 update
            value: 1
      - name: UDA
        description: Update HPDMA_CxDAR register from memory
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxDAR update
            value: 1
      - name: USA
        description: update HPDMA_CxSAR from memory
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxSAR update
            value: 1
      - name: UB1
        description: Update HPDMA_CxBR1 from memory
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR1 update from memory (HPDMA_CxBR1.BNDT[15:0] restored if any link transfer)
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: Update HPDMA_CxTR2 from memory
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: Update HPDMA_CxTR1 from memory
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR1 update
            value: 1
  - name: HPDMA_C13LBAR
    displayName: HPDMA_C13LBAR
    description: HPDMA channel 13 linked-list base address register
    addressOffset: 1744
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of HPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C13CIDCFGR
    displayName: HPDMA_C13CIDCFGR
    description: HPDMA channel 13 CID register
    addressOffset: 1748
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFEN
        description: CID filtering enable of the channel x
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID filtering disabled for when accessing a channel x register/field
            value: 0
          - name: B_0x1
            description: CID filtering enabled for when accessing a channel x register/field
            value: 1
      - name: SEM_EN
        description: semaphore mode enable (for the CID allocation policy to the channel x)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: semaphore mode disabled. CID allocation policy to the channel x is defined by SCID[1:0].
            value: 0
          - name: B_0x1
            description: semaphore mode enabled. CID allocation policy to the channel x is defined by the white-listed allocation pool SEM_WLIST_CIDx and HPDMA_CxSEMCR.SEM_MUTEX.
            value: 1
      - name: SCID
        description: allocate a static/single CID to the channel x (for when the channel x CID configuration is not in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 allocated to the channel x
            value: 0
          - name: B_0x1
            description: CID1 allocated to the channel x
            value: 1
          - name: B_0x2
            description: CID2 allocated to the channel x
            value: 2
          - name: B_0x3
            description: CID3 allocated to the channel x
            value: 3
          - name: B_0x4
            description: CID4 allocated to the channel x
            value: 4
          - name: B_0x5
            description: CID5 allocated to the channel x
            value: 5
          - name: B_0x6
            description: CID6 allocated to the channel x
            value: 6
      - name: SEM_WLIST_CID0
        description: white-listed CID0 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID0 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID1
        description: white-listed CID1 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID1 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID1 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID2
        description: white-listed CID2 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID2 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID2 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID3
        description: white-listed CID3 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID3 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID3 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID4
        description: white-listed CID4 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID4 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID4 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID5
        description: white-listed CID5 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID5 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID5 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID6
        description: white-listed CID6 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID6 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID6 white-listed in the semaphore-based CID allocation pool
            value: 1
  - name: HPDMA_C13SEMCR
    displayName: HPDMA_C13SEMCR
    description: HPDMA channel 13 semaphore control register
    addressOffset: 1752
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEM_MUTEX
        description: mutual exclusion semaphore for the CID allocation of the channel x (in semaphore mode)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0_WRITE
            description: release the control of the channel x (in semaphore mode) to any white-listed CID
            value: 0
          - name: B_0x1_WRITE
            description: take the control of the channel x (in semaphore mode), from one of the white-listed CID pool
            value: 1
      - name: SEM_CCID
        description: current CID allocated to the channel x (in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CID0 is the last white-listed CID that took the control of the channel x.
            value: 0
          - name: B_0x1
            description: CID1 is the last white-listed CID that took the control of the channel x.
            value: 1
          - name: B_0x2
            description: CID2 is the last white-listed CID that took the control of the channel x.
            value: 2
          - name: B_0x3
            description: CID3 is the last white-listed CID that took the control of the channel x.
            value: 3
          - name: B_0x4
            description: CID4 is the last white-listed CID that took the control of the channel x.
            value: 4
          - name: B_0x5
            description: CID5 is the last white-listed CID that took the control of the channel x.
            value: 5
          - name: B_0x6
            description: CID6 is the last white-listed CID that took the control of the channel x.
            value: 6
  - name: HPDMA_C13FCR
    displayName: HPDMA_C13FCR
    description: HPDMA channel 13 flag clear register
    addressOffset: 1756
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: HPDMA_C13SR
    displayName: HPDMA_C13SR
    description: HPDMA channel 13 status register
    addressOffset: 1760
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: idle flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: transfer complete flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: half transfer flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: monitored FIFO level
        bitOffset: 16
        bitWidth: 9
        access: read-only
  - name: HPDMA_C13CR
    displayName: HPDMA_C13CR
    description: HPDMA channel 13 control register
    addressOffset: 1764
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: suspend
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: Link step mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (HPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 = UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then HPDMA_CxBR1.BNDT[15:0] = 0 and HPDMA_CxBR1.BRC[10:0] = 0 if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: linked-list allocated port
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: priority level of the channel x HPDMA transfer versus others
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: HPDMA_C13TR1
    displayName: HPDMA_C13TR1
    description: HPDMA channel 13 transfer register 1
    addressOffset: 1808
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: binary logarithm of the source data width of a burst in bytes
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If SAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: SINC
        description: source incrementing burst
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: source burst length minus 1, between 0 and 63
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: padding/alignment mode
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_PAM_1
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1_PAM_1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
          - name: B_0x2_PAM_1
            description: successive source data are FIFO queued and packed at the destination data width, in a left (LSB) to right (MSB) order (named little endian), before a destination transfer
            value: 2
          - name: B_0x3_PAM_1
            description: successive source data are FIFO queued and packed at the destination data width, in a left (LSB) to right (MSB) order (named little endian), before a destination transfer
            value: 3
      - name: SBX
        description: source byte exchange within the unaligned half-word of each source word
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word of each source word are exchanged.
            value: 1
      - name: SAP
        description: source allocated port
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: security attribute of the HPDMA transfer from the source
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: binary logarithm of the destination data width of a burst, in bytes
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If DAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: DINC
        description: destination incrementing burst
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: destination burst length minus 1, between 0 and 63
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: destination byte exchange
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each destination half-word.
            value: 1
      - name: DHX
        description: destination half-word exchange
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no half-word-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in each destination word.
            value: 1
      - name: DWX
        description: destination word exchange
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no word-based exchanged within double-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) words are exchanged in each destination double-word.
            value: 1
      - name: DAP
        description: destination allocated port
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: security attribute of the HPDMA transfer to the destination
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
  - name: HPDMA_C13TR2
    displayName: HPDMA_C13TR2
    description: HPDMA channel 13 transfer register 2
    addressOffset: 1812
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: hardware request selection
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: SWREQ
        description: software request
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[7:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[7:0] is ignored.
            value: 1
      - name: DREQ
        description: destination hardware request
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request signal taken into account by the HPDMA transfer scheduler over the source/read port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral (request signal taken into account by the HPDMA transfer scheduler over the destination/write port)
            value: 1
      - name: BREQ
        description: Block hardware request
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see Section 15.3.4).
            value: 1
      - name: PFREQ
        description: Hardware request in peripheral flow control mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in HPDMA control mode. The HPDMA is programmed with HPDMA_CxCBR1.BNDT[15:0] and this is internally used by the hardware for the block transfer completion.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in peripheral control mode. The HPDMA block transfer can be early completed by the peripheral itself (see Section 15.3.5 for more details).
            value: 1
      - name: TRIGM
        description: trigger mode
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with HPDMA_CxBR1.BRC[10:0]  different  0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: trigger event input selection
        bitOffset: 16
        bitWidth: 7
        access: read-write
      - name: TRIGPOL
        description: trigger event polarity
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: transfer complete event mode
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when HPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when HPDMA_CxBR1.BRC[10:0] = 0 and HPDMA_CxBR1.BNDT[15:0] = 0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address HPDMA_CxLLR.LA[15:2] to zero and clears all the HPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: HPDMA_C13BR1
    displayName: HPDMA_C13BR1
    description: HPDMA channel 13 alternate block register 1
    addressOffset: 1816
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: BRC
        description: Block repeat counter
        bitOffset: 16
        bitWidth: 11
        access: read-write
      - name: SDEC
        description: source address decrement
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: At the end of a programmed burst transfer from the source, the HPDMA_CxSAR register is updated by adding the programmed offset HPDMA_CxTR3.SAO to the current HPDMA_CxSAR value (current source address)
            value: 0
          - name: B_0x1
            description: At the end of a programmed burst transfer from the source, the HPDMA_CxSAR register is updated by subtracting the programmed offset HPDMA_CxTR3.SAO to the current HPDMA_CxSAR value (current source address)
            value: 1
      - name: DDEC
        description: destination address decrement
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: At the end of a programmed burst transfer to the destination, the HPDMA_CxDAR register is updated by adding the programmed offset HPDMA_CxTR3.DAO to the current HPDMA_CxDAR value (current destination address)
            value: 0
          - name: B_0x1
            description: At the end of a programmed burst transfer to the destination, the HPDMA_CxDAR register is updated by subtracting the programmed offset HPDMA_CxTR3.DAO to the current HPDMA_CxDAR value (current destination address)
            value: 1
      - name: BRSDEC
        description: Block repeat source address decrement
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: at the end of a block transfer, the HPDMA_CxSAR register is updated by adding the programmed offset HPDMA_CxBR2.BRSAO to the current HPDMA_CxSAR value (current source address)
            value: 0
          - name: B_0x1
            description: at the end of a block transfer, the HPDMA_CxSAR register is updated by subtracting the programmed offset HPDMA_CxBR2.BRSAO from the current HPDMA_CxSAR value (current source address)
            value: 1
      - name: BRDDEC
        description: Block repeat destination address decrement
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: at the end of a block transfer, the HPDMA_CxDAR register is updated by adding the programmed offset HPDMA_CxBR2.BRDAO to the current HPDMA_CxDAR value (current destination address)
            value: 0
          - name: B_0x1
            description: at the end of a block transfer, the HPDMA_CxDAR register is updated by subtracting the programmed offset HPDMA_CxBR2.BRDAO from the current HPDMA_CxDAR value (current destination address)
            value: 1
  - name: HPDMA_C13SAR
    displayName: HPDMA_C13SAR
    description: HPDMA channel 13 source address register
    addressOffset: 1820
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C13DAR
    displayName: HPDMA_C13DAR
    description: HPDMA channel 13 destination address register
    addressOffset: 1824
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C13TR3
    displayName: HPDMA_C13TR3
    description: HPDMA channel 13 transfer register 3
    addressOffset: 1828
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SAO
        description: source address offset increment
        bitOffset: 0
        bitWidth: 13
        access: read-write
      - name: DAO
        description: destination address offset increment
        bitOffset: 16
        bitWidth: 13
        access: read-write
  - name: HPDMA_C13BR2
    displayName: HPDMA_C13BR2
    description: HPDMA channel 13 block register 2
    addressOffset: 1832
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BRSAO
        description: Block repeated source address offset
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: BRDAO
        description: Block repeated destination address offset
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C13LLR
    displayName: HPDMA_C13LLR
    description: HPDMA channel 13 alternate linked-list address register
    addressOffset: 1868
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: pointer (16-bit low-significant address) to the next linked-list data structure
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: Update HPDMA_CxLLR register from memory
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxLLR update
            value: 1
      - name: UB2
        description: Update HPDMA_CxBR2 from memory
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR2 update
            value: 1
      - name: UT3
        description: Update HPDMA_CxTR3 from memory
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR3 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR3 update
            value: 1
      - name: UDA
        description: Update HPDMA_CxDAR register from memory
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxDAR update
            value: 1
      - name: USA
        description: update HPDMA_CxSAR from memory
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxSAR update
            value: 1
      - name: UB1
        description: Update HPDMA_CxBR1 from memory
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR1 update from memory (HPDMA_CxBR1.BNDT[15:0] restored if any link transfer)
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: Update HPDMA_CxTR2 from memory
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: Update HPDMA_CxTR1 from memory
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR1 update
            value: 1
  - name: HPDMA_C14LBAR
    displayName: HPDMA_C14LBAR
    description: HPDMA channel 14 linked-list base address register
    addressOffset: 1872
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of HPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C14CIDCFGR
    displayName: HPDMA_C14CIDCFGR
    description: HPDMA channel 14 CID register
    addressOffset: 1876
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFEN
        description: CID filtering enable of the channel x
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID filtering disabled for when accessing a channel x register/field
            value: 0
          - name: B_0x1
            description: CID filtering enabled for when accessing a channel x register/field
            value: 1
      - name: SEM_EN
        description: semaphore mode enable (for the CID allocation policy to the channel x)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: semaphore mode disabled. CID allocation policy to the channel x is defined by SCID[1:0].
            value: 0
          - name: B_0x1
            description: semaphore mode enabled. CID allocation policy to the channel x is defined by the white-listed allocation pool SEM_WLIST_CIDx and HPDMA_CxSEMCR.SEM_MUTEX.
            value: 1
      - name: SCID
        description: allocate a static/single CID to the channel x (for when the channel x CID configuration is not in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 allocated to the channel x
            value: 0
          - name: B_0x1
            description: CID1 allocated to the channel x
            value: 1
          - name: B_0x2
            description: CID2 allocated to the channel x
            value: 2
          - name: B_0x3
            description: CID3 allocated to the channel x
            value: 3
          - name: B_0x4
            description: CID4 allocated to the channel x
            value: 4
          - name: B_0x5
            description: CID5 allocated to the channel x
            value: 5
          - name: B_0x6
            description: CID6 allocated to the channel x
            value: 6
      - name: SEM_WLIST_CID0
        description: white-listed CID0 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID0 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID1
        description: white-listed CID1 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID1 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID1 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID2
        description: white-listed CID2 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID2 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID2 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID3
        description: white-listed CID3 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID3 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID3 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID4
        description: white-listed CID4 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID4 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID4 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID5
        description: white-listed CID5 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID5 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID5 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID6
        description: white-listed CID6 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID6 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID6 white-listed in the semaphore-based CID allocation pool
            value: 1
  - name: HPDMA_C14SEMCR
    displayName: HPDMA_C14SEMCR
    description: HPDMA channel 14 semaphore control register
    addressOffset: 1880
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEM_MUTEX
        description: mutual exclusion semaphore for the CID allocation of the channel x (in semaphore mode)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0_WRITE
            description: release the control of the channel x (in semaphore mode) to any white-listed CID
            value: 0
          - name: B_0x1_WRITE
            description: take the control of the channel x (in semaphore mode), from one of the white-listed CID pool
            value: 1
      - name: SEM_CCID
        description: current CID allocated to the channel x (in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CID0 is the last white-listed CID that took the control of the channel x.
            value: 0
          - name: B_0x1
            description: CID1 is the last white-listed CID that took the control of the channel x.
            value: 1
          - name: B_0x2
            description: CID2 is the last white-listed CID that took the control of the channel x.
            value: 2
          - name: B_0x3
            description: CID3 is the last white-listed CID that took the control of the channel x.
            value: 3
          - name: B_0x4
            description: CID4 is the last white-listed CID that took the control of the channel x.
            value: 4
          - name: B_0x5
            description: CID5 is the last white-listed CID that took the control of the channel x.
            value: 5
          - name: B_0x6
            description: CID6 is the last white-listed CID that took the control of the channel x.
            value: 6
  - name: HPDMA_C14FCR
    displayName: HPDMA_C14FCR
    description: HPDMA channel 14 flag clear register
    addressOffset: 1884
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: HPDMA_C14SR
    displayName: HPDMA_C14SR
    description: HPDMA channel 14 status register
    addressOffset: 1888
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: idle flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: transfer complete flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: half transfer flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: monitored FIFO level
        bitOffset: 16
        bitWidth: 9
        access: read-only
  - name: HPDMA_C14CR
    displayName: HPDMA_C14CR
    description: HPDMA channel 14 control register
    addressOffset: 1892
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: suspend
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: Link step mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (HPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 = UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then HPDMA_CxBR1.BNDT[15:0] = 0 and HPDMA_CxBR1.BRC[10:0] = 0 if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: linked-list allocated port
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: priority level of the channel x HPDMA transfer versus others
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: HPDMA_C14TR1
    displayName: HPDMA_C14TR1
    description: HPDMA channel 14 transfer register 1
    addressOffset: 1936
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: binary logarithm of the source data width of a burst in bytes
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If SAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: SINC
        description: source incrementing burst
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: source burst length minus 1, between 0 and 63
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: padding/alignment mode
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_PAM_1
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1_PAM_1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
          - name: B_0x2_PAM_1
            description: successive source data are FIFO queued and packed at the destination data width, in a left (LSB) to right (MSB) order (named little endian), before a destination transfer
            value: 2
          - name: B_0x3_PAM_1
            description: successive source data are FIFO queued and packed at the destination data width, in a left (LSB) to right (MSB) order (named little endian), before a destination transfer
            value: 3
      - name: SBX
        description: source byte exchange within the unaligned half-word of each source word
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word of each source word are exchanged.
            value: 1
      - name: SAP
        description: source allocated port
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: security attribute of the HPDMA transfer from the source
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: binary logarithm of the destination data width of a burst, in bytes
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If DAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: DINC
        description: destination incrementing burst
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: destination burst length minus 1, between 0 and 63
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: destination byte exchange
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each destination half-word.
            value: 1
      - name: DHX
        description: destination half-word exchange
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no half-word-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in each destination word.
            value: 1
      - name: DWX
        description: destination word exchange
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no word-based exchanged within double-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) words are exchanged in each destination double-word.
            value: 1
      - name: DAP
        description: destination allocated port
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: security attribute of the HPDMA transfer to the destination
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
  - name: HPDMA_C14TR2
    displayName: HPDMA_C14TR2
    description: HPDMA channel 14 transfer register 2
    addressOffset: 1940
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: hardware request selection
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: SWREQ
        description: software request
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[7:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[7:0] is ignored.
            value: 1
      - name: DREQ
        description: destination hardware request
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request signal taken into account by the HPDMA transfer scheduler over the source/read port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral (request signal taken into account by the HPDMA transfer scheduler over the destination/write port)
            value: 1
      - name: BREQ
        description: Block hardware request
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see Section 15.3.4).
            value: 1
      - name: PFREQ
        description: Hardware request in peripheral flow control mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in HPDMA control mode. The HPDMA is programmed with HPDMA_CxCBR1.BNDT[15:0] and this is internally used by the hardware for the block transfer completion.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in peripheral control mode. The HPDMA block transfer can be early completed by the peripheral itself (see Section 15.3.5 for more details).
            value: 1
      - name: TRIGM
        description: trigger mode
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with HPDMA_CxBR1.BRC[10:0]  different  0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: trigger event input selection
        bitOffset: 16
        bitWidth: 7
        access: read-write
      - name: TRIGPOL
        description: trigger event polarity
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: transfer complete event mode
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when HPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when HPDMA_CxBR1.BRC[10:0] = 0 and HPDMA_CxBR1.BNDT[15:0] = 0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address HPDMA_CxLLR.LA[15:2] to zero and clears all the HPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: HPDMA_C14BR1
    displayName: HPDMA_C14BR1
    description: HPDMA channel 14 alternate block register 1
    addressOffset: 1944
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: BRC
        description: Block repeat counter
        bitOffset: 16
        bitWidth: 11
        access: read-write
      - name: SDEC
        description: source address decrement
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: At the end of a programmed burst transfer from the source, the HPDMA_CxSAR register is updated by adding the programmed offset HPDMA_CxTR3.SAO to the current HPDMA_CxSAR value (current source address)
            value: 0
          - name: B_0x1
            description: At the end of a programmed burst transfer from the source, the HPDMA_CxSAR register is updated by subtracting the programmed offset HPDMA_CxTR3.SAO to the current HPDMA_CxSAR value (current source address)
            value: 1
      - name: DDEC
        description: destination address decrement
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: At the end of a programmed burst transfer to the destination, the HPDMA_CxDAR register is updated by adding the programmed offset HPDMA_CxTR3.DAO to the current HPDMA_CxDAR value (current destination address)
            value: 0
          - name: B_0x1
            description: At the end of a programmed burst transfer to the destination, the HPDMA_CxDAR register is updated by subtracting the programmed offset HPDMA_CxTR3.DAO to the current HPDMA_CxDAR value (current destination address)
            value: 1
      - name: BRSDEC
        description: Block repeat source address decrement
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: at the end of a block transfer, the HPDMA_CxSAR register is updated by adding the programmed offset HPDMA_CxBR2.BRSAO to the current HPDMA_CxSAR value (current source address)
            value: 0
          - name: B_0x1
            description: at the end of a block transfer, the HPDMA_CxSAR register is updated by subtracting the programmed offset HPDMA_CxBR2.BRSAO from the current HPDMA_CxSAR value (current source address)
            value: 1
      - name: BRDDEC
        description: Block repeat destination address decrement
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: at the end of a block transfer, the HPDMA_CxDAR register is updated by adding the programmed offset HPDMA_CxBR2.BRDAO to the current HPDMA_CxDAR value (current destination address)
            value: 0
          - name: B_0x1
            description: at the end of a block transfer, the HPDMA_CxDAR register is updated by subtracting the programmed offset HPDMA_CxBR2.BRDAO from the current HPDMA_CxDAR value (current destination address)
            value: 1
  - name: HPDMA_C14SAR
    displayName: HPDMA_C14SAR
    description: HPDMA channel 14 source address register
    addressOffset: 1948
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C14DAR
    displayName: HPDMA_C14DAR
    description: HPDMA channel 14 destination address register
    addressOffset: 1952
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C14TR3
    displayName: HPDMA_C14TR3
    description: HPDMA channel 14 transfer register 3
    addressOffset: 1956
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SAO
        description: source address offset increment
        bitOffset: 0
        bitWidth: 13
        access: read-write
      - name: DAO
        description: destination address offset increment
        bitOffset: 16
        bitWidth: 13
        access: read-write
  - name: HPDMA_C14BR2
    displayName: HPDMA_C14BR2
    description: HPDMA channel 14 block register 2
    addressOffset: 1960
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BRSAO
        description: Block repeated source address offset
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: BRDAO
        description: Block repeated destination address offset
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C14LLR
    displayName: HPDMA_C14LLR
    description: HPDMA channel 14 alternate linked-list address register
    addressOffset: 1996
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: pointer (16-bit low-significant address) to the next linked-list data structure
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: Update HPDMA_CxLLR register from memory
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxLLR update
            value: 1
      - name: UB2
        description: Update HPDMA_CxBR2 from memory
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR2 update
            value: 1
      - name: UT3
        description: Update HPDMA_CxTR3 from memory
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR3 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR3 update
            value: 1
      - name: UDA
        description: Update HPDMA_CxDAR register from memory
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxDAR update
            value: 1
      - name: USA
        description: update HPDMA_CxSAR from memory
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxSAR update
            value: 1
      - name: UB1
        description: Update HPDMA_CxBR1 from memory
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR1 update from memory (HPDMA_CxBR1.BNDT[15:0] restored if any link transfer)
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: Update HPDMA_CxTR2 from memory
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: Update HPDMA_CxTR1 from memory
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR1 update
            value: 1
  - name: HPDMA_C15LBAR
    displayName: HPDMA_C15LBAR
    description: HPDMA channel 15 linked-list base address register
    addressOffset: 2000
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of HPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C15CIDCFGR
    displayName: HPDMA_C15CIDCFGR
    description: HPDMA channel 15 CID register
    addressOffset: 2004
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFEN
        description: CID filtering enable of the channel x
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID filtering disabled for when accessing a channel x register/field
            value: 0
          - name: B_0x1
            description: CID filtering enabled for when accessing a channel x register/field
            value: 1
      - name: SEM_EN
        description: semaphore mode enable (for the CID allocation policy to the channel x)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: semaphore mode disabled. CID allocation policy to the channel x is defined by SCID[1:0].
            value: 0
          - name: B_0x1
            description: semaphore mode enabled. CID allocation policy to the channel x is defined by the white-listed allocation pool SEM_WLIST_CIDx and HPDMA_CxSEMCR.SEM_MUTEX.
            value: 1
      - name: SCID
        description: allocate a static/single CID to the channel x (for when the channel x CID configuration is not in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 allocated to the channel x
            value: 0
          - name: B_0x1
            description: CID1 allocated to the channel x
            value: 1
          - name: B_0x2
            description: CID2 allocated to the channel x
            value: 2
          - name: B_0x3
            description: CID3 allocated to the channel x
            value: 3
          - name: B_0x4
            description: CID4 allocated to the channel x
            value: 4
          - name: B_0x5
            description: CID5 allocated to the channel x
            value: 5
          - name: B_0x6
            description: CID6 allocated to the channel x
            value: 6
      - name: SEM_WLIST_CID0
        description: white-listed CID0 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID0 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID0 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID1
        description: white-listed CID1 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID1 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID1 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID2
        description: white-listed CID2 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID2 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID2 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID3
        description: white-listed CID3 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID3 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID3 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID4
        description: white-listed CID4 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID4 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID4 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID5
        description: white-listed CID5 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID5 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID5 white-listed in the semaphore-based CID allocation pool
            value: 1
      - name: SEM_WLIST_CID6
        description: white-listed CID6 in the CID allocation pool (for when the channel x in semaphore mode)
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CID6 black-listed in the semaphore-based CID allocation pool
            value: 0
          - name: B_0x1
            description: CID6 white-listed in the semaphore-based CID allocation pool
            value: 1
  - name: HPDMA_C15SEMCR
    displayName: HPDMA_C15SEMCR
    description: HPDMA channel 15 semaphore control register
    addressOffset: 2008
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEM_MUTEX
        description: mutual exclusion semaphore for the CID allocation of the channel x (in semaphore mode)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0_WRITE
            description: release the control of the channel x (in semaphore mode) to any white-listed CID
            value: 0
          - name: B_0x1_WRITE
            description: take the control of the channel x (in semaphore mode), from one of the white-listed CID pool
            value: 1
      - name: SEM_CCID
        description: current CID allocated to the channel x (in semaphore mode)
        bitOffset: 4
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CID0 is the last white-listed CID that took the control of the channel x.
            value: 0
          - name: B_0x1
            description: CID1 is the last white-listed CID that took the control of the channel x.
            value: 1
          - name: B_0x2
            description: CID2 is the last white-listed CID that took the control of the channel x.
            value: 2
          - name: B_0x3
            description: CID3 is the last white-listed CID that took the control of the channel x.
            value: 3
          - name: B_0x4
            description: CID4 is the last white-listed CID that took the control of the channel x.
            value: 4
          - name: B_0x5
            description: CID5 is the last white-listed CID that took the control of the channel x.
            value: 5
          - name: B_0x6
            description: CID6 is the last white-listed CID that took the control of the channel x.
            value: 6
  - name: HPDMA_C15FCR
    displayName: HPDMA_C15FCR
    description: HPDMA channel 15 flag clear register
    addressOffset: 2012
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: HPDMA_C15SR
    displayName: HPDMA_C15SR
    description: HPDMA channel 15 status register
    addressOffset: 2016
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: idle flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: transfer complete flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: half transfer flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: monitored FIFO level
        bitOffset: 16
        bitWidth: 9
        access: read-only
  - name: HPDMA_C15CR
    displayName: HPDMA_C15CR
    description: HPDMA channel 15 control register
    addressOffset: 2020
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: suspend
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: Link step mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at the end of the last LLI (HPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 = UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then HPDMA_CxBR1.BNDT[15:0] = 0 and HPDMA_CxBR1.BRC[10:0] = 0 if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: linked-list allocated port
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: priority level of the channel x HPDMA transfer versus others
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: HPDMA_C15TR1
    displayName: HPDMA_C15TR1
    description: HPDMA channel 15 transfer register 1
    addressOffset: 2064
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: binary logarithm of the source data width of a burst in bytes
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If SAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: SINC
        description: source incrementing burst
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: source burst length minus 1, between 0 and 63
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: padding/alignment mode
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_PAM_1
            description: source data is transferred as right aligned, padded with 0s up to the destination data width
            value: 0
          - name: B_0x1_PAM_1
            description: source data is transferred as right aligned, sign extended up to the destination data width
            value: 1
          - name: B_0x2_PAM_1
            description: successive source data are FIFO queued and packed at the destination data width, in a left (LSB) to right (MSB) order (named little endian), before a destination transfer
            value: 2
          - name: B_0x3_PAM_1
            description: successive source data are FIFO queued and packed at the destination data width, in a left (LSB) to right (MSB) order (named little endian), before a destination transfer
            value: 3
      - name: SBX
        description: source byte exchange within the unaligned half-word of each source word
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word of each source word are exchanged.
            value: 1
      - name: SAP
        description: source allocated port
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: security attribute of the HPDMA transfer from the source
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: binary logarithm of the destination data width of a burst, in bytes
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: If DAP = 0 (AXI), double-word (8 bytes)
            value: 3
      - name: DINC
        description: destination incrementing burst
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: destination burst length minus 1, between 0 and 63
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: destination byte exchange
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each destination half-word.
            value: 1
      - name: DHX
        description: destination half-word exchange
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no half-word-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in each destination word.
            value: 1
      - name: DWX
        description: destination word exchange
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no word-based exchanged within double-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) words are exchanged in each destination double-word.
            value: 1
      - name: DAP
        description: destination allocated port
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AXI) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: security attribute of the HPDMA transfer to the destination
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: HPDMA transfer secure
            value: 1
  - name: HPDMA_C15TR2
    displayName: HPDMA_C15TR2
    description: HPDMA channel 15 transfer register 2
    addressOffset: 2068
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: hardware request selection
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: SWREQ
        description: software request
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[7:0] is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[7:0] is ignored.
            value: 1
      - name: DREQ
        description: destination hardware request
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request signal taken into account by the HPDMA transfer scheduler over the source/read port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral (request signal taken into account by the HPDMA transfer scheduler over the destination/write port)
            value: 1
      - name: BREQ
        description: Block hardware request
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see Section 15.3.4).
            value: 1
      - name: PFREQ
        description: Hardware request in peripheral flow control mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in HPDMA control mode. The HPDMA is programmed with HPDMA_CxCBR1.BNDT[15:0] and this is internally used by the hardware for the block transfer completion.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol in peripheral control mode. The HPDMA block transfer can be early completed by the peripheral itself (see Section 15.3.5 for more details).
            value: 1
      - name: TRIGM
        description: trigger mode
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with HPDMA_CxBR1.BRC[10:0]  different  0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: trigger event input selection
        bitOffset: 16
        bitWidth: 7
        access: read-write
      - name: TRIGPOL
        description: trigger event polarity
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: transfer complete event mode
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when HPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when HPDMA_CxBR1.BRC[10:0] = 0 and HPDMA_CxBR1.BNDT[15:0] = 0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address HPDMA_CxLLR.LA[15:2] to zero and clears all the HPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: HPDMA_C15BR1
    displayName: HPDMA_C15BR1
    description: HPDMA channel 15 alternate block register 1
    addressOffset: 2072
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: BRC
        description: Block repeat counter
        bitOffset: 16
        bitWidth: 11
        access: read-write
      - name: SDEC
        description: source address decrement
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: At the end of a programmed burst transfer from the source, the HPDMA_CxSAR register is updated by adding the programmed offset HPDMA_CxTR3.SAO to the current HPDMA_CxSAR value (current source address)
            value: 0
          - name: B_0x1
            description: At the end of a programmed burst transfer from the source, the HPDMA_CxSAR register is updated by subtracting the programmed offset HPDMA_CxTR3.SAO to the current HPDMA_CxSAR value (current source address)
            value: 1
      - name: DDEC
        description: destination address decrement
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: At the end of a programmed burst transfer to the destination, the HPDMA_CxDAR register is updated by adding the programmed offset HPDMA_CxTR3.DAO to the current HPDMA_CxDAR value (current destination address)
            value: 0
          - name: B_0x1
            description: At the end of a programmed burst transfer to the destination, the HPDMA_CxDAR register is updated by subtracting the programmed offset HPDMA_CxTR3.DAO to the current HPDMA_CxDAR value (current destination address)
            value: 1
      - name: BRSDEC
        description: Block repeat source address decrement
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: at the end of a block transfer, the HPDMA_CxSAR register is updated by adding the programmed offset HPDMA_CxBR2.BRSAO to the current HPDMA_CxSAR value (current source address)
            value: 0
          - name: B_0x1
            description: at the end of a block transfer, the HPDMA_CxSAR register is updated by subtracting the programmed offset HPDMA_CxBR2.BRSAO from the current HPDMA_CxSAR value (current source address)
            value: 1
      - name: BRDDEC
        description: Block repeat destination address decrement
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: at the end of a block transfer, the HPDMA_CxDAR register is updated by adding the programmed offset HPDMA_CxBR2.BRDAO to the current HPDMA_CxDAR value (current destination address)
            value: 0
          - name: B_0x1
            description: at the end of a block transfer, the HPDMA_CxDAR register is updated by subtracting the programmed offset HPDMA_CxBR2.BRDAO from the current HPDMA_CxDAR value (current destination address)
            value: 1
  - name: HPDMA_C15SAR
    displayName: HPDMA_C15SAR
    description: HPDMA channel 15 source address register
    addressOffset: 2076
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C15DAR
    displayName: HPDMA_C15DAR
    description: HPDMA channel 15 destination address register
    addressOffset: 2080
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: HPDMA_C15TR3
    displayName: HPDMA_C15TR3
    description: HPDMA channel 15 transfer register 3
    addressOffset: 2084
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SAO
        description: source address offset increment
        bitOffset: 0
        bitWidth: 13
        access: read-write
      - name: DAO
        description: destination address offset increment
        bitOffset: 16
        bitWidth: 13
        access: read-write
  - name: HPDMA_C15BR2
    displayName: HPDMA_C15BR2
    description: HPDMA channel 15 block register 2
    addressOffset: 2088
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BRSAO
        description: Block repeated source address offset
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: BRDAO
        description: Block repeated destination address offset
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HPDMA_C15LLR
    displayName: HPDMA_C15LLR
    description: HPDMA channel 15 alternate linked-list address register
    addressOffset: 2124
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: pointer (16-bit low-significant address) to the next linked-list data structure
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: Update HPDMA_CxLLR register from memory
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxLLR update
            value: 1
      - name: UB2
        description: Update HPDMA_CxBR2 from memory
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR2 update
            value: 1
      - name: UT3
        description: Update HPDMA_CxTR3 from memory
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR3 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR3 update
            value: 1
      - name: UDA
        description: Update HPDMA_CxDAR register from memory
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxDAR update
            value: 1
      - name: USA
        description: update HPDMA_CxSAR from memory
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: HPDMA_CxSAR update
            value: 1
      - name: UB1
        description: Update HPDMA_CxBR1 from memory
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxBR1 update from memory (HPDMA_CxBR1.BNDT[15:0] restored if any link transfer)
            value: 0
          - name: B_0x1
            description: HPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: Update HPDMA_CxTR2 from memory
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: Update HPDMA_CxTR1 from memory
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no HPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: HPDMA_CxTR1 update
            value: 1
addressBlocks:
  - offset: 0
    size: 4096
    usage: registers
interrupts:
  - name: CH0
    description: HPDMA1 Channel 0 interrupt
  - name: CH1
    description: HPDMA1 Channel 1 interrupt
  - name: CH2
    description: HPDMA1 Channel 2 interrupt
  - name: CH3
    description: HPDMA1 Channel 3 interrupt
  - name: CH4
    description: HPDMA1 Channel 4 interrupt
  - name: CH5
    description: HPDMA1 Channel 5 interrupt
  - name: CH6
    description: HPDMA1 Channel 6 interrupt
  - name: CH7
    description: HPDMA1 Channel 7 interrupt
  - name: CH8
    description: HPDMA1 Channel 8 interrupt
  - name: CH9
    description: HPDMA1 Channel 9 interrupt
  - name: CH10
    description: HPDMA1 Channel 10 interrupt
  - name: CH11
    description: HPDMA1 Channel 11 interrupt
  - name: CH12
    description: HPDMA1 Channel 12 interrupt
  - name: CH13
    description: HPDMA1 Channel 13 interrupt
  - name: CH14
    description: HPDMA1 Channel 14 interrupt
  - name: CH15
    description: HPDMA1 Channel 15 interrupt
