Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr  9 08:25:37 2025
| Host         : Laptoptycles running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file milestone_1_timing_summary_routed.rpt -pb milestone_1_timing_summary_routed.pb -rpx milestone_1_timing_summary_routed.rpx -warn_on_violation
| Design       : milestone_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     72          
LUTAR-1    Warning           LUT drives async reset alert    3           
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (400)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (158)
5. checking no_input_delay (1)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (400)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk_var_hz_switchable_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: encoded_display_input_select_reg[0]/L7/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ff0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ff0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: ff1/temp_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ff10/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff0/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff1/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff2/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff3/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff4/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff5/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff6/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff6/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff6/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff6/count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ff4/ff6/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff7/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff7/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff7/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff7/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (158)
--------------------------------------------------
 There are 158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.050        0.000                      0                   90        0.261        0.000                      0                   90        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.050        0.000                      0                   90        0.261        0.000                      0                   90        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 ff10/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.383ns (42.158%)  route 1.898ns (57.842%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  ff10/count_reg[2]/Q
                         net (fo=2, routed)           0.850     6.628    ff10/count_reg[2]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.752 r  ff10/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.752    ff10/count0_carry_i_4_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.284    ff10/count0_carry_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.398    ff10/count0_carry__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.555 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.048     8.603    ff10/count0_carry__1_n_2
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[0]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.634    14.653    ff10/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 ff10/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.383ns (42.158%)  route 1.898ns (57.842%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  ff10/count_reg[2]/Q
                         net (fo=2, routed)           0.850     6.628    ff10/count_reg[2]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.752 r  ff10/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.752    ff10/count0_carry_i_4_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.284    ff10/count0_carry_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.398    ff10/count0_carry__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.555 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.048     8.603    ff10/count0_carry__1_n_2
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[1]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.634    14.653    ff10/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 ff10/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.383ns (42.158%)  route 1.898ns (57.842%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  ff10/count_reg[2]/Q
                         net (fo=2, routed)           0.850     6.628    ff10/count_reg[2]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.752 r  ff10/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.752    ff10/count0_carry_i_4_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.284    ff10/count0_carry_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.398    ff10/count0_carry__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.555 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.048     8.603    ff10/count0_carry__1_n_2
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[2]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.634    14.653    ff10/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 ff10/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.383ns (42.158%)  route 1.898ns (57.842%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  ff10/count_reg[2]/Q
                         net (fo=2, routed)           0.850     6.628    ff10/count_reg[2]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.752 r  ff10/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.752    ff10/count0_carry_i_4_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.284    ff10/count0_carry_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.398    ff10/count0_carry__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.555 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.048     8.603    ff10/count0_carry__1_n_2
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[3]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.634    14.653    ff10/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 ff10/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 1.383ns (44.036%)  route 1.758ns (55.964%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  ff10/count_reg[2]/Q
                         net (fo=2, routed)           0.850     6.628    ff10/count_reg[2]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.752 r  ff10/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.752    ff10/count0_carry_i_4_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.284    ff10/count0_carry_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.398    ff10/count0_carry__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.555 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.908     8.463    ff10/count0_carry__1_n_2
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[4]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_R)       -0.634    14.628    ff10/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 ff10/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 1.383ns (44.036%)  route 1.758ns (55.964%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  ff10/count_reg[2]/Q
                         net (fo=2, routed)           0.850     6.628    ff10/count_reg[2]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.752 r  ff10/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.752    ff10/count0_carry_i_4_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.284    ff10/count0_carry_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.398    ff10/count0_carry__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.555 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.908     8.463    ff10/count0_carry__1_n_2
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[5]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_R)       -0.634    14.628    ff10/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 ff10/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 1.383ns (44.036%)  route 1.758ns (55.964%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  ff10/count_reg[2]/Q
                         net (fo=2, routed)           0.850     6.628    ff10/count_reg[2]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.752 r  ff10/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.752    ff10/count0_carry_i_4_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.284    ff10/count0_carry_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.398    ff10/count0_carry__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.555 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.908     8.463    ff10/count0_carry__1_n_2
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[6]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_R)       -0.634    14.628    ff10/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 ff10/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 1.383ns (44.036%)  route 1.758ns (55.964%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  ff10/count_reg[2]/Q
                         net (fo=2, routed)           0.850     6.628    ff10/count_reg[2]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.752 r  ff10/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.752    ff10/count0_carry_i_4_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.284    ff10/count0_carry_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.398    ff10/count0_carry__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.555 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.908     8.463    ff10/count0_carry__1_n_2
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[7]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_R)       -0.634    14.628    ff10/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 ff10/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 1.383ns (46.240%)  route 1.608ns (53.760%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  ff10/count_reg[2]/Q
                         net (fo=2, routed)           0.850     6.628    ff10/count_reg[2]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.752 r  ff10/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.752    ff10/count0_carry_i_4_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.284    ff10/count0_carry_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.398    ff10/count0_carry__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.555 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.758     8.314    ff10/count0_carry__1_n_2
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601    15.024    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[10]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.634    14.629    ff10/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 ff10/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 1.383ns (46.240%)  route 1.608ns (53.760%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     5.323    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  ff10/count_reg[2]/Q
                         net (fo=2, routed)           0.850     6.628    ff10/count_reg[2]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.752 r  ff10/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.752    ff10/count0_carry_i_4_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.284    ff10/count0_carry_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.398    ff10/count0_carry__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.555 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.758     8.314    ff10/count0_carry__1_n_2
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601    15.024    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[11]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.634    14.629    ff10/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  6.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ff1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  ff1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff1/count_reg[3]/Q
                         net (fo=2, routed)           0.117     1.780    ff1/count_reg[3]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  ff1/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.888    ff1/count_reg[0]_i_2_n_4
    SLICE_X3Y89          FDRE                                         r  ff1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  ff1/count_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    ff1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.780    ff10/count_reg[15]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  ff10/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.888    ff10/count_reg[12]_i_1__0_n_4
    SLICE_X1Y88          FDRE                                         r  ff10/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  ff10/count_reg[15]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    ff10/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ff1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  ff1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff1/count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.781    ff1/count_reg[7]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  ff1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    ff1/count_reg[4]_i_1_n_4
    SLICE_X3Y90          FDRE                                         r  ff1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  ff1/count_reg[7]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    ff1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ff10/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ff10/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff10/count_reg[19]/Q
                         net (fo=2, routed)           0.118     1.780    ff10/count_reg[19]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  ff10/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    ff10/count_reg[16]_i_1_n_4
    SLICE_X1Y89          FDRE                                         r  ff10/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ff10/count_reg[19]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    ff10/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ff1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  ff1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff1/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.783    ff1/count_reg[15]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  ff1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    ff1/count_reg[12]_i_1_n_4
    SLICE_X3Y92          FDRE                                         r  ff1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  ff1/count_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    ff1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ff10/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.520    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ff10/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.781    ff10/count_reg[11]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  ff10/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.889    ff10/count_reg[8]_i_1__0_n_4
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[11]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    ff10/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  ff1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff1/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.784    ff1/count_reg[11]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  ff1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    ff1/count_reg[8]_i_1_n_4
    SLICE_X3Y91          FDRE                                         r  ff1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  ff1/count_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    ff1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff10/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.519    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ff10/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.781    ff10/count_reg[7]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  ff10/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.889    ff10/count_reg[4]_i_1__0_n_4
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[7]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    ff10/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff10/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff10/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.784    ff10/count_reg[23]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  ff10/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    ff10/count_reg[20]_i_1_n_4
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[23]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    ff10/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff10/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  ff10/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff10/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.784    ff10/count_reg[27]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  ff10/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    ff10/count_reg[24]_i_1_n_4
    SLICE_X1Y91          FDRE                                         r  ff10/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  ff10/count_reg[27]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    ff10/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     ff1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     ff1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     ff1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     ff1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     ff1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     ff1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     ff1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     ff1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     ff1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     ff1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     ff1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     ff1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     ff1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     ff1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     ff1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     ff1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     ff1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     ff1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     ff1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     ff1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     ff1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     ff1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     ff1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     ff1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     ff1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     ff1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     ff1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     ff1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     ff1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           181 Endpoints
Min Delay           181 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.767ns  (logic 4.098ns (41.952%)  route 5.670ns (58.048%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  ff3/count_reg[2]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff3/count_reg[2]/Q
                         net (fo=15, routed)          1.029     1.485    ff3/Q[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.124     1.609 r  ff3/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.640     6.250    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.767 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.767    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.188ns  (logic 4.384ns (53.546%)  route 3.804ns (46.454%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  ff3/count_reg[2]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff3/count_reg[2]/Q
                         net (fo=15, routed)          0.826     1.282    ff3/Q[2]
    SLICE_X1Y92          LUT3 (Prop_lut3_I0_O)        0.152     1.434 r  ff3/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.978     4.412    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776     8.188 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.188    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.132ns  (logic 4.133ns (50.831%)  route 3.998ns (49.169%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  ff3/count_reg[2]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff3/count_reg[2]/Q
                         net (fo=15, routed)          1.022     1.478    ff3/Q[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.124     1.602 r  ff3/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.976     4.578    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     8.132 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.132    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.079ns  (logic 4.368ns (54.059%)  route 3.712ns (45.941%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  ff3/count_reg[2]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff3/count_reg[2]/Q
                         net (fo=15, routed)          1.194     1.650    ff3/Q[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.152     1.802 r  ff3/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.517     4.320    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760     8.079 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.079    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.587ns  (logic 4.132ns (54.461%)  route 3.455ns (45.539%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  ff3/count_reg[2]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff3/count_reg[2]/Q
                         net (fo=15, routed)          1.194     1.650    ff3/Q[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.124     1.774 r  ff3/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.261     4.035    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.587 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.587    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.485ns  (logic 4.360ns (58.250%)  route 3.125ns (41.750%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  ff3/count_reg[2]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff3/count_reg[2]/Q
                         net (fo=15, routed)          1.202     1.658    ff3/Q[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.152     1.810 r  ff3/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.923     3.733    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.752     7.485 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.485    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 4.348ns (58.505%)  route 3.084ns (41.495%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  ff3/count_reg[2]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff3/count_reg[2]/Q
                         net (fo=15, routed)          1.029     1.485    ff3/Q[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.153     1.638 r  ff3/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.054     3.693    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.739     7.431 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.431    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff8/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.284ns  (logic 4.136ns (56.782%)  route 3.148ns (43.218%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          LDCE                         0.000     0.000 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
    SLICE_X0Y92          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[7]/Q
                         net (fo=1, routed)           3.148     3.707    SEVEN_SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.284 r  SEVEN_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.284    SEVEN_SEG[0]
    T10                                                               r  SEVEN_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff8/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.248ns  (logic 4.114ns (56.769%)  route 3.133ns (43.231%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          LDCE                         0.000     0.000 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
    SLICE_X0Y92          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[6]/Q
                         net (fo=1, routed)           3.133     3.692    SEVEN_SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.248 r  SEVEN_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.248    SEVEN_SEG[1]
    R10                                                               r  SEVEN_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.224ns  (logic 4.116ns (56.968%)  route 3.109ns (43.032%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  ff3/count_reg[2]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff3/count_reg[2]/Q
                         net (fo=15, routed)          1.202     1.658    ff3/Q[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.124     1.782 r  ff3/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.907     3.689    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.224 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.224    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff4/ff2/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff2/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  ff4/ff2/tick_reg/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff4/ff2/tick_reg/Q
                         net (fo=1, routed)           0.091     0.232    ff4/ff2/tick_reg_n_0
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.045     0.277 r  ff4/ff2/tick__0_i_1__1/O
                         net (fo=1, routed)           0.000     0.277    ff4/ff2/tick
    SLICE_X2Y93          FDRE                                         r  ff4/ff2/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff5/count_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ff5/TIMER_FINISHED_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.055%)  route 0.091ns (32.945%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDPE                         0.000     0.000 r  ff5/count_reg[1]/C
    SLICE_X5Y92          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  ff5/count_reg[1]/Q
                         net (fo=6, routed)           0.091     0.232    ff5/Q[1]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.045     0.277 r  ff5/TIMER_FINISHED_i_1/O
                         net (fo=1, routed)           0.000     0.277    ff5/TIMER_FINISHED_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  ff5/TIMER_FINISHED_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (50.069%)  route 0.141ns (49.931%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.141     0.282    ff9/Q[4]
    SLICE_X0Y86          FDRE                                         r  ff9/current_rand_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/current_rand_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (47.073%)  route 0.159ns (52.927%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[5]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[5]/Q
                         net (fo=5, routed)           0.159     0.300    ff9/Q[5]
    SLICE_X0Y86          FDRE                                         r  ff9/current_rand_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff5/TIMER_FINISHED_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff0/last_triggers_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.165%)  route 0.164ns (53.835%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE                         0.000     0.000 r  ff5/TIMER_FINISHED_reg/C
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff5/TIMER_FINISHED_reg/Q
                         net (fo=6, routed)           0.164     0.305    ff0/TIMER_FINISHED
    SLICE_X4Y90          FDRE                                         r  ff0/last_triggers_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff5/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff5/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE                         0.000     0.000 r  ff4/ff5/count_reg[0]/C
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ff4/ff5/count_reg[0]/Q
                         net (fo=6, routed)           0.116     0.280    ff4/ff5/Q[0]
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  ff4/ff5/tick_i_1__4/O
                         net (fo=1, routed)           0.000     0.325    ff4/ff5/tick_i_1__4_n_0
    SLICE_X3Y95          FDRE                                         r  ff4/ff5/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.118%)  route 0.194ns (57.882%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.194     0.335    ff9/Q[3]
    SLICE_X0Y91          FDRE                                         r  ff9/current_rand_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff0/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff0/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.884%)  route 0.153ns (45.116%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE                         0.000     0.000 r  ff4/ff0/count_reg[1]/C
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff4/ff0/count_reg[1]/Q
                         net (fo=5, routed)           0.153     0.294    ff4/ff0/Q[1]
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.045     0.339 r  ff4/ff0/tick_i_1/O
                         net (fo=1, routed)           0.000     0.339    ff4/ff0/tick_i_1_n_0
    SLICE_X4Y93          FDRE                                         r  ff4/ff0/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff0/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.586%)  route 0.155ns (45.414%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE                         0.000     0.000 r  ff0/FSM_onehot_state_reg[0]/C
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff0/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.155     0.296    ff0/STATE_OUT[1]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045     0.341 r  ff0/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.341    ff0/FSM_onehot_state[0]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  ff0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff0/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.426%)  route 0.156ns (45.574%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE                         0.000     0.000 r  ff0/FSM_onehot_state_reg[0]/C
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ff0/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.156     0.297    ff0/STATE_OUT[1]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045     0.342 r  ff0/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.342    ff0/FSM_onehot_state[2]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  ff0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff10/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_var_hz_switchable_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.055ns  (logic 0.518ns (49.109%)  route 0.537ns (50.891%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  ff10/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  ff10/temp_reg/Q
                         net (fo=15, routed)          0.537     6.380    clk_var_hz
    SLICE_X5Y91          LDCE                                         r  clk_var_hz_switchable_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff10/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_var_hz_switchable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.164ns (42.730%)  route 0.220ns (57.270%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  ff10/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  ff10/temp_reg/Q
                         net (fo=15, routed)          0.220     1.905    clk_var_hz
    SLICE_X5Y91          LDCE                                         r  clk_var_hz_switchable_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 1.366ns (40.419%)  route 2.014ns (59.581%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           1.115     1.571    ff9/Q[6]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     1.695 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.695    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.152 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.899     3.051    ff10/count0_carry__1_n_2
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.329     3.380 r  ff10/temp_i_1__0/O
                         net (fo=1, routed)           0.000     3.380    ff10/temp_i_1__0_n_0
    SLICE_X2Y88          FDRE                                         r  ff10/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.602     5.025    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  ff10/temp_reg/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.200ns  (logic 1.037ns (32.407%)  route 2.163ns (67.593%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           1.115     1.571    ff9/Q[6]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     1.695 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.695    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.152 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.048     3.200    ff10/count0_carry__1_n_2
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[0]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.200ns  (logic 1.037ns (32.407%)  route 2.163ns (67.593%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           1.115     1.571    ff9/Q[6]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     1.695 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.695    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.152 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.048     3.200    ff10/count0_carry__1_n_2
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[1]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.200ns  (logic 1.037ns (32.407%)  route 2.163ns (67.593%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           1.115     1.571    ff9/Q[6]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     1.695 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.695    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.152 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.048     3.200    ff10/count0_carry__1_n_2
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[2]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.200ns  (logic 1.037ns (32.407%)  route 2.163ns (67.593%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           1.115     1.571    ff9/Q[6]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     1.695 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.695    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.152 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.048     3.200    ff10/count0_carry__1_n_2
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ff10/count_reg[3]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.060ns  (logic 1.037ns (33.889%)  route 2.023ns (66.111%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           1.115     1.571    ff9/Q[6]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     1.695 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.695    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.152 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.908     3.060    ff10/count0_carry__1_n_2
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[4]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.060ns  (logic 1.037ns (33.889%)  route 2.023ns (66.111%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           1.115     1.571    ff9/Q[6]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     1.695 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.695    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.152 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.908     3.060    ff10/count0_carry__1_n_2
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[5]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.060ns  (logic 1.037ns (33.889%)  route 2.023ns (66.111%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           1.115     1.571    ff9/Q[6]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     1.695 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.695    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.152 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.908     3.060    ff10/count0_carry__1_n_2
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[6]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.060ns  (logic 1.037ns (33.889%)  route 2.023ns (66.111%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           1.115     1.571    ff9/Q[6]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     1.695 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.695    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.152 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.908     3.060    ff10/count0_carry__1_n_2
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[7]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.910ns  (logic 1.037ns (35.632%)  route 1.873ns (64.368%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           1.115     1.571    ff9/Q[6]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     1.695 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.695    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.152 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.758     2.910    ff10/count0_carry__1_n_2
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601     5.024    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.314ns (39.883%)  route 0.473ns (60.117%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.234     0.375    ff9/Q[4]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045     0.420 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.420    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.548 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.240     0.787    ff10/count0_carry__1_n_2
    SLICE_X1Y91          FDRE                                         r  ff10/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  ff10/count_reg[24]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.314ns (39.883%)  route 0.473ns (60.117%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.234     0.375    ff9/Q[4]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045     0.420 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.420    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.548 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.240     0.787    ff10/count0_carry__1_n_2
    SLICE_X1Y91          FDRE                                         r  ff10/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  ff10/count_reg[25]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.314ns (39.883%)  route 0.473ns (60.117%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.234     0.375    ff9/Q[4]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045     0.420 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.420    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.548 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.240     0.787    ff10/count0_carry__1_n_2
    SLICE_X1Y91          FDRE                                         r  ff10/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  ff10/count_reg[26]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.314ns (39.883%)  route 0.473ns (60.117%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.234     0.375    ff9/Q[4]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045     0.420 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.420    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.548 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.240     0.787    ff10/count0_carry__1_n_2
    SLICE_X1Y91          FDRE                                         r  ff10/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  ff10/count_reg[27]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.314ns (39.582%)  route 0.479ns (60.418%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.234     0.375    ff9/Q[4]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045     0.420 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.420    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.548 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.246     0.793    ff10/count0_carry__1_n_2
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[20]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.314ns (39.582%)  route 0.479ns (60.418%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.234     0.375    ff9/Q[4]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045     0.420 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.420    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.548 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.246     0.793    ff10/count0_carry__1_n_2
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[21]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.314ns (39.582%)  route 0.479ns (60.418%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.234     0.375    ff9/Q[4]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045     0.420 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.420    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.548 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.246     0.793    ff10/count0_carry__1_n_2
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[22]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.314ns (39.582%)  route 0.479ns (60.418%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.234     0.375    ff9/Q[4]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045     0.420 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.420    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.548 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.246     0.793    ff10/count0_carry__1_n_2
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[23]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.314ns (39.314%)  route 0.485ns (60.686%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.234     0.375    ff9/Q[4]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045     0.420 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.420    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.548 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.251     0.799    ff10/count0_carry__1_n_2
    SLICE_X1Y89          FDRE                                         r  ff10/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ff10/count_reg[16]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.314ns (39.314%)  route 0.485ns (60.686%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.234     0.375    ff9/Q[4]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045     0.420 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.420    ff10/count_reg[0]_0[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.548 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.251     0.799    ff10/count0_carry__1_n_2
    SLICE_X1Y89          FDRE                                         r  ff10/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ff10/count_reg[17]/C





