// Seed: 81315858
module module_0;
  wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    output tri id_2,
    output wire id_3,
    output tri id_4
    , id_9,
    input tri0 id_5,
    input supply0 id_6,
    input tri id_7
);
  wire id_10;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    input supply1 id_1,
    output uwire id_2,
    output uwire id_3,
    input tri id_4,
    input wor id_5,
    output tri0 id_6,
    output tri1 id_7,
    input supply0 id_8,
    output wor id_9,
    output tri0 id_10,
    input tri1 id_11
);
  assign id_7 = 1'b0;
  module_0 modCall_1 ();
endmodule
