# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:52:04 on Dec 07,2022
# vcom -reportprogress 300 -work work divisor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity divisor
# -- Compiling architecture divisor of divisor
# ** Error: divisor.vhd(53): Signal "dividendo" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type std.STANDARD.BOOLEAN.
# ** Error: divisor.vhd(53): near "=>": (vcom-1576) expecting GENERATE or THEN or USE.
# ** Error: divisor.vhd(56): near "else": (vcom-1576) expecting END or WHEN.
# ** Error: divisor.vhd(62): near "when": (vcom-1576) expecting END.
# ** Error: divisor.vhd(66): near "if": (vcom-1576) expecting ';'.
# End time: 11:52:04 on Dec 07,2022, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: D:/IntelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 6
# D:/IntelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work divisor.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:52:55 on Dec 07,2022
# vcom -reportprogress 300 -work work divisor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity divisor
# -- Compiling architecture divisor of divisor
# End time: 11:52:55 on Dec 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:52:55 on Dec 07,2022
# vcom -reportprogress 300 -work work traba_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity traba_2
# -- Compiling architecture traba_2 of traba_2
# -- Loading entity divisor
# End time: 11:52:55 on Dec 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:52:55 on Dec 07,2022
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading entity traba_2
# ** Warning: testbench.vhd(32): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: testbench.vhd(39): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: testbench.vhd(44): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: testbench.vhd(49): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: testbench.vhd(54): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 11:52:55 on Dec 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" -t 1ns "+notimingchecks" work.testbench 
# Start time: 11:52:55 on Dec 07,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(testbench)
# Loading work.traba_2(traba_2)
# Loading work.divisor(divisor)
add wave -position end  sim:/testbench/traba_2/divisor/clock
add wave -position end  sim:/testbench/traba_2/divisor/reset
add wave -position end  sim:/testbench/traba_2/divisor/dividend_i
add wave -position end  sim:/testbench/traba_2/divisor/divisor_i
add wave -position end  sim:/testbench/traba_2/divisor/req_i
add wave -position end  sim:/testbench/traba_2/divisor/quocient_o
add wave -position end  sim:/testbench/traba_2/divisor/remainder_o
add wave -position end  sim:/testbench/traba_2/divisor/ack_o
add wave -position end  sim:/testbench/traba_2/divisor/FSM
add wave -position end  sim:/testbench/traba_2/divisor/divisor
add wave -position end  sim:/testbench/traba_2/divisor/dividendo
add wave -position end  sim:/testbench/traba_2/divisor/quociente
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/testbench/traba_2/FSM
restart
run
run
run
run
run
restart
run
run
run
run
run
run
# End time: 12:00:26 on Dec 07,2022, Elapsed time: 0:07:31
# Errors: 0, Warnings: 0
