$date
	Mon Oct 17 09:44:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2b_tb $end
$var wire 1 ! f $end
$var reg 1 " w1 $end
$var reg 1 # w2 $end
$var reg 1 $ w3 $end
$scope module ex $end
$var wire 1 " w1 $end
$var wire 1 # w2 $end
$var wire 1 $ w3 $end
$var wire 1 % h $end
$var wire 1 & g $end
$var wire 1 ! f $end
$scope module stage0 $end
$var wire 1 # s $end
$var wire 1 ' w0 $end
$var wire 1 $ w1 $end
$var reg 1 & f $end
$upscope $end
$scope module stage1 $end
$var wire 1 # s $end
$var wire 1 $ w0 $end
$var wire 1 ( w1 $end
$var reg 1 % f $end
$upscope $end
$scope module stage2 $end
$var wire 1 " s $end
$var wire 1 & w0 $end
$var wire 1 % w1 $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1%
1$
#40
0$
1#
#60
1!
1&
1$
#80
0!
0&
0%
0$
0#
1"
#100
1!
1%
1$
#120
0$
1#
#140
1&
1$
#160
