{"Source Block": ["hdl/library/common/util_dec256sinc24b.v@97:116@HdlStmProcess", "      else\n        word_count <= word_count + 16'b1;\n    end\n  end\n\n  always @(posedge clk) begin\n    if (reset == 1'b0) begin\n      word_clk <= 1'b0;\n    end else begin\n      if (word_count == (dec_rate/2 - 1))\n        word_clk <= 1'b1;\n      else if (word_count == (dec_rate - 1))\n        word_clk <= 1'b0;\n    end\n  end\n\n  /* Differentiator (including decimation stage)\n   * Perform the differentiation stage (FIR) at a lower speed.\n   * Z = one sample delay WORD_CLK = output word rate */\n\n"], "Clone Blocks": [["hdl/library/common/util_dec256sinc24b.v@86:105", "      acc3 <= acc3 + acc2;\n    end\n  end\n\n  /* decimation stage (MCLKOUT/WORD_CLK) */\n  always @(posedge clk) begin\n    if (reset == 1'b1) begin\n      word_count <= 16'd0;\n    end else begin\n      if (word_count == (dec_rate - 1))\n        word_count <= 16'd0;\n      else\n        word_count <= word_count + 16'b1;\n    end\n  end\n\n  always @(posedge clk) begin\n    if (reset == 1'b0) begin\n      word_clk <= 1'b0;\n    end else begin\n"]], "Diff Content": {"Delete": [[103, "    if (reset == 1'b0) begin\n"]], "Add": [[103, "    if (reset == 1'b1) begin\n"]]}}