<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1315' u='c' c='_ZNK4llvm12MachineInstr20readsVirtualRegisterENS_8RegisterE'/>
<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1321' type='std::pair&lt;bool, bool&gt; llvm::MachineInstr::readsWritesVirtualRegister(llvm::Register Reg, SmallVectorImpl&lt;unsigned int&gt; * Ops = nullptr) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1318'>/// Return a pair of bools (reads, writes) indicating if this instruction
  /// reads or writes Reg. This also considers partial defines.
  /// If Ops is not null, all operand indices for Reg are added.</doc>
<use f='llvm/llvm/lib/CodeGen/CalcSpillWeights.cpp' l='243' u='c' c='_ZN4llvm14VirtRegAuxInfo16weightCalcHelperERNS_12LiveIntervalEPNS_9SlotIndexES4_'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='226' u='c' c='_ZN4llvm13LiveRangeEdit10foldAsLoadEPNS_12LiveIntervalERNS_15SmallVectorImplIPNS_12MachineInstrEEE'/>
<def f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1004' ll='1027' type='std::pair&lt;bool, bool&gt; llvm::MachineInstr::readsWritesVirtualRegister(llvm::Register Reg, SmallVectorImpl&lt;unsigned int&gt; * Ops = nullptr) const'/>
<doc f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1001'>/// readsWritesVirtualRegister - Return a pair of bools (reads, writes)
/// indicating if this instruction reads or writes Reg. This also considers
/// partial defines.</doc>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2587' u='c' c='_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1752' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEN4llvm8RegisterES2_j'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3324' u='c' c='_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j'/>
