
ATmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000bc  00800200  00001920  000019b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001920  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000024  008002bc  008002bc  00001a70  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001a70  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002e0  00000000  00000000  00001acc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002163  00000000  00000000  00001dac  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001195  00000000  00000000  00003f0f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000170b  00000000  00000000  000050a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000062c  00000000  00000000  000067b0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000852  00000000  00000000  00006ddc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000f2d  00000000  00000000  0000762e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000218  00000000  00000000  0000855b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	f8 c2       	rjmp	.+1520   	; 0x5fe <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	18 c5       	rjmp	.+2608   	; 0xace <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	82 05       	cpc	r24, r2
      e6:	d4 05       	cpc	r29, r4
      e8:	d4 05       	cpc	r29, r4
      ea:	d4 05       	cpc	r29, r4
      ec:	d4 05       	cpc	r29, r4
      ee:	d4 05       	cpc	r29, r4
      f0:	d4 05       	cpc	r29, r4
      f2:	d4 05       	cpc	r29, r4
      f4:	82 05       	cpc	r24, r2
      f6:	d4 05       	cpc	r29, r4
      f8:	d4 05       	cpc	r29, r4
      fa:	d4 05       	cpc	r29, r4
      fc:	d4 05       	cpc	r29, r4
      fe:	d4 05       	cpc	r29, r4
     100:	d4 05       	cpc	r29, r4
     102:	d4 05       	cpc	r29, r4
     104:	84 05       	cpc	r24, r4
     106:	d4 05       	cpc	r29, r4
     108:	d4 05       	cpc	r29, r4
     10a:	d4 05       	cpc	r29, r4
     10c:	d4 05       	cpc	r29, r4
     10e:	d4 05       	cpc	r29, r4
     110:	d4 05       	cpc	r29, r4
     112:	d4 05       	cpc	r29, r4
     114:	d4 05       	cpc	r29, r4
     116:	d4 05       	cpc	r29, r4
     118:	d4 05       	cpc	r29, r4
     11a:	d4 05       	cpc	r29, r4
     11c:	d4 05       	cpc	r29, r4
     11e:	d4 05       	cpc	r29, r4
     120:	d4 05       	cpc	r29, r4
     122:	d4 05       	cpc	r29, r4
     124:	84 05       	cpc	r24, r4
     126:	d4 05       	cpc	r29, r4
     128:	d4 05       	cpc	r29, r4
     12a:	d4 05       	cpc	r29, r4
     12c:	d4 05       	cpc	r29, r4
     12e:	d4 05       	cpc	r29, r4
     130:	d4 05       	cpc	r29, r4
     132:	d4 05       	cpc	r29, r4
     134:	d4 05       	cpc	r29, r4
     136:	d4 05       	cpc	r29, r4
     138:	d4 05       	cpc	r29, r4
     13a:	d4 05       	cpc	r29, r4
     13c:	d4 05       	cpc	r29, r4
     13e:	d4 05       	cpc	r29, r4
     140:	d4 05       	cpc	r29, r4
     142:	d4 05       	cpc	r29, r4
     144:	d0 05       	cpc	r29, r0
     146:	d4 05       	cpc	r29, r4
     148:	d4 05       	cpc	r29, r4
     14a:	d4 05       	cpc	r29, r4
     14c:	d4 05       	cpc	r29, r4
     14e:	d4 05       	cpc	r29, r4
     150:	d4 05       	cpc	r29, r4
     152:	d4 05       	cpc	r29, r4
     154:	ad 05       	cpc	r26, r13
     156:	d4 05       	cpc	r29, r4
     158:	d4 05       	cpc	r29, r4
     15a:	d4 05       	cpc	r29, r4
     15c:	d4 05       	cpc	r29, r4
     15e:	d4 05       	cpc	r29, r4
     160:	d4 05       	cpc	r29, r4
     162:	d4 05       	cpc	r29, r4
     164:	d4 05       	cpc	r29, r4
     166:	d4 05       	cpc	r29, r4
     168:	d4 05       	cpc	r29, r4
     16a:	d4 05       	cpc	r29, r4
     16c:	d4 05       	cpc	r29, r4
     16e:	d4 05       	cpc	r29, r4
     170:	d4 05       	cpc	r29, r4
     172:	d4 05       	cpc	r29, r4
     174:	a1 05       	cpc	r26, r1
     176:	d4 05       	cpc	r29, r4
     178:	d4 05       	cpc	r29, r4
     17a:	d4 05       	cpc	r29, r4
     17c:	d4 05       	cpc	r29, r4
     17e:	d4 05       	cpc	r29, r4
     180:	d4 05       	cpc	r29, r4
     182:	d4 05       	cpc	r29, r4
     184:	bf 05       	cpc	r27, r15

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e0 e2       	ldi	r30, 0x20	; 32
     19e:	f9 e1       	ldi	r31, 0x19	; 25
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ac 3b       	cpi	r26, 0xBC	; 188
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	ac eb       	ldi	r26, 0xBC	; 188
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a0 3e       	cpi	r26, 0xE0	; 224
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	03 d0       	rcall	.+6      	; 0x1c8 <main>
     1c2:	0c 94 8e 0c 	jmp	0x191c	; 0x191c <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <main>:
#include "drivers/motor.h"
#include "drivers/solenoid.h"
#include "controller.h"

int main(void)
{
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	cd b7       	in	r28, 0x3d	; 61
     1ce:	de b7       	in	r29, 0x3e	; 62
     1d0:	66 97       	sbiw	r28, 0x16	; 22
     1d2:	0f b6       	in	r0, 0x3f	; 63
     1d4:	f8 94       	cli
     1d6:	de bf       	out	0x3e, r29	; 62
     1d8:	0f be       	out	0x3f, r0	; 63
     1da:	cd bf       	out	0x3d, r28	; 61
	UART_init(MYUBRR);
     1dc:	87 e6       	ldi	r24, 0x67	; 103
     1de:	90 e0       	ldi	r25, 0x00	; 0
     1e0:	0b d5       	rcall	.+2582   	; 0xbf8 <UART_init>
	CAN_init();
     1e2:	18 d1       	rcall	.+560    	; 0x414 <CAN_init>
	IR_init();
     1e4:	48 d2       	rcall	.+1168   	; 0x676 <IR_init>
	SERVO_init();
     1e6:	d0 d3       	rcall	.+1952   	; 0x988 <SERVO_init>
	MOTOR_init();
     1e8:	8c d3       	rcall	.+1816   	; 0x902 <MOTOR_init>
	SOLENOID_init();
     1ea:	20 d4       	rcall	.+2112   	; 0xa2c <SOLENOID_init>
		printf("Received message\n");
		printf("id: %d\ndata: %d\n\n", receive_msg.id, receive_msg.data[0]);
		_delay_ms(10);
	}*/

	uint8_t ir_value = IR_read();
     1ec:	46 d2       	rcall	.+1164   	; 0x67a <IR_read>
     1ee:	f8 2e       	mov	r15, r24
		}
		
		ir_value = IR_read();
		if(ir_value != old_ir_value) {
			old_ir_value = ir_value;
			printf("%d\n", ir_value);
     1f0:	0e ea       	ldi	r16, 0xAE	; 174
     1f2:	12 e0       	ldi	r17, 0x02	; 2
			// Send score to node 1
			send_msg.id = 0;
			send_msg.data[0] = ir_value;
			send_msg.length = 1;
     1f4:	88 24       	eor	r8, r8
     1f6:	83 94       	inc	r8
		}

		// Apply controller
		float encoder_value = (100.0f * MOTOR_read_encoder())/MOTOR_max_encoder_value();
		float vel = CONTROLLER_actuate(encoder_value);
		MOTOR_set_dir_right(vel > 0);
     1f8:	71 2c       	mov	r7, r1
	}*/

	uint8_t ir_value = IR_read();
	uint8_t old_ir_value = ir_value;
	while(1) {
		receive_msg = CAN_data_receive();
     1fa:	ce 01       	movw	r24, r28
     1fc:	0c 96       	adiw	r24, 0x0c	; 12
     1fe:	73 d1       	rcall	.+742    	; 0x4e6 <CAN_data_receive>
     200:	2c 85       	ldd	r18, Y+12	; 0x0c
     202:	3d 85       	ldd	r19, Y+13	; 0x0d
		if(receive_msg.id == 1) {
     204:	21 30       	cpi	r18, 0x01	; 1
     206:	31 05       	cpc	r19, r1
     208:	39 f4       	brne	.+14     	; 0x218 <main+0x50>
			// Message is joystick data
			int8_t x = receive_msg.data[0];
			int8_t click = receive_msg.data[2];
     20a:	e9 88       	ldd	r14, Y+17	; 0x11
			
			SERVO_write(-x);
     20c:	8f 85       	ldd	r24, Y+15	; 0x0f
     20e:	81 95       	neg	r24
     210:	c6 d3       	rcall	.+1932   	; 0x99e <SERVO_write>
			SOLENOID_shoot(click);
     212:	8e 2d       	mov	r24, r14
     214:	0d d4       	rcall	.+2074   	; 0xa30 <SOLENOID_shoot>
     216:	0b c0       	rjmp	.+22     	; 0x22e <main+0x66>
		} else if(receive_msg.id == 3) {
     218:	23 30       	cpi	r18, 0x03	; 3
     21a:	31 05       	cpc	r19, r1
     21c:	41 f4       	brne	.+16     	; 0x22e <main+0x66>
			// Slider data
			int8_t ref = receive_msg.data[1]; // Use right slider position as reference
			CONTROLLER_set_reference(ref);
     21e:	68 89       	ldd	r22, Y+16	; 0x10
     220:	77 27       	eor	r23, r23
     222:	67 fd       	sbrc	r22, 7
     224:	70 95       	com	r23
     226:	87 2f       	mov	r24, r23
     228:	97 2f       	mov	r25, r23
     22a:	f7 d5       	rcall	.+3054   	; 0xe1a <__floatsisf>
     22c:	54 d0       	rcall	.+168    	; 0x2d6 <CONTROLLER_set_reference>
		}
		
		ir_value = IR_read();
     22e:	25 d2       	rcall	.+1098   	; 0x67a <IR_read>
     230:	98 2e       	mov	r9, r24
		if(ir_value != old_ir_value) {
     232:	8f 15       	cp	r24, r15
     234:	81 f0       	breq	.+32     	; 0x256 <main+0x8e>
			old_ir_value = ir_value;
			printf("%d\n", ir_value);
     236:	1f 92       	push	r1
     238:	8f 93       	push	r24
     23a:	1f 93       	push	r17
     23c:	0f 93       	push	r16
     23e:	54 d7       	rcall	.+3752   	; 0x10e8 <printf>
			// Send score to node 1
			send_msg.id = 0;
     240:	1a 82       	std	Y+2, r1	; 0x02
     242:	19 82       	std	Y+1, r1	; 0x01
			send_msg.data[0] = ir_value;
     244:	9c 82       	std	Y+4, r9	; 0x04
			send_msg.length = 1;
     246:	8b 82       	std	Y+3, r8	; 0x03
				CAN_message_send(&send_msg);
     248:	ce 01       	movw	r24, r28
     24a:	01 96       	adiw	r24, 0x01	; 1
     24c:	fc d0       	rcall	.+504    	; 0x446 <CAN_message_send>
     24e:	0f 90       	pop	r0
     250:	0f 90       	pop	r0
     252:	0f 90       	pop	r0
     254:	0f 90       	pop	r0
		}

		// Apply controller
		float encoder_value = (100.0f * MOTOR_read_encoder())/MOTOR_max_encoder_value();
     256:	b9 d2       	rcall	.+1394   	; 0x7ca <MOTOR_read_encoder>
     258:	7c 01       	movw	r14, r24
     25a:	9d d2       	rcall	.+1338   	; 0x796 <MOTOR_max_encoder_value>
     25c:	5c 01       	movw	r10, r24
     25e:	b7 01       	movw	r22, r14
     260:	88 27       	eor	r24, r24
     262:	77 fd       	sbrc	r23, 7
     264:	80 95       	com	r24
     266:	98 2f       	mov	r25, r24
     268:	d8 d5       	rcall	.+2992   	; 0xe1a <__floatsisf>
     26a:	20 e0       	ldi	r18, 0x00	; 0
     26c:	30 e0       	ldi	r19, 0x00	; 0
     26e:	48 ec       	ldi	r20, 0xC8	; 200
     270:	52 e4       	ldi	r21, 0x42	; 66
     272:	87 d6       	rcall	.+3342   	; 0xf82 <__mulsf3>
     274:	6b 01       	movw	r12, r22
     276:	7c 01       	movw	r14, r24
     278:	b5 01       	movw	r22, r10
     27a:	88 27       	eor	r24, r24
     27c:	77 fd       	sbrc	r23, 7
     27e:	80 95       	com	r24
     280:	98 2f       	mov	r25, r24
     282:	cb d5       	rcall	.+2966   	; 0xe1a <__floatsisf>
     284:	9b 01       	movw	r18, r22
     286:	ac 01       	movw	r20, r24
     288:	c7 01       	movw	r24, r14
     28a:	b6 01       	movw	r22, r12
     28c:	30 d5       	rcall	.+2656   	; 0xcee <__divsf3>
		float vel = CONTROLLER_actuate(encoder_value);
     28e:	2c d0       	rcall	.+88     	; 0x2e8 <CONTROLLER_actuate>
     290:	6b 01       	movw	r12, r22
     292:	7c 01       	movw	r14, r24
		MOTOR_set_dir_right(vel > 0);
     294:	b8 2c       	mov	r11, r8
     296:	20 e0       	ldi	r18, 0x00	; 0
     298:	30 e0       	ldi	r19, 0x00	; 0
     29a:	a9 01       	movw	r20, r18
     29c:	6e d6       	rcall	.+3292   	; 0xf7a <__gesf2>
     29e:	18 16       	cp	r1, r24
     2a0:	0c f0       	brlt	.+2      	; 0x2a4 <main+0xdc>
     2a2:	b7 2c       	mov	r11, r7
     2a4:	8b 2d       	mov	r24, r11
     2a6:	83 d2       	rcall	.+1286   	; 0x7ae <MOTOR_set_dir_right>
		MOTOR_set_velocity(vel/100.0f * 0xFF);
     2a8:	20 e0       	ldi	r18, 0x00	; 0
     2aa:	30 e0       	ldi	r19, 0x00	; 0
     2ac:	48 ec       	ldi	r20, 0xC8	; 200
     2ae:	52 e4       	ldi	r21, 0x42	; 66
     2b0:	c7 01       	movw	r24, r14
     2b2:	b6 01       	movw	r22, r12
     2b4:	1c d5       	rcall	.+2616   	; 0xcee <__divsf3>
     2b6:	20 e0       	ldi	r18, 0x00	; 0
     2b8:	30 e0       	ldi	r19, 0x00	; 0
     2ba:	4f e7       	ldi	r20, 0x7F	; 127
     2bc:	53 e4       	ldi	r21, 0x43	; 67
     2be:	61 d6       	rcall	.+3266   	; 0xf82 <__mulsf3>
     2c0:	7e d5       	rcall	.+2812   	; 0xdbe <__fixunssfsi>
     2c2:	86 2f       	mov	r24, r22
     2c4:	6d d2       	rcall	.+1242   	; 0x7a0 <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2c6:	8f e3       	ldi	r24, 0x3F	; 63
     2c8:	9c e9       	ldi	r25, 0x9C	; 156
     2ca:	01 97       	sbiw	r24, 0x01	; 1
     2cc:	f1 f7       	brne	.-4      	; 0x2ca <main+0x102>
     2ce:	00 c0       	rjmp	.+0      	; 0x2d0 <main+0x108>
     2d0:	00 00       	nop
     2d2:	f9 2c       	mov	r15, r9
     2d4:	92 cf       	rjmp	.-220    	; 0x1fa <main+0x32>

000002d6 <CONTROLLER_set_reference>:
float integral = 0.0;

volatile uint16_t* timer_source = &TCNT1;

void CONTROLLER_set_reference(float ref) {
	reference = ref;
     2d6:	60 93 c4 02 	sts	0x02C4, r22
     2da:	70 93 c5 02 	sts	0x02C5, r23
     2de:	80 93 c6 02 	sts	0x02C6, r24
     2e2:	90 93 c7 02 	sts	0x02C7, r25
     2e6:	08 95       	ret

000002e8 <CONTROLLER_actuate>:
}

float CONTROLLER_actuate(float y) {
     2e8:	4f 92       	push	r4
     2ea:	5f 92       	push	r5
     2ec:	6f 92       	push	r6
     2ee:	7f 92       	push	r7
     2f0:	8f 92       	push	r8
     2f2:	9f 92       	push	r9
     2f4:	af 92       	push	r10
     2f6:	bf 92       	push	r11
     2f8:	cf 92       	push	r12
     2fa:	df 92       	push	r13
     2fc:	ef 92       	push	r14
     2fe:	ff 92       	push	r15
     300:	cf 93       	push	r28
     302:	df 93       	push	r29
     304:	6b 01       	movw	r12, r22
     306:	7c 01       	movw	r14, r24
	float dt = ((float)*timer_source)/((float)F_CPU);
     308:	c0 91 06 02 	lds	r28, 0x0206
     30c:	d0 91 07 02 	lds	r29, 0x0207
     310:	68 81       	ld	r22, Y
     312:	79 81       	ldd	r23, Y+1	; 0x01
     314:	80 e0       	ldi	r24, 0x00	; 0
     316:	90 e0       	ldi	r25, 0x00	; 0
     318:	7e d5       	rcall	.+2812   	; 0xe16 <__floatunsisf>
     31a:	20 e0       	ldi	r18, 0x00	; 0
     31c:	34 e2       	ldi	r19, 0x24	; 36
     31e:	44 e7       	ldi	r20, 0x74	; 116
     320:	5b e4       	ldi	r21, 0x4B	; 75
     322:	e5 d4       	rcall	.+2506   	; 0xcee <__divsf3>
     324:	2b 01       	movw	r4, r22
     326:	3c 01       	movw	r6, r24
	*timer_source = 0;
     328:	19 82       	std	Y+1, r1	; 0x01
     32a:	18 82       	st	Y, r1
	
	float err = reference - y;
     32c:	a7 01       	movw	r20, r14
     32e:	96 01       	movw	r18, r12
     330:	60 91 c4 02 	lds	r22, 0x02C4
     334:	70 91 c5 02 	lds	r23, 0x02C5
     338:	80 91 c6 02 	lds	r24, 0x02C6
     33c:	90 91 c7 02 	lds	r25, 0x02C7
     340:	6d d4       	rcall	.+2266   	; 0xc1c <__subsf3>
     342:	6b 01       	movw	r12, r22
     344:	7c 01       	movw	r14, r24
	
	integral += err * dt;
     346:	a3 01       	movw	r20, r6
     348:	92 01       	movw	r18, r4
     34a:	1b d6       	rcall	.+3126   	; 0xf82 <__mulsf3>
     34c:	20 91 bc 02 	lds	r18, 0x02BC
     350:	30 91 bd 02 	lds	r19, 0x02BD
     354:	40 91 be 02 	lds	r20, 0x02BE
     358:	50 91 bf 02 	lds	r21, 0x02BF
     35c:	60 d4       	rcall	.+2240   	; 0xc1e <__addsf3>
     35e:	4b 01       	movw	r8, r22
     360:	5c 01       	movw	r10, r24
     362:	60 93 bc 02 	sts	0x02BC, r22
     366:	70 93 bd 02 	sts	0x02BD, r23
     36a:	80 93 be 02 	sts	0x02BE, r24
     36e:	90 93 bf 02 	sts	0x02BF, r25

	float derivative = (err - prev_err)/dt;
     372:	20 91 c0 02 	lds	r18, 0x02C0
     376:	30 91 c1 02 	lds	r19, 0x02C1
     37a:	40 91 c2 02 	lds	r20, 0x02C2
     37e:	50 91 c3 02 	lds	r21, 0x02C3
     382:	c7 01       	movw	r24, r14
     384:	b6 01       	movw	r22, r12
     386:	4a d4       	rcall	.+2196   	; 0xc1c <__subsf3>
     388:	a3 01       	movw	r20, r6
     38a:	92 01       	movw	r18, r4
     38c:	b0 d4       	rcall	.+2400   	; 0xcee <__divsf3>
     38e:	2b 01       	movw	r4, r22
     390:	3c 01       	movw	r6, r24
	prev_err = err;	
     392:	c0 92 c0 02 	sts	0x02C0, r12
     396:	d0 92 c1 02 	sts	0x02C1, r13
     39a:	e0 92 c2 02 	sts	0x02C2, r14
     39e:	f0 92 c3 02 	sts	0x02C3, r15
	
	return Kp*err + Ki*integral + Kd*derivative;
     3a2:	a5 01       	movw	r20, r10
     3a4:	94 01       	movw	r18, r8
     3a6:	c7 01       	movw	r24, r14
     3a8:	b6 01       	movw	r22, r12
     3aa:	39 d4       	rcall	.+2162   	; 0xc1e <__addsf3>
     3ac:	6b 01       	movw	r12, r22
     3ae:	7c 01       	movw	r14, r24
     3b0:	20 e0       	ldi	r18, 0x00	; 0
     3b2:	30 e0       	ldi	r19, 0x00	; 0
     3b4:	a9 01       	movw	r20, r18
     3b6:	c3 01       	movw	r24, r6
     3b8:	b2 01       	movw	r22, r4
     3ba:	e3 d5       	rcall	.+3014   	; 0xf82 <__mulsf3>
     3bc:	9b 01       	movw	r18, r22
     3be:	ac 01       	movw	r20, r24
     3c0:	c7 01       	movw	r24, r14
     3c2:	b6 01       	movw	r22, r12
     3c4:	2c d4       	rcall	.+2136   	; 0xc1e <__addsf3>
     3c6:	df 91       	pop	r29
     3c8:	cf 91       	pop	r28
     3ca:	ff 90       	pop	r15
     3cc:	ef 90       	pop	r14
     3ce:	df 90       	pop	r13
     3d0:	cf 90       	pop	r12
     3d2:	bf 90       	pop	r11
     3d4:	af 90       	pop	r10
     3d6:	9f 90       	pop	r9
     3d8:	8f 90       	pop	r8
     3da:	7f 90       	pop	r7
     3dc:	6f 90       	pop	r6
     3de:	5f 90       	pop	r5
     3e0:	4f 90       	pop	r4
     3e2:	08 95       	ret

000003e4 <ADC_init>:
     3e4:	ea e7       	ldi	r30, 0x7A	; 122
     3e6:	f0 e0       	ldi	r31, 0x00	; 0
     3e8:	80 81       	ld	r24, Z
     3ea:	80 68       	ori	r24, 0x80	; 128
     3ec:	80 83       	st	Z, r24
     3ee:	80 81       	ld	r24, Z
     3f0:	87 60       	ori	r24, 0x07	; 7
     3f2:	80 83       	st	Z, r24
     3f4:	08 95       	ret

000003f6 <ADC_read>:
     3f6:	8f 71       	andi	r24, 0x1F	; 31
     3f8:	80 66       	ori	r24, 0x60	; 96
     3fa:	80 93 7c 00 	sts	0x007C, r24
     3fe:	ea e7       	ldi	r30, 0x7A	; 122
     400:	f0 e0       	ldi	r31, 0x00	; 0
     402:	80 81       	ld	r24, Z
     404:	80 64       	ori	r24, 0x40	; 64
     406:	80 83       	st	Z, r24
     408:	80 81       	ld	r24, Z
     40a:	86 fd       	sbrc	r24, 6
     40c:	fd cf       	rjmp	.-6      	; 0x408 <ADC_read+0x12>
     40e:	80 91 79 00 	lds	r24, 0x0079
     412:	08 95       	ret

00000414 <CAN_init>:
	.data[0] = 0
};

void CAN_init() {
	// Initialize MCP2551
	MCP2515_init();
     414:	a2 d1       	rcall	.+836    	; 0x75a <MCP2515_init>
	// Set normal mode
	MCP2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     416:	40 e0       	ldi	r20, 0x00	; 0
     418:	60 ee       	ldi	r22, 0xE0	; 224
     41a:	8f e0       	ldi	r24, 0x0F	; 15
     41c:	81 d1       	rcall	.+770    	; 0x720 <MCP2515_bit_modify>

	uint8_t value = MCP2515_read_data(MCP_CANSTAT);
     41e:	8e e0       	ldi	r24, 0x0E	; 14
     420:	40 d1       	rcall	.+640    	; 0x6a2 <MCP2515_read_data>
	if ((value & MODE_MASK) != MODE_NORMAL) {
     422:	80 7e       	andi	r24, 0xE0	; 224
     424:	21 f0       	breq	.+8      	; 0x42e <CAN_init+0x1a>
		printf("MCP2551 is NOT in normal mode after reset!\n");
     426:	84 e1       	ldi	r24, 0x14	; 20
     428:	92 e0       	ldi	r25, 0x02	; 2
     42a:	6f c6       	rjmp	.+3294   	; 0x110a <puts>
		return 1;
     42c:	08 95       	ret
	}

	// Enable interrupts for receive and error
	MCP2515_bit_modify(MCP_CANINTE, 0xFF, MCP_RX_INT | MCP_ERRIE);
     42e:	43 e2       	ldi	r20, 0x23	; 35
     430:	6f ef       	ldi	r22, 0xFF	; 255
     432:	8b e2       	ldi	r24, 0x2B	; 43
     434:	75 d1       	rcall	.+746    	; 0x720 <MCP2515_bit_modify>
	
	EICRA	|= (1 << ISC21);
     436:	e9 e6       	ldi	r30, 0x69	; 105
     438:	f0 e0       	ldi	r31, 0x00	; 0
     43a:	80 81       	ld	r24, Z
     43c:	80 62       	ori	r24, 0x20	; 32
     43e:	80 83       	st	Z, r24
	EIMSK	|= (1 << INT2);
     440:	ea 9a       	sbi	0x1d, 2	; 29
	sei();
     442:	78 94       	sei
     444:	08 95       	ret

00000446 <CAN_message_send>:
		rx_flag = 1;
	}
	MCP2515_bit_modify(MCP_CANINTF, 0xFF, 0);
}

void CAN_message_send(struct can_message_t* msg){
     446:	0f 93       	push	r16
     448:	1f 93       	push	r17
     44a:	cf 93       	push	r28
     44c:	df 93       	push	r29
     44e:	cd b7       	in	r28, 0x3d	; 61
     450:	de b7       	in	r29, 0x3e	; 62
     452:	dc 01       	movw	r26, r24
	}
	// Write starting from TXB0SIDH
	MCP2515_write_data(MCP_TXB0SIDH, data, data_length); 
	// Request to send from buffer TX0
	MCP2515_request_to_send(1);
}
     454:	0d b7       	in	r16, 0x3d	; 61
     456:	1e b7       	in	r17, 0x3e	; 62
	}
	MCP2515_bit_modify(MCP_CANINTF, 0xFF, 0);
}

void CAN_message_send(struct can_message_t* msg){
	int data_length = 5 + msg->length;
     458:	12 96       	adiw	r26, 0x02	; 2
     45a:	4c 91       	ld	r20, X
     45c:	12 97       	sbiw	r26, 0x02	; 2
     45e:	50 e0       	ldi	r21, 0x00	; 0
     460:	4b 5f       	subi	r20, 0xFB	; 251
     462:	5f 4f       	sbci	r21, 0xFF	; 255
	uint8_t data[data_length];
     464:	8d b7       	in	r24, 0x3d	; 61
     466:	9e b7       	in	r25, 0x3e	; 62
     468:	84 1b       	sub	r24, r20
     46a:	95 0b       	sbc	r25, r21
     46c:	0f b6       	in	r0, 0x3f	; 63
     46e:	f8 94       	cli
     470:	9e bf       	out	0x3e, r25	; 62
     472:	0f be       	out	0x3f, r0	; 63
     474:	8d bf       	out	0x3d, r24	; 61
     476:	6d b7       	in	r22, 0x3d	; 61
     478:	7e b7       	in	r23, 0x3e	; 62
     47a:	6f 5f       	subi	r22, 0xFF	; 255
     47c:	7f 4f       	sbci	r23, 0xFF	; 255
	data[0] = msg->id >> 3; // Bit 0 to 2 to TXB0SIDH
     47e:	8d 91       	ld	r24, X+
     480:	9c 91       	ld	r25, X
     482:	11 97       	sbiw	r26, 0x01	; 1
     484:	96 95       	lsr	r25
     486:	87 95       	ror	r24
     488:	96 95       	lsr	r25
     48a:	87 95       	ror	r24
     48c:	96 95       	lsr	r25
     48e:	87 95       	ror	r24
     490:	ed b7       	in	r30, 0x3d	; 61
     492:	fe b7       	in	r31, 0x3e	; 62
     494:	81 83       	std	Z+1, r24	; 0x01
	data[1] = msg->id << 5; // Bit 3 to 10 to TXB0SIDL
     496:	8c 91       	ld	r24, X
     498:	82 95       	swap	r24
     49a:	88 0f       	add	r24, r24
     49c:	80 7e       	andi	r24, 0xE0	; 224
     49e:	fb 01       	movw	r30, r22
     4a0:	81 83       	std	Z+1, r24	; 0x01
	// Not using extended ID
	data[2] = 0;
     4a2:	12 82       	std	Z+2, r1	; 0x02
	data[3] = 0;
     4a4:	13 82       	std	Z+3, r1	; 0x03
	// length to TXB0DLC
	data[4] = msg->length;
     4a6:	12 96       	adiw	r26, 0x02	; 2
     4a8:	8c 91       	ld	r24, X
     4aa:	12 97       	sbiw	r26, 0x02	; 2
     4ac:	84 83       	std	Z+4, r24	; 0x04
	// Fill rest of array with message data
	for(int i = 5; i < data_length; i++) {
     4ae:	46 30       	cpi	r20, 0x06	; 6
     4b0:	51 05       	cpc	r21, r1
     4b2:	5c f0       	brlt	.+22     	; 0x4ca <CAN_message_send+0x84>
     4b4:	13 96       	adiw	r26, 0x03	; 3
     4b6:	35 96       	adiw	r30, 0x05	; 5
     4b8:	25 e0       	ldi	r18, 0x05	; 5
     4ba:	30 e0       	ldi	r19, 0x00	; 0
		data[i] = msg->data[i - 5];
     4bc:	8d 91       	ld	r24, X+
     4be:	81 93       	st	Z+, r24
	data[2] = 0;
	data[3] = 0;
	// length to TXB0DLC
	data[4] = msg->length;
	// Fill rest of array with message data
	for(int i = 5; i < data_length; i++) {
     4c0:	2f 5f       	subi	r18, 0xFF	; 255
     4c2:	3f 4f       	sbci	r19, 0xFF	; 255
     4c4:	24 17       	cp	r18, r20
     4c6:	35 07       	cpc	r19, r21
     4c8:	cc f3       	brlt	.-14     	; 0x4bc <CAN_message_send+0x76>
		data[i] = msg->data[i - 5];
	}
	// Write starting from TXB0SIDH
	MCP2515_write_data(MCP_TXB0SIDH, data, data_length); 
     4ca:	81 e3       	ldi	r24, 0x31	; 49
     4cc:	fa d0       	rcall	.+500    	; 0x6c2 <MCP2515_write_data>
	// Request to send from buffer TX0
	MCP2515_request_to_send(1);
     4ce:	81 e0       	ldi	r24, 0x01	; 1
     4d0:	1b d1       	rcall	.+566    	; 0x708 <MCP2515_request_to_send>
}
     4d2:	0f b6       	in	r0, 0x3f	; 63
     4d4:	f8 94       	cli
     4d6:	1e bf       	out	0x3e, r17	; 62
     4d8:	0f be       	out	0x3f, r0	; 63
     4da:	0d bf       	out	0x3d, r16	; 61
     4dc:	df 91       	pop	r29
     4de:	cf 91       	pop	r28
     4e0:	1f 91       	pop	r17
     4e2:	0f 91       	pop	r16
     4e4:	08 95       	ret

000004e6 <CAN_data_receive>:

struct can_message_t CAN_data_receive() {
     4e6:	8f 92       	push	r8
     4e8:	9f 92       	push	r9
     4ea:	af 92       	push	r10
     4ec:	bf 92       	push	r11
     4ee:	cf 92       	push	r12
     4f0:	df 92       	push	r13
     4f2:	ef 92       	push	r14
     4f4:	ff 92       	push	r15
     4f6:	0f 93       	push	r16
     4f8:	1f 93       	push	r17
     4fa:	cf 93       	push	r28
     4fc:	df 93       	push	r29
     4fe:	cd b7       	in	r28, 0x3d	; 61
     500:	de b7       	in	r29, 0x3e	; 62
     502:	2b 97       	sbiw	r28, 0x0b	; 11
     504:	0f b6       	in	r0, 0x3f	; 63
     506:	f8 94       	cli
     508:	de bf       	out	0x3e, r29	; 62
     50a:	0f be       	out	0x3f, r0	; 63
     50c:	cd bf       	out	0x3d, r28	; 61
     50e:	7c 01       	movw	r14, r24
	struct can_message_t msg;

	if(rx_flag) {
     510:	80 91 d3 02 	lds	r24, 0x02D3
     514:	88 23       	and	r24, r24
     516:	b1 f1       	breq	.+108    	; 0x584 <CAN_data_receive+0x9e>
		msg.id = (MCP2515_read_data(MCP_RXB0SIDH) << 3) | (MCP2515_read_data(MCP_RXB0SIDL) >> 5);
     518:	81 e6       	ldi	r24, 0x61	; 97
     51a:	c3 d0       	rcall	.+390    	; 0x6a2 <MCP2515_read_data>
     51c:	a8 2e       	mov	r10, r24
     51e:	82 e6       	ldi	r24, 0x62	; 98
     520:	c0 d0       	rcall	.+384    	; 0x6a2 <MCP2515_read_data>
     522:	82 95       	swap	r24
     524:	86 95       	lsr	r24
     526:	87 70       	andi	r24, 0x07	; 7
     528:	b1 2c       	mov	r11, r1
     52a:	aa 0c       	add	r10, r10
     52c:	bb 1c       	adc	r11, r11
     52e:	aa 0c       	add	r10, r10
     530:	bb 1c       	adc	r11, r11
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	a8 2a       	or	r10, r24
		msg.length = (0x0F) & MCP2515_read_data(MCP_RXB0DLC);
     538:	85 e6       	ldi	r24, 0x65	; 101
     53a:	b3 d0       	rcall	.+358    	; 0x6a2 <MCP2515_read_data>
     53c:	8f 70       	andi	r24, 0x0F	; 15
     53e:	88 2e       	mov	r8, r24
		for(int i = 0; i < msg.length; i++) {
     540:	99 f0       	breq	.+38     	; 0x568 <CAN_data_receive+0x82>
     542:	8e 01       	movw	r16, r28
     544:	0c 5f       	subi	r16, 0xFC	; 252
     546:	1f 4f       	sbci	r17, 0xFF	; 255
     548:	68 01       	movw	r12, r16
     54a:	c8 0e       	add	r12, r24
     54c:	d1 1c       	adc	r13, r1
     54e:	0f 2e       	mov	r0, r31
     550:	f6 e6       	ldi	r31, 0x66	; 102
     552:	9f 2e       	mov	r9, r31
     554:	f0 2d       	mov	r31, r0
			msg.data[i] = MCP2515_read_data(MCP_RXB0D0 + i);
     556:	89 2d       	mov	r24, r9
     558:	a4 d0       	rcall	.+328    	; 0x6a2 <MCP2515_read_data>
     55a:	f8 01       	movw	r30, r16
     55c:	81 93       	st	Z+, r24
     55e:	8f 01       	movw	r16, r30
     560:	93 94       	inc	r9
	struct can_message_t msg;

	if(rx_flag) {
		msg.id = (MCP2515_read_data(MCP_RXB0SIDH) << 3) | (MCP2515_read_data(MCP_RXB0SIDL) >> 5);
		msg.length = (0x0F) & MCP2515_read_data(MCP_RXB0DLC);
		for(int i = 0; i < msg.length; i++) {
     562:	ec 15       	cp	r30, r12
     564:	fd 05       	cpc	r31, r13
     566:	b9 f7       	brne	.-18     	; 0x556 <CAN_data_receive+0x70>
			msg.data[i] = MCP2515_read_data(MCP_RXB0D0 + i);
		}
		rx_flag = 0;
     568:	10 92 d3 02 	sts	0x02D3, r1
	} else {
		return empty_msg;
	}
	return msg;
     56c:	ba 82       	std	Y+2, r11	; 0x02
     56e:	a9 82       	std	Y+1, r10	; 0x01
     570:	8b 82       	std	Y+3, r8	; 0x03
     572:	8b e0       	ldi	r24, 0x0B	; 11
     574:	fe 01       	movw	r30, r28
     576:	31 96       	adiw	r30, 0x01	; 1
     578:	d7 01       	movw	r26, r14
     57a:	01 90       	ld	r0, Z+
     57c:	0d 92       	st	X+, r0
     57e:	8a 95       	dec	r24
     580:	e1 f7       	brne	.-8      	; 0x57a <CAN_data_receive+0x94>
     582:	08 c0       	rjmp	.+16     	; 0x594 <CAN_data_receive+0xae>
		for(int i = 0; i < msg.length; i++) {
			msg.data[i] = MCP2515_read_data(MCP_RXB0D0 + i);
		}
		rx_flag = 0;
	} else {
		return empty_msg;
     584:	8b e0       	ldi	r24, 0x0B	; 11
     586:	e8 e0       	ldi	r30, 0x08	; 8
     588:	f2 e0       	ldi	r31, 0x02	; 2
     58a:	d7 01       	movw	r26, r14
     58c:	01 90       	ld	r0, Z+
     58e:	0d 92       	st	X+, r0
     590:	8a 95       	dec	r24
     592:	e1 f7       	brne	.-8      	; 0x58c <CAN_data_receive+0xa6>
	}
	return msg;
}
     594:	c7 01       	movw	r24, r14
     596:	2b 96       	adiw	r28, 0x0b	; 11
     598:	0f b6       	in	r0, 0x3f	; 63
     59a:	f8 94       	cli
     59c:	de bf       	out	0x3e, r29	; 62
     59e:	0f be       	out	0x3f, r0	; 63
     5a0:	cd bf       	out	0x3d, r28	; 61
     5a2:	df 91       	pop	r29
     5a4:	cf 91       	pop	r28
     5a6:	1f 91       	pop	r17
     5a8:	0f 91       	pop	r16
     5aa:	ff 90       	pop	r15
     5ac:	ef 90       	pop	r14
     5ae:	df 90       	pop	r13
     5b0:	cf 90       	pop	r12
     5b2:	bf 90       	pop	r11
     5b4:	af 90       	pop	r10
     5b6:	9f 90       	pop	r9
     5b8:	8f 90       	pop	r8
     5ba:	08 95       	ret

000005bc <CAN_error>:

void CAN_error() {
     5bc:	cf 93       	push	r28
	uint8_t error = MCP2515_read_data(MCP_EFLG);
     5be:	8d e2       	ldi	r24, 0x2D	; 45
     5c0:	70 d0       	rcall	.+224    	; 0x6a2 <MCP2515_read_data>
     5c2:	c8 2f       	mov	r28, r24
	if(error & MCP_TXWAR) {
     5c4:	82 ff       	sbrs	r24, 2
     5c6:	03 c0       	rjmp	.+6      	; 0x5ce <CAN_error+0x12>
		printf("(E) can.c: Transmission error\n");
     5c8:	8f e3       	ldi	r24, 0x3F	; 63
     5ca:	92 e0       	ldi	r25, 0x02	; 2
     5cc:	9e d5       	rcall	.+2876   	; 0x110a <puts>
	}
	if(error & MCP_RXWAR) {
     5ce:	c1 ff       	sbrs	r28, 1
     5d0:	03 c0       	rjmp	.+6      	; 0x5d8 <CAN_error+0x1c>
		printf("(E) can.c: Receive error\n");
     5d2:	8d e5       	ldi	r24, 0x5D	; 93
     5d4:	92 e0       	ldi	r25, 0x02	; 2
     5d6:	99 d5       	rcall	.+2866   	; 0x110a <puts>
	}
}
     5d8:	cf 91       	pop	r28
     5da:	08 95       	ret

000005dc <CAN_int_vect>:

ISR(INT2_vect) {
	CAN_int_vect();
}

void CAN_int_vect() {
     5dc:	cf 93       	push	r28
	uint8_t interrupt = MCP2515_read_data(MCP_CANINTF);
     5de:	8c e2       	ldi	r24, 0x2C	; 44
     5e0:	60 d0       	rcall	.+192    	; 0x6a2 <MCP2515_read_data>
     5e2:	c8 2f       	mov	r28, r24
	if(interrupt & MCP_ERRIF) {
     5e4:	85 fd       	sbrc	r24, 5
		CAN_error();
     5e6:	ea df       	rcall	.-44     	; 0x5bc <CAN_error>
	}
	if(interrupt & MCP_RX0IF) {
     5e8:	c0 ff       	sbrs	r28, 0
     5ea:	03 c0       	rjmp	.+6      	; 0x5f2 <CAN_int_vect+0x16>
		rx_flag = 1;
     5ec:	81 e0       	ldi	r24, 0x01	; 1
     5ee:	80 93 d3 02 	sts	0x02D3, r24
	}
	MCP2515_bit_modify(MCP_CANINTF, 0xFF, 0);
     5f2:	40 e0       	ldi	r20, 0x00	; 0
     5f4:	6f ef       	ldi	r22, 0xFF	; 255
     5f6:	8c e2       	ldi	r24, 0x2C	; 44
     5f8:	93 d0       	rcall	.+294    	; 0x720 <MCP2515_bit_modify>
}
     5fa:	cf 91       	pop	r28
     5fc:	08 95       	ret

000005fe <__vector_3>:
	EICRA	|= (1 << ISC21);
	EIMSK	|= (1 << INT2);
	sei();
}

ISR(INT2_vect) {
     5fe:	1f 92       	push	r1
     600:	0f 92       	push	r0
     602:	0f b6       	in	r0, 0x3f	; 63
     604:	0f 92       	push	r0
     606:	11 24       	eor	r1, r1
     608:	0b b6       	in	r0, 0x3b	; 59
     60a:	0f 92       	push	r0
     60c:	2f 93       	push	r18
     60e:	3f 93       	push	r19
     610:	4f 93       	push	r20
     612:	5f 93       	push	r21
     614:	6f 93       	push	r22
     616:	7f 93       	push	r23
     618:	8f 93       	push	r24
     61a:	9f 93       	push	r25
     61c:	af 93       	push	r26
     61e:	bf 93       	push	r27
     620:	ef 93       	push	r30
     622:	ff 93       	push	r31
	CAN_int_vect();
     624:	db df       	rcall	.-74     	; 0x5dc <CAN_int_vect>
}
     626:	ff 91       	pop	r31
     628:	ef 91       	pop	r30
     62a:	bf 91       	pop	r27
     62c:	af 91       	pop	r26
     62e:	9f 91       	pop	r25
     630:	8f 91       	pop	r24
     632:	7f 91       	pop	r23
     634:	6f 91       	pop	r22
     636:	5f 91       	pop	r21
     638:	4f 91       	pop	r20
     63a:	3f 91       	pop	r19
     63c:	2f 91       	pop	r18
     63e:	0f 90       	pop	r0
     640:	0b be       	out	0x3b, r0	; 59
     642:	0f 90       	pop	r0
     644:	0f be       	out	0x3f, r0	; 63
     646:	0f 90       	pop	r0
     648:	1f 90       	pop	r1
     64a:	18 95       	reti

0000064c <DAC_init>:

#include "dac.h"
#include "TWI_Master.h"

void DAC_init() {
	TWI_Master_Initialise();
     64c:	14 c2       	rjmp	.+1064   	; 0xa76 <TWI_Master_Initialise>
     64e:	08 95       	ret

00000650 <DAC_write>:
}

void DAC_write(uint8_t value) {
     650:	cf 93       	push	r28
     652:	df 93       	push	r29
     654:	00 d0       	rcall	.+0      	; 0x656 <DAC_write+0x6>
     656:	cd b7       	in	r28, 0x3d	; 61
     658:	de b7       	in	r29, 0x3e	; 62
	uint8_t twi_msg[3] = {
     65a:	90 e5       	ldi	r25, 0x50	; 80
     65c:	99 83       	std	Y+1, r25	; 0x01
     65e:	1a 82       	std	Y+2, r1	; 0x02
     660:	8b 83       	std	Y+3, r24	; 0x03
		MAX520_TWI_ADDRESS,
		0x00,
		value
	};
	TWI_Start_Transceiver_With_Data(twi_msg, 3);
     662:	63 e0       	ldi	r22, 0x03	; 3
     664:	ce 01       	movw	r24, r28
     666:	01 96       	adiw	r24, 0x01	; 1
     668:	10 d2       	rcall	.+1056   	; 0xa8a <TWI_Start_Transceiver_With_Data>
     66a:	0f 90       	pop	r0
     66c:	0f 90       	pop	r0
     66e:	0f 90       	pop	r0
     670:	df 91       	pop	r29
     672:	cf 91       	pop	r28
     674:	08 95       	ret

00000676 <IR_init>:
     676:	b6 ce       	rjmp	.-660    	; 0x3e4 <ADC_init>
     678:	08 95       	ret

0000067a <IR_read>:
     67a:	80 e0       	ldi	r24, 0x00	; 0
     67c:	bc de       	rcall	.-648    	; 0x3f6 <ADC_read>
     67e:	a9 ec       	ldi	r26, 0xC9	; 201
     680:	b2 e0       	ldi	r27, 0x02	; 2
     682:	9c 91       	ld	r25, X
     684:	90 93 c8 02 	sts	0x02C8, r25
     688:	ea ec       	ldi	r30, 0xCA	; 202
     68a:	f2 e0       	ldi	r31, 0x02	; 2
     68c:	90 81       	ld	r25, Z
     68e:	9c 93       	st	X, r25
     690:	80 83       	st	Z, r24
     692:	80 e0       	ldi	r24, 0x00	; 0
     694:	b0 de       	rcall	.-672    	; 0x3f6 <ADC_read>
     696:	91 e0       	ldi	r25, 0x01	; 1
     698:	8f 30       	cpi	r24, 0x0F	; 15
     69a:	08 f0       	brcs	.+2      	; 0x69e <IR_read+0x24>
     69c:	90 e0       	ldi	r25, 0x00	; 0
     69e:	89 2f       	mov	r24, r25
     6a0:	08 95       	ret

000006a2 <MCP2515_read_data>:
	SPI_transcieve(address);
	result = SPI_transcieve(0);
	SPI_SS_high();
	sei();
	return result;
}
     6a2:	cf 93       	push	r28
     6a4:	c8 2f       	mov	r28, r24
     6a6:	f8 94       	cli
     6a8:	e2 d1       	rcall	.+964    	; 0xa6e <SPI_SS_low>
     6aa:	83 e0       	ldi	r24, 0x03	; 3
     6ac:	da d1       	rcall	.+948    	; 0xa62 <SPI_transcieve>
     6ae:	8c 2f       	mov	r24, r28
     6b0:	d8 d1       	rcall	.+944    	; 0xa62 <SPI_transcieve>
     6b2:	80 e0       	ldi	r24, 0x00	; 0
     6b4:	d6 d1       	rcall	.+940    	; 0xa62 <SPI_transcieve>
     6b6:	c8 2f       	mov	r28, r24
     6b8:	dc d1       	rcall	.+952    	; 0xa72 <SPI_SS_high>
     6ba:	78 94       	sei
     6bc:	8c 2f       	mov	r24, r28
     6be:	cf 91       	pop	r28
     6c0:	08 95       	ret

000006c2 <MCP2515_write_data>:
     6c2:	ef 92       	push	r14
     6c4:	ff 92       	push	r15
     6c6:	0f 93       	push	r16
     6c8:	1f 93       	push	r17
     6ca:	cf 93       	push	r28
     6cc:	df 93       	push	r29
     6ce:	c8 2f       	mov	r28, r24
     6d0:	7b 01       	movw	r14, r22
     6d2:	8a 01       	movw	r16, r20
     6d4:	f8 94       	cli
     6d6:	cb d1       	rcall	.+918    	; 0xa6e <SPI_SS_low>
     6d8:	82 e0       	ldi	r24, 0x02	; 2
     6da:	c3 d1       	rcall	.+902    	; 0xa62 <SPI_transcieve>
     6dc:	8c 2f       	mov	r24, r28
     6de:	c1 d1       	rcall	.+898    	; 0xa62 <SPI_transcieve>
     6e0:	10 16       	cp	r1, r16
     6e2:	11 06       	cpc	r1, r17
     6e4:	44 f4       	brge	.+16     	; 0x6f6 <MCP2515_write_data+0x34>
     6e6:	e7 01       	movw	r28, r14
     6e8:	0e 0d       	add	r16, r14
     6ea:	1f 1d       	adc	r17, r15
     6ec:	89 91       	ld	r24, Y+
     6ee:	b9 d1       	rcall	.+882    	; 0xa62 <SPI_transcieve>
     6f0:	c0 17       	cp	r28, r16
     6f2:	d1 07       	cpc	r29, r17
     6f4:	d9 f7       	brne	.-10     	; 0x6ec <MCP2515_write_data+0x2a>
     6f6:	bd d1       	rcall	.+890    	; 0xa72 <SPI_SS_high>
     6f8:	78 94       	sei
     6fa:	df 91       	pop	r29
     6fc:	cf 91       	pop	r28
     6fe:	1f 91       	pop	r17
     700:	0f 91       	pop	r16
     702:	ff 90       	pop	r15
     704:	ef 90       	pop	r14
     706:	08 95       	ret

00000708 <MCP2515_request_to_send>:
     708:	cf 93       	push	r28
     70a:	c8 2f       	mov	r28, r24
     70c:	f8 94       	cli
     70e:	af d1       	rcall	.+862    	; 0xa6e <SPI_SS_low>
     710:	8c 2f       	mov	r24, r28
     712:	87 70       	andi	r24, 0x07	; 7
     714:	80 68       	ori	r24, 0x80	; 128
     716:	a5 d1       	rcall	.+842    	; 0xa62 <SPI_transcieve>
     718:	ac d1       	rcall	.+856    	; 0xa72 <SPI_SS_high>
     71a:	78 94       	sei
     71c:	cf 91       	pop	r28
     71e:	08 95       	ret

00000720 <MCP2515_bit_modify>:

void MCP2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data) {
     720:	1f 93       	push	r17
     722:	cf 93       	push	r28
     724:	df 93       	push	r29
     726:	18 2f       	mov	r17, r24
     728:	d6 2f       	mov	r29, r22
     72a:	c4 2f       	mov	r28, r20
	cli();
     72c:	f8 94       	cli
	SPI_SS_low();
     72e:	9f d1       	rcall	.+830    	; 0xa6e <SPI_SS_low>
	SPI_transcieve(MCP_BITMOD);
     730:	85 e0       	ldi	r24, 0x05	; 5
     732:	97 d1       	rcall	.+814    	; 0xa62 <SPI_transcieve>
	SPI_transcieve(address);
     734:	81 2f       	mov	r24, r17
     736:	95 d1       	rcall	.+810    	; 0xa62 <SPI_transcieve>
	SPI_transcieve(mask);
     738:	8d 2f       	mov	r24, r29
     73a:	93 d1       	rcall	.+806    	; 0xa62 <SPI_transcieve>
	SPI_transcieve(data);
     73c:	8c 2f       	mov	r24, r28
     73e:	91 d1       	rcall	.+802    	; 0xa62 <SPI_transcieve>
	SPI_SS_high();
     740:	98 d1       	rcall	.+816    	; 0xa72 <SPI_SS_high>
	sei();
     742:	78 94       	sei
}
     744:	df 91       	pop	r29
     746:	cf 91       	pop	r28
     748:	1f 91       	pop	r17
     74a:	08 95       	ret

0000074c <MCP2515_reset>:

void MCP2515_reset() {
	cli();
     74c:	f8 94       	cli
	SPI_SS_low(); // Select CAN controller
     74e:	8f d1       	rcall	.+798    	; 0xa6e <SPI_SS_low>
	SPI_transcieve(MCP_RESET);
     750:	80 ec       	ldi	r24, 0xC0	; 192
     752:	87 d1       	rcall	.+782    	; 0xa62 <SPI_transcieve>
	SPI_SS_high(); // Deselect CAN controller
     754:	8e d1       	rcall	.+796    	; 0xa72 <SPI_SS_high>
	sei();
     756:	78 94       	sei
     758:	08 95       	ret

0000075a <MCP2515_init>:
#include <avr/interrupt.h>

#include "MCP2515.h"
#include "spi.h"

uint8_t MCP2515_init(){
     75a:	cf 93       	push	r28
     75c:	df 93       	push	r29
     75e:	1f 92       	push	r1
     760:	cd b7       	in	r28, 0x3d	; 61
     762:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t value;
	
	SPI_master_init();
     764:	77 d1       	rcall	.+750    	; 0xa54 <SPI_master_init>
	
	MCP2515_reset();
     766:	f2 df       	rcall	.-28     	; 0x74c <MCP2515_reset>
     768:	8f e3       	ldi	r24, 0x3F	; 63
     76a:	9c e9       	ldi	r25, 0x9C	; 156
     76c:	01 97       	sbiw	r24, 0x01	; 1
     76e:	f1 f7       	brne	.-4      	; 0x76c <MCP2515_init+0x12>
     770:	00 c0       	rjmp	.+0      	; 0x772 <MCP2515_init+0x18>
     772:	00 00       	nop
	_delay_ms(10);
	
	// Self test
	value = MCP2515_read_data(MCP_CANSTAT);
     774:	8e e0       	ldi	r24, 0x0E	; 14
     776:	95 df       	rcall	.-214    	; 0x6a2 <MCP2515_read_data>
     778:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_CONFIG) {
     77a:	89 81       	ldd	r24, Y+1	; 0x01
     77c:	80 7e       	andi	r24, 0xE0	; 224
     77e:	80 38       	cpi	r24, 0x80	; 128
     780:	29 f0       	breq	.+10     	; 0x78c <MCP2515_init+0x32>
		printf("MCP2551 is NOT in configuration mode after reset!\n");
     782:	86 e7       	ldi	r24, 0x76	; 118
     784:	92 e0       	ldi	r25, 0x02	; 2
     786:	c1 d4       	rcall	.+2434   	; 0x110a <puts>
		return 1;
     788:	81 e0       	ldi	r24, 0x01	; 1
     78a:	01 c0       	rjmp	.+2      	; 0x78e <MCP2515_init+0x34>
	}
	return 0;
     78c:	80 e0       	ldi	r24, 0x00	; 0
}
     78e:	0f 90       	pop	r0
     790:	df 91       	pop	r29
     792:	cf 91       	pop	r28
     794:	08 95       	ret

00000796 <MOTOR_max_encoder_value>:
		if(byte & (1 << i)) {
			reversed_byte |= (1 << (7 - i));
		}
	}
	return reversed_byte;
}
     796:	80 91 d4 02 	lds	r24, 0x02D4
     79a:	90 91 d5 02 	lds	r25, 0x02D5
     79e:	08 95       	ret

000007a0 <MOTOR_set_velocity>:
     7a0:	88 23       	and	r24, r24
     7a2:	11 f0       	breq	.+4      	; 0x7a8 <MOTOR_set_velocity+0x8>
     7a4:	55 cf       	rjmp	.-342    	; 0x650 <DAC_write>
     7a6:	08 95       	ret
     7a8:	80 e0       	ldi	r24, 0x00	; 0
     7aa:	52 cf       	rjmp	.-348    	; 0x650 <DAC_write>
     7ac:	08 95       	ret

000007ae <MOTOR_set_dir_right>:
     7ae:	88 23       	and	r24, r24
     7b0:	31 f0       	breq	.+12     	; 0x7be <MOTOR_set_dir_right+0x10>
     7b2:	e2 e0       	ldi	r30, 0x02	; 2
     7b4:	f1 e0       	ldi	r31, 0x01	; 1
     7b6:	80 81       	ld	r24, Z
     7b8:	82 60       	ori	r24, 0x02	; 2
     7ba:	80 83       	st	Z, r24
     7bc:	08 95       	ret
     7be:	e2 e0       	ldi	r30, 0x02	; 2
     7c0:	f1 e0       	ldi	r31, 0x01	; 1
     7c2:	80 81       	ld	r24, Z
     7c4:	8d 7f       	andi	r24, 0xFD	; 253
     7c6:	80 83       	st	Z, r24
     7c8:	08 95       	ret

000007ca <MOTOR_read_encoder>:

int16_t MOTOR_read_encoder() {
     7ca:	cf 93       	push	r28
     7cc:	df 93       	push	r29
     7ce:	1f 92       	push	r1
     7d0:	1f 92       	push	r1
     7d2:	cd b7       	in	r28, 0x3d	; 61
     7d4:	de b7       	in	r29, 0x3e	; 62
	volatile int16_t encoder_value = 0;
     7d6:	1a 82       	std	Y+2, r1	; 0x02
     7d8:	19 82       	std	Y+1, r1	; 0x01

	MJ1_PORT &= ~(1 << OE); // Set !OE low to enable output of encoder
     7da:	e2 e0       	ldi	r30, 0x02	; 2
     7dc:	f1 e0       	ldi	r31, 0x01	; 1
     7de:	80 81       	ld	r24, Z
     7e0:	8f 7d       	andi	r24, 0xDF	; 223
     7e2:	80 83       	st	Z, r24

	MJ1_PORT |= (1 << SEL); // Set SEL low to get low byte
     7e4:	80 81       	ld	r24, Z
     7e6:	88 60       	ori	r24, 0x08	; 8
     7e8:	80 83       	st	Z, r24
     7ea:	2f ef       	ldi	r18, 0xFF	; 255
     7ec:	89 ef       	ldi	r24, 0xF9	; 249
     7ee:	90 e0       	ldi	r25, 0x00	; 0
     7f0:	21 50       	subi	r18, 0x01	; 1
     7f2:	80 40       	sbci	r24, 0x00	; 0
     7f4:	90 40       	sbci	r25, 0x00	; 0
     7f6:	e1 f7       	brne	.-8      	; 0x7f0 <MOTOR_read_encoder+0x26>
     7f8:	00 c0       	rjmp	.+0      	; 0x7fa <MOTOR_read_encoder+0x30>
     7fa:	00 00       	nop
	_delay_ms(20);
	encoder_value |= (MJ2_DATA << 0);
     7fc:	20 91 06 01 	lds	r18, 0x0106
     800:	89 81       	ldd	r24, Y+1	; 0x01
     802:	9a 81       	ldd	r25, Y+2	; 0x02
     804:	82 2b       	or	r24, r18
     806:	9a 83       	std	Y+2, r25	; 0x02
     808:	89 83       	std	Y+1, r24	; 0x01

	MJ1_PORT &= ~(1 << SEL); // Set SEL high to get high byte
     80a:	80 81       	ld	r24, Z
     80c:	87 7f       	andi	r24, 0xF7	; 247
     80e:	80 83       	st	Z, r24
     810:	2f ef       	ldi	r18, 0xFF	; 255
     812:	89 ef       	ldi	r24, 0xF9	; 249
     814:	90 e0       	ldi	r25, 0x00	; 0
     816:	21 50       	subi	r18, 0x01	; 1
     818:	80 40       	sbci	r24, 0x00	; 0
     81a:	90 40       	sbci	r25, 0x00	; 0
     81c:	e1 f7       	brne	.-8      	; 0x816 <MOTOR_read_encoder+0x4c>
     81e:	00 c0       	rjmp	.+0      	; 0x820 <MOTOR_read_encoder+0x56>
     820:	00 00       	nop
	_delay_ms(20);
	encoder_value |= (MJ2_DATA << 8);
     822:	20 91 06 01 	lds	r18, 0x0106
     826:	89 81       	ldd	r24, Y+1	; 0x01
     828:	9a 81       	ldd	r25, Y+2	; 0x02
     82a:	92 2b       	or	r25, r18
     82c:	9a 83       	std	Y+2, r25	; 0x02
     82e:	89 83       	std	Y+1, r24	; 0x01

	/*MJ1_PORT &= ~(1 << RST); // Toggle !RST to reset encoder
	_delay_ms(20);
	MJ1_PORT |= (1 << RST);*/

	MJ1_PORT |= (1 << OE); // Set !OE high to disable output of encoder
     830:	80 81       	ld	r24, Z
     832:	80 62       	ori	r24, 0x20	; 32
     834:	80 83       	st	Z, r24
	
	// Return negative of encoder value as we want right to be the positive direction
	return -encoder_value;
     836:	89 81       	ldd	r24, Y+1	; 0x01
     838:	9a 81       	ldd	r25, Y+2	; 0x02
     83a:	91 95       	neg	r25
     83c:	81 95       	neg	r24
     83e:	91 09       	sbc	r25, r1
     840:	0f 90       	pop	r0
     842:	0f 90       	pop	r0
     844:	df 91       	pop	r29
     846:	cf 91       	pop	r28
     848:	08 95       	ret

0000084a <MOTOR_calibrate>:
	
	MOTOR_calibrate();
}

void MOTOR_calibrate() {
	MOTOR_set_dir_right(0);
     84a:	80 e0       	ldi	r24, 0x00	; 0
     84c:	b0 df       	rcall	.-160    	; 0x7ae <MOTOR_set_dir_right>
	return max_encoder_value;
}

void MOTOR_set_velocity(uint8_t vel) {
	vel > max_velocity ?
		DAC_write(vel) :
     84e:	80 e8       	ldi	r24, 0x80	; 128
     850:	ff de       	rcall	.-514    	; 0x650 <DAC_write>
     852:	2f ef       	ldi	r18, 0xFF	; 255
     854:	8b e7       	ldi	r24, 0x7B	; 123
     856:	92 e9       	ldi	r25, 0x92	; 146
     858:	21 50       	subi	r18, 0x01	; 1
     85a:	80 40       	sbci	r24, 0x00	; 0
     85c:	90 40       	sbci	r25, 0x00	; 0
     85e:	e1 f7       	brne	.-8      	; 0x858 <MOTOR_calibrate+0xe>
     860:	00 c0       	rjmp	.+0      	; 0x862 <MOTOR_calibrate+0x18>
     862:	00 00       	nop
		DAC_write(max_velocity);
     864:	80 e0       	ldi	r24, 0x00	; 0
     866:	f4 de       	rcall	.-536    	; 0x650 <DAC_write>
     868:	2f ef       	ldi	r18, 0xFF	; 255
     86a:	89 ef       	ldi	r24, 0xF9	; 249
     86c:	90 e0       	ldi	r25, 0x00	; 0
     86e:	21 50       	subi	r18, 0x01	; 1
     870:	80 40       	sbci	r24, 0x00	; 0
     872:	90 40       	sbci	r25, 0x00	; 0
     874:	e1 f7       	brne	.-8      	; 0x86e <MOTOR_calibrate+0x24>
     876:	00 c0       	rjmp	.+0      	; 0x878 <MOTOR_calibrate+0x2e>
     878:	00 00       	nop
	_delay_ms(3000);
	MOTOR_set_velocity(0);
	_delay_ms(20);
	
	// Toggle !RST to reset encoder
	MJ1_PORT &= ~(1 << RST);
     87a:	e2 e0       	ldi	r30, 0x02	; 2
     87c:	f1 e0       	ldi	r31, 0x01	; 1
     87e:	80 81       	ld	r24, Z
     880:	8f 7b       	andi	r24, 0xBF	; 191
     882:	80 83       	st	Z, r24
     884:	2f ef       	ldi	r18, 0xFF	; 255
     886:	89 ef       	ldi	r24, 0xF9	; 249
     888:	90 e0       	ldi	r25, 0x00	; 0
     88a:	21 50       	subi	r18, 0x01	; 1
     88c:	80 40       	sbci	r24, 0x00	; 0
     88e:	90 40       	sbci	r25, 0x00	; 0
     890:	e1 f7       	brne	.-8      	; 0x88a <MOTOR_calibrate+0x40>
     892:	00 c0       	rjmp	.+0      	; 0x894 <MOTOR_calibrate+0x4a>
     894:	00 00       	nop
	_delay_ms(20);
	MJ1_PORT |= (1 << RST);
     896:	80 81       	ld	r24, Z
     898:	80 64       	ori	r24, 0x40	; 64
     89a:	80 83       	st	Z, r24
	
	printf("Zero: %d\n", MOTOR_read_encoder());
     89c:	96 df       	rcall	.-212    	; 0x7ca <MOTOR_read_encoder>
     89e:	9f 93       	push	r25
     8a0:	8f 93       	push	r24
     8a2:	88 ea       	ldi	r24, 0xA8	; 168
     8a4:	92 e0       	ldi	r25, 0x02	; 2
     8a6:	9f 93       	push	r25
     8a8:	8f 93       	push	r24
     8aa:	1e d4       	rcall	.+2108   	; 0x10e8 <printf>
	
	MOTOR_set_dir_right(1);
     8ac:	81 e0       	ldi	r24, 0x01	; 1
     8ae:	7f df       	rcall	.-258    	; 0x7ae <MOTOR_set_dir_right>
	return max_encoder_value;
}

void MOTOR_set_velocity(uint8_t vel) {
	vel > max_velocity ?
		DAC_write(vel) :
     8b0:	80 e8       	ldi	r24, 0x80	; 128
     8b2:	ce de       	rcall	.-612    	; 0x650 <DAC_write>
     8b4:	2f ef       	ldi	r18, 0xFF	; 255
     8b6:	8b e7       	ldi	r24, 0x7B	; 123
     8b8:	92 e9       	ldi	r25, 0x92	; 146
     8ba:	21 50       	subi	r18, 0x01	; 1
     8bc:	80 40       	sbci	r24, 0x00	; 0
     8be:	90 40       	sbci	r25, 0x00	; 0
     8c0:	e1 f7       	brne	.-8      	; 0x8ba <MOTOR_calibrate+0x70>
     8c2:	00 c0       	rjmp	.+0      	; 0x8c4 <MOTOR_calibrate+0x7a>
     8c4:	00 00       	nop
	MOTOR_set_dir_right(1);
	MOTOR_set_velocity(0x80);
	_delay_ms(3000);
	//MOTOR_set_velocity(0);

	max_encoder_value = MOTOR_read_encoder();
     8c6:	81 df       	rcall	.-254    	; 0x7ca <MOTOR_read_encoder>
     8c8:	80 93 d4 02 	sts	0x02D4, r24
     8cc:	90 93 d5 02 	sts	0x02D5, r25
	
	printf("Max: %d\n", max_encoder_value);
     8d0:	9f 93       	push	r25
     8d2:	8f 93       	push	r24
     8d4:	82 eb       	ldi	r24, 0xB2	; 178
     8d6:	92 e0       	ldi	r25, 0x02	; 2
     8d8:	9f 93       	push	r25
     8da:	8f 93       	push	r24
     8dc:	05 d4       	rcall	.+2058   	; 0x10e8 <printf>
     8de:	2f ef       	ldi	r18, 0xFF	; 255
     8e0:	83 ed       	ldi	r24, 0xD3	; 211
     8e2:	90 e3       	ldi	r25, 0x30	; 48
     8e4:	21 50       	subi	r18, 0x01	; 1
     8e6:	80 40       	sbci	r24, 0x00	; 0
     8e8:	90 40       	sbci	r25, 0x00	; 0
     8ea:	e1 f7       	brne	.-8      	; 0x8e4 <MOTOR_calibrate+0x9a>
     8ec:	00 c0       	rjmp	.+0      	; 0x8ee <MOTOR_calibrate+0xa4>
     8ee:	00 00       	nop
     8f0:	8d b7       	in	r24, 0x3d	; 61
     8f2:	9e b7       	in	r25, 0x3e	; 62
     8f4:	08 96       	adiw	r24, 0x08	; 8
     8f6:	0f b6       	in	r0, 0x3f	; 63
     8f8:	f8 94       	cli
     8fa:	9e bf       	out	0x3e, r25	; 62
     8fc:	0f be       	out	0x3f, r0	; 63
     8fe:	8d bf       	out	0x3d, r24	; 61
     900:	08 95       	ret

00000902 <MOTOR_init>:
const uint8_t max_velocity = 0.80;

int16_t max_encoder_value;

void MOTOR_init() {
	DAC_init();
     902:	a4 de       	rcall	.-696    	; 0x64c <DAC_init>
	// Set MJ1_PORT to input
	MJ1_DDR		|= (1 << DIR) | (1 << EN) | (1 << SEL) | (1 << OE) | (1 << RST);
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f1 e0       	ldi	r31, 0x01	; 1
     908:	80 81       	ld	r24, Z
     90a:	8a 67       	ori	r24, 0x7A	; 122
     90c:	80 83       	st	Z, r24
	// Set MJ2_PORT to output
	MJ2_DDR		= 0x00;
     90e:	10 92 07 01 	sts	0x0107, r1
	// Enable motor and set direction to 1
	MJ1_PORT	|= (1 << EN) | (1 << DIR);
     912:	e2 e0       	ldi	r30, 0x02	; 2
     914:	f1 e0       	ldi	r31, 0x01	; 1
     916:	80 81       	ld	r24, Z
     918:	82 61       	ori	r24, 0x12	; 18
     91a:	80 83       	st	Z, r24
	// Toggle !RST to reset encoder
	MJ1_PORT &= ~(1 << RST); 
     91c:	80 81       	ld	r24, Z
     91e:	8f 7b       	andi	r24, 0xBF	; 191
     920:	80 83       	st	Z, r24
     922:	2f ef       	ldi	r18, 0xFF	; 255
     924:	89 ef       	ldi	r24, 0xF9	; 249
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	21 50       	subi	r18, 0x01	; 1
     92a:	80 40       	sbci	r24, 0x00	; 0
     92c:	90 40       	sbci	r25, 0x00	; 0
     92e:	e1 f7       	brne	.-8      	; 0x928 <MOTOR_init+0x26>
     930:	00 c0       	rjmp	.+0      	; 0x932 <MOTOR_init+0x30>
     932:	00 00       	nop
	_delay_ms(20);
	MJ1_PORT |= (1 << RST);
     934:	80 81       	ld	r24, Z
     936:	80 64       	ori	r24, 0x40	; 64
     938:	80 83       	st	Z, r24
	
	MOTOR_calibrate();
     93a:	87 cf       	rjmp	.-242    	; 0x84a <MOTOR_calibrate>
     93c:	08 95       	ret

0000093e <PWM_set_period>:
     93e:	a0 e8       	ldi	r26, 0x80	; 128
     940:	b0 e0       	ldi	r27, 0x00	; 0
     942:	22 e0       	ldi	r18, 0x02	; 2
     944:	2c 93       	st	X, r18
     946:	e1 e8       	ldi	r30, 0x81	; 129
     948:	f0 e0       	ldi	r31, 0x00	; 0
     94a:	28 e1       	ldi	r18, 0x18	; 24
     94c:	20 83       	st	Z, r18
     94e:	2c 91       	ld	r18, X
     950:	20 68       	ori	r18, 0x80	; 128
     952:	2c 93       	st	X, r18
     954:	20 81       	ld	r18, Z
     956:	23 60       	ori	r18, 0x03	; 3
     958:	20 83       	st	Z, r18
     95a:	20 e0       	ldi	r18, 0x00	; 0
     95c:	30 e0       	ldi	r19, 0x00	; 0
     95e:	4a e7       	ldi	r20, 0x7A	; 122
     960:	53 e4       	ldi	r21, 0x43	; 67
     962:	0f d3       	rcall	.+1566   	; 0xf82 <__mulsf3>
     964:	2c d2       	rcall	.+1112   	; 0xdbe <__fixunssfsi>
     966:	70 93 87 00 	sts	0x0087, r23
     96a:	60 93 86 00 	sts	0x0086, r22
     96e:	25 9a       	sbi	0x04, 5	; 4
     970:	08 95       	ret

00000972 <PWM_set_pulse_width>:
     972:	20 e0       	ldi	r18, 0x00	; 0
     974:	30 e0       	ldi	r19, 0x00	; 0
     976:	4a e7       	ldi	r20, 0x7A	; 122
     978:	53 e4       	ldi	r21, 0x43	; 67
     97a:	03 d3       	rcall	.+1542   	; 0xf82 <__mulsf3>
     97c:	20 d2       	rcall	.+1088   	; 0xdbe <__fixunssfsi>
     97e:	70 93 89 00 	sts	0x0089, r23
     982:	60 93 88 00 	sts	0x0088, r22
     986:	08 95       	ret

00000988 <SERVO_init>:
     988:	60 e0       	ldi	r22, 0x00	; 0
     98a:	70 e0       	ldi	r23, 0x00	; 0
     98c:	80 ea       	ldi	r24, 0xA0	; 160
     98e:	91 e4       	ldi	r25, 0x41	; 65
     990:	d6 df       	rcall	.-84     	; 0x93e <PWM_set_period>
     992:	67 ed       	ldi	r22, 0xD7	; 215
     994:	73 ea       	ldi	r23, 0xA3	; 163
     996:	80 ec       	ldi	r24, 0xC0	; 192
     998:	9f e3       	ldi	r25, 0x3F	; 63
     99a:	eb cf       	rjmp	.-42     	; 0x972 <PWM_set_pulse_width>
     99c:	08 95       	ret

0000099e <SERVO_write>:
     99e:	cf 92       	push	r12
     9a0:	df 92       	push	r13
     9a2:	ef 92       	push	r14
     9a4:	ff 92       	push	r15
     9a6:	68 2f       	mov	r22, r24
     9a8:	77 27       	eor	r23, r23
     9aa:	67 fd       	sbrc	r22, 7
     9ac:	70 95       	com	r23
     9ae:	87 2f       	mov	r24, r23
     9b0:	97 2f       	mov	r25, r23
     9b2:	33 d2       	rcall	.+1126   	; 0xe1a <__floatsisf>
     9b4:	20 e0       	ldi	r18, 0x00	; 0
     9b6:	30 e0       	ldi	r19, 0x00	; 0
     9b8:	48 ec       	ldi	r20, 0xC8	; 200
     9ba:	52 e4       	ldi	r21, 0x42	; 66
     9bc:	98 d1       	rcall	.+816    	; 0xcee <__divsf3>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	5f e3       	ldi	r21, 0x3F	; 63
     9c6:	dd d2       	rcall	.+1466   	; 0xf82 <__mulsf3>
     9c8:	20 e0       	ldi	r18, 0x00	; 0
     9ca:	30 e0       	ldi	r19, 0x00	; 0
     9cc:	40 ec       	ldi	r20, 0xC0	; 192
     9ce:	5f e3       	ldi	r21, 0x3F	; 63
     9d0:	26 d1       	rcall	.+588    	; 0xc1e <__addsf3>
     9d2:	6b 01       	movw	r12, r22
     9d4:	7c 01       	movw	r14, r24
     9d6:	26 e6       	ldi	r18, 0x66	; 102
     9d8:	36 e6       	ldi	r19, 0x66	; 102
     9da:	46 e0       	ldi	r20, 0x06	; 6
     9dc:	50 e4       	ldi	r21, 0x40	; 64
     9de:	cd d2       	rcall	.+1434   	; 0xf7a <__gesf2>
     9e0:	18 16       	cp	r1, r24
     9e2:	54 f0       	brlt	.+20     	; 0x9f8 <SERVO_write+0x5a>
     9e4:	26 e6       	ldi	r18, 0x66	; 102
     9e6:	36 e6       	ldi	r19, 0x66	; 102
     9e8:	46 e6       	ldi	r20, 0x66	; 102
     9ea:	5f e3       	ldi	r21, 0x3F	; 63
     9ec:	c7 01       	movw	r24, r14
     9ee:	b6 01       	movw	r22, r12
     9f0:	7a d1       	rcall	.+756    	; 0xce6 <__cmpsf2>
     9f2:	88 23       	and	r24, r24
     9f4:	5c f0       	brlt	.+22     	; 0xa0c <SERVO_write+0x6e>
     9f6:	12 c0       	rjmp	.+36     	; 0xa1c <SERVO_write+0x7e>
     9f8:	0f 2e       	mov	r0, r31
     9fa:	f6 e6       	ldi	r31, 0x66	; 102
     9fc:	cf 2e       	mov	r12, r31
     9fe:	dc 2c       	mov	r13, r12
     a00:	f6 e0       	ldi	r31, 0x06	; 6
     a02:	ef 2e       	mov	r14, r31
     a04:	f0 e4       	ldi	r31, 0x40	; 64
     a06:	ff 2e       	mov	r15, r31
     a08:	f0 2d       	mov	r31, r0
     a0a:	08 c0       	rjmp	.+16     	; 0xa1c <SERVO_write+0x7e>
     a0c:	0f 2e       	mov	r0, r31
     a0e:	f6 e6       	ldi	r31, 0x66	; 102
     a10:	cf 2e       	mov	r12, r31
     a12:	dc 2c       	mov	r13, r12
     a14:	ec 2c       	mov	r14, r12
     a16:	ff e3       	ldi	r31, 0x3F	; 63
     a18:	ff 2e       	mov	r15, r31
     a1a:	f0 2d       	mov	r31, r0
     a1c:	c7 01       	movw	r24, r14
     a1e:	b6 01       	movw	r22, r12
     a20:	a8 df       	rcall	.-176    	; 0x972 <PWM_set_pulse_width>
     a22:	ff 90       	pop	r15
     a24:	ef 90       	pop	r14
     a26:	df 90       	pop	r13
     a28:	cf 90       	pop	r12
     a2a:	08 95       	ret

00000a2c <SOLENOID_init>:
#include <util/delay.h>

#include "solenoid.h"

void SOLENOID_init() {
	SOLENOID_DDR |= (1 << SOLENOID_PIN);
     a2c:	6c 9a       	sbi	0x0d, 4	; 13
     a2e:	08 95       	ret

00000a30 <SOLENOID_shoot>:
}

void SOLENOID_shoot(uint8_t enable) {
	static uint8_t enabled = 0;
	if(enable != enabled) {
     a30:	90 91 cb 02 	lds	r25, 0x02CB
     a34:	89 17       	cp	r24, r25
     a36:	69 f0       	breq	.+26     	; 0xa52 <SOLENOID_shoot+0x22>
		if(enable) {
     a38:	88 23       	and	r24, r24
     a3a:	11 f0       	breq	.+4      	; 0xa40 <SOLENOID_shoot+0x10>
			SOLENOID_PORT &= ~(1 << SOLENOID_PIN);
     a3c:	74 98       	cbi	0x0e, 4	; 14
     a3e:	01 c0       	rjmp	.+2      	; 0xa42 <SOLENOID_shoot+0x12>
		} else {
			SOLENOID_PORT |= (1 << SOLENOID_PIN);
     a40:	74 9a       	sbi	0x0e, 4	; 14
     a42:	ef e3       	ldi	r30, 0x3F	; 63
     a44:	fc e9       	ldi	r31, 0x9C	; 156
     a46:	31 97       	sbiw	r30, 0x01	; 1
     a48:	f1 f7       	brne	.-4      	; 0xa46 <SOLENOID_shoot+0x16>
     a4a:	00 c0       	rjmp	.+0      	; 0xa4c <SOLENOID_shoot+0x1c>
     a4c:	00 00       	nop
		}
		_delay_ms(10);
		enabled = enable;
     a4e:	80 93 cb 02 	sts	0x02CB, r24
     a52:	08 95       	ret

00000a54 <SPI_master_init>:
     a54:	87 e8       	ldi	r24, 0x87	; 135
     a56:	84 b9       	out	0x04, r24	; 4
     a58:	28 9a       	sbi	0x05, 0	; 5
     a5a:	8c b5       	in	r24, 0x2c	; 44
     a5c:	81 65       	ori	r24, 0x51	; 81
     a5e:	8c bd       	out	0x2c, r24	; 44
     a60:	08 95       	ret

00000a62 <SPI_transcieve>:
     a62:	8e bd       	out	0x2e, r24	; 46
     a64:	0d b4       	in	r0, 0x2d	; 45
     a66:	07 fe       	sbrs	r0, 7
     a68:	fd cf       	rjmp	.-6      	; 0xa64 <SPI_transcieve+0x2>
     a6a:	8e b5       	in	r24, 0x2e	; 46
     a6c:	08 95       	ret

00000a6e <SPI_SS_low>:
     a6e:	2f 98       	cbi	0x05, 7	; 5
     a70:	08 95       	ret

00000a72 <SPI_SS_high>:
     a72:	2f 9a       	sbi	0x05, 7	; 5
     a74:	08 95       	ret

00000a76 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     a76:	8c e0       	ldi	r24, 0x0C	; 12
     a78:	80 93 b8 00 	sts	0x00B8, r24
     a7c:	8f ef       	ldi	r24, 0xFF	; 255
     a7e:	80 93 bb 00 	sts	0x00BB, r24
     a82:	84 e0       	ldi	r24, 0x04	; 4
     a84:	80 93 bc 00 	sts	0x00BC, r24
     a88:	08 95       	ret

00000a8a <TWI_Start_Transceiver_With_Data>:
     a8a:	ec eb       	ldi	r30, 0xBC	; 188
     a8c:	f0 e0       	ldi	r31, 0x00	; 0
     a8e:	20 81       	ld	r18, Z
     a90:	20 fd       	sbrc	r18, 0
     a92:	fd cf       	rjmp	.-6      	; 0xa8e <TWI_Start_Transceiver_With_Data+0x4>
     a94:	60 93 ce 02 	sts	0x02CE, r22
     a98:	fc 01       	movw	r30, r24
     a9a:	20 81       	ld	r18, Z
     a9c:	20 93 cf 02 	sts	0x02CF, r18
     aa0:	20 fd       	sbrc	r18, 0
     aa2:	0c c0       	rjmp	.+24     	; 0xabc <TWI_Start_Transceiver_With_Data+0x32>
     aa4:	62 30       	cpi	r22, 0x02	; 2
     aa6:	50 f0       	brcs	.+20     	; 0xabc <TWI_Start_Transceiver_With_Data+0x32>
     aa8:	dc 01       	movw	r26, r24
     aaa:	11 96       	adiw	r26, 0x01	; 1
     aac:	e0 ed       	ldi	r30, 0xD0	; 208
     aae:	f2 e0       	ldi	r31, 0x02	; 2
     ab0:	81 e0       	ldi	r24, 0x01	; 1
     ab2:	9d 91       	ld	r25, X+
     ab4:	91 93       	st	Z+, r25
     ab6:	8f 5f       	subi	r24, 0xFF	; 255
     ab8:	86 13       	cpse	r24, r22
     aba:	fb cf       	rjmp	.-10     	; 0xab2 <TWI_Start_Transceiver_With_Data+0x28>
     abc:	10 92 cd 02 	sts	0x02CD, r1
     ac0:	88 ef       	ldi	r24, 0xF8	; 248
     ac2:	80 93 13 02 	sts	0x0213, r24
     ac6:	85 ea       	ldi	r24, 0xA5	; 165
     ac8:	80 93 bc 00 	sts	0x00BC, r24
     acc:	08 95       	ret

00000ace <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     ace:	1f 92       	push	r1
     ad0:	0f 92       	push	r0
     ad2:	0f b6       	in	r0, 0x3f	; 63
     ad4:	0f 92       	push	r0
     ad6:	11 24       	eor	r1, r1
     ad8:	0b b6       	in	r0, 0x3b	; 59
     ada:	0f 92       	push	r0
     adc:	2f 93       	push	r18
     ade:	3f 93       	push	r19
     ae0:	8f 93       	push	r24
     ae2:	9f 93       	push	r25
     ae4:	af 93       	push	r26
     ae6:	bf 93       	push	r27
     ae8:	ef 93       	push	r30
     aea:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     aec:	80 91 b9 00 	lds	r24, 0x00B9
     af0:	90 e0       	ldi	r25, 0x00	; 0
     af2:	fc 01       	movw	r30, r24
     af4:	38 97       	sbiw	r30, 0x08	; 8
     af6:	e1 35       	cpi	r30, 0x51	; 81
     af8:	f1 05       	cpc	r31, r1
     afa:	08 f0       	brcs	.+2      	; 0xafe <__vector_39+0x30>
     afc:	55 c0       	rjmp	.+170    	; 0xba8 <__vector_39+0xda>
     afe:	ee 58       	subi	r30, 0x8E	; 142
     b00:	ff 4f       	sbci	r31, 0xFF	; 255
     b02:	a2 c2       	rjmp	.+1348   	; 0x1048 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     b04:	10 92 cc 02 	sts	0x02CC, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     b08:	e0 91 cc 02 	lds	r30, 0x02CC
     b0c:	80 91 ce 02 	lds	r24, 0x02CE
     b10:	e8 17       	cp	r30, r24
     b12:	70 f4       	brcc	.+28     	; 0xb30 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	8e 0f       	add	r24, r30
     b18:	80 93 cc 02 	sts	0x02CC, r24
     b1c:	f0 e0       	ldi	r31, 0x00	; 0
     b1e:	e1 53       	subi	r30, 0x31	; 49
     b20:	fd 4f       	sbci	r31, 0xFD	; 253
     b22:	80 81       	ld	r24, Z
     b24:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b28:	85 e8       	ldi	r24, 0x85	; 133
     b2a:	80 93 bc 00 	sts	0x00BC, r24
     b2e:	43 c0       	rjmp	.+134    	; 0xbb6 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     b30:	80 91 cd 02 	lds	r24, 0x02CD
     b34:	81 60       	ori	r24, 0x01	; 1
     b36:	80 93 cd 02 	sts	0x02CD, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b3a:	84 e9       	ldi	r24, 0x94	; 148
     b3c:	80 93 bc 00 	sts	0x00BC, r24
     b40:	3a c0       	rjmp	.+116    	; 0xbb6 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     b42:	e0 91 cc 02 	lds	r30, 0x02CC
     b46:	81 e0       	ldi	r24, 0x01	; 1
     b48:	8e 0f       	add	r24, r30
     b4a:	80 93 cc 02 	sts	0x02CC, r24
     b4e:	80 91 bb 00 	lds	r24, 0x00BB
     b52:	f0 e0       	ldi	r31, 0x00	; 0
     b54:	e1 53       	subi	r30, 0x31	; 49
     b56:	fd 4f       	sbci	r31, 0xFD	; 253
     b58:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     b5a:	20 91 cc 02 	lds	r18, 0x02CC
     b5e:	30 e0       	ldi	r19, 0x00	; 0
     b60:	80 91 ce 02 	lds	r24, 0x02CE
     b64:	90 e0       	ldi	r25, 0x00	; 0
     b66:	01 97       	sbiw	r24, 0x01	; 1
     b68:	28 17       	cp	r18, r24
     b6a:	39 07       	cpc	r19, r25
     b6c:	24 f4       	brge	.+8      	; 0xb76 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b6e:	85 ec       	ldi	r24, 0xC5	; 197
     b70:	80 93 bc 00 	sts	0x00BC, r24
     b74:	20 c0       	rjmp	.+64     	; 0xbb6 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b76:	85 e8       	ldi	r24, 0x85	; 133
     b78:	80 93 bc 00 	sts	0x00BC, r24
     b7c:	1c c0       	rjmp	.+56     	; 0xbb6 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     b7e:	80 91 bb 00 	lds	r24, 0x00BB
     b82:	e0 91 cc 02 	lds	r30, 0x02CC
     b86:	f0 e0       	ldi	r31, 0x00	; 0
     b88:	e1 53       	subi	r30, 0x31	; 49
     b8a:	fd 4f       	sbci	r31, 0xFD	; 253
     b8c:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     b8e:	80 91 cd 02 	lds	r24, 0x02CD
     b92:	81 60       	ori	r24, 0x01	; 1
     b94:	80 93 cd 02 	sts	0x02CD, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b98:	84 e9       	ldi	r24, 0x94	; 148
     b9a:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     b9e:	0b c0       	rjmp	.+22     	; 0xbb6 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ba0:	85 ea       	ldi	r24, 0xA5	; 165
     ba2:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     ba6:	07 c0       	rjmp	.+14     	; 0xbb6 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     ba8:	80 91 b9 00 	lds	r24, 0x00B9
     bac:	80 93 13 02 	sts	0x0213, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     bb0:	84 e0       	ldi	r24, 0x04	; 4
     bb2:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     bb6:	ff 91       	pop	r31
     bb8:	ef 91       	pop	r30
     bba:	bf 91       	pop	r27
     bbc:	af 91       	pop	r26
     bbe:	9f 91       	pop	r25
     bc0:	8f 91       	pop	r24
     bc2:	3f 91       	pop	r19
     bc4:	2f 91       	pop	r18
     bc6:	0f 90       	pop	r0
     bc8:	0b be       	out	0x3b, r0	; 59
     bca:	0f 90       	pop	r0
     bcc:	0f be       	out	0x3f, r0	; 63
     bce:	0f 90       	pop	r0
     bd0:	1f 90       	pop	r1
     bd2:	18 95       	reti

00000bd4 <UART_transmit>:
	
	return 0;
}

int UART_transmit(char data){
	while ( !( UCSR0A & (1 << UDRE0)));
     bd4:	e0 ec       	ldi	r30, 0xC0	; 192
     bd6:	f0 e0       	ldi	r31, 0x00	; 0
     bd8:	90 81       	ld	r25, Z
     bda:	95 ff       	sbrs	r25, 5
     bdc:	fd cf       	rjmp	.-6      	; 0xbd8 <UART_transmit+0x4>
	UDR0 = data;
     bde:	80 93 c6 00 	sts	0x00C6, r24
	
	return 0;
}
     be2:	80 e0       	ldi	r24, 0x00	; 0
     be4:	90 e0       	ldi	r25, 0x00	; 0
     be6:	08 95       	ret

00000be8 <UART_receive>:

unsigned char UART_receive(void){
	while(!(UCSR0A & (1 << RXC0)));
     be8:	e0 ec       	ldi	r30, 0xC0	; 192
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	80 81       	ld	r24, Z
     bee:	88 23       	and	r24, r24
     bf0:	ec f7       	brge	.-6      	; 0xbec <UART_receive+0x4>
	return UDR0;
     bf2:	80 91 c6 00 	lds	r24, 0x00C6
}
     bf6:	08 95       	ret

00000bf8 <UART_init>:
#include <avr/io.h>
#include <util/delay.h>

int UART_init(unsigned int ubrr){
	/* Set Baud rate */
	UBRR0H = (unsigned char)(ubrr >> 8);
     bf8:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
     bfc:	80 93 c4 00 	sts	0x00C4, r24
	/* Enable receiver and transmitter*/
	UCSR0B = (1 << RXEN0)|(1 << TXEN0);
     c00:	88 e1       	ldi	r24, 0x18	; 24
     c02:	80 93 c1 00 	sts	0x00C1, r24
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1 << USBS0)|(3 << UCSZ00);
     c06:	8e e0       	ldi	r24, 0x0E	; 14
     c08:	80 93 c2 00 	sts	0x00C2, r24
	//enable printf
	fdevopen(&UART_transmit, &UART_receive);
     c0c:	64 ef       	ldi	r22, 0xF4	; 244
     c0e:	75 e0       	ldi	r23, 0x05	; 5
     c10:	8a ee       	ldi	r24, 0xEA	; 234
     c12:	95 e0       	ldi	r25, 0x05	; 5
     c14:	1f d2       	rcall	.+1086   	; 0x1054 <fdevopen>
	
	return 0;
}
     c16:	80 e0       	ldi	r24, 0x00	; 0
     c18:	90 e0       	ldi	r25, 0x00	; 0
     c1a:	08 95       	ret

00000c1c <__subsf3>:
     c1c:	50 58       	subi	r21, 0x80	; 128

00000c1e <__addsf3>:
     c1e:	bb 27       	eor	r27, r27
     c20:	aa 27       	eor	r26, r26
     c22:	0e d0       	rcall	.+28     	; 0xc40 <__addsf3x>
     c24:	70 c1       	rjmp	.+736    	; 0xf06 <__fp_round>
     c26:	61 d1       	rcall	.+706    	; 0xeea <__fp_pscA>
     c28:	30 f0       	brcs	.+12     	; 0xc36 <__addsf3+0x18>
     c2a:	66 d1       	rcall	.+716    	; 0xef8 <__fp_pscB>
     c2c:	20 f0       	brcs	.+8      	; 0xc36 <__addsf3+0x18>
     c2e:	31 f4       	brne	.+12     	; 0xc3c <__addsf3+0x1e>
     c30:	9f 3f       	cpi	r25, 0xFF	; 255
     c32:	11 f4       	brne	.+4      	; 0xc38 <__addsf3+0x1a>
     c34:	1e f4       	brtc	.+6      	; 0xc3c <__addsf3+0x1e>
     c36:	56 c1       	rjmp	.+684    	; 0xee4 <__fp_nan>
     c38:	0e f4       	brtc	.+2      	; 0xc3c <__addsf3+0x1e>
     c3a:	e0 95       	com	r30
     c3c:	e7 fb       	bst	r30, 7
     c3e:	4c c1       	rjmp	.+664    	; 0xed8 <__fp_inf>

00000c40 <__addsf3x>:
     c40:	e9 2f       	mov	r30, r25
     c42:	72 d1       	rcall	.+740    	; 0xf28 <__fp_split3>
     c44:	80 f3       	brcs	.-32     	; 0xc26 <__addsf3+0x8>
     c46:	ba 17       	cp	r27, r26
     c48:	62 07       	cpc	r22, r18
     c4a:	73 07       	cpc	r23, r19
     c4c:	84 07       	cpc	r24, r20
     c4e:	95 07       	cpc	r25, r21
     c50:	18 f0       	brcs	.+6      	; 0xc58 <__addsf3x+0x18>
     c52:	71 f4       	brne	.+28     	; 0xc70 <__addsf3x+0x30>
     c54:	9e f5       	brtc	.+102    	; 0xcbc <__addsf3x+0x7c>
     c56:	8a c1       	rjmp	.+788    	; 0xf6c <__fp_zero>
     c58:	0e f4       	brtc	.+2      	; 0xc5c <__addsf3x+0x1c>
     c5a:	e0 95       	com	r30
     c5c:	0b 2e       	mov	r0, r27
     c5e:	ba 2f       	mov	r27, r26
     c60:	a0 2d       	mov	r26, r0
     c62:	0b 01       	movw	r0, r22
     c64:	b9 01       	movw	r22, r18
     c66:	90 01       	movw	r18, r0
     c68:	0c 01       	movw	r0, r24
     c6a:	ca 01       	movw	r24, r20
     c6c:	a0 01       	movw	r20, r0
     c6e:	11 24       	eor	r1, r1
     c70:	ff 27       	eor	r31, r31
     c72:	59 1b       	sub	r21, r25
     c74:	99 f0       	breq	.+38     	; 0xc9c <__addsf3x+0x5c>
     c76:	59 3f       	cpi	r21, 0xF9	; 249
     c78:	50 f4       	brcc	.+20     	; 0xc8e <__addsf3x+0x4e>
     c7a:	50 3e       	cpi	r21, 0xE0	; 224
     c7c:	68 f1       	brcs	.+90     	; 0xcd8 <__addsf3x+0x98>
     c7e:	1a 16       	cp	r1, r26
     c80:	f0 40       	sbci	r31, 0x00	; 0
     c82:	a2 2f       	mov	r26, r18
     c84:	23 2f       	mov	r18, r19
     c86:	34 2f       	mov	r19, r20
     c88:	44 27       	eor	r20, r20
     c8a:	58 5f       	subi	r21, 0xF8	; 248
     c8c:	f3 cf       	rjmp	.-26     	; 0xc74 <__addsf3x+0x34>
     c8e:	46 95       	lsr	r20
     c90:	37 95       	ror	r19
     c92:	27 95       	ror	r18
     c94:	a7 95       	ror	r26
     c96:	f0 40       	sbci	r31, 0x00	; 0
     c98:	53 95       	inc	r21
     c9a:	c9 f7       	brne	.-14     	; 0xc8e <__addsf3x+0x4e>
     c9c:	7e f4       	brtc	.+30     	; 0xcbc <__addsf3x+0x7c>
     c9e:	1f 16       	cp	r1, r31
     ca0:	ba 0b       	sbc	r27, r26
     ca2:	62 0b       	sbc	r22, r18
     ca4:	73 0b       	sbc	r23, r19
     ca6:	84 0b       	sbc	r24, r20
     ca8:	ba f0       	brmi	.+46     	; 0xcd8 <__addsf3x+0x98>
     caa:	91 50       	subi	r25, 0x01	; 1
     cac:	a1 f0       	breq	.+40     	; 0xcd6 <__addsf3x+0x96>
     cae:	ff 0f       	add	r31, r31
     cb0:	bb 1f       	adc	r27, r27
     cb2:	66 1f       	adc	r22, r22
     cb4:	77 1f       	adc	r23, r23
     cb6:	88 1f       	adc	r24, r24
     cb8:	c2 f7       	brpl	.-16     	; 0xcaa <__addsf3x+0x6a>
     cba:	0e c0       	rjmp	.+28     	; 0xcd8 <__addsf3x+0x98>
     cbc:	ba 0f       	add	r27, r26
     cbe:	62 1f       	adc	r22, r18
     cc0:	73 1f       	adc	r23, r19
     cc2:	84 1f       	adc	r24, r20
     cc4:	48 f4       	brcc	.+18     	; 0xcd8 <__addsf3x+0x98>
     cc6:	87 95       	ror	r24
     cc8:	77 95       	ror	r23
     cca:	67 95       	ror	r22
     ccc:	b7 95       	ror	r27
     cce:	f7 95       	ror	r31
     cd0:	9e 3f       	cpi	r25, 0xFE	; 254
     cd2:	08 f0       	brcs	.+2      	; 0xcd6 <__addsf3x+0x96>
     cd4:	b3 cf       	rjmp	.-154    	; 0xc3c <__addsf3+0x1e>
     cd6:	93 95       	inc	r25
     cd8:	88 0f       	add	r24, r24
     cda:	08 f0       	brcs	.+2      	; 0xcde <__addsf3x+0x9e>
     cdc:	99 27       	eor	r25, r25
     cde:	ee 0f       	add	r30, r30
     ce0:	97 95       	ror	r25
     ce2:	87 95       	ror	r24
     ce4:	08 95       	ret

00000ce6 <__cmpsf2>:
     ce6:	d4 d0       	rcall	.+424    	; 0xe90 <__fp_cmp>
     ce8:	08 f4       	brcc	.+2      	; 0xcec <__cmpsf2+0x6>
     cea:	81 e0       	ldi	r24, 0x01	; 1
     cec:	08 95       	ret

00000cee <__divsf3>:
     cee:	0c d0       	rcall	.+24     	; 0xd08 <__divsf3x>
     cf0:	0a c1       	rjmp	.+532    	; 0xf06 <__fp_round>
     cf2:	02 d1       	rcall	.+516    	; 0xef8 <__fp_pscB>
     cf4:	40 f0       	brcs	.+16     	; 0xd06 <__divsf3+0x18>
     cf6:	f9 d0       	rcall	.+498    	; 0xeea <__fp_pscA>
     cf8:	30 f0       	brcs	.+12     	; 0xd06 <__divsf3+0x18>
     cfa:	21 f4       	brne	.+8      	; 0xd04 <__divsf3+0x16>
     cfc:	5f 3f       	cpi	r21, 0xFF	; 255
     cfe:	19 f0       	breq	.+6      	; 0xd06 <__divsf3+0x18>
     d00:	eb c0       	rjmp	.+470    	; 0xed8 <__fp_inf>
     d02:	51 11       	cpse	r21, r1
     d04:	34 c1       	rjmp	.+616    	; 0xf6e <__fp_szero>
     d06:	ee c0       	rjmp	.+476    	; 0xee4 <__fp_nan>

00000d08 <__divsf3x>:
     d08:	0f d1       	rcall	.+542    	; 0xf28 <__fp_split3>
     d0a:	98 f3       	brcs	.-26     	; 0xcf2 <__divsf3+0x4>

00000d0c <__divsf3_pse>:
     d0c:	99 23       	and	r25, r25
     d0e:	c9 f3       	breq	.-14     	; 0xd02 <__divsf3+0x14>
     d10:	55 23       	and	r21, r21
     d12:	b1 f3       	breq	.-20     	; 0xd00 <__divsf3+0x12>
     d14:	95 1b       	sub	r25, r21
     d16:	55 0b       	sbc	r21, r21
     d18:	bb 27       	eor	r27, r27
     d1a:	aa 27       	eor	r26, r26
     d1c:	62 17       	cp	r22, r18
     d1e:	73 07       	cpc	r23, r19
     d20:	84 07       	cpc	r24, r20
     d22:	38 f0       	brcs	.+14     	; 0xd32 <__divsf3_pse+0x26>
     d24:	9f 5f       	subi	r25, 0xFF	; 255
     d26:	5f 4f       	sbci	r21, 0xFF	; 255
     d28:	22 0f       	add	r18, r18
     d2a:	33 1f       	adc	r19, r19
     d2c:	44 1f       	adc	r20, r20
     d2e:	aa 1f       	adc	r26, r26
     d30:	a9 f3       	breq	.-22     	; 0xd1c <__divsf3_pse+0x10>
     d32:	33 d0       	rcall	.+102    	; 0xd9a <__divsf3_pse+0x8e>
     d34:	0e 2e       	mov	r0, r30
     d36:	3a f0       	brmi	.+14     	; 0xd46 <__divsf3_pse+0x3a>
     d38:	e0 e8       	ldi	r30, 0x80	; 128
     d3a:	30 d0       	rcall	.+96     	; 0xd9c <__divsf3_pse+0x90>
     d3c:	91 50       	subi	r25, 0x01	; 1
     d3e:	50 40       	sbci	r21, 0x00	; 0
     d40:	e6 95       	lsr	r30
     d42:	00 1c       	adc	r0, r0
     d44:	ca f7       	brpl	.-14     	; 0xd38 <__divsf3_pse+0x2c>
     d46:	29 d0       	rcall	.+82     	; 0xd9a <__divsf3_pse+0x8e>
     d48:	fe 2f       	mov	r31, r30
     d4a:	27 d0       	rcall	.+78     	; 0xd9a <__divsf3_pse+0x8e>
     d4c:	66 0f       	add	r22, r22
     d4e:	77 1f       	adc	r23, r23
     d50:	88 1f       	adc	r24, r24
     d52:	bb 1f       	adc	r27, r27
     d54:	26 17       	cp	r18, r22
     d56:	37 07       	cpc	r19, r23
     d58:	48 07       	cpc	r20, r24
     d5a:	ab 07       	cpc	r26, r27
     d5c:	b0 e8       	ldi	r27, 0x80	; 128
     d5e:	09 f0       	breq	.+2      	; 0xd62 <__divsf3_pse+0x56>
     d60:	bb 0b       	sbc	r27, r27
     d62:	80 2d       	mov	r24, r0
     d64:	bf 01       	movw	r22, r30
     d66:	ff 27       	eor	r31, r31
     d68:	93 58       	subi	r25, 0x83	; 131
     d6a:	5f 4f       	sbci	r21, 0xFF	; 255
     d6c:	2a f0       	brmi	.+10     	; 0xd78 <__divsf3_pse+0x6c>
     d6e:	9e 3f       	cpi	r25, 0xFE	; 254
     d70:	51 05       	cpc	r21, r1
     d72:	68 f0       	brcs	.+26     	; 0xd8e <__divsf3_pse+0x82>
     d74:	b1 c0       	rjmp	.+354    	; 0xed8 <__fp_inf>
     d76:	fb c0       	rjmp	.+502    	; 0xf6e <__fp_szero>
     d78:	5f 3f       	cpi	r21, 0xFF	; 255
     d7a:	ec f3       	brlt	.-6      	; 0xd76 <__divsf3_pse+0x6a>
     d7c:	98 3e       	cpi	r25, 0xE8	; 232
     d7e:	dc f3       	brlt	.-10     	; 0xd76 <__divsf3_pse+0x6a>
     d80:	86 95       	lsr	r24
     d82:	77 95       	ror	r23
     d84:	67 95       	ror	r22
     d86:	b7 95       	ror	r27
     d88:	f7 95       	ror	r31
     d8a:	9f 5f       	subi	r25, 0xFF	; 255
     d8c:	c9 f7       	brne	.-14     	; 0xd80 <__divsf3_pse+0x74>
     d8e:	88 0f       	add	r24, r24
     d90:	91 1d       	adc	r25, r1
     d92:	96 95       	lsr	r25
     d94:	87 95       	ror	r24
     d96:	97 f9       	bld	r25, 7
     d98:	08 95       	ret
     d9a:	e1 e0       	ldi	r30, 0x01	; 1
     d9c:	66 0f       	add	r22, r22
     d9e:	77 1f       	adc	r23, r23
     da0:	88 1f       	adc	r24, r24
     da2:	bb 1f       	adc	r27, r27
     da4:	62 17       	cp	r22, r18
     da6:	73 07       	cpc	r23, r19
     da8:	84 07       	cpc	r24, r20
     daa:	ba 07       	cpc	r27, r26
     dac:	20 f0       	brcs	.+8      	; 0xdb6 <__divsf3_pse+0xaa>
     dae:	62 1b       	sub	r22, r18
     db0:	73 0b       	sbc	r23, r19
     db2:	84 0b       	sbc	r24, r20
     db4:	ba 0b       	sbc	r27, r26
     db6:	ee 1f       	adc	r30, r30
     db8:	88 f7       	brcc	.-30     	; 0xd9c <__divsf3_pse+0x90>
     dba:	e0 95       	com	r30
     dbc:	08 95       	ret

00000dbe <__fixunssfsi>:
     dbe:	bc d0       	rcall	.+376    	; 0xf38 <__fp_splitA>
     dc0:	88 f0       	brcs	.+34     	; 0xde4 <__fixunssfsi+0x26>
     dc2:	9f 57       	subi	r25, 0x7F	; 127
     dc4:	90 f0       	brcs	.+36     	; 0xdea <__fixunssfsi+0x2c>
     dc6:	b9 2f       	mov	r27, r25
     dc8:	99 27       	eor	r25, r25
     dca:	b7 51       	subi	r27, 0x17	; 23
     dcc:	a0 f0       	brcs	.+40     	; 0xdf6 <__fixunssfsi+0x38>
     dce:	d1 f0       	breq	.+52     	; 0xe04 <__fixunssfsi+0x46>
     dd0:	66 0f       	add	r22, r22
     dd2:	77 1f       	adc	r23, r23
     dd4:	88 1f       	adc	r24, r24
     dd6:	99 1f       	adc	r25, r25
     dd8:	1a f0       	brmi	.+6      	; 0xde0 <__fixunssfsi+0x22>
     dda:	ba 95       	dec	r27
     ddc:	c9 f7       	brne	.-14     	; 0xdd0 <__fixunssfsi+0x12>
     dde:	12 c0       	rjmp	.+36     	; 0xe04 <__fixunssfsi+0x46>
     de0:	b1 30       	cpi	r27, 0x01	; 1
     de2:	81 f0       	breq	.+32     	; 0xe04 <__fixunssfsi+0x46>
     de4:	c3 d0       	rcall	.+390    	; 0xf6c <__fp_zero>
     de6:	b1 e0       	ldi	r27, 0x01	; 1
     de8:	08 95       	ret
     dea:	c0 c0       	rjmp	.+384    	; 0xf6c <__fp_zero>
     dec:	67 2f       	mov	r22, r23
     dee:	78 2f       	mov	r23, r24
     df0:	88 27       	eor	r24, r24
     df2:	b8 5f       	subi	r27, 0xF8	; 248
     df4:	39 f0       	breq	.+14     	; 0xe04 <__fixunssfsi+0x46>
     df6:	b9 3f       	cpi	r27, 0xF9	; 249
     df8:	cc f3       	brlt	.-14     	; 0xdec <__fixunssfsi+0x2e>
     dfa:	86 95       	lsr	r24
     dfc:	77 95       	ror	r23
     dfe:	67 95       	ror	r22
     e00:	b3 95       	inc	r27
     e02:	d9 f7       	brne	.-10     	; 0xdfa <__fixunssfsi+0x3c>
     e04:	3e f4       	brtc	.+14     	; 0xe14 <__fixunssfsi+0x56>
     e06:	90 95       	com	r25
     e08:	80 95       	com	r24
     e0a:	70 95       	com	r23
     e0c:	61 95       	neg	r22
     e0e:	7f 4f       	sbci	r23, 0xFF	; 255
     e10:	8f 4f       	sbci	r24, 0xFF	; 255
     e12:	9f 4f       	sbci	r25, 0xFF	; 255
     e14:	08 95       	ret

00000e16 <__floatunsisf>:
     e16:	e8 94       	clt
     e18:	09 c0       	rjmp	.+18     	; 0xe2c <__floatsisf+0x12>

00000e1a <__floatsisf>:
     e1a:	97 fb       	bst	r25, 7
     e1c:	3e f4       	brtc	.+14     	; 0xe2c <__floatsisf+0x12>
     e1e:	90 95       	com	r25
     e20:	80 95       	com	r24
     e22:	70 95       	com	r23
     e24:	61 95       	neg	r22
     e26:	7f 4f       	sbci	r23, 0xFF	; 255
     e28:	8f 4f       	sbci	r24, 0xFF	; 255
     e2a:	9f 4f       	sbci	r25, 0xFF	; 255
     e2c:	99 23       	and	r25, r25
     e2e:	a9 f0       	breq	.+42     	; 0xe5a <__floatsisf+0x40>
     e30:	f9 2f       	mov	r31, r25
     e32:	96 e9       	ldi	r25, 0x96	; 150
     e34:	bb 27       	eor	r27, r27
     e36:	93 95       	inc	r25
     e38:	f6 95       	lsr	r31
     e3a:	87 95       	ror	r24
     e3c:	77 95       	ror	r23
     e3e:	67 95       	ror	r22
     e40:	b7 95       	ror	r27
     e42:	f1 11       	cpse	r31, r1
     e44:	f8 cf       	rjmp	.-16     	; 0xe36 <__floatsisf+0x1c>
     e46:	fa f4       	brpl	.+62     	; 0xe86 <__floatsisf+0x6c>
     e48:	bb 0f       	add	r27, r27
     e4a:	11 f4       	brne	.+4      	; 0xe50 <__floatsisf+0x36>
     e4c:	60 ff       	sbrs	r22, 0
     e4e:	1b c0       	rjmp	.+54     	; 0xe86 <__floatsisf+0x6c>
     e50:	6f 5f       	subi	r22, 0xFF	; 255
     e52:	7f 4f       	sbci	r23, 0xFF	; 255
     e54:	8f 4f       	sbci	r24, 0xFF	; 255
     e56:	9f 4f       	sbci	r25, 0xFF	; 255
     e58:	16 c0       	rjmp	.+44     	; 0xe86 <__floatsisf+0x6c>
     e5a:	88 23       	and	r24, r24
     e5c:	11 f0       	breq	.+4      	; 0xe62 <__floatsisf+0x48>
     e5e:	96 e9       	ldi	r25, 0x96	; 150
     e60:	11 c0       	rjmp	.+34     	; 0xe84 <__floatsisf+0x6a>
     e62:	77 23       	and	r23, r23
     e64:	21 f0       	breq	.+8      	; 0xe6e <__floatsisf+0x54>
     e66:	9e e8       	ldi	r25, 0x8E	; 142
     e68:	87 2f       	mov	r24, r23
     e6a:	76 2f       	mov	r23, r22
     e6c:	05 c0       	rjmp	.+10     	; 0xe78 <__floatsisf+0x5e>
     e6e:	66 23       	and	r22, r22
     e70:	71 f0       	breq	.+28     	; 0xe8e <__floatsisf+0x74>
     e72:	96 e8       	ldi	r25, 0x86	; 134
     e74:	86 2f       	mov	r24, r22
     e76:	70 e0       	ldi	r23, 0x00	; 0
     e78:	60 e0       	ldi	r22, 0x00	; 0
     e7a:	2a f0       	brmi	.+10     	; 0xe86 <__floatsisf+0x6c>
     e7c:	9a 95       	dec	r25
     e7e:	66 0f       	add	r22, r22
     e80:	77 1f       	adc	r23, r23
     e82:	88 1f       	adc	r24, r24
     e84:	da f7       	brpl	.-10     	; 0xe7c <__floatsisf+0x62>
     e86:	88 0f       	add	r24, r24
     e88:	96 95       	lsr	r25
     e8a:	87 95       	ror	r24
     e8c:	97 f9       	bld	r25, 7
     e8e:	08 95       	ret

00000e90 <__fp_cmp>:
     e90:	99 0f       	add	r25, r25
     e92:	00 08       	sbc	r0, r0
     e94:	55 0f       	add	r21, r21
     e96:	aa 0b       	sbc	r26, r26
     e98:	e0 e8       	ldi	r30, 0x80	; 128
     e9a:	fe ef       	ldi	r31, 0xFE	; 254
     e9c:	16 16       	cp	r1, r22
     e9e:	17 06       	cpc	r1, r23
     ea0:	e8 07       	cpc	r30, r24
     ea2:	f9 07       	cpc	r31, r25
     ea4:	c0 f0       	brcs	.+48     	; 0xed6 <__fp_cmp+0x46>
     ea6:	12 16       	cp	r1, r18
     ea8:	13 06       	cpc	r1, r19
     eaa:	e4 07       	cpc	r30, r20
     eac:	f5 07       	cpc	r31, r21
     eae:	98 f0       	brcs	.+38     	; 0xed6 <__fp_cmp+0x46>
     eb0:	62 1b       	sub	r22, r18
     eb2:	73 0b       	sbc	r23, r19
     eb4:	84 0b       	sbc	r24, r20
     eb6:	95 0b       	sbc	r25, r21
     eb8:	39 f4       	brne	.+14     	; 0xec8 <__fp_cmp+0x38>
     eba:	0a 26       	eor	r0, r26
     ebc:	61 f0       	breq	.+24     	; 0xed6 <__fp_cmp+0x46>
     ebe:	23 2b       	or	r18, r19
     ec0:	24 2b       	or	r18, r20
     ec2:	25 2b       	or	r18, r21
     ec4:	21 f4       	brne	.+8      	; 0xece <__fp_cmp+0x3e>
     ec6:	08 95       	ret
     ec8:	0a 26       	eor	r0, r26
     eca:	09 f4       	brne	.+2      	; 0xece <__fp_cmp+0x3e>
     ecc:	a1 40       	sbci	r26, 0x01	; 1
     ece:	a6 95       	lsr	r26
     ed0:	8f ef       	ldi	r24, 0xFF	; 255
     ed2:	81 1d       	adc	r24, r1
     ed4:	81 1d       	adc	r24, r1
     ed6:	08 95       	ret

00000ed8 <__fp_inf>:
     ed8:	97 f9       	bld	r25, 7
     eda:	9f 67       	ori	r25, 0x7F	; 127
     edc:	80 e8       	ldi	r24, 0x80	; 128
     ede:	70 e0       	ldi	r23, 0x00	; 0
     ee0:	60 e0       	ldi	r22, 0x00	; 0
     ee2:	08 95       	ret

00000ee4 <__fp_nan>:
     ee4:	9f ef       	ldi	r25, 0xFF	; 255
     ee6:	80 ec       	ldi	r24, 0xC0	; 192
     ee8:	08 95       	ret

00000eea <__fp_pscA>:
     eea:	00 24       	eor	r0, r0
     eec:	0a 94       	dec	r0
     eee:	16 16       	cp	r1, r22
     ef0:	17 06       	cpc	r1, r23
     ef2:	18 06       	cpc	r1, r24
     ef4:	09 06       	cpc	r0, r25
     ef6:	08 95       	ret

00000ef8 <__fp_pscB>:
     ef8:	00 24       	eor	r0, r0
     efa:	0a 94       	dec	r0
     efc:	12 16       	cp	r1, r18
     efe:	13 06       	cpc	r1, r19
     f00:	14 06       	cpc	r1, r20
     f02:	05 06       	cpc	r0, r21
     f04:	08 95       	ret

00000f06 <__fp_round>:
     f06:	09 2e       	mov	r0, r25
     f08:	03 94       	inc	r0
     f0a:	00 0c       	add	r0, r0
     f0c:	11 f4       	brne	.+4      	; 0xf12 <__fp_round+0xc>
     f0e:	88 23       	and	r24, r24
     f10:	52 f0       	brmi	.+20     	; 0xf26 <__fp_round+0x20>
     f12:	bb 0f       	add	r27, r27
     f14:	40 f4       	brcc	.+16     	; 0xf26 <__fp_round+0x20>
     f16:	bf 2b       	or	r27, r31
     f18:	11 f4       	brne	.+4      	; 0xf1e <__fp_round+0x18>
     f1a:	60 ff       	sbrs	r22, 0
     f1c:	04 c0       	rjmp	.+8      	; 0xf26 <__fp_round+0x20>
     f1e:	6f 5f       	subi	r22, 0xFF	; 255
     f20:	7f 4f       	sbci	r23, 0xFF	; 255
     f22:	8f 4f       	sbci	r24, 0xFF	; 255
     f24:	9f 4f       	sbci	r25, 0xFF	; 255
     f26:	08 95       	ret

00000f28 <__fp_split3>:
     f28:	57 fd       	sbrc	r21, 7
     f2a:	90 58       	subi	r25, 0x80	; 128
     f2c:	44 0f       	add	r20, r20
     f2e:	55 1f       	adc	r21, r21
     f30:	59 f0       	breq	.+22     	; 0xf48 <__fp_splitA+0x10>
     f32:	5f 3f       	cpi	r21, 0xFF	; 255
     f34:	71 f0       	breq	.+28     	; 0xf52 <__fp_splitA+0x1a>
     f36:	47 95       	ror	r20

00000f38 <__fp_splitA>:
     f38:	88 0f       	add	r24, r24
     f3a:	97 fb       	bst	r25, 7
     f3c:	99 1f       	adc	r25, r25
     f3e:	61 f0       	breq	.+24     	; 0xf58 <__fp_splitA+0x20>
     f40:	9f 3f       	cpi	r25, 0xFF	; 255
     f42:	79 f0       	breq	.+30     	; 0xf62 <__fp_splitA+0x2a>
     f44:	87 95       	ror	r24
     f46:	08 95       	ret
     f48:	12 16       	cp	r1, r18
     f4a:	13 06       	cpc	r1, r19
     f4c:	14 06       	cpc	r1, r20
     f4e:	55 1f       	adc	r21, r21
     f50:	f2 cf       	rjmp	.-28     	; 0xf36 <__fp_split3+0xe>
     f52:	46 95       	lsr	r20
     f54:	f1 df       	rcall	.-30     	; 0xf38 <__fp_splitA>
     f56:	08 c0       	rjmp	.+16     	; 0xf68 <__fp_splitA+0x30>
     f58:	16 16       	cp	r1, r22
     f5a:	17 06       	cpc	r1, r23
     f5c:	18 06       	cpc	r1, r24
     f5e:	99 1f       	adc	r25, r25
     f60:	f1 cf       	rjmp	.-30     	; 0xf44 <__fp_splitA+0xc>
     f62:	86 95       	lsr	r24
     f64:	71 05       	cpc	r23, r1
     f66:	61 05       	cpc	r22, r1
     f68:	08 94       	sec
     f6a:	08 95       	ret

00000f6c <__fp_zero>:
     f6c:	e8 94       	clt

00000f6e <__fp_szero>:
     f6e:	bb 27       	eor	r27, r27
     f70:	66 27       	eor	r22, r22
     f72:	77 27       	eor	r23, r23
     f74:	cb 01       	movw	r24, r22
     f76:	97 f9       	bld	r25, 7
     f78:	08 95       	ret

00000f7a <__gesf2>:
     f7a:	8a df       	rcall	.-236    	; 0xe90 <__fp_cmp>
     f7c:	08 f4       	brcc	.+2      	; 0xf80 <__gesf2+0x6>
     f7e:	8f ef       	ldi	r24, 0xFF	; 255
     f80:	08 95       	ret

00000f82 <__mulsf3>:
     f82:	0b d0       	rcall	.+22     	; 0xf9a <__mulsf3x>
     f84:	c0 cf       	rjmp	.-128    	; 0xf06 <__fp_round>
     f86:	b1 df       	rcall	.-158    	; 0xeea <__fp_pscA>
     f88:	28 f0       	brcs	.+10     	; 0xf94 <__mulsf3+0x12>
     f8a:	b6 df       	rcall	.-148    	; 0xef8 <__fp_pscB>
     f8c:	18 f0       	brcs	.+6      	; 0xf94 <__mulsf3+0x12>
     f8e:	95 23       	and	r25, r21
     f90:	09 f0       	breq	.+2      	; 0xf94 <__mulsf3+0x12>
     f92:	a2 cf       	rjmp	.-188    	; 0xed8 <__fp_inf>
     f94:	a7 cf       	rjmp	.-178    	; 0xee4 <__fp_nan>
     f96:	11 24       	eor	r1, r1
     f98:	ea cf       	rjmp	.-44     	; 0xf6e <__fp_szero>

00000f9a <__mulsf3x>:
     f9a:	c6 df       	rcall	.-116    	; 0xf28 <__fp_split3>
     f9c:	a0 f3       	brcs	.-24     	; 0xf86 <__mulsf3+0x4>

00000f9e <__mulsf3_pse>:
     f9e:	95 9f       	mul	r25, r21
     fa0:	d1 f3       	breq	.-12     	; 0xf96 <__mulsf3+0x14>
     fa2:	95 0f       	add	r25, r21
     fa4:	50 e0       	ldi	r21, 0x00	; 0
     fa6:	55 1f       	adc	r21, r21
     fa8:	62 9f       	mul	r22, r18
     faa:	f0 01       	movw	r30, r0
     fac:	72 9f       	mul	r23, r18
     fae:	bb 27       	eor	r27, r27
     fb0:	f0 0d       	add	r31, r0
     fb2:	b1 1d       	adc	r27, r1
     fb4:	63 9f       	mul	r22, r19
     fb6:	aa 27       	eor	r26, r26
     fb8:	f0 0d       	add	r31, r0
     fba:	b1 1d       	adc	r27, r1
     fbc:	aa 1f       	adc	r26, r26
     fbe:	64 9f       	mul	r22, r20
     fc0:	66 27       	eor	r22, r22
     fc2:	b0 0d       	add	r27, r0
     fc4:	a1 1d       	adc	r26, r1
     fc6:	66 1f       	adc	r22, r22
     fc8:	82 9f       	mul	r24, r18
     fca:	22 27       	eor	r18, r18
     fcc:	b0 0d       	add	r27, r0
     fce:	a1 1d       	adc	r26, r1
     fd0:	62 1f       	adc	r22, r18
     fd2:	73 9f       	mul	r23, r19
     fd4:	b0 0d       	add	r27, r0
     fd6:	a1 1d       	adc	r26, r1
     fd8:	62 1f       	adc	r22, r18
     fda:	83 9f       	mul	r24, r19
     fdc:	a0 0d       	add	r26, r0
     fde:	61 1d       	adc	r22, r1
     fe0:	22 1f       	adc	r18, r18
     fe2:	74 9f       	mul	r23, r20
     fe4:	33 27       	eor	r19, r19
     fe6:	a0 0d       	add	r26, r0
     fe8:	61 1d       	adc	r22, r1
     fea:	23 1f       	adc	r18, r19
     fec:	84 9f       	mul	r24, r20
     fee:	60 0d       	add	r22, r0
     ff0:	21 1d       	adc	r18, r1
     ff2:	82 2f       	mov	r24, r18
     ff4:	76 2f       	mov	r23, r22
     ff6:	6a 2f       	mov	r22, r26
     ff8:	11 24       	eor	r1, r1
     ffa:	9f 57       	subi	r25, 0x7F	; 127
     ffc:	50 40       	sbci	r21, 0x00	; 0
     ffe:	8a f0       	brmi	.+34     	; 0x1022 <__mulsf3_pse+0x84>
    1000:	e1 f0       	breq	.+56     	; 0x103a <__mulsf3_pse+0x9c>
    1002:	88 23       	and	r24, r24
    1004:	4a f0       	brmi	.+18     	; 0x1018 <__mulsf3_pse+0x7a>
    1006:	ee 0f       	add	r30, r30
    1008:	ff 1f       	adc	r31, r31
    100a:	bb 1f       	adc	r27, r27
    100c:	66 1f       	adc	r22, r22
    100e:	77 1f       	adc	r23, r23
    1010:	88 1f       	adc	r24, r24
    1012:	91 50       	subi	r25, 0x01	; 1
    1014:	50 40       	sbci	r21, 0x00	; 0
    1016:	a9 f7       	brne	.-22     	; 0x1002 <__mulsf3_pse+0x64>
    1018:	9e 3f       	cpi	r25, 0xFE	; 254
    101a:	51 05       	cpc	r21, r1
    101c:	70 f0       	brcs	.+28     	; 0x103a <__mulsf3_pse+0x9c>
    101e:	5c cf       	rjmp	.-328    	; 0xed8 <__fp_inf>
    1020:	a6 cf       	rjmp	.-180    	; 0xf6e <__fp_szero>
    1022:	5f 3f       	cpi	r21, 0xFF	; 255
    1024:	ec f3       	brlt	.-6      	; 0x1020 <__mulsf3_pse+0x82>
    1026:	98 3e       	cpi	r25, 0xE8	; 232
    1028:	dc f3       	brlt	.-10     	; 0x1020 <__mulsf3_pse+0x82>
    102a:	86 95       	lsr	r24
    102c:	77 95       	ror	r23
    102e:	67 95       	ror	r22
    1030:	b7 95       	ror	r27
    1032:	f7 95       	ror	r31
    1034:	e7 95       	ror	r30
    1036:	9f 5f       	subi	r25, 0xFF	; 255
    1038:	c1 f7       	brne	.-16     	; 0x102a <__mulsf3_pse+0x8c>
    103a:	fe 2b       	or	r31, r30
    103c:	88 0f       	add	r24, r24
    103e:	91 1d       	adc	r25, r1
    1040:	96 95       	lsr	r25
    1042:	87 95       	ror	r24
    1044:	97 f9       	bld	r25, 7
    1046:	08 95       	ret

00001048 <__tablejump2__>:
    1048:	ee 0f       	add	r30, r30
    104a:	ff 1f       	adc	r31, r31

0000104c <__tablejump__>:
    104c:	05 90       	lpm	r0, Z+
    104e:	f4 91       	lpm	r31, Z
    1050:	e0 2d       	mov	r30, r0
    1052:	19 94       	eijmp

00001054 <fdevopen>:
    1054:	0f 93       	push	r16
    1056:	1f 93       	push	r17
    1058:	cf 93       	push	r28
    105a:	df 93       	push	r29
    105c:	ec 01       	movw	r28, r24
    105e:	8b 01       	movw	r16, r22
    1060:	00 97       	sbiw	r24, 0x00	; 0
    1062:	31 f4       	brne	.+12     	; 0x1070 <fdevopen+0x1c>
    1064:	61 15       	cp	r22, r1
    1066:	71 05       	cpc	r23, r1
    1068:	19 f4       	brne	.+6      	; 0x1070 <fdevopen+0x1c>
    106a:	80 e0       	ldi	r24, 0x00	; 0
    106c:	90 e0       	ldi	r25, 0x00	; 0
    106e:	37 c0       	rjmp	.+110    	; 0x10de <fdevopen+0x8a>
    1070:	6e e0       	ldi	r22, 0x0E	; 14
    1072:	70 e0       	ldi	r23, 0x00	; 0
    1074:	81 e0       	ldi	r24, 0x01	; 1
    1076:	90 e0       	ldi	r25, 0x00	; 0
    1078:	63 d2       	rcall	.+1222   	; 0x1540 <calloc>
    107a:	fc 01       	movw	r30, r24
    107c:	00 97       	sbiw	r24, 0x00	; 0
    107e:	a9 f3       	breq	.-22     	; 0x106a <fdevopen+0x16>
    1080:	80 e8       	ldi	r24, 0x80	; 128
    1082:	83 83       	std	Z+3, r24	; 0x03
    1084:	01 15       	cp	r16, r1
    1086:	11 05       	cpc	r17, r1
    1088:	71 f0       	breq	.+28     	; 0x10a6 <fdevopen+0x52>
    108a:	13 87       	std	Z+11, r17	; 0x0b
    108c:	02 87       	std	Z+10, r16	; 0x0a
    108e:	81 e8       	ldi	r24, 0x81	; 129
    1090:	83 83       	std	Z+3, r24	; 0x03
    1092:	80 91 d6 02 	lds	r24, 0x02D6
    1096:	90 91 d7 02 	lds	r25, 0x02D7
    109a:	89 2b       	or	r24, r25
    109c:	21 f4       	brne	.+8      	; 0x10a6 <fdevopen+0x52>
    109e:	f0 93 d7 02 	sts	0x02D7, r31
    10a2:	e0 93 d6 02 	sts	0x02D6, r30
    10a6:	20 97       	sbiw	r28, 0x00	; 0
    10a8:	c9 f0       	breq	.+50     	; 0x10dc <fdevopen+0x88>
    10aa:	d1 87       	std	Z+9, r29	; 0x09
    10ac:	c0 87       	std	Z+8, r28	; 0x08
    10ae:	83 81       	ldd	r24, Z+3	; 0x03
    10b0:	82 60       	ori	r24, 0x02	; 2
    10b2:	83 83       	std	Z+3, r24	; 0x03
    10b4:	80 91 d8 02 	lds	r24, 0x02D8
    10b8:	90 91 d9 02 	lds	r25, 0x02D9
    10bc:	89 2b       	or	r24, r25
    10be:	71 f4       	brne	.+28     	; 0x10dc <fdevopen+0x88>
    10c0:	f0 93 d9 02 	sts	0x02D9, r31
    10c4:	e0 93 d8 02 	sts	0x02D8, r30
    10c8:	80 91 da 02 	lds	r24, 0x02DA
    10cc:	90 91 db 02 	lds	r25, 0x02DB
    10d0:	89 2b       	or	r24, r25
    10d2:	21 f4       	brne	.+8      	; 0x10dc <fdevopen+0x88>
    10d4:	f0 93 db 02 	sts	0x02DB, r31
    10d8:	e0 93 da 02 	sts	0x02DA, r30
    10dc:	cf 01       	movw	r24, r30
    10de:	df 91       	pop	r29
    10e0:	cf 91       	pop	r28
    10e2:	1f 91       	pop	r17
    10e4:	0f 91       	pop	r16
    10e6:	08 95       	ret

000010e8 <printf>:
    10e8:	cf 93       	push	r28
    10ea:	df 93       	push	r29
    10ec:	cd b7       	in	r28, 0x3d	; 61
    10ee:	de b7       	in	r29, 0x3e	; 62
    10f0:	fe 01       	movw	r30, r28
    10f2:	36 96       	adiw	r30, 0x06	; 6
    10f4:	61 91       	ld	r22, Z+
    10f6:	71 91       	ld	r23, Z+
    10f8:	af 01       	movw	r20, r30
    10fa:	80 91 d8 02 	lds	r24, 0x02D8
    10fe:	90 91 d9 02 	lds	r25, 0x02D9
    1102:	30 d0       	rcall	.+96     	; 0x1164 <vfprintf>
    1104:	df 91       	pop	r29
    1106:	cf 91       	pop	r28
    1108:	08 95       	ret

0000110a <puts>:
    110a:	0f 93       	push	r16
    110c:	1f 93       	push	r17
    110e:	cf 93       	push	r28
    1110:	df 93       	push	r29
    1112:	e0 91 d8 02 	lds	r30, 0x02D8
    1116:	f0 91 d9 02 	lds	r31, 0x02D9
    111a:	23 81       	ldd	r18, Z+3	; 0x03
    111c:	21 ff       	sbrs	r18, 1
    111e:	1b c0       	rjmp	.+54     	; 0x1156 <puts+0x4c>
    1120:	ec 01       	movw	r28, r24
    1122:	00 e0       	ldi	r16, 0x00	; 0
    1124:	10 e0       	ldi	r17, 0x00	; 0
    1126:	89 91       	ld	r24, Y+
    1128:	60 91 d8 02 	lds	r22, 0x02D8
    112c:	70 91 d9 02 	lds	r23, 0x02D9
    1130:	db 01       	movw	r26, r22
    1132:	18 96       	adiw	r26, 0x08	; 8
    1134:	ed 91       	ld	r30, X+
    1136:	fc 91       	ld	r31, X
    1138:	19 97       	sbiw	r26, 0x09	; 9
    113a:	88 23       	and	r24, r24
    113c:	31 f0       	breq	.+12     	; 0x114a <puts+0x40>
    113e:	19 95       	eicall
    1140:	89 2b       	or	r24, r25
    1142:	89 f3       	breq	.-30     	; 0x1126 <puts+0x1c>
    1144:	0f ef       	ldi	r16, 0xFF	; 255
    1146:	1f ef       	ldi	r17, 0xFF	; 255
    1148:	ee cf       	rjmp	.-36     	; 0x1126 <puts+0x1c>
    114a:	8a e0       	ldi	r24, 0x0A	; 10
    114c:	19 95       	eicall
    114e:	89 2b       	or	r24, r25
    1150:	11 f4       	brne	.+4      	; 0x1156 <puts+0x4c>
    1152:	c8 01       	movw	r24, r16
    1154:	02 c0       	rjmp	.+4      	; 0x115a <puts+0x50>
    1156:	8f ef       	ldi	r24, 0xFF	; 255
    1158:	9f ef       	ldi	r25, 0xFF	; 255
    115a:	df 91       	pop	r29
    115c:	cf 91       	pop	r28
    115e:	1f 91       	pop	r17
    1160:	0f 91       	pop	r16
    1162:	08 95       	ret

00001164 <vfprintf>:
    1164:	2f 92       	push	r2
    1166:	3f 92       	push	r3
    1168:	4f 92       	push	r4
    116a:	5f 92       	push	r5
    116c:	6f 92       	push	r6
    116e:	7f 92       	push	r7
    1170:	8f 92       	push	r8
    1172:	9f 92       	push	r9
    1174:	af 92       	push	r10
    1176:	bf 92       	push	r11
    1178:	cf 92       	push	r12
    117a:	df 92       	push	r13
    117c:	ef 92       	push	r14
    117e:	ff 92       	push	r15
    1180:	0f 93       	push	r16
    1182:	1f 93       	push	r17
    1184:	cf 93       	push	r28
    1186:	df 93       	push	r29
    1188:	cd b7       	in	r28, 0x3d	; 61
    118a:	de b7       	in	r29, 0x3e	; 62
    118c:	2c 97       	sbiw	r28, 0x0c	; 12
    118e:	0f b6       	in	r0, 0x3f	; 63
    1190:	f8 94       	cli
    1192:	de bf       	out	0x3e, r29	; 62
    1194:	0f be       	out	0x3f, r0	; 63
    1196:	cd bf       	out	0x3d, r28	; 61
    1198:	7c 01       	movw	r14, r24
    119a:	6b 01       	movw	r12, r22
    119c:	8a 01       	movw	r16, r20
    119e:	fc 01       	movw	r30, r24
    11a0:	17 82       	std	Z+7, r1	; 0x07
    11a2:	16 82       	std	Z+6, r1	; 0x06
    11a4:	83 81       	ldd	r24, Z+3	; 0x03
    11a6:	81 ff       	sbrs	r24, 1
    11a8:	b0 c1       	rjmp	.+864    	; 0x150a <vfprintf+0x3a6>
    11aa:	ce 01       	movw	r24, r28
    11ac:	01 96       	adiw	r24, 0x01	; 1
    11ae:	4c 01       	movw	r8, r24
    11b0:	f7 01       	movw	r30, r14
    11b2:	93 81       	ldd	r25, Z+3	; 0x03
    11b4:	f6 01       	movw	r30, r12
    11b6:	93 fd       	sbrc	r25, 3
    11b8:	85 91       	lpm	r24, Z+
    11ba:	93 ff       	sbrs	r25, 3
    11bc:	81 91       	ld	r24, Z+
    11be:	6f 01       	movw	r12, r30
    11c0:	88 23       	and	r24, r24
    11c2:	09 f4       	brne	.+2      	; 0x11c6 <vfprintf+0x62>
    11c4:	9e c1       	rjmp	.+828    	; 0x1502 <vfprintf+0x39e>
    11c6:	85 32       	cpi	r24, 0x25	; 37
    11c8:	39 f4       	brne	.+14     	; 0x11d8 <vfprintf+0x74>
    11ca:	93 fd       	sbrc	r25, 3
    11cc:	85 91       	lpm	r24, Z+
    11ce:	93 ff       	sbrs	r25, 3
    11d0:	81 91       	ld	r24, Z+
    11d2:	6f 01       	movw	r12, r30
    11d4:	85 32       	cpi	r24, 0x25	; 37
    11d6:	21 f4       	brne	.+8      	; 0x11e0 <vfprintf+0x7c>
    11d8:	b7 01       	movw	r22, r14
    11da:	90 e0       	ldi	r25, 0x00	; 0
    11dc:	0f d3       	rcall	.+1566   	; 0x17fc <fputc>
    11de:	e8 cf       	rjmp	.-48     	; 0x11b0 <vfprintf+0x4c>
    11e0:	51 2c       	mov	r5, r1
    11e2:	31 2c       	mov	r3, r1
    11e4:	20 e0       	ldi	r18, 0x00	; 0
    11e6:	20 32       	cpi	r18, 0x20	; 32
    11e8:	a0 f4       	brcc	.+40     	; 0x1212 <vfprintf+0xae>
    11ea:	8b 32       	cpi	r24, 0x2B	; 43
    11ec:	69 f0       	breq	.+26     	; 0x1208 <vfprintf+0xa4>
    11ee:	30 f4       	brcc	.+12     	; 0x11fc <vfprintf+0x98>
    11f0:	80 32       	cpi	r24, 0x20	; 32
    11f2:	59 f0       	breq	.+22     	; 0x120a <vfprintf+0xa6>
    11f4:	83 32       	cpi	r24, 0x23	; 35
    11f6:	69 f4       	brne	.+26     	; 0x1212 <vfprintf+0xae>
    11f8:	20 61       	ori	r18, 0x10	; 16
    11fa:	2c c0       	rjmp	.+88     	; 0x1254 <vfprintf+0xf0>
    11fc:	8d 32       	cpi	r24, 0x2D	; 45
    11fe:	39 f0       	breq	.+14     	; 0x120e <vfprintf+0xaa>
    1200:	80 33       	cpi	r24, 0x30	; 48
    1202:	39 f4       	brne	.+14     	; 0x1212 <vfprintf+0xae>
    1204:	21 60       	ori	r18, 0x01	; 1
    1206:	26 c0       	rjmp	.+76     	; 0x1254 <vfprintf+0xf0>
    1208:	22 60       	ori	r18, 0x02	; 2
    120a:	24 60       	ori	r18, 0x04	; 4
    120c:	23 c0       	rjmp	.+70     	; 0x1254 <vfprintf+0xf0>
    120e:	28 60       	ori	r18, 0x08	; 8
    1210:	21 c0       	rjmp	.+66     	; 0x1254 <vfprintf+0xf0>
    1212:	27 fd       	sbrc	r18, 7
    1214:	27 c0       	rjmp	.+78     	; 0x1264 <vfprintf+0x100>
    1216:	30 ed       	ldi	r19, 0xD0	; 208
    1218:	38 0f       	add	r19, r24
    121a:	3a 30       	cpi	r19, 0x0A	; 10
    121c:	78 f4       	brcc	.+30     	; 0x123c <vfprintf+0xd8>
    121e:	26 ff       	sbrs	r18, 6
    1220:	06 c0       	rjmp	.+12     	; 0x122e <vfprintf+0xca>
    1222:	fa e0       	ldi	r31, 0x0A	; 10
    1224:	5f 9e       	mul	r5, r31
    1226:	30 0d       	add	r19, r0
    1228:	11 24       	eor	r1, r1
    122a:	53 2e       	mov	r5, r19
    122c:	13 c0       	rjmp	.+38     	; 0x1254 <vfprintf+0xf0>
    122e:	8a e0       	ldi	r24, 0x0A	; 10
    1230:	38 9e       	mul	r3, r24
    1232:	30 0d       	add	r19, r0
    1234:	11 24       	eor	r1, r1
    1236:	33 2e       	mov	r3, r19
    1238:	20 62       	ori	r18, 0x20	; 32
    123a:	0c c0       	rjmp	.+24     	; 0x1254 <vfprintf+0xf0>
    123c:	8e 32       	cpi	r24, 0x2E	; 46
    123e:	21 f4       	brne	.+8      	; 0x1248 <vfprintf+0xe4>
    1240:	26 fd       	sbrc	r18, 6
    1242:	5f c1       	rjmp	.+702    	; 0x1502 <vfprintf+0x39e>
    1244:	20 64       	ori	r18, 0x40	; 64
    1246:	06 c0       	rjmp	.+12     	; 0x1254 <vfprintf+0xf0>
    1248:	8c 36       	cpi	r24, 0x6C	; 108
    124a:	11 f4       	brne	.+4      	; 0x1250 <vfprintf+0xec>
    124c:	20 68       	ori	r18, 0x80	; 128
    124e:	02 c0       	rjmp	.+4      	; 0x1254 <vfprintf+0xf0>
    1250:	88 36       	cpi	r24, 0x68	; 104
    1252:	41 f4       	brne	.+16     	; 0x1264 <vfprintf+0x100>
    1254:	f6 01       	movw	r30, r12
    1256:	93 fd       	sbrc	r25, 3
    1258:	85 91       	lpm	r24, Z+
    125a:	93 ff       	sbrs	r25, 3
    125c:	81 91       	ld	r24, Z+
    125e:	6f 01       	movw	r12, r30
    1260:	81 11       	cpse	r24, r1
    1262:	c1 cf       	rjmp	.-126    	; 0x11e6 <vfprintf+0x82>
    1264:	98 2f       	mov	r25, r24
    1266:	9f 7d       	andi	r25, 0xDF	; 223
    1268:	95 54       	subi	r25, 0x45	; 69
    126a:	93 30       	cpi	r25, 0x03	; 3
    126c:	28 f4       	brcc	.+10     	; 0x1278 <vfprintf+0x114>
    126e:	0c 5f       	subi	r16, 0xFC	; 252
    1270:	1f 4f       	sbci	r17, 0xFF	; 255
    1272:	ff e3       	ldi	r31, 0x3F	; 63
    1274:	f9 83       	std	Y+1, r31	; 0x01
    1276:	0d c0       	rjmp	.+26     	; 0x1292 <vfprintf+0x12e>
    1278:	83 36       	cpi	r24, 0x63	; 99
    127a:	31 f0       	breq	.+12     	; 0x1288 <vfprintf+0x124>
    127c:	83 37       	cpi	r24, 0x73	; 115
    127e:	71 f0       	breq	.+28     	; 0x129c <vfprintf+0x138>
    1280:	83 35       	cpi	r24, 0x53	; 83
    1282:	09 f0       	breq	.+2      	; 0x1286 <vfprintf+0x122>
    1284:	57 c0       	rjmp	.+174    	; 0x1334 <vfprintf+0x1d0>
    1286:	21 c0       	rjmp	.+66     	; 0x12ca <vfprintf+0x166>
    1288:	f8 01       	movw	r30, r16
    128a:	80 81       	ld	r24, Z
    128c:	89 83       	std	Y+1, r24	; 0x01
    128e:	0e 5f       	subi	r16, 0xFE	; 254
    1290:	1f 4f       	sbci	r17, 0xFF	; 255
    1292:	44 24       	eor	r4, r4
    1294:	43 94       	inc	r4
    1296:	51 2c       	mov	r5, r1
    1298:	54 01       	movw	r10, r8
    129a:	14 c0       	rjmp	.+40     	; 0x12c4 <vfprintf+0x160>
    129c:	38 01       	movw	r6, r16
    129e:	f2 e0       	ldi	r31, 0x02	; 2
    12a0:	6f 0e       	add	r6, r31
    12a2:	71 1c       	adc	r7, r1
    12a4:	f8 01       	movw	r30, r16
    12a6:	a0 80       	ld	r10, Z
    12a8:	b1 80       	ldd	r11, Z+1	; 0x01
    12aa:	26 ff       	sbrs	r18, 6
    12ac:	03 c0       	rjmp	.+6      	; 0x12b4 <vfprintf+0x150>
    12ae:	65 2d       	mov	r22, r5
    12b0:	70 e0       	ldi	r23, 0x00	; 0
    12b2:	02 c0       	rjmp	.+4      	; 0x12b8 <vfprintf+0x154>
    12b4:	6f ef       	ldi	r22, 0xFF	; 255
    12b6:	7f ef       	ldi	r23, 0xFF	; 255
    12b8:	c5 01       	movw	r24, r10
    12ba:	2c 87       	std	Y+12, r18	; 0x0c
    12bc:	94 d2       	rcall	.+1320   	; 0x17e6 <strnlen>
    12be:	2c 01       	movw	r4, r24
    12c0:	83 01       	movw	r16, r6
    12c2:	2c 85       	ldd	r18, Y+12	; 0x0c
    12c4:	2f 77       	andi	r18, 0x7F	; 127
    12c6:	22 2e       	mov	r2, r18
    12c8:	16 c0       	rjmp	.+44     	; 0x12f6 <vfprintf+0x192>
    12ca:	38 01       	movw	r6, r16
    12cc:	f2 e0       	ldi	r31, 0x02	; 2
    12ce:	6f 0e       	add	r6, r31
    12d0:	71 1c       	adc	r7, r1
    12d2:	f8 01       	movw	r30, r16
    12d4:	a0 80       	ld	r10, Z
    12d6:	b1 80       	ldd	r11, Z+1	; 0x01
    12d8:	26 ff       	sbrs	r18, 6
    12da:	03 c0       	rjmp	.+6      	; 0x12e2 <vfprintf+0x17e>
    12dc:	65 2d       	mov	r22, r5
    12de:	70 e0       	ldi	r23, 0x00	; 0
    12e0:	02 c0       	rjmp	.+4      	; 0x12e6 <vfprintf+0x182>
    12e2:	6f ef       	ldi	r22, 0xFF	; 255
    12e4:	7f ef       	ldi	r23, 0xFF	; 255
    12e6:	c5 01       	movw	r24, r10
    12e8:	2c 87       	std	Y+12, r18	; 0x0c
    12ea:	6b d2       	rcall	.+1238   	; 0x17c2 <strnlen_P>
    12ec:	2c 01       	movw	r4, r24
    12ee:	2c 85       	ldd	r18, Y+12	; 0x0c
    12f0:	20 68       	ori	r18, 0x80	; 128
    12f2:	22 2e       	mov	r2, r18
    12f4:	83 01       	movw	r16, r6
    12f6:	23 fc       	sbrc	r2, 3
    12f8:	19 c0       	rjmp	.+50     	; 0x132c <vfprintf+0x1c8>
    12fa:	83 2d       	mov	r24, r3
    12fc:	90 e0       	ldi	r25, 0x00	; 0
    12fe:	48 16       	cp	r4, r24
    1300:	59 06       	cpc	r5, r25
    1302:	a0 f4       	brcc	.+40     	; 0x132c <vfprintf+0x1c8>
    1304:	b7 01       	movw	r22, r14
    1306:	80 e2       	ldi	r24, 0x20	; 32
    1308:	90 e0       	ldi	r25, 0x00	; 0
    130a:	78 d2       	rcall	.+1264   	; 0x17fc <fputc>
    130c:	3a 94       	dec	r3
    130e:	f5 cf       	rjmp	.-22     	; 0x12fa <vfprintf+0x196>
    1310:	f5 01       	movw	r30, r10
    1312:	27 fc       	sbrc	r2, 7
    1314:	85 91       	lpm	r24, Z+
    1316:	27 fe       	sbrs	r2, 7
    1318:	81 91       	ld	r24, Z+
    131a:	5f 01       	movw	r10, r30
    131c:	b7 01       	movw	r22, r14
    131e:	90 e0       	ldi	r25, 0x00	; 0
    1320:	6d d2       	rcall	.+1242   	; 0x17fc <fputc>
    1322:	31 10       	cpse	r3, r1
    1324:	3a 94       	dec	r3
    1326:	f1 e0       	ldi	r31, 0x01	; 1
    1328:	4f 1a       	sub	r4, r31
    132a:	51 08       	sbc	r5, r1
    132c:	41 14       	cp	r4, r1
    132e:	51 04       	cpc	r5, r1
    1330:	79 f7       	brne	.-34     	; 0x1310 <vfprintf+0x1ac>
    1332:	de c0       	rjmp	.+444    	; 0x14f0 <vfprintf+0x38c>
    1334:	84 36       	cpi	r24, 0x64	; 100
    1336:	11 f0       	breq	.+4      	; 0x133c <vfprintf+0x1d8>
    1338:	89 36       	cpi	r24, 0x69	; 105
    133a:	31 f5       	brne	.+76     	; 0x1388 <vfprintf+0x224>
    133c:	f8 01       	movw	r30, r16
    133e:	27 ff       	sbrs	r18, 7
    1340:	07 c0       	rjmp	.+14     	; 0x1350 <vfprintf+0x1ec>
    1342:	60 81       	ld	r22, Z
    1344:	71 81       	ldd	r23, Z+1	; 0x01
    1346:	82 81       	ldd	r24, Z+2	; 0x02
    1348:	93 81       	ldd	r25, Z+3	; 0x03
    134a:	0c 5f       	subi	r16, 0xFC	; 252
    134c:	1f 4f       	sbci	r17, 0xFF	; 255
    134e:	08 c0       	rjmp	.+16     	; 0x1360 <vfprintf+0x1fc>
    1350:	60 81       	ld	r22, Z
    1352:	71 81       	ldd	r23, Z+1	; 0x01
    1354:	88 27       	eor	r24, r24
    1356:	77 fd       	sbrc	r23, 7
    1358:	80 95       	com	r24
    135a:	98 2f       	mov	r25, r24
    135c:	0e 5f       	subi	r16, 0xFE	; 254
    135e:	1f 4f       	sbci	r17, 0xFF	; 255
    1360:	2f 76       	andi	r18, 0x6F	; 111
    1362:	b2 2e       	mov	r11, r18
    1364:	97 ff       	sbrs	r25, 7
    1366:	09 c0       	rjmp	.+18     	; 0x137a <vfprintf+0x216>
    1368:	90 95       	com	r25
    136a:	80 95       	com	r24
    136c:	70 95       	com	r23
    136e:	61 95       	neg	r22
    1370:	7f 4f       	sbci	r23, 0xFF	; 255
    1372:	8f 4f       	sbci	r24, 0xFF	; 255
    1374:	9f 4f       	sbci	r25, 0xFF	; 255
    1376:	20 68       	ori	r18, 0x80	; 128
    1378:	b2 2e       	mov	r11, r18
    137a:	2a e0       	ldi	r18, 0x0A	; 10
    137c:	30 e0       	ldi	r19, 0x00	; 0
    137e:	a4 01       	movw	r20, r8
    1380:	6f d2       	rcall	.+1246   	; 0x1860 <__ultoa_invert>
    1382:	a8 2e       	mov	r10, r24
    1384:	a8 18       	sub	r10, r8
    1386:	43 c0       	rjmp	.+134    	; 0x140e <vfprintf+0x2aa>
    1388:	85 37       	cpi	r24, 0x75	; 117
    138a:	29 f4       	brne	.+10     	; 0x1396 <vfprintf+0x232>
    138c:	2f 7e       	andi	r18, 0xEF	; 239
    138e:	b2 2e       	mov	r11, r18
    1390:	2a e0       	ldi	r18, 0x0A	; 10
    1392:	30 e0       	ldi	r19, 0x00	; 0
    1394:	25 c0       	rjmp	.+74     	; 0x13e0 <vfprintf+0x27c>
    1396:	f2 2f       	mov	r31, r18
    1398:	f9 7f       	andi	r31, 0xF9	; 249
    139a:	bf 2e       	mov	r11, r31
    139c:	8f 36       	cpi	r24, 0x6F	; 111
    139e:	c1 f0       	breq	.+48     	; 0x13d0 <vfprintf+0x26c>
    13a0:	18 f4       	brcc	.+6      	; 0x13a8 <vfprintf+0x244>
    13a2:	88 35       	cpi	r24, 0x58	; 88
    13a4:	79 f0       	breq	.+30     	; 0x13c4 <vfprintf+0x260>
    13a6:	ad c0       	rjmp	.+346    	; 0x1502 <vfprintf+0x39e>
    13a8:	80 37       	cpi	r24, 0x70	; 112
    13aa:	19 f0       	breq	.+6      	; 0x13b2 <vfprintf+0x24e>
    13ac:	88 37       	cpi	r24, 0x78	; 120
    13ae:	21 f0       	breq	.+8      	; 0x13b8 <vfprintf+0x254>
    13b0:	a8 c0       	rjmp	.+336    	; 0x1502 <vfprintf+0x39e>
    13b2:	2f 2f       	mov	r18, r31
    13b4:	20 61       	ori	r18, 0x10	; 16
    13b6:	b2 2e       	mov	r11, r18
    13b8:	b4 fe       	sbrs	r11, 4
    13ba:	0d c0       	rjmp	.+26     	; 0x13d6 <vfprintf+0x272>
    13bc:	8b 2d       	mov	r24, r11
    13be:	84 60       	ori	r24, 0x04	; 4
    13c0:	b8 2e       	mov	r11, r24
    13c2:	09 c0       	rjmp	.+18     	; 0x13d6 <vfprintf+0x272>
    13c4:	24 ff       	sbrs	r18, 4
    13c6:	0a c0       	rjmp	.+20     	; 0x13dc <vfprintf+0x278>
    13c8:	9f 2f       	mov	r25, r31
    13ca:	96 60       	ori	r25, 0x06	; 6
    13cc:	b9 2e       	mov	r11, r25
    13ce:	06 c0       	rjmp	.+12     	; 0x13dc <vfprintf+0x278>
    13d0:	28 e0       	ldi	r18, 0x08	; 8
    13d2:	30 e0       	ldi	r19, 0x00	; 0
    13d4:	05 c0       	rjmp	.+10     	; 0x13e0 <vfprintf+0x27c>
    13d6:	20 e1       	ldi	r18, 0x10	; 16
    13d8:	30 e0       	ldi	r19, 0x00	; 0
    13da:	02 c0       	rjmp	.+4      	; 0x13e0 <vfprintf+0x27c>
    13dc:	20 e1       	ldi	r18, 0x10	; 16
    13de:	32 e0       	ldi	r19, 0x02	; 2
    13e0:	f8 01       	movw	r30, r16
    13e2:	b7 fe       	sbrs	r11, 7
    13e4:	07 c0       	rjmp	.+14     	; 0x13f4 <vfprintf+0x290>
    13e6:	60 81       	ld	r22, Z
    13e8:	71 81       	ldd	r23, Z+1	; 0x01
    13ea:	82 81       	ldd	r24, Z+2	; 0x02
    13ec:	93 81       	ldd	r25, Z+3	; 0x03
    13ee:	0c 5f       	subi	r16, 0xFC	; 252
    13f0:	1f 4f       	sbci	r17, 0xFF	; 255
    13f2:	06 c0       	rjmp	.+12     	; 0x1400 <vfprintf+0x29c>
    13f4:	60 81       	ld	r22, Z
    13f6:	71 81       	ldd	r23, Z+1	; 0x01
    13f8:	80 e0       	ldi	r24, 0x00	; 0
    13fa:	90 e0       	ldi	r25, 0x00	; 0
    13fc:	0e 5f       	subi	r16, 0xFE	; 254
    13fe:	1f 4f       	sbci	r17, 0xFF	; 255
    1400:	a4 01       	movw	r20, r8
    1402:	2e d2       	rcall	.+1116   	; 0x1860 <__ultoa_invert>
    1404:	a8 2e       	mov	r10, r24
    1406:	a8 18       	sub	r10, r8
    1408:	fb 2d       	mov	r31, r11
    140a:	ff 77       	andi	r31, 0x7F	; 127
    140c:	bf 2e       	mov	r11, r31
    140e:	b6 fe       	sbrs	r11, 6
    1410:	0b c0       	rjmp	.+22     	; 0x1428 <vfprintf+0x2c4>
    1412:	2b 2d       	mov	r18, r11
    1414:	2e 7f       	andi	r18, 0xFE	; 254
    1416:	a5 14       	cp	r10, r5
    1418:	50 f4       	brcc	.+20     	; 0x142e <vfprintf+0x2ca>
    141a:	b4 fe       	sbrs	r11, 4
    141c:	0a c0       	rjmp	.+20     	; 0x1432 <vfprintf+0x2ce>
    141e:	b2 fc       	sbrc	r11, 2
    1420:	08 c0       	rjmp	.+16     	; 0x1432 <vfprintf+0x2ce>
    1422:	2b 2d       	mov	r18, r11
    1424:	2e 7e       	andi	r18, 0xEE	; 238
    1426:	05 c0       	rjmp	.+10     	; 0x1432 <vfprintf+0x2ce>
    1428:	7a 2c       	mov	r7, r10
    142a:	2b 2d       	mov	r18, r11
    142c:	03 c0       	rjmp	.+6      	; 0x1434 <vfprintf+0x2d0>
    142e:	7a 2c       	mov	r7, r10
    1430:	01 c0       	rjmp	.+2      	; 0x1434 <vfprintf+0x2d0>
    1432:	75 2c       	mov	r7, r5
    1434:	24 ff       	sbrs	r18, 4
    1436:	0d c0       	rjmp	.+26     	; 0x1452 <vfprintf+0x2ee>
    1438:	fe 01       	movw	r30, r28
    143a:	ea 0d       	add	r30, r10
    143c:	f1 1d       	adc	r31, r1
    143e:	80 81       	ld	r24, Z
    1440:	80 33       	cpi	r24, 0x30	; 48
    1442:	11 f4       	brne	.+4      	; 0x1448 <vfprintf+0x2e4>
    1444:	29 7e       	andi	r18, 0xE9	; 233
    1446:	09 c0       	rjmp	.+18     	; 0x145a <vfprintf+0x2f6>
    1448:	22 ff       	sbrs	r18, 2
    144a:	06 c0       	rjmp	.+12     	; 0x1458 <vfprintf+0x2f4>
    144c:	73 94       	inc	r7
    144e:	73 94       	inc	r7
    1450:	04 c0       	rjmp	.+8      	; 0x145a <vfprintf+0x2f6>
    1452:	82 2f       	mov	r24, r18
    1454:	86 78       	andi	r24, 0x86	; 134
    1456:	09 f0       	breq	.+2      	; 0x145a <vfprintf+0x2f6>
    1458:	73 94       	inc	r7
    145a:	23 fd       	sbrc	r18, 3
    145c:	12 c0       	rjmp	.+36     	; 0x1482 <vfprintf+0x31e>
    145e:	20 ff       	sbrs	r18, 0
    1460:	06 c0       	rjmp	.+12     	; 0x146e <vfprintf+0x30a>
    1462:	5a 2c       	mov	r5, r10
    1464:	73 14       	cp	r7, r3
    1466:	18 f4       	brcc	.+6      	; 0x146e <vfprintf+0x30a>
    1468:	53 0c       	add	r5, r3
    146a:	57 18       	sub	r5, r7
    146c:	73 2c       	mov	r7, r3
    146e:	73 14       	cp	r7, r3
    1470:	60 f4       	brcc	.+24     	; 0x148a <vfprintf+0x326>
    1472:	b7 01       	movw	r22, r14
    1474:	80 e2       	ldi	r24, 0x20	; 32
    1476:	90 e0       	ldi	r25, 0x00	; 0
    1478:	2c 87       	std	Y+12, r18	; 0x0c
    147a:	c0 d1       	rcall	.+896    	; 0x17fc <fputc>
    147c:	73 94       	inc	r7
    147e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1480:	f6 cf       	rjmp	.-20     	; 0x146e <vfprintf+0x30a>
    1482:	73 14       	cp	r7, r3
    1484:	10 f4       	brcc	.+4      	; 0x148a <vfprintf+0x326>
    1486:	37 18       	sub	r3, r7
    1488:	01 c0       	rjmp	.+2      	; 0x148c <vfprintf+0x328>
    148a:	31 2c       	mov	r3, r1
    148c:	24 ff       	sbrs	r18, 4
    148e:	11 c0       	rjmp	.+34     	; 0x14b2 <vfprintf+0x34e>
    1490:	b7 01       	movw	r22, r14
    1492:	80 e3       	ldi	r24, 0x30	; 48
    1494:	90 e0       	ldi	r25, 0x00	; 0
    1496:	2c 87       	std	Y+12, r18	; 0x0c
    1498:	b1 d1       	rcall	.+866    	; 0x17fc <fputc>
    149a:	2c 85       	ldd	r18, Y+12	; 0x0c
    149c:	22 ff       	sbrs	r18, 2
    149e:	16 c0       	rjmp	.+44     	; 0x14cc <vfprintf+0x368>
    14a0:	21 ff       	sbrs	r18, 1
    14a2:	03 c0       	rjmp	.+6      	; 0x14aa <vfprintf+0x346>
    14a4:	88 e5       	ldi	r24, 0x58	; 88
    14a6:	90 e0       	ldi	r25, 0x00	; 0
    14a8:	02 c0       	rjmp	.+4      	; 0x14ae <vfprintf+0x34a>
    14aa:	88 e7       	ldi	r24, 0x78	; 120
    14ac:	90 e0       	ldi	r25, 0x00	; 0
    14ae:	b7 01       	movw	r22, r14
    14b0:	0c c0       	rjmp	.+24     	; 0x14ca <vfprintf+0x366>
    14b2:	82 2f       	mov	r24, r18
    14b4:	86 78       	andi	r24, 0x86	; 134
    14b6:	51 f0       	breq	.+20     	; 0x14cc <vfprintf+0x368>
    14b8:	21 fd       	sbrc	r18, 1
    14ba:	02 c0       	rjmp	.+4      	; 0x14c0 <vfprintf+0x35c>
    14bc:	80 e2       	ldi	r24, 0x20	; 32
    14be:	01 c0       	rjmp	.+2      	; 0x14c2 <vfprintf+0x35e>
    14c0:	8b e2       	ldi	r24, 0x2B	; 43
    14c2:	27 fd       	sbrc	r18, 7
    14c4:	8d e2       	ldi	r24, 0x2D	; 45
    14c6:	b7 01       	movw	r22, r14
    14c8:	90 e0       	ldi	r25, 0x00	; 0
    14ca:	98 d1       	rcall	.+816    	; 0x17fc <fputc>
    14cc:	a5 14       	cp	r10, r5
    14ce:	30 f4       	brcc	.+12     	; 0x14dc <vfprintf+0x378>
    14d0:	b7 01       	movw	r22, r14
    14d2:	80 e3       	ldi	r24, 0x30	; 48
    14d4:	90 e0       	ldi	r25, 0x00	; 0
    14d6:	92 d1       	rcall	.+804    	; 0x17fc <fputc>
    14d8:	5a 94       	dec	r5
    14da:	f8 cf       	rjmp	.-16     	; 0x14cc <vfprintf+0x368>
    14dc:	aa 94       	dec	r10
    14de:	f4 01       	movw	r30, r8
    14e0:	ea 0d       	add	r30, r10
    14e2:	f1 1d       	adc	r31, r1
    14e4:	80 81       	ld	r24, Z
    14e6:	b7 01       	movw	r22, r14
    14e8:	90 e0       	ldi	r25, 0x00	; 0
    14ea:	88 d1       	rcall	.+784    	; 0x17fc <fputc>
    14ec:	a1 10       	cpse	r10, r1
    14ee:	f6 cf       	rjmp	.-20     	; 0x14dc <vfprintf+0x378>
    14f0:	33 20       	and	r3, r3
    14f2:	09 f4       	brne	.+2      	; 0x14f6 <vfprintf+0x392>
    14f4:	5d ce       	rjmp	.-838    	; 0x11b0 <vfprintf+0x4c>
    14f6:	b7 01       	movw	r22, r14
    14f8:	80 e2       	ldi	r24, 0x20	; 32
    14fa:	90 e0       	ldi	r25, 0x00	; 0
    14fc:	7f d1       	rcall	.+766    	; 0x17fc <fputc>
    14fe:	3a 94       	dec	r3
    1500:	f7 cf       	rjmp	.-18     	; 0x14f0 <vfprintf+0x38c>
    1502:	f7 01       	movw	r30, r14
    1504:	86 81       	ldd	r24, Z+6	; 0x06
    1506:	97 81       	ldd	r25, Z+7	; 0x07
    1508:	02 c0       	rjmp	.+4      	; 0x150e <vfprintf+0x3aa>
    150a:	8f ef       	ldi	r24, 0xFF	; 255
    150c:	9f ef       	ldi	r25, 0xFF	; 255
    150e:	2c 96       	adiw	r28, 0x0c	; 12
    1510:	0f b6       	in	r0, 0x3f	; 63
    1512:	f8 94       	cli
    1514:	de bf       	out	0x3e, r29	; 62
    1516:	0f be       	out	0x3f, r0	; 63
    1518:	cd bf       	out	0x3d, r28	; 61
    151a:	df 91       	pop	r29
    151c:	cf 91       	pop	r28
    151e:	1f 91       	pop	r17
    1520:	0f 91       	pop	r16
    1522:	ff 90       	pop	r15
    1524:	ef 90       	pop	r14
    1526:	df 90       	pop	r13
    1528:	cf 90       	pop	r12
    152a:	bf 90       	pop	r11
    152c:	af 90       	pop	r10
    152e:	9f 90       	pop	r9
    1530:	8f 90       	pop	r8
    1532:	7f 90       	pop	r7
    1534:	6f 90       	pop	r6
    1536:	5f 90       	pop	r5
    1538:	4f 90       	pop	r4
    153a:	3f 90       	pop	r3
    153c:	2f 90       	pop	r2
    153e:	08 95       	ret

00001540 <calloc>:
    1540:	0f 93       	push	r16
    1542:	1f 93       	push	r17
    1544:	cf 93       	push	r28
    1546:	df 93       	push	r29
    1548:	86 9f       	mul	r24, r22
    154a:	80 01       	movw	r16, r0
    154c:	87 9f       	mul	r24, r23
    154e:	10 0d       	add	r17, r0
    1550:	96 9f       	mul	r25, r22
    1552:	10 0d       	add	r17, r0
    1554:	11 24       	eor	r1, r1
    1556:	c8 01       	movw	r24, r16
    1558:	0d d0       	rcall	.+26     	; 0x1574 <malloc>
    155a:	ec 01       	movw	r28, r24
    155c:	00 97       	sbiw	r24, 0x00	; 0
    155e:	21 f0       	breq	.+8      	; 0x1568 <calloc+0x28>
    1560:	a8 01       	movw	r20, r16
    1562:	60 e0       	ldi	r22, 0x00	; 0
    1564:	70 e0       	ldi	r23, 0x00	; 0
    1566:	38 d1       	rcall	.+624    	; 0x17d8 <memset>
    1568:	ce 01       	movw	r24, r28
    156a:	df 91       	pop	r29
    156c:	cf 91       	pop	r28
    156e:	1f 91       	pop	r17
    1570:	0f 91       	pop	r16
    1572:	08 95       	ret

00001574 <malloc>:
    1574:	cf 93       	push	r28
    1576:	df 93       	push	r29
    1578:	82 30       	cpi	r24, 0x02	; 2
    157a:	91 05       	cpc	r25, r1
    157c:	10 f4       	brcc	.+4      	; 0x1582 <malloc+0xe>
    157e:	82 e0       	ldi	r24, 0x02	; 2
    1580:	90 e0       	ldi	r25, 0x00	; 0
    1582:	e0 91 de 02 	lds	r30, 0x02DE
    1586:	f0 91 df 02 	lds	r31, 0x02DF
    158a:	20 e0       	ldi	r18, 0x00	; 0
    158c:	30 e0       	ldi	r19, 0x00	; 0
    158e:	a0 e0       	ldi	r26, 0x00	; 0
    1590:	b0 e0       	ldi	r27, 0x00	; 0
    1592:	30 97       	sbiw	r30, 0x00	; 0
    1594:	39 f1       	breq	.+78     	; 0x15e4 <malloc+0x70>
    1596:	40 81       	ld	r20, Z
    1598:	51 81       	ldd	r21, Z+1	; 0x01
    159a:	48 17       	cp	r20, r24
    159c:	59 07       	cpc	r21, r25
    159e:	b8 f0       	brcs	.+46     	; 0x15ce <malloc+0x5a>
    15a0:	48 17       	cp	r20, r24
    15a2:	59 07       	cpc	r21, r25
    15a4:	71 f4       	brne	.+28     	; 0x15c2 <malloc+0x4e>
    15a6:	82 81       	ldd	r24, Z+2	; 0x02
    15a8:	93 81       	ldd	r25, Z+3	; 0x03
    15aa:	10 97       	sbiw	r26, 0x00	; 0
    15ac:	29 f0       	breq	.+10     	; 0x15b8 <malloc+0x44>
    15ae:	13 96       	adiw	r26, 0x03	; 3
    15b0:	9c 93       	st	X, r25
    15b2:	8e 93       	st	-X, r24
    15b4:	12 97       	sbiw	r26, 0x02	; 2
    15b6:	2c c0       	rjmp	.+88     	; 0x1610 <malloc+0x9c>
    15b8:	90 93 df 02 	sts	0x02DF, r25
    15bc:	80 93 de 02 	sts	0x02DE, r24
    15c0:	27 c0       	rjmp	.+78     	; 0x1610 <malloc+0x9c>
    15c2:	21 15       	cp	r18, r1
    15c4:	31 05       	cpc	r19, r1
    15c6:	31 f0       	breq	.+12     	; 0x15d4 <malloc+0x60>
    15c8:	42 17       	cp	r20, r18
    15ca:	53 07       	cpc	r21, r19
    15cc:	18 f0       	brcs	.+6      	; 0x15d4 <malloc+0x60>
    15ce:	a9 01       	movw	r20, r18
    15d0:	db 01       	movw	r26, r22
    15d2:	01 c0       	rjmp	.+2      	; 0x15d6 <malloc+0x62>
    15d4:	ef 01       	movw	r28, r30
    15d6:	9a 01       	movw	r18, r20
    15d8:	bd 01       	movw	r22, r26
    15da:	df 01       	movw	r26, r30
    15dc:	02 80       	ldd	r0, Z+2	; 0x02
    15de:	f3 81       	ldd	r31, Z+3	; 0x03
    15e0:	e0 2d       	mov	r30, r0
    15e2:	d7 cf       	rjmp	.-82     	; 0x1592 <malloc+0x1e>
    15e4:	21 15       	cp	r18, r1
    15e6:	31 05       	cpc	r19, r1
    15e8:	f9 f0       	breq	.+62     	; 0x1628 <malloc+0xb4>
    15ea:	28 1b       	sub	r18, r24
    15ec:	39 0b       	sbc	r19, r25
    15ee:	24 30       	cpi	r18, 0x04	; 4
    15f0:	31 05       	cpc	r19, r1
    15f2:	80 f4       	brcc	.+32     	; 0x1614 <malloc+0xa0>
    15f4:	8a 81       	ldd	r24, Y+2	; 0x02
    15f6:	9b 81       	ldd	r25, Y+3	; 0x03
    15f8:	61 15       	cp	r22, r1
    15fa:	71 05       	cpc	r23, r1
    15fc:	21 f0       	breq	.+8      	; 0x1606 <malloc+0x92>
    15fe:	fb 01       	movw	r30, r22
    1600:	93 83       	std	Z+3, r25	; 0x03
    1602:	82 83       	std	Z+2, r24	; 0x02
    1604:	04 c0       	rjmp	.+8      	; 0x160e <malloc+0x9a>
    1606:	90 93 df 02 	sts	0x02DF, r25
    160a:	80 93 de 02 	sts	0x02DE, r24
    160e:	fe 01       	movw	r30, r28
    1610:	32 96       	adiw	r30, 0x02	; 2
    1612:	44 c0       	rjmp	.+136    	; 0x169c <malloc+0x128>
    1614:	fe 01       	movw	r30, r28
    1616:	e2 0f       	add	r30, r18
    1618:	f3 1f       	adc	r31, r19
    161a:	81 93       	st	Z+, r24
    161c:	91 93       	st	Z+, r25
    161e:	22 50       	subi	r18, 0x02	; 2
    1620:	31 09       	sbc	r19, r1
    1622:	39 83       	std	Y+1, r19	; 0x01
    1624:	28 83       	st	Y, r18
    1626:	3a c0       	rjmp	.+116    	; 0x169c <malloc+0x128>
    1628:	20 91 dc 02 	lds	r18, 0x02DC
    162c:	30 91 dd 02 	lds	r19, 0x02DD
    1630:	23 2b       	or	r18, r19
    1632:	41 f4       	brne	.+16     	; 0x1644 <malloc+0xd0>
    1634:	20 91 02 02 	lds	r18, 0x0202
    1638:	30 91 03 02 	lds	r19, 0x0203
    163c:	30 93 dd 02 	sts	0x02DD, r19
    1640:	20 93 dc 02 	sts	0x02DC, r18
    1644:	20 91 00 02 	lds	r18, 0x0200
    1648:	30 91 01 02 	lds	r19, 0x0201
    164c:	21 15       	cp	r18, r1
    164e:	31 05       	cpc	r19, r1
    1650:	41 f4       	brne	.+16     	; 0x1662 <malloc+0xee>
    1652:	2d b7       	in	r18, 0x3d	; 61
    1654:	3e b7       	in	r19, 0x3e	; 62
    1656:	40 91 04 02 	lds	r20, 0x0204
    165a:	50 91 05 02 	lds	r21, 0x0205
    165e:	24 1b       	sub	r18, r20
    1660:	35 0b       	sbc	r19, r21
    1662:	e0 91 dc 02 	lds	r30, 0x02DC
    1666:	f0 91 dd 02 	lds	r31, 0x02DD
    166a:	e2 17       	cp	r30, r18
    166c:	f3 07       	cpc	r31, r19
    166e:	a0 f4       	brcc	.+40     	; 0x1698 <malloc+0x124>
    1670:	2e 1b       	sub	r18, r30
    1672:	3f 0b       	sbc	r19, r31
    1674:	28 17       	cp	r18, r24
    1676:	39 07       	cpc	r19, r25
    1678:	78 f0       	brcs	.+30     	; 0x1698 <malloc+0x124>
    167a:	ac 01       	movw	r20, r24
    167c:	4e 5f       	subi	r20, 0xFE	; 254
    167e:	5f 4f       	sbci	r21, 0xFF	; 255
    1680:	24 17       	cp	r18, r20
    1682:	35 07       	cpc	r19, r21
    1684:	48 f0       	brcs	.+18     	; 0x1698 <malloc+0x124>
    1686:	4e 0f       	add	r20, r30
    1688:	5f 1f       	adc	r21, r31
    168a:	50 93 dd 02 	sts	0x02DD, r21
    168e:	40 93 dc 02 	sts	0x02DC, r20
    1692:	81 93       	st	Z+, r24
    1694:	91 93       	st	Z+, r25
    1696:	02 c0       	rjmp	.+4      	; 0x169c <malloc+0x128>
    1698:	e0 e0       	ldi	r30, 0x00	; 0
    169a:	f0 e0       	ldi	r31, 0x00	; 0
    169c:	cf 01       	movw	r24, r30
    169e:	df 91       	pop	r29
    16a0:	cf 91       	pop	r28
    16a2:	08 95       	ret

000016a4 <free>:
    16a4:	cf 93       	push	r28
    16a6:	df 93       	push	r29
    16a8:	00 97       	sbiw	r24, 0x00	; 0
    16aa:	09 f4       	brne	.+2      	; 0x16ae <free+0xa>
    16ac:	87 c0       	rjmp	.+270    	; 0x17bc <free+0x118>
    16ae:	fc 01       	movw	r30, r24
    16b0:	32 97       	sbiw	r30, 0x02	; 2
    16b2:	13 82       	std	Z+3, r1	; 0x03
    16b4:	12 82       	std	Z+2, r1	; 0x02
    16b6:	c0 91 de 02 	lds	r28, 0x02DE
    16ba:	d0 91 df 02 	lds	r29, 0x02DF
    16be:	20 97       	sbiw	r28, 0x00	; 0
    16c0:	81 f4       	brne	.+32     	; 0x16e2 <free+0x3e>
    16c2:	20 81       	ld	r18, Z
    16c4:	31 81       	ldd	r19, Z+1	; 0x01
    16c6:	28 0f       	add	r18, r24
    16c8:	39 1f       	adc	r19, r25
    16ca:	80 91 dc 02 	lds	r24, 0x02DC
    16ce:	90 91 dd 02 	lds	r25, 0x02DD
    16d2:	82 17       	cp	r24, r18
    16d4:	93 07       	cpc	r25, r19
    16d6:	79 f5       	brne	.+94     	; 0x1736 <free+0x92>
    16d8:	f0 93 dd 02 	sts	0x02DD, r31
    16dc:	e0 93 dc 02 	sts	0x02DC, r30
    16e0:	6d c0       	rjmp	.+218    	; 0x17bc <free+0x118>
    16e2:	de 01       	movw	r26, r28
    16e4:	20 e0       	ldi	r18, 0x00	; 0
    16e6:	30 e0       	ldi	r19, 0x00	; 0
    16e8:	ae 17       	cp	r26, r30
    16ea:	bf 07       	cpc	r27, r31
    16ec:	50 f4       	brcc	.+20     	; 0x1702 <free+0x5e>
    16ee:	12 96       	adiw	r26, 0x02	; 2
    16f0:	4d 91       	ld	r20, X+
    16f2:	5c 91       	ld	r21, X
    16f4:	13 97       	sbiw	r26, 0x03	; 3
    16f6:	9d 01       	movw	r18, r26
    16f8:	41 15       	cp	r20, r1
    16fa:	51 05       	cpc	r21, r1
    16fc:	09 f1       	breq	.+66     	; 0x1740 <free+0x9c>
    16fe:	da 01       	movw	r26, r20
    1700:	f3 cf       	rjmp	.-26     	; 0x16e8 <free+0x44>
    1702:	b3 83       	std	Z+3, r27	; 0x03
    1704:	a2 83       	std	Z+2, r26	; 0x02
    1706:	40 81       	ld	r20, Z
    1708:	51 81       	ldd	r21, Z+1	; 0x01
    170a:	84 0f       	add	r24, r20
    170c:	95 1f       	adc	r25, r21
    170e:	8a 17       	cp	r24, r26
    1710:	9b 07       	cpc	r25, r27
    1712:	71 f4       	brne	.+28     	; 0x1730 <free+0x8c>
    1714:	8d 91       	ld	r24, X+
    1716:	9c 91       	ld	r25, X
    1718:	11 97       	sbiw	r26, 0x01	; 1
    171a:	84 0f       	add	r24, r20
    171c:	95 1f       	adc	r25, r21
    171e:	02 96       	adiw	r24, 0x02	; 2
    1720:	91 83       	std	Z+1, r25	; 0x01
    1722:	80 83       	st	Z, r24
    1724:	12 96       	adiw	r26, 0x02	; 2
    1726:	8d 91       	ld	r24, X+
    1728:	9c 91       	ld	r25, X
    172a:	13 97       	sbiw	r26, 0x03	; 3
    172c:	93 83       	std	Z+3, r25	; 0x03
    172e:	82 83       	std	Z+2, r24	; 0x02
    1730:	21 15       	cp	r18, r1
    1732:	31 05       	cpc	r19, r1
    1734:	29 f4       	brne	.+10     	; 0x1740 <free+0x9c>
    1736:	f0 93 df 02 	sts	0x02DF, r31
    173a:	e0 93 de 02 	sts	0x02DE, r30
    173e:	3e c0       	rjmp	.+124    	; 0x17bc <free+0x118>
    1740:	d9 01       	movw	r26, r18
    1742:	13 96       	adiw	r26, 0x03	; 3
    1744:	fc 93       	st	X, r31
    1746:	ee 93       	st	-X, r30
    1748:	12 97       	sbiw	r26, 0x02	; 2
    174a:	4d 91       	ld	r20, X+
    174c:	5d 91       	ld	r21, X+
    174e:	a4 0f       	add	r26, r20
    1750:	b5 1f       	adc	r27, r21
    1752:	ea 17       	cp	r30, r26
    1754:	fb 07       	cpc	r31, r27
    1756:	79 f4       	brne	.+30     	; 0x1776 <free+0xd2>
    1758:	80 81       	ld	r24, Z
    175a:	91 81       	ldd	r25, Z+1	; 0x01
    175c:	84 0f       	add	r24, r20
    175e:	95 1f       	adc	r25, r21
    1760:	02 96       	adiw	r24, 0x02	; 2
    1762:	d9 01       	movw	r26, r18
    1764:	11 96       	adiw	r26, 0x01	; 1
    1766:	9c 93       	st	X, r25
    1768:	8e 93       	st	-X, r24
    176a:	82 81       	ldd	r24, Z+2	; 0x02
    176c:	93 81       	ldd	r25, Z+3	; 0x03
    176e:	13 96       	adiw	r26, 0x03	; 3
    1770:	9c 93       	st	X, r25
    1772:	8e 93       	st	-X, r24
    1774:	12 97       	sbiw	r26, 0x02	; 2
    1776:	e0 e0       	ldi	r30, 0x00	; 0
    1778:	f0 e0       	ldi	r31, 0x00	; 0
    177a:	8a 81       	ldd	r24, Y+2	; 0x02
    177c:	9b 81       	ldd	r25, Y+3	; 0x03
    177e:	00 97       	sbiw	r24, 0x00	; 0
    1780:	19 f0       	breq	.+6      	; 0x1788 <free+0xe4>
    1782:	fe 01       	movw	r30, r28
    1784:	ec 01       	movw	r28, r24
    1786:	f9 cf       	rjmp	.-14     	; 0x177a <free+0xd6>
    1788:	ce 01       	movw	r24, r28
    178a:	02 96       	adiw	r24, 0x02	; 2
    178c:	28 81       	ld	r18, Y
    178e:	39 81       	ldd	r19, Y+1	; 0x01
    1790:	82 0f       	add	r24, r18
    1792:	93 1f       	adc	r25, r19
    1794:	20 91 dc 02 	lds	r18, 0x02DC
    1798:	30 91 dd 02 	lds	r19, 0x02DD
    179c:	28 17       	cp	r18, r24
    179e:	39 07       	cpc	r19, r25
    17a0:	69 f4       	brne	.+26     	; 0x17bc <free+0x118>
    17a2:	30 97       	sbiw	r30, 0x00	; 0
    17a4:	29 f4       	brne	.+10     	; 0x17b0 <free+0x10c>
    17a6:	10 92 df 02 	sts	0x02DF, r1
    17aa:	10 92 de 02 	sts	0x02DE, r1
    17ae:	02 c0       	rjmp	.+4      	; 0x17b4 <free+0x110>
    17b0:	13 82       	std	Z+3, r1	; 0x03
    17b2:	12 82       	std	Z+2, r1	; 0x02
    17b4:	d0 93 dd 02 	sts	0x02DD, r29
    17b8:	c0 93 dc 02 	sts	0x02DC, r28
    17bc:	df 91       	pop	r29
    17be:	cf 91       	pop	r28
    17c0:	08 95       	ret

000017c2 <strnlen_P>:
    17c2:	fc 01       	movw	r30, r24
    17c4:	05 90       	lpm	r0, Z+
    17c6:	61 50       	subi	r22, 0x01	; 1
    17c8:	70 40       	sbci	r23, 0x00	; 0
    17ca:	01 10       	cpse	r0, r1
    17cc:	d8 f7       	brcc	.-10     	; 0x17c4 <strnlen_P+0x2>
    17ce:	80 95       	com	r24
    17d0:	90 95       	com	r25
    17d2:	8e 0f       	add	r24, r30
    17d4:	9f 1f       	adc	r25, r31
    17d6:	08 95       	ret

000017d8 <memset>:
    17d8:	dc 01       	movw	r26, r24
    17da:	01 c0       	rjmp	.+2      	; 0x17de <memset+0x6>
    17dc:	6d 93       	st	X+, r22
    17de:	41 50       	subi	r20, 0x01	; 1
    17e0:	50 40       	sbci	r21, 0x00	; 0
    17e2:	e0 f7       	brcc	.-8      	; 0x17dc <memset+0x4>
    17e4:	08 95       	ret

000017e6 <strnlen>:
    17e6:	fc 01       	movw	r30, r24
    17e8:	61 50       	subi	r22, 0x01	; 1
    17ea:	70 40       	sbci	r23, 0x00	; 0
    17ec:	01 90       	ld	r0, Z+
    17ee:	01 10       	cpse	r0, r1
    17f0:	d8 f7       	brcc	.-10     	; 0x17e8 <strnlen+0x2>
    17f2:	80 95       	com	r24
    17f4:	90 95       	com	r25
    17f6:	8e 0f       	add	r24, r30
    17f8:	9f 1f       	adc	r25, r31
    17fa:	08 95       	ret

000017fc <fputc>:
    17fc:	0f 93       	push	r16
    17fe:	1f 93       	push	r17
    1800:	cf 93       	push	r28
    1802:	df 93       	push	r29
    1804:	18 2f       	mov	r17, r24
    1806:	09 2f       	mov	r16, r25
    1808:	eb 01       	movw	r28, r22
    180a:	8b 81       	ldd	r24, Y+3	; 0x03
    180c:	81 fd       	sbrc	r24, 1
    180e:	03 c0       	rjmp	.+6      	; 0x1816 <fputc+0x1a>
    1810:	8f ef       	ldi	r24, 0xFF	; 255
    1812:	9f ef       	ldi	r25, 0xFF	; 255
    1814:	20 c0       	rjmp	.+64     	; 0x1856 <fputc+0x5a>
    1816:	82 ff       	sbrs	r24, 2
    1818:	10 c0       	rjmp	.+32     	; 0x183a <fputc+0x3e>
    181a:	4e 81       	ldd	r20, Y+6	; 0x06
    181c:	5f 81       	ldd	r21, Y+7	; 0x07
    181e:	2c 81       	ldd	r18, Y+4	; 0x04
    1820:	3d 81       	ldd	r19, Y+5	; 0x05
    1822:	42 17       	cp	r20, r18
    1824:	53 07       	cpc	r21, r19
    1826:	7c f4       	brge	.+30     	; 0x1846 <fputc+0x4a>
    1828:	e8 81       	ld	r30, Y
    182a:	f9 81       	ldd	r31, Y+1	; 0x01
    182c:	9f 01       	movw	r18, r30
    182e:	2f 5f       	subi	r18, 0xFF	; 255
    1830:	3f 4f       	sbci	r19, 0xFF	; 255
    1832:	39 83       	std	Y+1, r19	; 0x01
    1834:	28 83       	st	Y, r18
    1836:	10 83       	st	Z, r17
    1838:	06 c0       	rjmp	.+12     	; 0x1846 <fputc+0x4a>
    183a:	e8 85       	ldd	r30, Y+8	; 0x08
    183c:	f9 85       	ldd	r31, Y+9	; 0x09
    183e:	81 2f       	mov	r24, r17
    1840:	19 95       	eicall
    1842:	89 2b       	or	r24, r25
    1844:	29 f7       	brne	.-54     	; 0x1810 <fputc+0x14>
    1846:	2e 81       	ldd	r18, Y+6	; 0x06
    1848:	3f 81       	ldd	r19, Y+7	; 0x07
    184a:	2f 5f       	subi	r18, 0xFF	; 255
    184c:	3f 4f       	sbci	r19, 0xFF	; 255
    184e:	3f 83       	std	Y+7, r19	; 0x07
    1850:	2e 83       	std	Y+6, r18	; 0x06
    1852:	81 2f       	mov	r24, r17
    1854:	90 2f       	mov	r25, r16
    1856:	df 91       	pop	r29
    1858:	cf 91       	pop	r28
    185a:	1f 91       	pop	r17
    185c:	0f 91       	pop	r16
    185e:	08 95       	ret

00001860 <__ultoa_invert>:
    1860:	fa 01       	movw	r30, r20
    1862:	aa 27       	eor	r26, r26
    1864:	28 30       	cpi	r18, 0x08	; 8
    1866:	51 f1       	breq	.+84     	; 0x18bc <__ultoa_invert+0x5c>
    1868:	20 31       	cpi	r18, 0x10	; 16
    186a:	81 f1       	breq	.+96     	; 0x18cc <__ultoa_invert+0x6c>
    186c:	e8 94       	clt
    186e:	6f 93       	push	r22
    1870:	6e 7f       	andi	r22, 0xFE	; 254
    1872:	6e 5f       	subi	r22, 0xFE	; 254
    1874:	7f 4f       	sbci	r23, 0xFF	; 255
    1876:	8f 4f       	sbci	r24, 0xFF	; 255
    1878:	9f 4f       	sbci	r25, 0xFF	; 255
    187a:	af 4f       	sbci	r26, 0xFF	; 255
    187c:	b1 e0       	ldi	r27, 0x01	; 1
    187e:	3e d0       	rcall	.+124    	; 0x18fc <__ultoa_invert+0x9c>
    1880:	b4 e0       	ldi	r27, 0x04	; 4
    1882:	3c d0       	rcall	.+120    	; 0x18fc <__ultoa_invert+0x9c>
    1884:	67 0f       	add	r22, r23
    1886:	78 1f       	adc	r23, r24
    1888:	89 1f       	adc	r24, r25
    188a:	9a 1f       	adc	r25, r26
    188c:	a1 1d       	adc	r26, r1
    188e:	68 0f       	add	r22, r24
    1890:	79 1f       	adc	r23, r25
    1892:	8a 1f       	adc	r24, r26
    1894:	91 1d       	adc	r25, r1
    1896:	a1 1d       	adc	r26, r1
    1898:	6a 0f       	add	r22, r26
    189a:	71 1d       	adc	r23, r1
    189c:	81 1d       	adc	r24, r1
    189e:	91 1d       	adc	r25, r1
    18a0:	a1 1d       	adc	r26, r1
    18a2:	20 d0       	rcall	.+64     	; 0x18e4 <__ultoa_invert+0x84>
    18a4:	09 f4       	brne	.+2      	; 0x18a8 <__ultoa_invert+0x48>
    18a6:	68 94       	set
    18a8:	3f 91       	pop	r19
    18aa:	2a e0       	ldi	r18, 0x0A	; 10
    18ac:	26 9f       	mul	r18, r22
    18ae:	11 24       	eor	r1, r1
    18b0:	30 19       	sub	r19, r0
    18b2:	30 5d       	subi	r19, 0xD0	; 208
    18b4:	31 93       	st	Z+, r19
    18b6:	de f6       	brtc	.-74     	; 0x186e <__ultoa_invert+0xe>
    18b8:	cf 01       	movw	r24, r30
    18ba:	08 95       	ret
    18bc:	46 2f       	mov	r20, r22
    18be:	47 70       	andi	r20, 0x07	; 7
    18c0:	40 5d       	subi	r20, 0xD0	; 208
    18c2:	41 93       	st	Z+, r20
    18c4:	b3 e0       	ldi	r27, 0x03	; 3
    18c6:	0f d0       	rcall	.+30     	; 0x18e6 <__ultoa_invert+0x86>
    18c8:	c9 f7       	brne	.-14     	; 0x18bc <__ultoa_invert+0x5c>
    18ca:	f6 cf       	rjmp	.-20     	; 0x18b8 <__ultoa_invert+0x58>
    18cc:	46 2f       	mov	r20, r22
    18ce:	4f 70       	andi	r20, 0x0F	; 15
    18d0:	40 5d       	subi	r20, 0xD0	; 208
    18d2:	4a 33       	cpi	r20, 0x3A	; 58
    18d4:	18 f0       	brcs	.+6      	; 0x18dc <__ultoa_invert+0x7c>
    18d6:	49 5d       	subi	r20, 0xD9	; 217
    18d8:	31 fd       	sbrc	r19, 1
    18da:	40 52       	subi	r20, 0x20	; 32
    18dc:	41 93       	st	Z+, r20
    18de:	02 d0       	rcall	.+4      	; 0x18e4 <__ultoa_invert+0x84>
    18e0:	a9 f7       	brne	.-22     	; 0x18cc <__ultoa_invert+0x6c>
    18e2:	ea cf       	rjmp	.-44     	; 0x18b8 <__ultoa_invert+0x58>
    18e4:	b4 e0       	ldi	r27, 0x04	; 4
    18e6:	a6 95       	lsr	r26
    18e8:	97 95       	ror	r25
    18ea:	87 95       	ror	r24
    18ec:	77 95       	ror	r23
    18ee:	67 95       	ror	r22
    18f0:	ba 95       	dec	r27
    18f2:	c9 f7       	brne	.-14     	; 0x18e6 <__ultoa_invert+0x86>
    18f4:	00 97       	sbiw	r24, 0x00	; 0
    18f6:	61 05       	cpc	r22, r1
    18f8:	71 05       	cpc	r23, r1
    18fa:	08 95       	ret
    18fc:	9b 01       	movw	r18, r22
    18fe:	ac 01       	movw	r20, r24
    1900:	0a 2e       	mov	r0, r26
    1902:	06 94       	lsr	r0
    1904:	57 95       	ror	r21
    1906:	47 95       	ror	r20
    1908:	37 95       	ror	r19
    190a:	27 95       	ror	r18
    190c:	ba 95       	dec	r27
    190e:	c9 f7       	brne	.-14     	; 0x1902 <__ultoa_invert+0xa2>
    1910:	62 0f       	add	r22, r18
    1912:	73 1f       	adc	r23, r19
    1914:	84 1f       	adc	r24, r20
    1916:	95 1f       	adc	r25, r21
    1918:	a0 1d       	adc	r26, r0
    191a:	08 95       	ret

0000191c <_exit>:
    191c:	f8 94       	cli

0000191e <__stop_program>:
    191e:	ff cf       	rjmp	.-2      	; 0x191e <__stop_program>
