// Seed: 1594100290
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5 = id_2;
  module_2(
      id_5, id_3, id_5
  );
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input tri0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input tri0 id_7
);
  wire id_9;
  nand (id_3, id_2, id_7, id_4, id_5, id_6);
  module_0(
      id_9, id_9, id_9, id_9
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4, id_5;
endmodule
