<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/ip/flash_ctrl/rtl/flash_phy.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a><span class="c1">//</span>
<a name="l-5"></a><span class="c1">// Flash Phy Module</span>
<a name="l-6"></a><span class="c1">//</span>
<a name="l-7"></a><span class="c1">//</span>
<a name="l-8"></a><span class="c1">// Flash phy represents the top level open source wrapper for a proprietary flash</span>
<a name="l-9"></a><span class="c1">// module.</span>
<a name="l-10"></a><span class="c1">// The top level flash_phy is only responsible for dispatching transactions and</span>
<a name="l-11"></a><span class="c1">// correctly collecting the responses in order.</span>
<a name="l-12"></a>
<a name="l-13"></a><span class="k">module</span> <span class="n">flash_phy</span> <span class="k">import</span> <span class="n">flash_ctrl_pkg</span><span class="o">::*</span><span class="p">;</span> <span class="p">(</span>
<a name="l-14"></a>  <span class="k">input</span> <span class="n">clk_i</span><span class="p">,</span>
<a name="l-15"></a>  <span class="k">input</span> <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-16"></a>  <span class="k">input</span> <span class="n">host_req_i</span><span class="p">,</span>
<a name="l-17"></a>  <span class="k">input</span> <span class="p">[</span><span class="n">BusAddrW</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">host_addr_i</span><span class="p">,</span>
<a name="l-18"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="n">host_req_rdy_o</span><span class="p">,</span>
<a name="l-19"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="n">host_req_done_o</span><span class="p">,</span>
<a name="l-20"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">BusWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">host_rdata_o</span><span class="p">,</span>
<a name="l-21"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="n">host_rderr_o</span><span class="p">,</span>
<a name="l-22"></a>  <span class="k">input</span> <span class="n">flash_req_t</span> <span class="n">flash_ctrl_i</span><span class="p">,</span>
<a name="l-23"></a>  <span class="k">output</span> <span class="n">flash_rsp_t</span> <span class="n">flash_ctrl_o</span>
<a name="l-24"></a><span class="p">);</span>
<a name="l-25"></a>
<a name="l-26"></a>  <span class="c1">// Flash macro outstanding refers to how many reads we allow a macro to move ahead of an</span>
<a name="l-27"></a>  <span class="c1">// in order blocking read. Since the data cannot be returned out of order, this simply</span>
<a name="l-28"></a>  <span class="c1">// does the reads in advance and store them in a FIFO</span>
<a name="l-29"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">FlashMacroOustanding</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<a name="l-30"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">SeqFifoDepth</span> <span class="o">=</span> <span class="n">FlashMacroOustanding</span> <span class="o">*</span> <span class="n">NumBanks</span><span class="p">;</span>
<a name="l-31"></a>
<a name="l-32"></a>  <span class="c1">// flash_phy forwards incoming host transactions to the appropriate bank but is not aware of</span>
<a name="l-33"></a>  <span class="c1">// any controller / host arbitration within the bank.  This means it is possible for</span>
<a name="l-34"></a>  <span class="c1">// flash_phy to forward one transaction to bank N and another to bank N+1 only for bank N+1</span>
<a name="l-35"></a>  <span class="c1">// to finish its transaction first (if for example a controller operation were ongoing in bank</span>
<a name="l-36"></a>  <span class="c1">// N).</span>
<a name="l-37"></a>  <span class="c1">// This implies that even though transactions are received in-order, they can complete out of</span>
<a name="l-38"></a>  <span class="c1">// order.  Thus it is the responsibility of the flash_phy to sequence the responses correctly.</span>
<a name="l-39"></a>  <span class="c1">// For banks that have finished ahead of time, it is also important to hold its output until</span>
<a name="l-40"></a>  <span class="c1">// consumed.</span>
<a name="l-41"></a>
<a name="l-42"></a>  <span class="c1">// host to flash_phy interface</span>
<a name="l-43"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">BankW</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>     <span class="n">host_bank_sel</span><span class="p">;</span>
<a name="l-44"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">BankW</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>     <span class="n">rsp_bank_sel</span><span class="p">;</span>
<a name="l-45"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NumBanks</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">host_req_rdy</span><span class="p">;</span>
<a name="l-46"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NumBanks</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">host_req_done</span><span class="p">;</span>
<a name="l-47"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NumBanks</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">host_rsp_avail</span><span class="p">;</span>
<a name="l-48"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NumBanks</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">host_rsp_vld</span><span class="p">;</span>
<a name="l-49"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NumBanks</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">host_rsp_ack</span><span class="p">;</span>
<a name="l-50"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">BusWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">host_rsp_data</span> <span class="p">[</span><span class="n">NumBanks</span><span class="p">];</span>
<a name="l-51"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NumBanks</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">host_rsp_err</span><span class="p">;</span>
<a name="l-52"></a>  <span class="kt">logic</span>                 <span class="n">seq_fifo_rdy</span><span class="p">;</span>
<a name="l-53"></a>  <span class="kt">logic</span>                 <span class="n">seq_fifo_pending</span><span class="p">;</span>
<a name="l-54"></a>
<a name="l-55"></a>  <span class="c1">// flash_ctrl to flash_phy interface</span>
<a name="l-56"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">BankW</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>     <span class="n">ctrl_bank_sel</span><span class="p">;</span>
<a name="l-57"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NumBanks</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">rd_done</span><span class="p">;</span>
<a name="l-58"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NumBanks</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">prog_done</span><span class="p">;</span>
<a name="l-59"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NumBanks</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">erase_done</span><span class="p">;</span>
<a name="l-60"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NumBanks</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">init_busy</span><span class="p">;</span>
<a name="l-61"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">ProgTypes</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">prog_type_avail</span> <span class="p">[</span><span class="n">NumBanks</span><span class="p">];</span>
<a name="l-62"></a>
<a name="l-63"></a>  <span class="c1">// common interface</span>
<a name="l-64"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">BusWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rd_data</span> <span class="p">[</span><span class="n">NumBanks</span><span class="p">];</span>
<a name="l-65"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NumBanks</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rd_err</span><span class="p">;</span>
<a name="l-66"></a>
<a name="l-67"></a>  <span class="c1">// select which bank each is operating on</span>
<a name="l-68"></a>  <span class="k">assign</span> <span class="n">host_bank_sel</span> <span class="o">=</span> <span class="n">host_req_i</span> <span class="o">?</span> <span class="n">host_addr_i</span><span class="p">[</span><span class="n">BusAddrW</span><span class="o">-</span><span class="mi">1</span> <span class="o">-:</span> <span class="n">BankW</span><span class="p">]</span> <span class="o">:</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-69"></a>  <span class="k">assign</span> <span class="n">ctrl_bank_sel</span> <span class="o">=</span> <span class="n">flash_ctrl_i</span><span class="p">.</span><span class="n">addr</span><span class="p">[</span><span class="n">BusAddrW</span><span class="o">-</span><span class="mi">1</span> <span class="o">-:</span> <span class="n">BankW</span><span class="p">];</span>
<a name="l-70"></a>
<a name="l-71"></a>  <span class="c1">// accept transaction if bank is ready and previous response NOT pending</span>
<a name="l-72"></a>  <span class="k">assign</span> <span class="n">host_req_rdy_o</span> <span class="o">=</span> <span class="n">host_req_rdy</span><span class="p">[</span><span class="n">host_bank_sel</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">host_rsp_avail</span><span class="p">[</span><span class="n">host_bank_sel</span><span class="p">]</span> <span class="o">&amp;</span>
<a name="l-73"></a>                          <span class="n">seq_fifo_rdy</span><span class="p">;</span>
<a name="l-74"></a>
<a name="l-75"></a>  <span class="k">assign</span> <span class="n">host_req_done_o</span> <span class="o">=</span> <span class="n">seq_fifo_pending</span> <span class="o">&amp;</span> <span class="n">host_rsp_vld</span><span class="p">[</span><span class="n">rsp_bank_sel</span><span class="p">];</span>
<a name="l-76"></a>  <span class="k">assign</span> <span class="n">host_rderr_o</span> <span class="o">=</span> <span class="n">host_rsp_err</span><span class="p">[</span><span class="n">rsp_bank_sel</span><span class="p">];</span>
<a name="l-77"></a>  <span class="k">assign</span> <span class="n">host_rdata_o</span> <span class="o">=</span> <span class="n">host_rsp_data</span><span class="p">[</span><span class="n">rsp_bank_sel</span><span class="p">];</span>
<a name="l-78"></a>
<a name="l-79"></a>  <span class="c1">// all banks are assumed to be the same in terms of prog_type support</span>
<a name="l-80"></a>  <span class="k">assign</span> <span class="n">flash_ctrl_o</span><span class="p">.</span><span class="n">prog_type_avail</span> <span class="o">=</span> <span class="n">prog_type_avail</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<a name="l-81"></a>  <span class="k">assign</span> <span class="n">flash_ctrl_o</span><span class="p">.</span><span class="n">rd_done</span> <span class="o">=</span> <span class="n">rd_done</span><span class="p">[</span><span class="n">ctrl_bank_sel</span><span class="p">];</span>
<a name="l-82"></a>  <span class="k">assign</span> <span class="n">flash_ctrl_o</span><span class="p">.</span><span class="n">prog_done</span> <span class="o">=</span> <span class="n">prog_done</span><span class="p">[</span><span class="n">ctrl_bank_sel</span><span class="p">];</span>
<a name="l-83"></a>  <span class="k">assign</span> <span class="n">flash_ctrl_o</span><span class="p">.</span><span class="n">erase_done</span> <span class="o">=</span> <span class="n">erase_done</span><span class="p">[</span><span class="n">ctrl_bank_sel</span><span class="p">];</span>
<a name="l-84"></a>  <span class="k">assign</span> <span class="n">flash_ctrl_o</span><span class="p">.</span><span class="n">rd_data</span> <span class="o">=</span> <span class="n">rd_data</span><span class="p">[</span><span class="n">ctrl_bank_sel</span><span class="p">];</span>
<a name="l-85"></a>  <span class="k">assign</span> <span class="n">flash_ctrl_o</span><span class="p">.</span><span class="n">rd_err</span> <span class="o">=</span> <span class="n">rd_err</span><span class="p">[</span><span class="n">ctrl_bank_sel</span><span class="p">];</span>
<a name="l-86"></a>  <span class="k">assign</span> <span class="n">flash_ctrl_o</span><span class="p">.</span><span class="n">init_busy</span> <span class="o">=</span> <span class="o">|</span><span class="n">init_busy</span><span class="p">;</span>
<a name="l-87"></a>
<a name="l-88"></a>  <span class="c1">// This fifo holds the expected return order</span>
<a name="l-89"></a>  <span class="n">prim_fifo_sync</span> <span class="p">#(</span>
<a name="l-90"></a>    <span class="p">.</span><span class="n">Width</span>   <span class="p">(</span><span class="n">BankW</span><span class="p">),</span>
<a name="l-91"></a>    <span class="p">.</span><span class="n">Pass</span>    <span class="p">(</span><span class="mi">0</span><span class="p">),</span>
<a name="l-92"></a>    <span class="p">.</span><span class="n">Depth</span>   <span class="p">(</span><span class="n">SeqFifoDepth</span><span class="p">)</span>
<a name="l-93"></a>  <span class="p">)</span> <span class="n">i_bank_sequence_fifo</span> <span class="p">(</span>
<a name="l-94"></a>    <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-95"></a>    <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-96"></a>    <span class="p">.</span><span class="n">clr_i</span>   <span class="p">(</span><span class="mb">1&#39;b0</span><span class="p">),</span>
<a name="l-97"></a>    <span class="p">.</span><span class="n">wvalid_i</span><span class="p">(</span><span class="n">host_req_i</span> <span class="o">&amp;</span> <span class="n">host_req_rdy_o</span><span class="p">),</span>
<a name="l-98"></a>    <span class="p">.</span><span class="n">wready_o</span><span class="p">(</span><span class="n">seq_fifo_rdy</span><span class="p">),</span>
<a name="l-99"></a>    <span class="p">.</span><span class="n">wdata_i</span> <span class="p">(</span><span class="n">host_bank_sel</span><span class="p">),</span>
<a name="l-100"></a>    <span class="p">.</span><span class="n">depth_o</span> <span class="p">(),</span>
<a name="l-101"></a>    <span class="p">.</span><span class="n">rvalid_o</span><span class="p">(</span><span class="n">seq_fifo_pending</span><span class="p">),</span>
<a name="l-102"></a>    <span class="p">.</span><span class="n">rready_i</span><span class="p">(</span><span class="n">host_req_done_o</span><span class="p">),</span>
<a name="l-103"></a>    <span class="p">.</span><span class="n">rdata_o</span> <span class="p">(</span><span class="n">rsp_bank_sel</span><span class="p">)</span>
<a name="l-104"></a>  <span class="p">);</span>
<a name="l-105"></a>
<a name="l-106"></a>  <span class="c1">// Generate host scramble_en indication, broadcasted to all banks</span>
<a name="l-107"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">TotalRegions</span> <span class="o">=</span> <span class="n">MpRegions</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
<a name="l-108"></a>  <span class="kt">logic</span> <span class="n">host_scramble_en</span><span class="p">;</span>
<a name="l-109"></a>  <span class="n">data_region_attr_t</span> <span class="n">region_attrs</span> <span class="p">[</span><span class="n">TotalRegions</span><span class="p">];</span>
<a name="l-110"></a>  <span class="n">mp_region_cfg_t</span> <span class="n">region_cfg</span><span class="p">,</span> <span class="n">unused_cfg</span><span class="p">;</span>
<a name="l-111"></a>
<a name="l-112"></a>  <span class="k">for</span><span class="p">(</span><span class="k">genvar</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">TotalRegions</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_region_attrs</span>
<a name="l-113"></a>    <span class="k">assign</span> <span class="n">region_attrs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">phase</span> <span class="o">=</span> <span class="n">PhaseInvalid</span><span class="p">;</span>
<a name="l-114"></a>    <span class="k">assign</span> <span class="n">region_attrs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cfg</span> <span class="o">=</span> <span class="n">flash_ctrl_i</span><span class="p">.</span><span class="n">region_cfgs</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<a name="l-115"></a>  <span class="k">end</span>
<a name="l-116"></a>
<a name="l-117"></a>  <span class="c1">// the region decode only accepts page address</span>
<a name="l-118"></a>  <span class="n">flash_mp_data_region_sel</span> <span class="p">#(</span>
<a name="l-119"></a>    <span class="p">.</span><span class="n">Regions</span><span class="p">(</span><span class="n">TotalRegions</span><span class="p">)</span>
<a name="l-120"></a>  <span class="p">)</span> <span class="n">u_region_sel</span> <span class="p">(</span>
<a name="l-121"></a>    <span class="p">.</span><span class="n">req_i</span><span class="p">(</span><span class="n">host_req_i</span><span class="p">),</span>
<a name="l-122"></a>    <span class="p">.</span><span class="n">phase_i</span><span class="p">(</span><span class="n">PhaseInvalid</span><span class="p">),</span>
<a name="l-123"></a>    <span class="p">.</span><span class="n">addr_i</span><span class="p">(</span><span class="n">host_addr_i</span><span class="p">[</span><span class="n">BusAddrW</span><span class="o">-</span><span class="mi">1</span> <span class="o">-:</span> <span class="n">AllPagesW</span><span class="p">]),</span>
<a name="l-124"></a>    <span class="p">.</span><span class="n">region_attrs_i</span><span class="p">(</span><span class="n">region_attrs</span><span class="p">),</span>
<a name="l-125"></a>    <span class="p">.</span><span class="n">sel_cfg_o</span><span class="p">(</span><span class="n">region_cfg</span><span class="p">)</span>
<a name="l-126"></a>  <span class="p">);</span>
<a name="l-127"></a>
<a name="l-128"></a>  <span class="c1">// most attributes are unused</span>
<a name="l-129"></a>  <span class="k">assign</span> <span class="n">unused_cfg</span> <span class="o">=</span> <span class="n">region_cfg</span><span class="p">;</span>
<a name="l-130"></a>
<a name="l-131"></a>  <span class="c1">// only scramble attributes are looked at</span>
<a name="l-132"></a>  <span class="k">assign</span> <span class="n">host_scramble_en</span> <span class="o">=</span> <span class="n">region_cfg</span><span class="p">.</span><span class="n">scramble_en</span><span class="p">.</span><span class="n">q</span><span class="p">;</span>
<a name="l-133"></a>
<a name="l-134"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">bank</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">bank</span> <span class="o">&lt;</span> <span class="n">NumBanks</span><span class="p">;</span> <span class="n">bank</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_flash_banks</span>
<a name="l-135"></a>
<a name="l-136"></a>    <span class="c1">// pop if the response came from the appropriate fifo</span>
<a name="l-137"></a>    <span class="k">assign</span> <span class="n">host_rsp_ack</span><span class="p">[</span><span class="n">bank</span><span class="p">]</span> <span class="o">=</span> <span class="n">host_req_done_o</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">rsp_bank_sel</span> <span class="o">==</span> <span class="n">bank</span><span class="p">);</span>
<a name="l-138"></a>
<a name="l-139"></a>    <span class="n">prim_fifo_sync</span> <span class="p">#(</span>
<a name="l-140"></a>      <span class="p">.</span><span class="n">Width</span>   <span class="p">(</span><span class="n">BusWidth</span> <span class="o">+</span> <span class="mi">1</span><span class="p">),</span>
<a name="l-141"></a>      <span class="p">.</span><span class="n">Pass</span>    <span class="p">(</span><span class="mb">1&#39;b1</span><span class="p">),</span>
<a name="l-142"></a>      <span class="p">.</span><span class="n">Depth</span>   <span class="p">(</span><span class="n">FlashMacroOustanding</span><span class="p">)</span>
<a name="l-143"></a>    <span class="p">)</span> <span class="n">i_host_rsp_fifo</span> <span class="p">(</span>
<a name="l-144"></a>      <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-145"></a>      <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-146"></a>      <span class="p">.</span><span class="n">clr_i</span>   <span class="p">(</span><span class="mb">1&#39;b0</span><span class="p">),</span>
<a name="l-147"></a>      <span class="p">.</span><span class="n">wvalid_i</span><span class="p">(</span><span class="n">host_req_done</span><span class="p">[</span><span class="n">bank</span><span class="p">]),</span>
<a name="l-148"></a>      <span class="p">.</span><span class="n">wready_o</span><span class="p">(</span><span class="n">host_rsp_avail</span><span class="p">[</span><span class="n">bank</span><span class="p">]),</span>
<a name="l-149"></a>      <span class="p">.</span><span class="n">wdata_i</span> <span class="p">({</span><span class="n">rd_err</span><span class="p">[</span><span class="n">bank</span><span class="p">],</span> <span class="n">rd_data</span><span class="p">[</span><span class="n">bank</span><span class="p">]}),</span>
<a name="l-150"></a>      <span class="p">.</span><span class="n">depth_o</span> <span class="p">(),</span>
<a name="l-151"></a>      <span class="p">.</span><span class="n">rvalid_o</span><span class="p">(</span><span class="n">host_rsp_vld</span><span class="p">[</span><span class="n">bank</span><span class="p">]),</span>
<a name="l-152"></a>      <span class="p">.</span><span class="n">rready_i</span><span class="p">(</span><span class="n">host_rsp_ack</span><span class="p">[</span><span class="n">bank</span><span class="p">]),</span>
<a name="l-153"></a>      <span class="p">.</span><span class="n">rdata_o</span> <span class="p">({</span><span class="n">host_rsp_err</span><span class="p">[</span><span class="n">bank</span><span class="p">],</span> <span class="n">host_rsp_data</span><span class="p">[</span><span class="n">bank</span><span class="p">]})</span>
<a name="l-154"></a>    <span class="p">);</span>
<a name="l-155"></a>
<a name="l-156"></a>    <span class="kt">logic</span> <span class="n">host_req</span><span class="p">;</span>
<a name="l-157"></a>    <span class="kt">logic</span> <span class="n">ctrl_req</span><span class="p">;</span>
<a name="l-158"></a>    <span class="k">assign</span> <span class="n">host_req</span> <span class="o">=</span> <span class="n">host_req_i</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">host_bank_sel</span> <span class="o">==</span> <span class="n">bank</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">host_rsp_avail</span><span class="p">[</span><span class="n">bank</span><span class="p">];</span>
<a name="l-159"></a>    <span class="k">assign</span> <span class="n">ctrl_req</span> <span class="o">=</span> <span class="n">flash_ctrl_i</span><span class="p">.</span><span class="n">req</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">ctrl_bank_sel</span> <span class="o">==</span> <span class="n">bank</span><span class="p">);</span>
<a name="l-160"></a>
<a name="l-161"></a>    <span class="n">flash_phy_core</span> <span class="n">i_core</span> <span class="p">(</span>
<a name="l-162"></a>      <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-163"></a>      <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-164"></a>      <span class="p">.</span><span class="n">req_i</span><span class="p">(</span><span class="n">ctrl_req</span><span class="p">),</span>
<a name="l-165"></a>      <span class="p">.</span><span class="n">scramble_en_i</span><span class="p">(</span><span class="n">flash_ctrl_i</span><span class="p">.</span><span class="n">scramble_en</span><span class="p">),</span>
<a name="l-166"></a>      <span class="c1">// host request must be suppressed if response fifo cannot hold more</span>
<a name="l-167"></a>      <span class="c1">// otherwise the flash_phy_core and flash_phy will get out of sync</span>
<a name="l-168"></a>      <span class="p">.</span><span class="n">host_req_i</span><span class="p">(</span><span class="n">host_req</span><span class="p">),</span>
<a name="l-169"></a>      <span class="p">.</span><span class="n">host_scramble_en_i</span><span class="p">(</span><span class="n">host_scramble_en</span><span class="p">),</span>
<a name="l-170"></a>      <span class="p">.</span><span class="n">host_addr_i</span><span class="p">(</span><span class="n">host_addr_i</span><span class="p">[</span><span class="mi">0</span> <span class="o">+:</span> <span class="n">BusBankAddrW</span><span class="p">]),</span>
<a name="l-171"></a>      <span class="p">.</span><span class="n">rd_i</span><span class="p">(</span><span class="n">flash_ctrl_i</span><span class="p">.</span><span class="n">rd</span><span class="p">),</span>
<a name="l-172"></a>      <span class="p">.</span><span class="n">prog_i</span><span class="p">(</span><span class="n">flash_ctrl_i</span><span class="p">.</span><span class="n">prog</span><span class="p">),</span>
<a name="l-173"></a>      <span class="p">.</span><span class="n">pg_erase_i</span><span class="p">(</span><span class="n">flash_ctrl_i</span><span class="p">.</span><span class="n">pg_erase</span><span class="p">),</span>
<a name="l-174"></a>      <span class="p">.</span><span class="n">bk_erase_i</span><span class="p">(</span><span class="n">flash_ctrl_i</span><span class="p">.</span><span class="n">bk_erase</span><span class="p">),</span>
<a name="l-175"></a>      <span class="p">.</span><span class="n">part_i</span><span class="p">(</span><span class="n">flash_ctrl_i</span><span class="p">.</span><span class="n">part</span><span class="p">),</span>
<a name="l-176"></a>      <span class="p">.</span><span class="n">addr_i</span><span class="p">(</span><span class="n">flash_ctrl_i</span><span class="p">.</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span> <span class="o">+:</span> <span class="n">BusBankAddrW</span><span class="p">]),</span>
<a name="l-177"></a>      <span class="p">.</span><span class="n">prog_data_i</span><span class="p">(</span><span class="n">flash_ctrl_i</span><span class="p">.</span><span class="n">prog_data</span><span class="p">),</span>
<a name="l-178"></a>      <span class="p">.</span><span class="n">prog_last_i</span><span class="p">(</span><span class="n">flash_ctrl_i</span><span class="p">.</span><span class="n">prog_last</span><span class="p">),</span>
<a name="l-179"></a>      <span class="p">.</span><span class="n">prog_type_i</span><span class="p">(</span><span class="n">flash_ctrl_i</span><span class="p">.</span><span class="n">prog_type</span><span class="p">),</span>
<a name="l-180"></a>      <span class="p">.</span><span class="n">addr_key_i</span><span class="p">(</span><span class="n">flash_ctrl_i</span><span class="p">.</span><span class="n">addr_key</span><span class="p">),</span>
<a name="l-181"></a>      <span class="p">.</span><span class="n">data_key_i</span><span class="p">(</span><span class="n">flash_ctrl_i</span><span class="p">.</span><span class="n">data_key</span><span class="p">),</span>
<a name="l-182"></a>      <span class="p">.</span><span class="n">prog_type_avail_o</span><span class="p">(</span><span class="n">prog_type_avail</span><span class="p">[</span><span class="n">bank</span><span class="p">]),</span>
<a name="l-183"></a>      <span class="p">.</span><span class="n">host_req_rdy_o</span><span class="p">(</span><span class="n">host_req_rdy</span><span class="p">[</span><span class="n">bank</span><span class="p">]),</span>
<a name="l-184"></a>      <span class="p">.</span><span class="n">host_req_done_o</span><span class="p">(</span><span class="n">host_req_done</span><span class="p">[</span><span class="n">bank</span><span class="p">]),</span>
<a name="l-185"></a>      <span class="p">.</span><span class="n">rd_done_o</span><span class="p">(</span><span class="n">rd_done</span><span class="p">[</span><span class="n">bank</span><span class="p">]),</span>
<a name="l-186"></a>      <span class="p">.</span><span class="n">prog_done_o</span><span class="p">(</span><span class="n">prog_done</span><span class="p">[</span><span class="n">bank</span><span class="p">]),</span>
<a name="l-187"></a>      <span class="p">.</span><span class="n">erase_done_o</span><span class="p">(</span><span class="n">erase_done</span><span class="p">[</span><span class="n">bank</span><span class="p">]),</span>
<a name="l-188"></a>      <span class="p">.</span><span class="n">rd_data_o</span><span class="p">(</span><span class="n">rd_data</span><span class="p">[</span><span class="n">bank</span><span class="p">]),</span>
<a name="l-189"></a>      <span class="p">.</span><span class="n">rd_err_o</span><span class="p">(</span><span class="n">rd_err</span><span class="p">[</span><span class="n">bank</span><span class="p">]),</span>
<a name="l-190"></a>      <span class="p">.</span><span class="n">init_busy_o</span><span class="p">(</span><span class="n">init_busy</span><span class="p">[</span><span class="n">bank</span><span class="p">])</span>
<a name="l-191"></a>    <span class="p">);</span>
<a name="l-192"></a>  <span class="k">end</span>
<a name="l-193"></a>
<a name="l-194"></a>  <span class="c1">//////////////////////////////////////////////</span>
<a name="l-195"></a>  <span class="c1">// Assertions, Assumptions, and Coverpoints //</span>
<a name="l-196"></a>  <span class="c1">/////////////////////////////////////////////</span>
<a name="l-197"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">ProgTypes</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">unused_prog_type</span><span class="p">;</span>
<a name="l-198"></a>
<a name="l-199"></a>  <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-200"></a>    <span class="n">unused_prog_type</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-201"></a>    <span class="k">for</span> <span class="p">(</span><span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NumBanks</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_prog_type_xor</span>
<a name="l-202"></a>      <span class="n">unused_prog_type</span> <span class="o">^=</span> <span class="n">prog_type_avail</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<a name="l-203"></a>    <span class="k">end</span>
<a name="l-204"></a>  <span class="k">end</span>
<a name="l-205"></a>
<a name="l-206"></a>  <span class="c1">// all banks must support the same kinds of programs</span>
<a name="l-207"></a>  <span class="no">`ASSERT</span><span class="p">(</span><span class="n">homogenousProg_a</span><span class="p">,</span>  <span class="n">unused_prog_type</span> <span class="o">==</span> <span class="m">&#39;0</span><span class="p">)</span>
<a name="l-208"></a>
<a name="l-209"></a><span class="k">endmodule</span> <span class="c1">// flash_phy</span>
</pre></div>
</td></tr></table>
  </body>
</html>