// Seed: 4108260143
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri1 id_5,
    input wire id_6,
    input tri id_7,
    output tri1 id_8,
    output tri0 id_9,
    input tri0 id_10
);
endmodule
module module_1 (
    output tri1  id_0,
    output uwire id_1,
    input  tri0  id_2,
    output wand  id_3
);
  module_0(
      id_2, id_0, id_2, id_2, id_2, id_2, id_2, id_2, id_3, id_0, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_17 = id_8;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43
);
  input wire id_43;
  inout wire id_42;
  inout wire id_41;
  output wire id_40;
  output wire id_39;
  output wire id_38;
  output wire id_37;
  output wire id_36;
  input wire id_35;
  output wire id_34;
  input wire id_33;
  output wire id_32;
  input wire id_31;
  inout wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  integer id_44 (.id_0(id_22(id_37)));
  wire id_45;
  initial id_36 = #1 1;
  wire id_46;
  module_2(
      id_40,
      id_24,
      id_31,
      id_17,
      id_18,
      id_27,
      id_38,
      id_41,
      id_35,
      id_10,
      id_30,
      id_4,
      id_3,
      id_28,
      id_12,
      id_30
  );
endmodule
