==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file '../hlsSources/srcs/fireWall64_2.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:34 ; elapsed = 00:01:58 . Memory (MB): peak = 540.449 ; gain = 196.113 ; free physical = 7722 ; free virtual = 37944
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:36 ; elapsed = 00:02:00 . Memory (MB): peak = 540.449 ; gain = 196.113 ; free physical = 7672 ; free virtual = 37909
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:37 ; elapsed = 00:02:01 . Memory (MB): peak = 540.449 ; gain = 196.113 ; free physical = 7624 ; free virtual = 37896
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:37 ; elapsed = 00:02:01 . Memory (MB): peak = 540.449 ; gain = 196.113 ; free physical = 7620 ; free virtual = 37891
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:38 ; elapsed = 00:02:02 . Memory (MB): peak = 604.449 ; gain = 260.113 ; free physical = 7585 ; free virtual = 37864
WARNING: [XFORM 203-561] 'Loop-1' (../hlsSources/srcs/fireWall64_2.cpp:37:6) in function 'fireWall64_2' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:39 ; elapsed = 00:02:03 . Memory (MB): peak = 604.449 ; gain = 260.113 ; free physical = 7581 ; free virtual = 37861
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fireWall64_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fireWall64_2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.19 seconds; current allocated memory: 180.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 180.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fireWall64_2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/stream_garbage_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/stream_garbage_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/stream_garbage_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/match_in_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fireWall64_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fireWall64_2'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 180.940 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:39 ; elapsed = 00:02:04 . Memory (MB): peak = 604.449 ; gain = 260.113 ; free physical = 7579 ; free virtual = 37861
INFO: [SYSC 207-301] Generating SystemC RTL for fireWall64_2.
INFO: [VHDL 208-304] Generating VHDL RTL for fireWall64_2.
INFO: [VLOG 209-307] Generating Verilog RTL for fireWall64_2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening project '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5/packetFormatter_hardcode_64'.
INFO: [HLS 200-10] Adding design file '../hlsSources/srcs/packetFormatter_hardcode_64.cpp' to the project
INFO: [HLS 200-10] Opening solution '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5/packetFormatter_hardcode_64/solution1'.
