<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>tl758903</design>
	<target_edif>W:\W221000\W221131\10-9320\Electrical\FPGA\i75-9880\synthesis\tl758903.edn</target_edif>
</SynplifyOutput>
