<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Global Net Report</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</p>
        <p>Date: Fri Feb 16 22:21:01 2024
</p>
        <h2>Global Nets Information</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> GB Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0</td>
                <td>(1165, 163)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td>9444</td>
            </tr>
            <tr>
                <td>2</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0</td>
                <td>(1171, 163)</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_gbs_1</td>
                <td>7095</td>
            </tr>
            <tr>
                <td>3</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</td>
                <td>(1153, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td>3428</td>
            </tr>
            <tr>
                <td>4</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</td>
                <td>(1159, 163)</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_Y</td>
                <td>2487</td>
            </tr>
            <tr>
                <td>5</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</td>
                <td>(1154, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td>1044</td>
            </tr>
            <tr>
                <td>6</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0</td>
                <td>(1155, 162)</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_Y</td>
                <td>878</td>
            </tr>
            <tr>
                <td>7</td>
                <td>I_1/U0</td>
                <td>(1156, 162)</td>
                <td>I_1/U0_Y</td>
                <td>251</td>
            </tr>
            <tr>
                <td>8</td>
                <td>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0</td>
                <td>(1171, 162)</td>
                <td>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_Y</td>
                <td>181</td>
            </tr>
            <tr>
                <td>9</td>
                <td>Transceiver_Main_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0</td>
                <td>(1167, 162)</td>
                <td>Transceiver_Main_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0_Y</td>
                <td>4</td>
            </tr>
            <tr>
                <td>10</td>
                <td>I_2/U0</td>
                <td>(1164, 162)</td>
                <td>I_2/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>11</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_GB0</td>
                <td>(1164, 163)</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_gbs_1</td>
                <td>3</td>
            </tr>
            <tr>
                <td>12</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0</td>
                <td>(1166, 163)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1</td>
                <td>2</td>
            </tr>
            <tr>
                <td>13</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</td>
                <td>(1152, 162)</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_Y</td>
                <td>1</td>
            </tr>
            <tr>
                <td>14</td>
                <td>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0</td>
                <td>(1168, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_Y</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>I/O to GB Connections</h2>
        <p>(none)</p>
        <h2>Fabric to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2:Y</td>
                <td>(1598, 192)</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z_CLK_GATING</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>2</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2:Y</td>
                <td>(1598, 192)</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z_CLK_GATING</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>3</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]_CLK_GATING_AND2:Y</td>
                <td>(1666, 189)</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_Z[1]_CLK_GATING</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>4</td>
                <td>I_1_CLK_GATING_AND2:Y</td>
                <td>(367, 72)</td>
                <td>I_1/U0</td>
                <td>FTDI_CLK_ibuf_Z_CLK_GATING</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>5</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB0:Y</td>
                <td>(1747, 177)</td>
                <td>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB0_rgb_net_1</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>6</td>
                <td>I_2_CLK_GATING_AND2:Y</td>
                <td>(395, 45)</td>
                <td>I_2/U0</td>
                <td>N_4_CLK_GATING</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>7</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</td>
                <td>(512, 2)</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_GB0</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>8</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</td>
                <td>(512, 2)</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>(2460, 377)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>(2460, 377)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>3</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>(2460, 377)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>4</td>
                <td>Transceiver_Main_0/PF_CCC_C5_0/PF_CCC_C5_0/pll_inst_0:OUT0</td>
                <td>(0, 5)</td>
                <td>Transceiver_Main_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0</td>
                <td>Transceiver_Main_0/PF_CCC_C5_0/PF_CCC_C5_0/pll_inst_0_clkint_0</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>5</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>(2460, 377)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>6</td>
                <td>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0:OUT0</td>
                <td>(2460, 5)</td>
                <td>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0</td>
                <td>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_clkint_0</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC Input Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> CCC Location </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</td>
                <td>(512, 2)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:REF_CLK_0</td>
                <td>(2460, 377)</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</td>
                <td>(512, 2)</td>
                <td>Transceiver_Main_0/PF_CCC_C5_0/PF_CCC_C5_0/pll_inst_0:REF_CLK_0</td>
                <td>(0, 5)</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>3</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</td>
                <td>(512, 2)</td>
                <td>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0:REF_CLK_0</td>
                <td>(2460, 5)</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Local Nets to RGB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
                <th> RGB Location </th>
                <th> Local Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:TX_CLK_R</td>
                <td>(2461, 344)</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_tx_rclkint_input_net</td>
                <td>HARDWIRED</td>
                <td>438</td>
                <td>(1747, 286)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1747, 313)</td>
                <td>36</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1747, 340)</td>
                <td>389</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1747, 367)</td>
                <td>12</td>
            </tr>
            <tr>
                <td>2</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:RX_CLK_R</td>
                <td>(2461, 344)</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_rx_rclkint_input_net</td>
                <td>HARDWIRED</td>
                <td>96</td>
                <td>(1750, 340)</td>
                <td>90</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1750, 367)</td>
                <td>6</td>
            </tr>
            <tr>
                <td>3</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:TX_CLK_R</td>
                <td>(2460, 371)</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_tx_rclkint_input_net</td>
                <td>HARDWIRED</td>
                <td>438</td>
                <td>(1748, 341)</td>
                <td>10</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1748, 368)</td>
                <td>428</td>
            </tr>
            <tr>
                <td>4</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:RX_CLK_R</td>
                <td>(2460, 371)</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_rx_rclkint_input_net</td>
                <td>HARDWIRED</td>
                <td>96</td>
                <td>(1750, 286)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1750, 313)</td>
                <td>3</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1751, 341)</td>
                <td>16</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1751, 368)</td>
                <td>76</td>
            </tr>
        </table>
        <p/>
        <h2>Global Nets to RGB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
                <th/>
                <th> RGB Location </th>
                <th> Local Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0</td>
                <td>(1165, 163)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td>9444</td>
                <td>1</td>
                <td>(1744, 12)</td>
                <td>32</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1744, 39)</td>
                <td>32</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1744, 66)</td>
                <td>32</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1744, 93)</td>
                <td>292</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1744, 120)</td>
                <td>612</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1744, 147)</td>
                <td>39</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1744, 177)</td>
                <td>165</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1744, 204)</td>
                <td>568</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1744, 231)</td>
                <td>438</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(1744, 258)</td>
                <td>455</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11</td>
                <td>(1744, 285)</td>
                <td>545</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12</td>
                <td>(1744, 312)</td>
                <td>544</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13</td>
                <td>(1744, 339)</td>
                <td>578</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>14</td>
                <td>(1744, 366)</td>
                <td>279</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15</td>
                <td>(1747, 339)</td>
                <td>952</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16</td>
                <td>(1750, 12)</td>
                <td>34</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>17</td>
                <td>(1750, 39)</td>
                <td>40</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>18</td>
                <td>(1750, 66)</td>
                <td>41</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>19</td>
                <td>(1750, 93)</td>
                <td>41</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>20</td>
                <td>(1750, 120)</td>
                <td>40</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>21</td>
                <td>(1750, 147)</td>
                <td>40</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>22</td>
                <td>(1750, 177)</td>
                <td>44</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>23</td>
                <td>(1750, 204)</td>
                <td>554</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>24</td>
                <td>(1750, 231)</td>
                <td>635</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>25</td>
                <td>(1750, 258)</td>
                <td>668</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>26</td>
                <td>(1750, 285)</td>
                <td>605</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>27</td>
                <td>(1750, 312)</td>
                <td>727</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>28</td>
                <td>(1751, 367)</td>
                <td>412</td>
            </tr>
            <tr>
                <td>2</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0</td>
                <td>(1171, 163)</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_gbs_1</td>
                <td>7095</td>
                <td>1</td>
                <td>(1744, 94)</td>
                <td>230</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1744, 121)</td>
                <td>440</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1744, 148)</td>
                <td>7</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1744, 178)</td>
                <td>105</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1744, 205)</td>
                <td>328</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1744, 232)</td>
                <td>81</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1744, 259)</td>
                <td>184</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1744, 286)</td>
                <td>471</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1744, 313)</td>
                <td>512</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(1744, 340)</td>
                <td>546</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11</td>
                <td>(1744, 367)</td>
                <td>247</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12</td>
                <td>(1750, 67)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13</td>
                <td>(1750, 94)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>14</td>
                <td>(1750, 178)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15</td>
                <td>(1750, 205)</td>
                <td>498</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16</td>
                <td>(1750, 232)</td>
                <td>597</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>17</td>
                <td>(1750, 259)</td>
                <td>602</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>18</td>
                <td>(1750, 339)</td>
                <td>834</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>19</td>
                <td>(1750, 366)</td>
                <td>308</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>20</td>
                <td>(1751, 287)</td>
                <td>458</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>21</td>
                <td>(1751, 314)</td>
                <td>641</td>
            </tr>
            <tr>
                <td>3</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</td>
                <td>(1153, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td>3428</td>
                <td>1</td>
                <td>(579, 12)</td>
                <td>10</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(579, 39)</td>
                <td>26</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(579, 66)</td>
                <td>32</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(579, 93)</td>
                <td>26</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(579, 120)</td>
                <td>29</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(579, 147)</td>
                <td>32</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(579, 177)</td>
                <td>32</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(579, 204)</td>
                <td>32</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(579, 231)</td>
                <td>34</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(579, 258)</td>
                <td>32</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11</td>
                <td>(579, 285)</td>
                <td>32</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12</td>
                <td>(579, 312)</td>
                <td>32</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13</td>
                <td>(579, 339)</td>
                <td>28</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>14</td>
                <td>(579, 366)</td>
                <td>22</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15</td>
                <td>(585, 12)</td>
                <td>32</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16</td>
                <td>(585, 39)</td>
                <td>32</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>17</td>
                <td>(585, 66)</td>
                <td>423</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>18</td>
                <td>(585, 93)</td>
                <td>711</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>19</td>
                <td>(585, 120)</td>
                <td>1021</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>20</td>
                <td>(585, 147)</td>
                <td>315</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>21</td>
                <td>(585, 177)</td>
                <td>61</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>22</td>
                <td>(585, 204)</td>
                <td>49</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>23</td>
                <td>(585, 231)</td>
                <td>39</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>24</td>
                <td>(585, 258)</td>
                <td>32</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>25</td>
                <td>(585, 285)</td>
                <td>65</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>26</td>
                <td>(585, 312)</td>
                <td>167</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>27</td>
                <td>(585, 339)</td>
                <td>42</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>28</td>
                <td>(585, 366)</td>
                <td>40</td>
            </tr>
            <tr>
                <td>4</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</td>
                <td>(1159, 163)</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_Y</td>
                <td>2487</td>
                <td>1</td>
                <td>(586, 67)</td>
                <td>396</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(586, 94)</td>
                <td>655</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(586, 121)</td>
                <td>919</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(586, 148)</td>
                <td>286</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(586, 178)</td>
                <td>25</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(586, 205)</td>
                <td>16</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(586, 232)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(586, 286)</td>
                <td>33</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(586, 313)</td>
                <td>135</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(586, 340)</td>
                <td>10</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11</td>
                <td>(586, 367)</td>
                <td>8</td>
            </tr>
            <tr>
                <td>5</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</td>
                <td>(1154, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td>1044</td>
                <td>1</td>
                <td>(583, 68)</td>
                <td>316</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(583, 95)</td>
                <td>105</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(583, 122)</td>
                <td>304</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(583, 149)</td>
                <td>319</td>
            </tr>
            <tr>
                <td>6</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0</td>
                <td>(1155, 162)</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_Y</td>
                <td>878</td>
                <td>1</td>
                <td>(586, 68)</td>
                <td>246</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(586, 95)</td>
                <td>105</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(586, 122)</td>
                <td>251</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(586, 149)</td>
                <td>276</td>
            </tr>
            <tr>
                <td>7</td>
                <td>I_1/U0</td>
                <td>(1156, 162)</td>
                <td>I_1/U0_Y</td>
                <td>251</td>
                <td>1</td>
                <td>(576, 94)</td>
                <td>76</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(576, 121)</td>
                <td>3</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(582, 67)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(582, 94)</td>
                <td>165</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(582, 121)</td>
                <td>6</td>
            </tr>
            <tr>
                <td>8</td>
                <td>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0</td>
                <td>(1171, 162)</td>
                <td>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_Y</td>
                <td>181</td>
                <td>1</td>
                <td>(1751, 204)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1751, 312)</td>
                <td>168</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1751, 339)</td>
                <td>11</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1751, 366)</td>
                <td>1</td>
            </tr>
            <tr>
                <td>9</td>
                <td>Transceiver_Main_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0</td>
                <td>(1167, 162)</td>
                <td>Transceiver_Main_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0_Y</td>
                <td>4</td>
                <td>1</td>
                <td>(1750, 341)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1750, 368)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>10</td>
                <td>I_2/U0</td>
                <td>(1164, 162)</td>
                <td>I_2/U0_Y</td>
                <td>3</td>
                <td>1</td>
                <td>(1740, 12)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1740, 93)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>11</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_GB0</td>
                <td>(1164, 163)</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_gbs_1</td>
                <td>3</td>
                <td>1</td>
                <td>(1747, 12)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1747, 177)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1747, 366)</td>
                <td>1</td>
            </tr>
            <tr>
                <td>12</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0</td>
                <td>(1166, 163)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1</td>
                <td>2</td>
                <td/>
                <td>(1742, 206)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>13</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</td>
                <td>(1152, 162)</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_Y</td>
                <td>1</td>
                <td/>
                <td>(576, 12)</td>
                <td>1</td>
            </tr>
            <tr>
                <td>14</td>
                <td>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0</td>
                <td>(1168, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_Y</td>
                <td>1</td>
                <td/>
                <td>(1740, 13)</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Clock Signals Summary</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>The number of clock signals through  H-Chip Global resources</td>
                <td>7</td>
            </tr>
            <tr>
                <td>The number of clock signals through     Row Global resources</td>
                <td>83</td>
            </tr>
            <tr>
                <td>The number of clock signals through  Sector Global resources</td>
                <td>541</td>
            </tr>
            <tr>
                <td>The number of clock signals through Cluster Global resources</td>
                <td>3492</td>
            </tr>
        </table>
        <p/>
        <h2>Warning: Local Clock Nets</h2>
        <p>The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing are more susceptible to noise than those using dedicated global resources. Microchip recommends promoting these signals to dedicated global resources.
</p>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> Driving Net </th>
                <th> To </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_3</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:CLK</td>
            </tr>
            <tr>
                <td>2</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/N_3</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:CLK</td>
            </tr>
        </table>
    </body>
</html>
