<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v</a>
defines: 
time_elapsed: 1.304s
ram usage: 45660 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpgg6tlpot/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:2</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:2</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:2</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpgg6tlpot/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpgg6tlpot/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpgg6tlpot/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v</a>, line:2, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:10
       |vpiFullName:work@test
       |vpiStmt:
       \_sys_func_call: ($display), line:11
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:11
           |vpiConstType:6
           |vpiDecompile:&#34;b = [%b %b]&#34;
           |vpiSize:13
           |STRING:&#34;b = [%b %b]&#34;
         |vpiArgument:
         \_bit_select: (b), line:11
           |vpiName:b
           |vpiIndex:
           \_constant: , line:11
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiArgument:
         \_bit_select: (b), line:11
           |vpiName:b
           |vpiIndex:
           \_constant: , line:11
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiContAssign:
   \_cont_assign: , line:4
     |vpiRhs:
     \_constant: , line:4
       |vpiConstType:3
       |vpiDecompile:4&#39;d0
       |BIN:4&#39;d0
     |vpiLhs:
     \_ref_obj: (a), line:4
       |vpiName:a
       |vpiFullName:work@test.a
   |vpiContAssign:
   \_cont_assign: , line:8
     |vpiRhs:
     \_sys_func_call: ($signed), line:8
       |vpiName:$signed
       |vpiArgument:
       \_ref_obj: (a), line:8
         |vpiName:a
     |vpiLhs:
     \_bit_select: (b), line:8
       |vpiName:b
       |vpiFullName:work@test.b
       |vpiIndex:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (a), line:4
     |vpiName:a
     |vpiFullName:work@test.a
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (b), line:6
     |vpiName:b
     |vpiFullName:work@test.b
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v</a>, line:2
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (a), line:4, parent:work@test
     |vpiName:a
     |vpiFullName:work@test.a
     |vpiNetType:1
     |vpiRange:
     \_range: , line:4
       |vpiLeftRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (b), line:6, parent:work@test
     |vpiName:b
     |vpiFullName:work@test.b
     |vpiNetType:1
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object: \work_test of type 32
Object:  of type 8
Object: \a of type 608
Object:  of type 7
Object:  of type 8
Object: \b of type 106
Object:  of type 7
Object: \$signed of type 56
Object: \a of type 608
Object:  of type 24
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \b of type 106
Object:  of type 7
Object: \b of type 106
Object:  of type 7
Object: \a of type 36
Object: \b of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31aef40] str=&#39;\work_test&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:4</a>.0-4.0&gt; [0x31b95b0] str=&#39;\a&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:4</a>.0-4.0&gt; [0x31b98d0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:4</a>.0-4.0&gt; [0x31b9df0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:4</a>.0-4.0&gt; [0x31ba0f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:6</a>.0-6.0&gt; [0x31b9fd0] str=&#39;\b&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:4</a>.0-4.0&gt; [0x31b4e80]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:4</a>.0-4.0&gt; [0x31b4fa0] str=&#39;\a&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:4</a>.0-4.0&gt; [0x31b5280] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:8</a>.0-8.0&gt; [0x31b5160]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:8</a>.0-8.0&gt; [0x31b5410] str=&#39;\b&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:8</a>.0-8.0&gt; [0x31b5580]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:8</a>.0-8.0&gt; [0x31b56f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_TO_SIGNED &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:8</a>.0-8.0&gt; [0x31b58a0] str=&#39;\$signed&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:8</a>.0-8.0&gt; [0x31b5a00] str=&#39;\a&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31b5be0]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:10</a>.0-10.0&gt; [0x31b5d00]
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:11</a>.0-11.0&gt; [0x31b5e20] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:11</a>.0-11.0&gt; [0x31b6290] str=&#39;&#34;b = [%b %b]&#34;&#39; bits=&#39;00100010011000100010000000111101001000000101101100100101011000100010000000100101011000100101110100100010&#39;(104) range=[103:0] int=627203362
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:11</a>.0-11.0&gt; [0x31b60b0] str=&#39;\b&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:11</a>.0-11.0&gt; [0x31b6650]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:11</a>.0-11.0&gt; [0x31b6810] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:11</a>.0-11.0&gt; [0x31b6a40] str=&#39;\b&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:11</a>.0-11.0&gt; [0x31b6b60]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:11</a>.0-11.0&gt; [0x31b6cf0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
<a href="../../../../third_party/tests/ivtest/ivltests/br1008.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/br1008.v:11</a>: ERROR: System task `$display&#39; called with invalid/unsupported format specifier.

</pre>
</body>