// Seed: 1890533322
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  assign module_1.id_13 = 0;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_15;
  ;
endmodule
module module_1 #(
    parameter id_18 = 32'd71,
    parameter id_3  = 32'd73,
    parameter id_4  = 32'd31,
    parameter id_6  = 32'd81
) (
    input tri0 id_0,
    input tri1 id_1,
    output wand id_2,
    input tri _id_3,
    input wand _id_4,
    input wand id_5,
    input tri0 _id_6,
    input tri0 id_7,
    input supply0 id_8,
    input tri1 id_9,
    output wor id_10,
    output tri id_11,
    output wire id_12,
    output uwire id_13,
    input wand id_14
);
  assign id_2 = -1;
  localparam id_16 = 1;
  logic [-1 'h0 : id_6] id_17;
  wire _id_18[id_4 : -1];
  module_0 modCall_1 (
      id_16,
      id_17,
      id_17,
      id_16,
      id_16,
      id_16,
      id_17,
      id_17,
      id_17,
      id_16,
      id_16,
      id_16,
      id_17,
      id_16
  );
  wire id_19;
  logic [id_4 : id_18] id_20;
  ;
  logic id_21;
  ;
  assign id_21[id_3] = !-1;
  wire [1 : -1 'd0] id_22;
endmodule
