// Seed: 3365271730
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_7;
  initial begin
    id_4 <= 1;
    casez (1)
      id_5: id_6 <= id_4 ^ id_5 == 1;
      1'h0 & id_2[1]: begin
        id_1 <= {id_3, ""};
        id_1 <= 1;
        id_7 = 1;
        id_4 <= id_6;
        id_5 <= id_5[1];
      end
    endcase
    id_4 <= 1;
  end
  logic id_8;
  logic id_9 (
      1,
      id_1,
      id_3
  );
endmodule
