Analysis & Elaboration report for ASIP
Sun Jun 21 15:34:14 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |Top_Fetch_TB
  5. Parameter Settings for User Entity Instance: TOP:uut
  6. Parameter Settings for User Entity Instance: TOP:uut|IF:fetch
  7. Parameter Settings for User Entity Instance: TOP:uut|IF:fetch|Mux2_PC:mux_pc
  8. Parameter Settings for User Entity Instance: TOP:uut|IF:fetch|pc_register:pc_reg
  9. Parameter Settings for User Entity Instance: TOP:uut|IF:fetch|Instruction_Mem:instruction_mem
 10. Parameter Settings for User Entity Instance: TOP:uut|IF:fetch|plus_1:plus_pc
 11. Parameter Settings for User Entity Instance: TOP:uut|IFID_Pipe:ifid_pipe
 12. Analysis & Elaboration Settings
 13. Port Connectivity Checks: "TOP:uut|IFID_Pipe:ifid_pipe"
 14. Port Connectivity Checks: "TOP:uut|IF:fetch"
 15. Port Connectivity Checks: "TOP:uut"
 16. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sun Jun 21 15:34:14 2020       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; ASIP                                        ;
; Top-level Entity Name         ; Top_Fetch_TB                                ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Top_Fetch_TB ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; ARQ            ; 16    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:uut ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; ARQ            ; 16    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:uut|IF:fetch ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; ARQ            ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:uut|IF:fetch|Mux2_PC:mux_pc ;
+------------------+-------+---------------------------------------------------+
; Parameter Name   ; Value ; Type                                              ;
+------------------+-------+---------------------------------------------------+
; MEMORY_ADDR_SIZE ; 13    ; Signed Integer                                    ;
+------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:uut|IF:fetch|pc_register:pc_reg ;
+------------------+-------+-------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                  ;
+------------------+-------+-------------------------------------------------------+
; MEMORY_ADDR_SIZE ; 13    ; Signed Integer                                        ;
+------------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:uut|IF:fetch|Instruction_Mem:instruction_mem ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; ARQ            ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:uut|IF:fetch|plus_1:plus_pc ;
+------------------+-------+---------------------------------------------------+
; Parameter Name   ; Value ; Type                                              ;
+------------------+-------+---------------------------------------------------+
; MEMORY_ADDR_SIZE ; 13    ; Signed Integer                                    ;
+------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:uut|IFID_Pipe:ifid_pipe ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; ARQ            ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Top_Fetch_TB       ; ASIP               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "TOP:uut|IFID_Pipe:ifid_pipe" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; stop ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "TOP:uut|IF:fetch" ;
+-------+-------+----------+-------------------+
; Port  ; Type  ; Severity ; Details           ;
+-------+-------+----------+-------------------+
; pc_en ; Input ; Info     ; Stuck at VCC      ;
+-------+-------+----------+-------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TOP:uut"                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; instr_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jun 21 15:33:49 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ASIP -c ASIP --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file wb/wb.sv
    Info (12023): Found entity 1: WB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/WB/WB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/if_tb.sv
    Info (12023): Found entity 1: IF_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/IF_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipes/ifid_pipe.sv
    Info (12023): Found entity 1: IFID_Pipe File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/IFID_Pipe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if/plus_1.sv
    Info (12023): Found entity 1: plus_1 File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/plus_1.sv Line: 1
Warning (10261): Verilog HDL Event Control warning at pc_register.sv(11): Event Control contains a complex event expression File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_register.sv Line: 11
Warning (10261): Verilog HDL Event Control warning at pc_register.sv(16): Event Control contains a complex event expression File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_register.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file if/pc_register.sv
    Info (12023): Found entity 1: pc_register File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if/mux2_pc.sv
    Info (12023): Found entity 1: Mux2_PC File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Mux2_PC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if/if.sv
    Info (12023): Found entity 1: IF File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file im/tb_data_memory.sv
    Info (12023): Found entity 1: tb_data_memory File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/tb_data_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file im/mux2_im.sv
    Info (12023): Found entity 1: Mux2_IM File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/Mux2_IM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file im/im.sv
    Info (12023): Found entity 1: IM File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/IM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file im/datamem.sv
    Info (12023): Found entity 1: dataMem File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/dataMem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/modexp_tb.sv
    Info (12023): Found entity 1: ModExp_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/ModExp_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/tb_instruction_mem.v
    Info (12023): Found entity 1: tb_instruction_mem File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/tb_instruction_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: Mux2 File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file zero_extend.sv
    Info (12023): Found entity 1: Zero_Extend File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Zero_Extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: Adder File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_tb.sv
    Info (12023): Found entity 1: Adder_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Adder_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exe/alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/ALU.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file exe/substraction.sv
    Info (12023): Found entity 1: Substraction File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Substraction.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/subs_tb.sv
    Info (12023): Found entity 1: Subs_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/Subs_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exe/mux4.sv
    Info (12023): Found entity 1: Mux4 File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mux4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/mux4_tb.sv
    Info (12023): Found entity 1: Mux4_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/Mux4_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exe/zero_flag.sv
    Info (12023): Found entity 1: Zero_Flag File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Zero_Flag.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/zero_tb.sv
    Info (12023): Found entity 1: Zero_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/Zero_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/alu_tb.sv
    Info (12023): Found entity 1: ALU_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/ALU_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/mod_tb.sv
    Info (12023): Found entity 1: Mod_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/Mod_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file exe/mod.sv
    Info (12023): Found entity 1: Mod File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file exe/mod_exp.sv
    Info (12023): Found entity 1: Mod_Exp File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod_Exp.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file exe/branch_unit.sv
    Info (12023): Found entity 1: Branch_Unit File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Branch_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/branchunit_tb.sv
    Info (12023): Found entity 1: BranchUnit_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/BranchUnit_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id/instr_decoder.sv
    Info (12023): Found entity 1: Instr_Decoder File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/Instr_Decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if/instruction_mem.sv
    Info (12023): Found entity 1: Instruction_Mem File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id/register_bank.sv
    Info (12023): Found entity 1: Register_Bank File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/Register_Bank.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/regbank_tb.sv
    Info (12023): Found entity 1: RegBank_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/RegBank_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id/id.sv
    Info (12023): Found entity 1: ID File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/ID.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/id_tb.sv
    Info (12023): Found entity 1: ID_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/ID_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/instrdec_tb.sv
    Info (12023): Found entity 1: InstrDec_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/InstrDec_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exe/exe.sv
    Info (12023): Found entity 1: EXE File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/EXE.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/exe_tb.sv
    Info (12023): Found entity 1: EXE_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/EXE_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/ifid_tb.sv
    Info (12023): Found entity 1: IFID_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/IFID_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pipes/idexe_pipe.sv
    Info (12023): Found entity 1: IDEXE_Pipe File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/IDEXE_Pipe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/idexe_tb.sv
    Info (12023): Found entity 1: IDEXE_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/IDEXE_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pipes/exemem_pipe.sv
    Info (12023): Found entity 1: EXEMEM_Pipe File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/EXEMEM_Pipe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/exemem_tb.sv
    Info (12023): Found entity 1: EXEMEM_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/EXEMEM_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pipes/memwb_pipe.sv
    Info (12023): Found entity 1: MEMWB_Pipe File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/MEMWB_Pipe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/memwb_tb.sv
    Info (12023): Found entity 1: MEMWB_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/MEMWB_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file id/control_unit.sv
    Info (12023): Found entity 1: Control_Unit File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/Control_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/cntrlunit_tb.sv
    Info (12023): Found entity 1: CntrlUnit_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/CntrlUnit_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: TOP File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/TOP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/top_tb.sv
    Info (12023): Found entity 1: TOP_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/TOP_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file top_tb/top_fetch_tb.sv
    Info (12023): Found entity 1: Top_Fetch_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/TOP_tb/Top_Fetch_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_tb/top_id_tb.sv
    Info (12023): Found entity 1: Top_ID_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/TOP_tb/Top_ID_TB.sv Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at IF.sv(3): Parameter Declaration in module "IF" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv Line: 3
Warning (10222): Verilog HDL Parameter Declaration warning at Instruction_Mem.sv(2): Parameter Declaration in module "Instruction_Mem" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv Line: 2
Warning (10222): Verilog HDL Parameter Declaration warning at TOP.sv(5): Parameter Declaration in module "TOP" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/TOP.sv Line: 5
Info (12127): Elaborating entity "Top_Fetch_TB" for the top level hierarchy
Warning (10755): Verilog HDL warning at Top_Fetch_TB.sv(17): assignments to clk create a combinational loop File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/TOP_tb/Top_Fetch_TB.sv Line: 17
Info (12128): Elaborating entity "TOP" for hierarchy "TOP:uut" File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/TOP_tb/Top_Fetch_TB.sv Line: 8
Info (12128): Elaborating entity "IF" for hierarchy "TOP:uut|IF:fetch" File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/TOP.sv Line: 36
Info (12128): Elaborating entity "Mux2_PC" for hierarchy "TOP:uut|IF:fetch|Mux2_PC:mux_pc" File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv Line: 12
Info (12128): Elaborating entity "pc_register" for hierarchy "TOP:uut|IF:fetch|pc_register:pc_reg" File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv Line: 13
Info (12128): Elaborating entity "Instruction_Mem" for hierarchy "TOP:uut|IF:fetch|Instruction_Mem:instruction_mem" File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv Line: 14
Warning (10850): Verilog HDL warning at Instruction_Mem.sv(7): number of words (12) in memory file does not match the number of elements in the address range [0:8191] File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv Line: 7
Warning (10030): Net "memory.data_a" at Instruction_Mem.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv Line: 4
Warning (10030): Net "memory.waddr_a" at Instruction_Mem.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv Line: 4
Warning (10030): Net "memory.we_a" at Instruction_Mem.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv Line: 4
Info (12128): Elaborating entity "plus_1" for hierarchy "TOP:uut|IF:fetch|plus_1:plus_pc" File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv Line: 15
Warning (10230): Verilog HDL assignment warning at plus_1.sv(6): truncated value with size 32 to match size of target (13) File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/plus_1.sv Line: 6
Info (12128): Elaborating entity "IFID_Pipe" for hierarchy "TOP:uut|IFID_Pipe:ifid_pipe" File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/TOP.sv Line: 37
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/TOP_tb/Top_Fetch_TB.sv Line: 4
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4779 megabytes
    Info: Processing ended: Sun Jun 21 15:34:14 2020
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:50


