read_verilog ../top_mem_slice_concat.v
prep
simplemap top
synth

