-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2013.3
-- Copyright (C) 2013 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity borderInterpolate is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    p : IN STD_LOGIC_VECTOR (12 downto 0);
    len : IN STD_LOGIC_VECTOR (11 downto 0);
    borderType : IN STD_LOGIC_VECTOR (4 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of borderInterpolate is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_true : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv14_3FFE : STD_LOGIC_VECTOR (13 downto 0) := "11111111111110";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal len_read_reg_409 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_read_reg_416 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_read_reg_416_pp0_it1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_fu_59_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_423 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_cast1_fu_73_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal len_cast1_reg_428 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_1_fu_81_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_433 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_87_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_438 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_438_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_93_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_444 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_99_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_reg_450 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_456 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_462_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_119_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_assign_1_reg_468 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_11_fu_125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_473 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_473_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_fu_137_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_p2_reg_478 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_p2_reg_478_pp0_it1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_p2_reg_478_pp0_it2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_6_fu_165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_485 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p_fu_170_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_p_reg_491 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_p_reg_491_pp0_it2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_9_fu_179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_496 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_2_fu_205_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_assign_2_reg_501 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp2_fu_250_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp2_reg_506 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp6_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_reg_511 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_reg_516 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_reg_522 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp16_demorgan_fu_291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp16_demorgan_reg_527 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp31_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp31_reg_533 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp20_fu_341_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp20_reg_538 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp22_fu_348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp22_reg_543 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp24_fu_352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp24_reg_548 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp28_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp28_reg_553 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp30_fu_371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp30_reg_558 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_81_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_temp: signed (13-1 downto 0);
    signal rev_fu_67_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_3_fu_131_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal len_cast1_cast_fu_145_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_fu_148_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_assign_fu_154_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_9_fu_179_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_p_fu_170_p3_temp: signed (13-1 downto 0);
    signal tmp_12_fu_184_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_13_fu_195_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_12_cast_fu_191_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_assign_2_fu_205_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_13_fu_195_p2_temp: signed (13-1 downto 0);
    signal p_p2_cast_cast_fu_211_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_17_fu_223_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_16_cast_cast_fu_219_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_1_not_fu_235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_250_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_assign_fu_154_p3_temp: signed (13-1 downto 0);
    signal p_assign_4_fu_229_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp5_demorgan_fu_258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p3_fu_305_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sel_tmp10_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_322_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp2_reg_506_temp: signed (14-1 downto 0);
    signal sel_tmp18_demorgan_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_322_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp19_fu_333_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_p3_fu_305_p3_temp: signed (13-1 downto 0);
    signal sel_tmp20_fu_341_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_reg_ppstg_p_read_reg_416_pp0_it1_temp: signed (13-1 downto 0);
    signal sel_tmp19_fu_333_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp26_fu_356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp27_fu_361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp25_fu_388_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_reg_ppstg_p_p_reg_491_pp0_it2_temp: signed (13-1 downto 0);
    signal sel_tmp23_fu_382_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp25_fu_388_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_p2_cast1_cast_fu_379_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp29_fu_395_p3 : STD_LOGIC_VECTOR (14 downto 0);


begin




    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                ap_reg_ppstg_or_cond_reg_438_pp0_it1 <= or_cond_reg_438;
                ap_reg_ppstg_p_p2_reg_478_pp0_it1 <= p_p2_reg_478;
                ap_reg_ppstg_p_p2_reg_478_pp0_it2 <= ap_reg_ppstg_p_p2_reg_478_pp0_it1;
                ap_reg_ppstg_p_p_reg_491_pp0_it2 <= p_p_reg_491;
                ap_reg_ppstg_p_read_reg_416_pp0_it1 <= p_read_reg_416;
                ap_reg_ppstg_tmp_11_reg_473_pp0_it1 <= tmp_11_reg_473;
                ap_reg_ppstg_tmp_7_reg_462_pp0_it1 <= tmp_7_reg_462;
                len_cast1_reg_428(0) <= len_cast1_fu_73_p1(0);
    len_cast1_reg_428(1) <= len_cast1_fu_73_p1(1);
    len_cast1_reg_428(2) <= len_cast1_fu_73_p1(2);
    len_cast1_reg_428(3) <= len_cast1_fu_73_p1(3);
    len_cast1_reg_428(4) <= len_cast1_fu_73_p1(4);
    len_cast1_reg_428(5) <= len_cast1_fu_73_p1(5);
    len_cast1_reg_428(6) <= len_cast1_fu_73_p1(6);
    len_cast1_reg_428(7) <= len_cast1_fu_73_p1(7);
    len_cast1_reg_428(8) <= len_cast1_fu_73_p1(8);
    len_cast1_reg_428(9) <= len_cast1_fu_73_p1(9);
    len_cast1_reg_428(10) <= len_cast1_fu_73_p1(10);
    len_cast1_reg_428(11) <= len_cast1_fu_73_p1(11);
                len_read_reg_409 <= len;
                or_cond_reg_438 <= or_cond_fu_87_p2;
                p_assign_1_reg_468 <= p_assign_1_fu_119_p2;
                p_p2_reg_478 <= p_p2_fu_137_p3;
                p_p_reg_491 <= p_p_fu_170_p3;
                p_read_reg_416 <= p;
                sel_tmp16_demorgan_reg_527 <= sel_tmp16_demorgan_fu_291_p2;
                sel_tmp20_reg_538 <= sel_tmp20_fu_341_p3;
                sel_tmp22_reg_543 <= sel_tmp22_fu_348_p2;
                sel_tmp24_reg_548 <= sel_tmp24_fu_352_p2;
                sel_tmp28_reg_553 <= sel_tmp28_fu_366_p2;
                sel_tmp30_reg_558 <= sel_tmp30_fu_371_p2;
                sel_tmp6_reg_511 <= sel_tmp6_fu_268_p2;
                sel_tmp8_reg_516 <= sel_tmp8_fu_279_p2;
                tmp31_reg_533 <= tmp31_fu_296_p2;
                tmp_11_reg_473 <= tmp_11_fu_125_p2;
                tmp_1_reg_433 <= tmp_1_fu_81_p2;
                tmp_2_reg_444 <= tmp_2_fu_93_p2;
                tmp_5_reg_456 <= tmp_5_fu_107_p2;
                tmp_6_reg_485 <= tmp_6_fu_165_p2;
                tmp_7_reg_462 <= tmp_7_fu_113_p2;
                tmp_85_reg_450 <= p(12 downto 12);
                tmp_9_reg_496 <= tmp_9_fu_179_p2;
                tmp_reg_423 <= p(12 downto 12);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (or_cond_reg_438 = ap_const_lv1_0))) then
                p_assign_2_reg_501 <= p_assign_2_fu_205_p2;
                sel_tmp2_reg_506 <= sel_tmp2_fu_250_p3;
                sel_tmp9_reg_522 <= sel_tmp9_fu_285_p2;
            end if;
        end if;
    end process;
    len_cast1_reg_428(13 downto 12) <= "00";
    ap_return <= 
        p_p2_cast1_cast_fu_379_p1 when (sel_tmp30_reg_558(0) = '1') else 
        sel_tmp29_fu_395_p3;
    len_cast1_cast_fu_145_p1 <= std_logic_vector(resize(unsigned(len_read_reg_409),13));
    len_cast1_fu_73_p1 <= std_logic_vector(resize(unsigned(len),14));
    or_cond_fu_87_p2 <= (tmp_1_fu_81_p2 and rev_fu_67_p2);
    p_assign_1_fu_119_p2 <= (p xor ap_const_lv13_1FFF);
    
    tmp_13_fu_195_p2_temp <= signed(tmp_13_fu_195_p2);
    p_assign_2_fu_205_p1 <= std_logic_vector(resize(tmp_13_fu_195_p2_temp,15));

    p_assign_2_fu_205_p2 <= std_logic_vector(unsigned(tmp_12_cast_fu_191_p1) + unsigned(p_assign_2_fu_205_p1));
    p_assign_3_fu_131_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(p));
    p_assign_4_fu_229_p2 <= std_logic_vector(unsigned(tmp_17_fu_223_p2) + unsigned(tmp_16_cast_cast_fu_219_p1));
    p_assign_fu_154_p3 <= 
        ap_const_lv13_0 when (tmp_85_reg_450(0) = '1') else 
        tmp_4_fu_148_p2;
    p_p2_cast1_cast_fu_379_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_p_p2_reg_478_pp0_it2),15));
    p_p2_cast_cast_fu_211_p1 <= std_logic_vector(resize(unsigned(p_p2_reg_478),14));
    p_p2_fu_137_p3 <= 
        p_assign_3_fu_131_p2 when (tmp_85_fu_99_p3(0) = '1') else 
        p;
    p_p3_fu_305_p3 <= 
        ap_const_lv13_1FFF when (ap_reg_ppstg_tmp_11_reg_473_pp0_it1(0) = '1') else 
        ap_reg_ppstg_p_read_reg_416_pp0_it1;
    p_p_fu_170_p3 <= 
        p_assign_1_reg_468 when (tmp_85_reg_450(0) = '1') else 
        p_read_reg_416;
    rev_fu_67_p2 <= (tmp_fu_59_p3 xor ap_const_lv1_1);
    sel_tmp10_fu_318_p2 <= (sel_tmp8_reg_516 and sel_tmp9_reg_522);
    
    sel_tmp2_reg_506_temp <= signed(sel_tmp2_reg_506);
    sel_tmp11_fu_322_p2 <= std_logic_vector(resize(sel_tmp2_reg_506_temp,15));

    sel_tmp11_fu_322_p3 <= 
        p_assign_2_reg_501 when (sel_tmp10_fu_318_p2(0) = '1') else 
        sel_tmp11_fu_322_p2;
    sel_tmp16_demorgan_fu_291_p2 <= (sel_tmp5_demorgan_fu_258_p2 or tmp_5_reg_456);
    sel_tmp18_demorgan_fu_329_p2 <= (sel_tmp16_demorgan_reg_527 or ap_reg_ppstg_tmp_7_reg_462_pp0_it1);
    
    p_p3_fu_305_p3_temp <= signed(p_p3_fu_305_p3);
    sel_tmp19_fu_333_p2 <= std_logic_vector(resize(p_p3_fu_305_p3_temp,15));

    sel_tmp19_fu_333_p3 <= 
        sel_tmp11_fu_322_p3 when (sel_tmp18_demorgan_fu_329_p2(0) = '1') else 
        sel_tmp19_fu_333_p2;
    sel_tmp1_fu_245_p2 <= (tmp_2_reg_444 and sel_tmp_fu_240_p2);
    
    ap_reg_ppstg_p_read_reg_416_pp0_it1_temp <= signed(ap_reg_ppstg_p_read_reg_416_pp0_it1);
    sel_tmp20_fu_341_p1 <= std_logic_vector(resize(ap_reg_ppstg_p_read_reg_416_pp0_it1_temp,15));

    sel_tmp20_fu_341_p3 <= 
        sel_tmp20_fu_341_p1 when (ap_reg_ppstg_or_cond_reg_438_pp0_it1(0) = '1') else 
        sel_tmp19_fu_333_p3;
    sel_tmp22_fu_348_p2 <= (sel_tmp6_reg_511 and tmp_6_reg_485);
    sel_tmp23_fu_382_p3 <= 
        ap_const_lv15_0 when (sel_tmp22_reg_543(0) = '1') else 
        sel_tmp20_reg_538;
    sel_tmp24_fu_352_p2 <= (sel_tmp8_reg_516 and tmp_9_reg_496);
    
    ap_reg_ppstg_p_p_reg_491_pp0_it2_temp <= signed(ap_reg_ppstg_p_p_reg_491_pp0_it2);
    sel_tmp25_fu_388_p1 <= std_logic_vector(resize(ap_reg_ppstg_p_p_reg_491_pp0_it2_temp,15));

    sel_tmp25_fu_388_p3 <= 
        sel_tmp25_fu_388_p1 when (sel_tmp24_reg_548(0) = '1') else 
        sel_tmp23_fu_382_p3;
    sel_tmp26_fu_356_p2 <= (sel_tmp16_demorgan_reg_527 xor ap_const_lv1_1);
    sel_tmp27_fu_361_p2 <= (ap_reg_ppstg_tmp_7_reg_462_pp0_it1 and sel_tmp26_fu_356_p2);
    sel_tmp28_fu_366_p2 <= (sel_tmp27_fu_361_p2 and tmp_6_reg_485);
    sel_tmp29_fu_395_p3 <= 
        ap_const_lv15_0 when (sel_tmp28_reg_553(0) = '1') else 
        sel_tmp25_fu_388_p3;
    
    p_assign_fu_154_p3_temp <= signed(p_assign_fu_154_p3);
    sel_tmp2_fu_250_p1 <= std_logic_vector(resize(p_assign_fu_154_p3_temp,14));

    sel_tmp2_fu_250_p3 <= 
        sel_tmp2_fu_250_p1 when (sel_tmp1_fu_245_p2(0) = '1') else 
        p_assign_4_fu_229_p2;
    sel_tmp30_fu_371_p2 <= (tmp31_reg_533 and sel_tmp27_fu_361_p2);
    sel_tmp5_demorgan_fu_258_p2 <= (or_cond_reg_438 or tmp_2_reg_444);
    sel_tmp5_fu_262_p2 <= (sel_tmp5_demorgan_fu_258_p2 xor ap_const_lv1_1);
    sel_tmp6_fu_268_p2 <= (tmp_5_reg_456 and sel_tmp5_fu_262_p2);
    sel_tmp7_fu_273_p2 <= (tmp_6_fu_165_p2 xor ap_const_lv1_1);
    sel_tmp8_fu_279_p2 <= (sel_tmp6_fu_268_p2 and sel_tmp7_fu_273_p2);
    sel_tmp9_fu_285_p2 <= (tmp_9_fu_179_p2 xor ap_const_lv1_1);
    sel_tmp_fu_240_p2 <= (tmp_reg_423 or tmp_1_not_fu_235_p2);
    tmp31_fu_296_p2 <= (tmp_15_fu_214_p2 and sel_tmp7_fu_273_p2);
    tmp_11_fu_125_p2 <= "1" when (borderType = ap_const_lv5_0) else "0";
    tmp_12_cast_fu_191_p1 <= std_logic_vector(resize(unsigned(tmp_12_fu_184_p3),15));
    tmp_12_fu_184_p3 <= (len_read_reg_409 & ap_const_lv1_0);
    tmp_13_fu_195_p2 <= (p_p_fu_170_p3 xor ap_const_lv13_1FFF);
    tmp_15_fu_214_p2 <= "1" when (unsigned(p_p2_reg_478) < unsigned(len_cast1_cast_fu_145_p1)) else "0";
    tmp_16_cast_cast_fu_219_p1 <= std_logic_vector(resize(unsigned(tmp_12_fu_184_p3),14));
    tmp_17_fu_223_p2 <= std_logic_vector(unsigned(ap_const_lv14_3FFE) - unsigned(p_p2_cast_cast_fu_211_p1));
    
    p_temp <= signed(p);
    tmp_1_fu_81_p0 <= std_logic_vector(resize(p_temp,14));

    tmp_1_fu_81_p2 <= "1" when (signed(tmp_1_fu_81_p0) < signed(len_cast1_fu_73_p1)) else "0";
    tmp_1_not_fu_235_p2 <= (tmp_1_reg_433 xor ap_const_lv1_1);
    tmp_2_fu_93_p2 <= "1" when (borderType = ap_const_lv5_1) else "0";
    tmp_4_fu_148_p2 <= std_logic_vector(unsigned(len_cast1_cast_fu_145_p1) + unsigned(ap_const_lv13_1FFF));
    tmp_5_fu_107_p2 <= "1" when (borderType = ap_const_lv5_2) else "0";
    tmp_6_fu_165_p2 <= "1" when (len_read_reg_409 = ap_const_lv12_1) else "0";
    tmp_7_fu_113_p2 <= "1" when (borderType = ap_const_lv5_4) else "0";
    tmp_85_fu_99_p3 <= p(12 downto 12);
    
    p_p_fu_170_p3_temp <= signed(p_p_fu_170_p3);
    tmp_9_fu_179_p0 <= std_logic_vector(resize(p_p_fu_170_p3_temp,14));

    tmp_9_fu_179_p2 <= "1" when (signed(tmp_9_fu_179_p0) < signed(len_cast1_reg_428)) else "0";
    tmp_fu_59_p3 <= p(12 downto 12);
end behav;
