TimeQuest Timing Analyzer report for multi2consigno
Thu Oct 30 15:01:23 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'CLK'
 29. Slow 1200mV 0C Model Hold: 'CLK'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'CLK'
 44. Fast 1200mV 0C Model Hold: 'CLK'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Progagation Delay
 59. Minimum Progagation Delay
 60. Board Trace Model Assignments
 61. Input Transition Times
 62. Slow Corner Signal Integrity Metrics
 63. Fast Corner Signal Integrity Metrics
 64. Setup Transfers
 65. Hold Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; multi2consigno                                                    ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C120F780C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 438.02 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -1.283 ; -3.093             ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.597 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -13.280                          ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                ;
+--------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -1.283 ; SYNTHESIZED_WIRE_26~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 1.000        ; -0.079     ; 2.202      ;
; -1.135 ; SYNTHESIZED_WIRE_21~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 1.000        ; -0.079     ; 2.054      ;
; -1.134 ; SYNTHESIZED_WIRE_22~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 1.000        ; -0.079     ; 2.053      ;
; -0.943 ; SYNTHESIZED_WIRE_24~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 1.000        ; -0.079     ; 1.862      ;
; -0.742 ; SYNTHESIZED_WIRE_22~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.334      ; 2.074      ;
; -0.714 ; SYNTHESIZED_WIRE_22~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.334      ; 2.046      ;
; -0.645 ; SYNTHESIZED_WIRE_21~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.334      ; 1.977      ;
; -0.569 ; SYNTHESIZED_WIRE_26~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.334      ; 1.901      ;
; -0.551 ; SYNTHESIZED_WIRE_21~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.334      ; 1.883      ;
; -0.541 ; SYNTHESIZED_WIRE_26~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.334      ; 1.873      ;
; -0.527 ; SYNTHESIZED_WIRE_24~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.334      ; 1.859      ;
; -0.354 ; SYNTHESIZED_WIRE_26~_emulated ; Out0~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.334      ; 1.686      ;
; -0.344 ; SYNTHESIZED_WIRE_24~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.334      ; 1.676      ;
; -0.224 ; SYNTHESIZED_WIRE_21~_emulated ; Out0~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.334      ; 1.556      ;
+--------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                ;
+-------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.597 ; SYNTHESIZED_WIRE_21~_emulated ; Out0~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.510      ; 1.293      ;
; 0.766 ; SYNTHESIZED_WIRE_26~_emulated ; Out0~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.510      ; 1.462      ;
; 0.810 ; SYNTHESIZED_WIRE_24~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.510      ; 1.506      ;
; 0.810 ; SYNTHESIZED_WIRE_24~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.510      ; 1.506      ;
; 0.839 ; SYNTHESIZED_WIRE_21~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.510      ; 1.535      ;
; 0.924 ; SYNTHESIZED_WIRE_26~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.510      ; 1.620      ;
; 0.925 ; SYNTHESIZED_WIRE_26~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.510      ; 1.621      ;
; 0.934 ; SYNTHESIZED_WIRE_21~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.199      ;
; 0.947 ; SYNTHESIZED_WIRE_22~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.510      ; 1.643      ;
; 0.971 ; SYNTHESIZED_WIRE_21~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.510      ; 1.667      ;
; 1.055 ; SYNTHESIZED_WIRE_22~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.510      ; 1.751      ;
; 1.181 ; SYNTHESIZED_WIRE_22~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.446      ;
; 1.384 ; SYNTHESIZED_WIRE_24~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.649      ;
; 1.427 ; SYNTHESIZED_WIRE_26~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.692      ;
+-------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; Out0~reg0_emulated                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; Out1~reg0_emulated                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; Out2~reg0_emulated                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; Out3~reg0_emulated                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; SYNTHESIZED_WIRE_21~_emulated     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; SYNTHESIZED_WIRE_22~_emulated     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; SYNTHESIZED_WIRE_24~_emulated     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; SYNTHESIZED_WIRE_26~_emulated     ;
; 0.253  ; 0.441        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Out0~reg0_emulated                ;
; 0.253  ; 0.441        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Out1~reg0_emulated                ;
; 0.253  ; 0.441        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Out2~reg0_emulated                ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Out3~reg0_emulated                ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_21~_emulated     ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_22~_emulated     ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_24~_emulated     ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_26~_emulated     ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Out3~reg0_emulated                ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_21~_emulated     ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_22~_emulated     ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_24~_emulated     ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_26~_emulated     ;
; 0.338  ; 0.558        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Out0~reg0_emulated                ;
; 0.338  ; 0.558        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Out1~reg0_emulated                ;
; 0.338  ; 0.558        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Out2~reg0_emulated                ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                       ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; Out0~reg0_emulated|clk            ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; Out1~reg0_emulated|clk            ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; Out2~reg0_emulated|clk            ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]         ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk           ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; Out3~reg0_emulated|clk            ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_21~_emulated|clk ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_22~_emulated|clk ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_24~_emulated|clk ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_26~_emulated|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                       ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; Out3~reg0_emulated|clk            ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_21~_emulated|clk ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_22~_emulated|clk ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_24~_emulated|clk ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_26~_emulated|clk ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]         ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|outclk           ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; Out0~reg0_emulated|clk            ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; Out1~reg0_emulated|clk            ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; Out2~reg0_emulated|clk            ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                       ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CLRN      ; CLK        ; 3.831 ; 4.317 ; Rise       ; CLK             ;
; Cin       ; CLK        ; 2.091 ; 2.438 ; Rise       ; CLK             ;
; PRN       ; CLK        ; 3.538 ; 3.791 ; Rise       ; CLK             ;
; a0        ; CLK        ; 1.922 ; 2.272 ; Rise       ; CLK             ;
; a1        ; CLK        ; 1.979 ; 2.320 ; Rise       ; CLK             ;
; b0        ; CLK        ; 2.064 ; 2.408 ; Rise       ; CLK             ;
; b1        ; CLK        ; 2.192 ; 2.514 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CLRN      ; CLK        ; -1.137 ; -1.586 ; Rise       ; CLK             ;
; Cin       ; CLK        ; -0.407 ; -0.752 ; Rise       ; CLK             ;
; PRN       ; CLK        ; -1.794 ; -2.028 ; Rise       ; CLK             ;
; a0        ; CLK        ; -1.430 ; -1.765 ; Rise       ; CLK             ;
; a1        ; CLK        ; -1.513 ; -1.838 ; Rise       ; CLK             ;
; b0        ; CLK        ; -1.594 ; -1.922 ; Rise       ; CLK             ;
; b1        ; CLK        ; -1.715 ; -2.016 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Out0      ; CLK        ; 7.410 ; 7.294 ; Rise       ; CLK             ;
; Out1      ; CLK        ; 7.210 ; 7.118 ; Rise       ; CLK             ;
; Out2      ; CLK        ; 7.236 ; 7.137 ; Rise       ; CLK             ;
; Out3      ; CLK        ; 6.852 ; 6.801 ; Rise       ; CLK             ;
; prueba    ; CLK        ; 7.065 ; 7.043 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Out0      ; CLK        ; 7.173 ; 7.069 ; Rise       ; CLK             ;
; Out1      ; CLK        ; 6.980 ; 6.898 ; Rise       ; CLK             ;
; Out2      ; CLK        ; 7.006 ; 6.918 ; Rise       ; CLK             ;
; Out3      ; CLK        ; 6.658 ; 6.573 ; Rise       ; CLK             ;
; prueba    ; CLK        ; 6.857 ; 6.779 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLRN       ; Out0        ; 8.084 ;       ;       ; 8.400 ;
; CLRN       ; Out1        ; 7.870 ;       ;       ; 8.216 ;
; CLRN       ; Out2        ; 7.881 ;       ;       ; 8.219 ;
; CLRN       ; Out3        ; 8.086 ;       ;       ; 8.453 ;
; CLRN       ; prueba      ; 8.669 ;       ;       ; 9.059 ;
; PRN        ; Out0        ;       ; 7.621 ; 8.044 ;       ;
; PRN        ; Out1        ;       ; 7.437 ; 7.830 ;       ;
; PRN        ; Out2        ;       ; 7.440 ; 7.841 ;       ;
; PRN        ; Out3        ;       ; 7.674 ; 8.046 ;       ;
; PRN        ; prueba      ;       ; 8.280 ; 8.629 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLRN       ; Out0        ; 7.019 ;       ;       ; 7.308 ;
; CLRN       ; Out1        ; 6.822 ;       ;       ; 7.135 ;
; CLRN       ; Out2        ; 6.835 ;       ;       ; 7.141 ;
; CLRN       ; Out3        ; 6.885 ;       ;       ; 7.189 ;
; CLRN       ; prueba      ; 7.429 ;       ;       ; 7.734 ;
; PRN        ; Out0        ;       ; 7.404 ; 7.781 ;       ;
; PRN        ; Out1        ;       ; 7.227 ; 7.576 ;       ;
; PRN        ; Out2        ;       ; 7.230 ; 7.586 ;       ;
; PRN        ; Out3        ;       ; 7.399 ; 7.783 ;       ;
; PRN        ; prueba      ;       ; 7.945 ; 8.320 ;       ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 485.91 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -1.058 ; -2.350            ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.535 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -13.280                         ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                 ;
+--------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -1.058 ; SYNTHESIZED_WIRE_26~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 1.000        ; -0.071     ; 1.986      ;
; -0.946 ; SYNTHESIZED_WIRE_21~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 1.000        ; -0.071     ; 1.874      ;
; -0.926 ; SYNTHESIZED_WIRE_22~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 1.000        ; -0.071     ; 1.854      ;
; -0.744 ; SYNTHESIZED_WIRE_24~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 1.000        ; -0.071     ; 1.672      ;
; -0.559 ; SYNTHESIZED_WIRE_22~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.310      ; 1.868      ;
; -0.528 ; SYNTHESIZED_WIRE_22~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.310      ; 1.837      ;
; -0.458 ; SYNTHESIZED_WIRE_21~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.310      ; 1.767      ;
; -0.402 ; SYNTHESIZED_WIRE_26~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.310      ; 1.711      ;
; -0.383 ; SYNTHESIZED_WIRE_21~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.310      ; 1.692      ;
; -0.371 ; SYNTHESIZED_WIRE_26~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.310      ; 1.680      ;
; -0.359 ; SYNTHESIZED_WIRE_24~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.310      ; 1.668      ;
; -0.205 ; SYNTHESIZED_WIRE_26~_emulated ; Out0~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.310      ; 1.514      ;
; -0.190 ; SYNTHESIZED_WIRE_24~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.310      ; 1.499      ;
; -0.080 ; SYNTHESIZED_WIRE_21~_emulated ; Out0~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.310      ; 1.389      ;
+--------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                 ;
+-------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.535 ; SYNTHESIZED_WIRE_21~_emulated ; Out0~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.468      ; 1.174      ;
; 0.684 ; SYNTHESIZED_WIRE_26~_emulated ; Out0~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.468      ; 1.323      ;
; 0.723 ; SYNTHESIZED_WIRE_24~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.468      ; 1.362      ;
; 0.725 ; SYNTHESIZED_WIRE_24~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.468      ; 1.364      ;
; 0.746 ; SYNTHESIZED_WIRE_21~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.468      ; 1.385      ;
; 0.834 ; SYNTHESIZED_WIRE_26~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.468      ; 1.473      ;
; 0.834 ; SYNTHESIZED_WIRE_26~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.468      ; 1.473      ;
; 0.843 ; SYNTHESIZED_WIRE_21~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.085      ;
; 0.846 ; SYNTHESIZED_WIRE_22~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.468      ; 1.485      ;
; 0.878 ; SYNTHESIZED_WIRE_21~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.468      ; 1.517      ;
; 0.956 ; SYNTHESIZED_WIRE_22~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.468      ; 1.595      ;
; 1.046 ; SYNTHESIZED_WIRE_22~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.288      ;
; 1.243 ; SYNTHESIZED_WIRE_24~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.485      ;
; 1.280 ; SYNTHESIZED_WIRE_26~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.522      ;
+-------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; Out0~reg0_emulated                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; Out1~reg0_emulated                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; Out2~reg0_emulated                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; Out3~reg0_emulated                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; SYNTHESIZED_WIRE_21~_emulated     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; SYNTHESIZED_WIRE_22~_emulated     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; SYNTHESIZED_WIRE_24~_emulated     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; SYNTHESIZED_WIRE_26~_emulated     ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; Out3~reg0_emulated                ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_21~_emulated     ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_22~_emulated     ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_24~_emulated     ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_26~_emulated     ;
; 0.269  ; 0.455        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; Out0~reg0_emulated                ;
; 0.269  ; 0.455        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; Out1~reg0_emulated                ;
; 0.269  ; 0.455        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; Out2~reg0_emulated                ;
; 0.325  ; 0.543        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; Out0~reg0_emulated                ;
; 0.325  ; 0.543        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; Out1~reg0_emulated                ;
; 0.325  ; 0.543        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; Out2~reg0_emulated                ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; Out3~reg0_emulated                ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_21~_emulated     ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_22~_emulated     ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_24~_emulated     ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_26~_emulated     ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                       ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]         ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk           ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; Out3~reg0_emulated|clk            ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_21~_emulated|clk ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_22~_emulated|clk ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_24~_emulated|clk ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_26~_emulated|clk ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; Out0~reg0_emulated|clk            ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; Out1~reg0_emulated|clk            ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; Out2~reg0_emulated|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                       ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; Out0~reg0_emulated|clk            ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; Out1~reg0_emulated|clk            ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; Out2~reg0_emulated|clk            ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; Out3~reg0_emulated|clk            ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_21~_emulated|clk ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_22~_emulated|clk ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_24~_emulated|clk ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_26~_emulated|clk ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]         ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|outclk           ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                       ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CLRN      ; CLK        ; 3.428 ; 3.752 ; Rise       ; CLK             ;
; Cin       ; CLK        ; 1.826 ; 2.087 ; Rise       ; CLK             ;
; PRN       ; CLK        ; 3.099 ; 3.353 ; Rise       ; CLK             ;
; a0        ; CLK        ; 1.692 ; 1.968 ; Rise       ; CLK             ;
; a1        ; CLK        ; 1.743 ; 2.006 ; Rise       ; CLK             ;
; b0        ; CLK        ; 1.821 ; 2.079 ; Rise       ; CLK             ;
; b1        ; CLK        ; 1.939 ; 2.156 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CLRN      ; CLK        ; -0.960 ; -1.298 ; Rise       ; CLK             ;
; Cin       ; CLK        ; -0.293 ; -0.553 ; Rise       ; CLK             ;
; PRN       ; CLK        ; -1.515 ; -1.746 ; Rise       ; CLK             ;
; a0        ; CLK        ; -1.218 ; -1.481 ; Rise       ; CLK             ;
; a1        ; CLK        ; -1.301 ; -1.551 ; Rise       ; CLK             ;
; b0        ; CLK        ; -1.377 ; -1.622 ; Rise       ; CLK             ;
; b1        ; CLK        ; -1.488 ; -1.732 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Out0      ; CLK        ; 6.983 ; 6.829 ; Rise       ; CLK             ;
; Out1      ; CLK        ; 6.787 ; 6.669 ; Rise       ; CLK             ;
; Out2      ; CLK        ; 6.812 ; 6.684 ; Rise       ; CLK             ;
; Out3      ; CLK        ; 6.457 ; 6.376 ; Rise       ; CLK             ;
; prueba    ; CLK        ; 6.680 ; 6.594 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Out0      ; CLK        ; 6.798 ; 6.654 ; Rise       ; CLK             ;
; Out1      ; CLK        ; 6.607 ; 6.497 ; Rise       ; CLK             ;
; Out2      ; CLK        ; 6.637 ; 6.517 ; Rise       ; CLK             ;
; Out3      ; CLK        ; 6.306 ; 6.196 ; Rise       ; CLK             ;
; prueba    ; CLK        ; 6.475 ; 6.354 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLRN       ; Out0        ; 7.532 ;       ;       ; 7.695 ;
; CLRN       ; Out1        ; 7.323 ;       ;       ; 7.526 ;
; CLRN       ; Out2        ; 7.336 ;       ;       ; 7.526 ;
; CLRN       ; Out3        ; 7.521 ;       ;       ; 7.732 ;
; CLRN       ; prueba      ; 8.079 ;       ;       ; 8.279 ;
; PRN        ; Out0        ;       ; 7.042 ; 7.457 ;       ;
; PRN        ; Out1        ;       ; 6.873 ; 7.248 ;       ;
; PRN        ; Out2        ;       ; 6.873 ; 7.261 ;       ;
; PRN        ; Out3        ;       ; 7.079 ; 7.446 ;       ;
; PRN        ; prueba      ;       ; 7.626 ; 8.004 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLRN       ; Out0        ; 6.565 ;       ;       ; 6.727 ;
; CLRN       ; Out1        ; 6.371 ;       ;       ; 6.569 ;
; CLRN       ; Out2        ; 6.386 ;       ;       ; 6.575 ;
; CLRN       ; Out3        ; 6.424 ;       ;       ; 6.619 ;
; CLRN       ; prueba      ; 6.928 ;       ;       ; 7.102 ;
; PRN        ; Out0        ;       ; 6.851 ; 7.219 ;       ;
; PRN        ; Out1        ;       ; 6.688 ; 7.018 ;       ;
; PRN        ; Out2        ;       ; 6.688 ; 7.031 ;       ;
; PRN        ; Out3        ;       ; 6.838 ; 7.213 ;       ;
; PRN        ; prueba      ;       ; 7.323 ; 7.714 ;       ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -0.102 ; -0.102            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.269 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -11.537                         ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                 ;
+--------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -0.102 ; SYNTHESIZED_WIRE_26~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.049      ;
; -0.046 ; SYNTHESIZED_WIRE_21~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 1.000        ; -0.040     ; 0.993      ;
; -0.025 ; SYNTHESIZED_WIRE_22~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 1.000        ; -0.040     ; 0.972      ;
; 0.056  ; SYNTHESIZED_WIRE_24~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 1.000        ; -0.040     ; 0.891      ;
; 0.154  ; SYNTHESIZED_WIRE_22~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.154      ; 0.987      ;
; 0.161  ; SYNTHESIZED_WIRE_22~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.154      ; 0.980      ;
; 0.193  ; SYNTHESIZED_WIRE_21~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.154      ; 0.948      ;
; 0.235  ; SYNTHESIZED_WIRE_26~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.154      ; 0.906      ;
; 0.242  ; SYNTHESIZED_WIRE_26~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.154      ; 0.899      ;
; 0.243  ; SYNTHESIZED_WIRE_21~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.154      ; 0.898      ;
; 0.253  ; SYNTHESIZED_WIRE_24~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.154      ; 0.888      ;
; 0.322  ; SYNTHESIZED_WIRE_26~_emulated ; Out0~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.154      ; 0.819      ;
; 0.346  ; SYNTHESIZED_WIRE_24~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.154      ; 0.795      ;
; 0.395  ; SYNTHESIZED_WIRE_21~_emulated ; Out0~reg0_emulated ; CLK          ; CLK         ; 1.000        ; 0.154      ; 0.746      ;
+--------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                 ;
+-------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.269 ; SYNTHESIZED_WIRE_21~_emulated ; Out0~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.242      ; 0.595      ;
; 0.341 ; SYNTHESIZED_WIRE_26~_emulated ; Out0~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.242      ; 0.667      ;
; 0.358 ; SYNTHESIZED_WIRE_24~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.242      ; 0.684      ;
; 0.359 ; SYNTHESIZED_WIRE_24~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.242      ; 0.685      ;
; 0.379 ; SYNTHESIZED_WIRE_21~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.242      ; 0.705      ;
; 0.411 ; SYNTHESIZED_WIRE_26~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.242      ; 0.737      ;
; 0.414 ; SYNTHESIZED_WIRE_26~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.242      ; 0.740      ;
; 0.426 ; SYNTHESIZED_WIRE_22~_emulated ; Out2~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.242      ; 0.752      ;
; 0.429 ; SYNTHESIZED_WIRE_21~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.553      ;
; 0.440 ; SYNTHESIZED_WIRE_21~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.242      ; 0.766      ;
; 0.475 ; SYNTHESIZED_WIRE_22~_emulated ; Out1~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.242      ; 0.801      ;
; 0.535 ; SYNTHESIZED_WIRE_22~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.659      ;
; 0.629 ; SYNTHESIZED_WIRE_24~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.753      ;
; 0.653 ; SYNTHESIZED_WIRE_26~_emulated ; Out3~reg0_emulated ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.777      ;
+-------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Out0~reg0_emulated                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Out1~reg0_emulated                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Out2~reg0_emulated                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Out3~reg0_emulated                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; SYNTHESIZED_WIRE_21~_emulated     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; SYNTHESIZED_WIRE_22~_emulated     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; SYNTHESIZED_WIRE_24~_emulated     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; SYNTHESIZED_WIRE_26~_emulated     ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Out0~reg0_emulated                ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Out1~reg0_emulated                ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Out2~reg0_emulated                ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Out3~reg0_emulated                ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_21~_emulated     ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_22~_emulated     ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_24~_emulated     ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_26~_emulated     ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; Out0~reg0_emulated|clk            ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; Out1~reg0_emulated|clk            ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; Out2~reg0_emulated|clk            ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                       ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; Out3~reg0_emulated|clk            ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_21~_emulated|clk ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_22~_emulated|clk ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_24~_emulated|clk ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; SYNTHESIZED_WIRE_26~_emulated|clk ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]         ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                       ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Out3~reg0_emulated                ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_21~_emulated     ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_22~_emulated     ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_24~_emulated     ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_26~_emulated     ;
; 0.681  ; 0.897        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Out0~reg0_emulated                ;
; 0.681  ; 0.897        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Out1~reg0_emulated                ;
; 0.681  ; 0.897        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Out2~reg0_emulated                ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]         ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|outclk           ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                       ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; Out3~reg0_emulated|clk            ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_21~_emulated|clk ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_22~_emulated|clk ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_24~_emulated|clk ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; SYNTHESIZED_WIRE_26~_emulated|clk ;
; 0.903  ; 0.903        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; Out0~reg0_emulated|clk            ;
; 0.903  ; 0.903        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; Out1~reg0_emulated|clk            ;
; 0.903  ; 0.903        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; Out2~reg0_emulated|clk            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CLRN      ; CLK        ; 1.814 ; 2.522 ; Rise       ; CLK             ;
; Cin       ; CLK        ; 0.996 ; 1.578 ; Rise       ; CLK             ;
; PRN       ; CLK        ; 1.712 ; 2.163 ; Rise       ; CLK             ;
; a0        ; CLK        ; 0.908 ; 1.468 ; Rise       ; CLK             ;
; a1        ; CLK        ; 0.934 ; 1.505 ; Rise       ; CLK             ;
; b0        ; CLK        ; 0.984 ; 1.564 ; Rise       ; CLK             ;
; b1        ; CLK        ; 1.036 ; 1.619 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CLRN      ; CLK        ; -0.531 ; -1.178 ; Rise       ; CLK             ;
; Cin       ; CLK        ; -0.191 ; -0.761 ; Rise       ; CLK             ;
; PRN       ; CLK        ; -0.886 ; -1.316 ; Rise       ; CLK             ;
; a0        ; CLK        ; -0.653 ; -1.212 ; Rise       ; CLK             ;
; a1        ; CLK        ; -0.674 ; -1.245 ; Rise       ; CLK             ;
; b0        ; CLK        ; -0.724 ; -1.302 ; Rise       ; CLK             ;
; b1        ; CLK        ; -0.778 ; -1.335 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Out0      ; CLK        ; 3.903 ; 3.937 ; Rise       ; CLK             ;
; Out1      ; CLK        ; 3.816 ; 3.839 ; Rise       ; CLK             ;
; Out2      ; CLK        ; 3.822 ; 3.844 ; Rise       ; CLK             ;
; Out3      ; CLK        ; 3.628 ; 3.674 ; Rise       ; CLK             ;
; prueba    ; CLK        ; 3.707 ; 3.780 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Out0      ; CLK        ; 3.757 ; 3.798 ; Rise       ; CLK             ;
; Out1      ; CLK        ; 3.670 ; 3.700 ; Rise       ; CLK             ;
; Out2      ; CLK        ; 3.675 ; 3.704 ; Rise       ; CLK             ;
; Out3      ; CLK        ; 3.506 ; 3.532 ; Rise       ; CLK             ;
; prueba    ; CLK        ; 3.601 ; 3.661 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLRN       ; Out0        ; 4.221 ;       ;       ; 4.892 ;
; CLRN       ; Out1        ; 4.122 ;       ;       ; 4.786 ;
; CLRN       ; Out2        ; 4.123 ;       ;       ; 4.782 ;
; CLRN       ; Out3        ; 4.205 ;       ;       ; 4.904 ;
; CLRN       ; prueba      ; 4.468 ;       ;       ; 5.200 ;
; PRN        ; Out0        ;       ; 4.082 ; 4.570 ;       ;
; PRN        ; Out1        ;       ; 3.976 ; 4.471 ;       ;
; PRN        ; Out2        ;       ; 3.972 ; 4.472 ;       ;
; PRN        ; Out3        ;       ; 4.094 ; 4.554 ;       ;
; PRN        ; prueba      ;       ; 4.390 ; 4.817 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLRN       ; Out0        ; 3.711 ;       ;       ; 4.339 ;
; CLRN       ; Out1        ; 3.626 ;       ;       ; 4.244 ;
; CLRN       ; Out2        ; 3.630 ;       ;       ; 4.247 ;
; CLRN       ; Out3        ; 3.634 ;       ;       ; 4.256 ;
; CLRN       ; prueba      ; 3.880 ;       ;       ; 4.527 ;
; PRN        ; Out0        ;       ; 3.979 ; 4.438 ;       ;
; PRN        ; Out1        ;       ; 3.876 ; 4.341 ;       ;
; PRN        ; Out2        ;       ; 3.874 ; 4.344 ;       ;
; PRN        ; Out3        ;       ; 3.961 ; 4.420 ;       ;
; PRN        ; prueba      ;       ; 4.238 ; 4.669 ;       ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.283 ; 0.269 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -1.283 ; 0.269 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -3.093 ; 0.0   ; 0.0      ; 0.0     ; -13.28              ;
;  CLK             ; -3.093 ; 0.000 ; N/A      ; N/A     ; -13.280             ;
+------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CLRN      ; CLK        ; 3.831 ; 4.317 ; Rise       ; CLK             ;
; Cin       ; CLK        ; 2.091 ; 2.438 ; Rise       ; CLK             ;
; PRN       ; CLK        ; 3.538 ; 3.791 ; Rise       ; CLK             ;
; a0        ; CLK        ; 1.922 ; 2.272 ; Rise       ; CLK             ;
; a1        ; CLK        ; 1.979 ; 2.320 ; Rise       ; CLK             ;
; b0        ; CLK        ; 2.064 ; 2.408 ; Rise       ; CLK             ;
; b1        ; CLK        ; 2.192 ; 2.514 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CLRN      ; CLK        ; -0.531 ; -1.178 ; Rise       ; CLK             ;
; Cin       ; CLK        ; -0.191 ; -0.553 ; Rise       ; CLK             ;
; PRN       ; CLK        ; -0.886 ; -1.316 ; Rise       ; CLK             ;
; a0        ; CLK        ; -0.653 ; -1.212 ; Rise       ; CLK             ;
; a1        ; CLK        ; -0.674 ; -1.245 ; Rise       ; CLK             ;
; b0        ; CLK        ; -0.724 ; -1.302 ; Rise       ; CLK             ;
; b1        ; CLK        ; -0.778 ; -1.335 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Out0      ; CLK        ; 7.410 ; 7.294 ; Rise       ; CLK             ;
; Out1      ; CLK        ; 7.210 ; 7.118 ; Rise       ; CLK             ;
; Out2      ; CLK        ; 7.236 ; 7.137 ; Rise       ; CLK             ;
; Out3      ; CLK        ; 6.852 ; 6.801 ; Rise       ; CLK             ;
; prueba    ; CLK        ; 7.065 ; 7.043 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Out0      ; CLK        ; 3.757 ; 3.798 ; Rise       ; CLK             ;
; Out1      ; CLK        ; 3.670 ; 3.700 ; Rise       ; CLK             ;
; Out2      ; CLK        ; 3.675 ; 3.704 ; Rise       ; CLK             ;
; Out3      ; CLK        ; 3.506 ; 3.532 ; Rise       ; CLK             ;
; prueba    ; CLK        ; 3.601 ; 3.661 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLRN       ; Out0        ; 8.084 ;       ;       ; 8.400 ;
; CLRN       ; Out1        ; 7.870 ;       ;       ; 8.216 ;
; CLRN       ; Out2        ; 7.881 ;       ;       ; 8.219 ;
; CLRN       ; Out3        ; 8.086 ;       ;       ; 8.453 ;
; CLRN       ; prueba      ; 8.669 ;       ;       ; 9.059 ;
; PRN        ; Out0        ;       ; 7.621 ; 8.044 ;       ;
; PRN        ; Out1        ;       ; 7.437 ; 7.830 ;       ;
; PRN        ; Out2        ;       ; 7.440 ; 7.841 ;       ;
; PRN        ; Out3        ;       ; 7.674 ; 8.046 ;       ;
; PRN        ; prueba      ;       ; 8.280 ; 8.629 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLRN       ; Out0        ; 3.711 ;       ;       ; 4.339 ;
; CLRN       ; Out1        ; 3.626 ;       ;       ; 4.244 ;
; CLRN       ; Out2        ; 3.630 ;       ;       ; 4.247 ;
; CLRN       ; Out3        ; 3.634 ;       ;       ; 4.256 ;
; CLRN       ; prueba      ; 3.880 ;       ;       ; 4.527 ;
; PRN        ; Out0        ;       ; 3.979 ; 4.438 ;       ;
; PRN        ; Out1        ;       ; 3.876 ; 4.341 ;       ;
; PRN        ; Out2        ;       ; 3.874 ; 4.344 ;       ;
; PRN        ; Out3        ;       ; 3.961 ; 4.420 ;       ;
; PRN        ; prueba      ;       ; 4.238 ; 4.669 ;       ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Out0          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; prueba        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLRN                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PRN                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Cin                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a0                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a1                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b0                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b1                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Out0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-07 V                   ; 2.35 V              ; -0.00795 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-07 V                  ; 2.35 V             ; -0.00795 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-07 V                   ; 2.35 V              ; -0.00795 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-07 V                  ; 2.35 V             ; -0.00795 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-07 V                   ; 2.35 V              ; -0.00795 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-07 V                  ; 2.35 V             ; -0.00795 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-07 V                   ; 2.35 V              ; -0.00795 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-07 V                  ; 2.35 V             ; -0.00795 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; prueba        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-07 V                   ; 2.35 V              ; -0.00795 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-07 V                  ; 2.35 V             ; -0.00795 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-07 V                   ; 2.35 V              ; -0.0133 V           ; 0.084 V                              ; 0.028 V                              ; 4.31e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-07 V                  ; 2.35 V             ; -0.0133 V          ; 0.084 V                             ; 0.028 V                             ; 4.31e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-07 V                    ; 2.35 V              ; -0.00679 V          ; 0.09 V                               ; 0.045 V                              ; 6.2e-10 s                   ; 7.91e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-07 V                   ; 2.35 V             ; -0.00679 V         ; 0.09 V                              ; 0.045 V                             ; 6.2e-10 s                  ; 7.91e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Out0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; prueba        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 23       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 23       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 35    ; 35   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Oct 30 15:01:21 2025
Info: Command: quartus_sta multi2consigno -c multi2consigno
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'multi2consigno.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.283
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.283        -3.093 CLK 
Info (332146): Worst-case hold slack is 0.597
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.597         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -13.280 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.058
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.058        -2.350 CLK 
Info (332146): Worst-case hold slack is 0.535
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.535         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -13.280 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.102
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.102        -0.102 CLK 
Info (332146): Worst-case hold slack is 0.269
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.269         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -11.537 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4646 megabytes
    Info: Processing ended: Thu Oct 30 15:01:23 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


