#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun 22 10:40:17 2023
# Process ID: 20232
# Current directory: C:/Users/Asif/VivadoProjects/Lab14_Task1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20332 C:\Users\Asif\VivadoProjects\Lab14_Task1\Lab14_Task1.xpr
# Log file: C:/Users/Asif/VivadoProjects/Lab14_Task1/vivado.log
# Journal file: C:/Users/Asif/VivadoProjects/Lab14_Task1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 819.699 ; gain = 182.949
update_compile_order -fileset sources_1
file mkdir C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.srcs/constrs_1
add_files -fileset constrs_1 -norecurse C:/Users/Asif/VivadoProjects/Lab14_Task1/Basys-3-Master.xdc
launch_runs synth_1 -jobs 4
[Thu Jun 22 10:43:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Jun 22 10:44:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Jun 22 10:45:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun 22 10:46:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun 22 10:49:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun 22 10:49:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun 22 10:51:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun 22 10:56:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Jun 22 10:57:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun 22 11:00:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Jun 22 11:01:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B1695AA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun 22 11:03:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.runs/impl_1/Mealy_sequence_detector.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Asif/VivadoProjects/Lab14_Task1/Lab14_Task1.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Jun 22 11:07:03 2023. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 22 11:07:03 2023...
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2423.414 ; gain = 0.000
open_project C:/Users/Asif/VivadoProjects/Lab14_Task2/Lab14_Task2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/Asif/VivadoProjects/Lab14_Task2/Basys-3-Master.xdc
reorder_files -fileset constrs_1 -before C:/Users/Asif/VivadoProjects/Lab14_Task2/Basys-3-Master.xdc C:/Users/Asif/VivadoProjects/Lab14_Task2/Basys-3-Master.xdc
launch_runs synth_1 -jobs 4
[Thu Jun 22 11:09:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task2/Lab14_Task2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun 22 11:12:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task2/Lab14_Task2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Jun 22 11:13:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task2/Lab14_Task2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun 22 11:15:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task2/Lab14_Task2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun 22 11:16:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task2/Lab14_Task2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Jun 22 11:17:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task2/Lab14_Task2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun 22 11:18:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task2/Lab14_Task2.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B1695AA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Asif/VivadoProjects/Lab14_Task2/Lab14_Task2.runs/impl_1/Moore_sequence_detector.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Asif/VivadoProjects/Lab14_Task2/Lab14_Task2.runs/impl_1/Moore_sequence_detector.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B1695AA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B1695AA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B1695AA
set_property PROGRAM.FILE {C:/Users/Asif/VivadoProjects/Lab14_Task2/Lab14_Task2.runs/impl_1/Moore_sequence_detector.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Asif/VivadoProjects/Lab14_Task2/Lab14_Task2.runs/impl_1/Moore_sequence_detector.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B1695AA
close_project
****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Asif/VivadoProjects/Lab14_Task2/Lab14_Task2.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Asif/VivadoProjects/Lab14_Task2/Lab14_Task2.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Jun 22 11:23:00 2023. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 22 11:23:00 2023...
close_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2423.414 ; gain = 0.000
open_project C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/ROM.v w ]
add_files C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/ROM.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/Mealy_FSM_ROM.v]
close [ open C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/Moore_FSM_ROM.v w ]
add_files C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/Moore_FSM_ROM.v
update_compile_order -fileset sources_1
set_property top Moore_FSM_ROM [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/Mealy_FSM_ROM.v] -no_script -reset -force -quiet
remove_files  C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/Mealy_FSM_ROM.v
file mkdir C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM.v w ]
add_files -fileset sim_1 C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM_Sim.v w ]
add_files -fileset sim_1 C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM_Sim.v
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM.v]
export_ip_user_files -of_objects  [get_files C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM.v
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Moore_FSM_ROM_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Moore_FSM_ROM_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/Moore_FSM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Moore_FSM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Moore_FSM_ROM_Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
"xelab -wto 94ffed9280a345f2b6032b869df32397 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Moore_FSM_ROM_Sim_behav xil_defaultlib.Moore_FSM_ROM_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 94ffed9280a345f2b6032b869df32397 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Moore_FSM_ROM_Sim_behav xil_defaultlib.Moore_FSM_ROM_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Moore_FSM_ROM
Compiling module xil_defaultlib.Moore_FSM_ROM_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Moore_FSM_ROM_Sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim/xsim.dir/Moore_FSM_ROM_Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim/xsim.dir/Moore_FSM_ROM_Sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 22 12:07:36 2023. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 22 12:07:36 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2423.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Moore_FSM_ROM_Sim_behav -key {Behavioral:sim_1:Functional:Moore_FSM_ROM_Sim} -tclbatch {Moore_FSM_ROM_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Moore_FSM_ROM_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Moore_FSM_ROM_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2423.414 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2423.414 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Moore_FSM_ROM_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Moore_FSM_ROM_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/Moore_FSM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Moore_FSM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Moore_FSM_ROM_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
"xelab -wto 94ffed9280a345f2b6032b869df32397 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Moore_FSM_ROM_Sim_behav xil_defaultlib.Moore_FSM_ROM_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 94ffed9280a345f2b6032b869df32397 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Moore_FSM_ROM_Sim_behav xil_defaultlib.Moore_FSM_ROM_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Moore_FSM_ROM
Compiling module xil_defaultlib.Moore_FSM_ROM_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Moore_FSM_ROM_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Moore_FSM_ROM_Sim_behav -key {Behavioral:sim_1:Functional:Moore_FSM_ROM_Sim} -tclbatch {Moore_FSM_ROM_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Moore_FSM_ROM_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Moore_FSM_ROM_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2423.414 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Moore_FSM_ROM_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Moore_FSM_ROM_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/Moore_FSM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Moore_FSM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Moore_FSM_ROM_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
"xelab -wto 94ffed9280a345f2b6032b869df32397 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Moore_FSM_ROM_Sim_behav xil_defaultlib.Moore_FSM_ROM_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 94ffed9280a345f2b6032b869df32397 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Moore_FSM_ROM_Sim_behav xil_defaultlib.Moore_FSM_ROM_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Moore_FSM_ROM
Compiling module xil_defaultlib.Moore_FSM_ROM_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Moore_FSM_ROM_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Moore_FSM_ROM_Sim_behav -key {Behavioral:sim_1:Functional:Moore_FSM_ROM_Sim} -tclbatch {Moore_FSM_ROM_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Moore_FSM_ROM_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Moore_FSM_ROM_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2423.414 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
file mkdir C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/constrs_1
add_files -fileset constrs_1 -norecurse C:/Users/Asif/VivadoProjects/Lab14_Task3/Basys-3-Master.xdc
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Moore_FSM_ROM_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Moore_FSM_ROM_Sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab -wto 94ffed9280a345f2b6032b869df32397 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Moore_FSM_ROM_Sim_behav xil_defaultlib.Moore_FSM_ROM_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 94ffed9280a345f2b6032b869df32397 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Moore_FSM_ROM_Sim_behav xil_defaultlib.Moore_FSM_ROM_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Moore_FSM_ROM_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Moore_FSM_ROM_Sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
"xelab -wto 94ffed9280a345f2b6032b869df32397 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Moore_FSM_ROM_Sim_behav xil_defaultlib.Moore_FSM_ROM_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 94ffed9280a345f2b6032b869df32397 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Moore_FSM_ROM_Sim_behav xil_defaultlib.Moore_FSM_ROM_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Moore_FSM_ROM_Sim_behav -key {Behavioral:sim_1:Functional:Moore_FSM_ROM_Sim} -tclbatch {Moore_FSM_ROM_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Moore_FSM_ROM_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Moore_FSM_ROM_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2824.133 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Thu Jun 22 12:25:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Moore_FSM_ROM_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Moore_FSM_ROM_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/Moore_FSM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Moore_FSM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Moore_FSM_ROM_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
"xelab -wto 94ffed9280a345f2b6032b869df32397 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Moore_FSM_ROM_Sim_behav xil_defaultlib.Moore_FSM_ROM_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 94ffed9280a345f2b6032b869df32397 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Moore_FSM_ROM_Sim_behav xil_defaultlib.Moore_FSM_ROM_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Moore_FSM_ROM
Compiling module xil_defaultlib.Moore_FSM_ROM_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Moore_FSM_ROM_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Moore_FSM_ROM_Sim_behav -key {Behavioral:sim_1:Functional:Moore_FSM_ROM_Sim} -tclbatch {Moore_FSM_ROM_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Moore_FSM_ROM_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Moore_FSM_ROM_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun 22 12:27:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Jun 22 12:28:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun 22 12:29:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B1695AA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.runs/impl_1/Moore_FSM_ROM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Jun 22 12:31:25 2023. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 22 12:31:25 2023...
close_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2824.133 ; gain = 0.000
create_project Lab14_Task4 C:/Users/Asif/VivadoProjects/Lab14_Task4 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
file mkdir C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sources_1/new
close [ open C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sources_1/new/Traffic_light_controller.v w ]
add_files C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sources_1/new/Traffic_light_controller.v
update_compile_order -fileset sources_1
close [ open C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sources_1/new/Traffic_light_ROM.v w ]
add_files C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sources_1/new/Traffic_light_ROM.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sim_1/new/Traffic_light_control_Sim.v w ]
add_files -fileset sim_1 C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sim_1/new/Traffic_light_control_Sim.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Traffic_light_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Traffic_light_controller_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sources_1/new/Traffic_light_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_light_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sources_1/new/Traffic_light_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_light_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim'
"xelab -wto 03d66b5556db4e0b8d31423e1c52fc8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Traffic_light_controller_behav xil_defaultlib.Traffic_light_controller xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03d66b5556db4e0b8d31423e1c52fc8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Traffic_light_controller_behav xil_defaultlib.Traffic_light_controller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Traffic_light_ROM
Compiling module xil_defaultlib.Traffic_light_controller
Compiling module xil_defaultlib.glbl
Built simulation snapshot Traffic_light_controller_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim/xsim.dir/Traffic_light_controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim/xsim.dir/Traffic_light_controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 22 15:16:15 2023. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 22 15:16:15 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2824.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Traffic_light_controller_behav -key {Behavioral:sim_1:Functional:Traffic_light_controller} -tclbatch {Traffic_light_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Traffic_light_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Traffic_light_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2824.133 ; gain = 0.000
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2824.133 ; gain = 0.000
INFO: [Common 17-344] 'close_sim' was cancelled
close_project
open_project C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Traffic_light_control_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Traffic_light_control_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sim_1/new/Traffic_light_control_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_light_control_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim'
"xelab -wto 03d66b5556db4e0b8d31423e1c52fc8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Traffic_light_control_Sim_behav xil_defaultlib.Traffic_light_control_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03d66b5556db4e0b8d31423e1c52fc8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Traffic_light_control_Sim_behav xil_defaultlib.Traffic_light_control_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Traffic_light_ROM
Compiling module xil_defaultlib.Traffic_light_controller
Compiling module xil_defaultlib.Traffic_light_control_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Traffic_light_control_Sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim/xsim.dir/Traffic_light_control_Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim/xsim.dir/Traffic_light_control_Sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 22 15:17:32 2023. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 22 15:17:32 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2824.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Traffic_light_control_Sim_behav -key {Behavioral:sim_1:Functional:Traffic_light_control_Sim} -tclbatch {Traffic_light_control_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Traffic_light_control_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Traffic_light_control_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2824.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.133 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Traffic_light_control_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Traffic_light_control_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sources_1/new/Traffic_light_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_light_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sources_1/new/Traffic_light_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_light_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sim_1/new/Traffic_light_control_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_light_control_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim'
"xelab -wto 03d66b5556db4e0b8d31423e1c52fc8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Traffic_light_control_Sim_behav xil_defaultlib.Traffic_light_control_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03d66b5556db4e0b8d31423e1c52fc8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Traffic_light_control_Sim_behav xil_defaultlib.Traffic_light_control_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Traffic_light_ROM
Compiling module xil_defaultlib.Traffic_light_controller
Compiling module xil_defaultlib.Traffic_light_control_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Traffic_light_control_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Traffic_light_control_Sim_behav -key {Behavioral:sim_1:Functional:Traffic_light_control_Sim} -tclbatch {Traffic_light_control_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Traffic_light_control_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Traffic_light_control_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Traffic_light_control_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Traffic_light_control_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sources_1/new/Traffic_light_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_light_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sources_1/new/Traffic_light_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_light_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sim_1/new/Traffic_light_control_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_light_control_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim'
"xelab -wto 03d66b5556db4e0b8d31423e1c52fc8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Traffic_light_control_Sim_behav xil_defaultlib.Traffic_light_control_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03d66b5556db4e0b8d31423e1c52fc8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Traffic_light_control_Sim_behav xil_defaultlib.Traffic_light_control_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Traffic_light_ROM
Compiling module xil_defaultlib.Traffic_light_controller
Compiling module xil_defaultlib.Traffic_light_control_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Traffic_light_control_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Traffic_light_control_Sim_behav -key {Behavioral:sim_1:Functional:Traffic_light_control_Sim} -tclbatch {Traffic_light_control_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Traffic_light_control_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Traffic_light_control_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -fileset constrs_1 -norecurse C:/Users/Asif/VivadoProjects/Lab14_Task4/Basys-3-Master.xdc
launch_runs synth_1 -jobs 4
[Thu Jun 22 15:38:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Jun 22 15:39:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun 22 15:41:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B1695AA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.runs/impl_1/Traffic_light_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B1695AA
close_project
****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Jun 22 15:49:19 2023. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 22 15:49:19 2023...
close_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2824.133 ; gain = 0.000
create_project Lab15_Task1 C:/Users/Asif/VivadoProjects/Lab15_Task1 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
file mkdir C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sources_1/new
close [ open C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sources_1/new/Sequence_detector.v w ]
add_files C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sources_1/new/Sequence_detector.v
update_compile_order -fileset sources_1
file mkdir C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sim_1/new/Sequence_detector_Sim.v w ]
add_files -fileset sim_1 C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sim_1/new/Sequence_detector_Sim.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Sequence_detector_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sequence_detector_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sources_1/new/Sequence_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sequence_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sim_1/new/Sequence_detector_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sequence_detector_Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
"xelab -wto 1cf38d5d6aef4ebc91b6c831e05908bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sequence_detector_Sim_behav xil_defaultlib.Sequence_detector_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1cf38d5d6aef4ebc91b6c831e05908bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sequence_detector_Sim_behav xil_defaultlib.Sequence_detector_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sequence_detector
Compiling module xil_defaultlib.Sequence_detector_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sequence_detector_Sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim/xsim.dir/Sequence_detector_Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim/xsim.dir/Sequence_detector_Sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 22 16:47:51 2023. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 22 16:47:51 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2824.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sequence_detector_Sim_behav -key {Behavioral:sim_1:Functional:Sequence_detector_Sim} -tclbatch {Sequence_detector_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Sequence_detector_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sequence_detector_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2824.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2824.133 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Sequence_detector_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sequence_detector_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sources_1/new/Sequence_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sequence_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sim_1/new/Sequence_detector_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sequence_detector_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
"xelab -wto 1cf38d5d6aef4ebc91b6c831e05908bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sequence_detector_Sim_behav xil_defaultlib.Sequence_detector_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1cf38d5d6aef4ebc91b6c831e05908bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sequence_detector_Sim_behav xil_defaultlib.Sequence_detector_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sequence_detector
Compiling module xil_defaultlib.Sequence_detector_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sequence_detector_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sequence_detector_Sim_behav -key {Behavioral:sim_1:Functional:Sequence_detector_Sim} -tclbatch {Sequence_detector_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Sequence_detector_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sequence_detector_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2824.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Sequence_detector_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sequence_detector_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sources_1/new/Sequence_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sequence_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sim_1/new/Sequence_detector_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sequence_detector_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
"xelab -wto 1cf38d5d6aef4ebc91b6c831e05908bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sequence_detector_Sim_behav xil_defaultlib.Sequence_detector_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1cf38d5d6aef4ebc91b6c831e05908bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sequence_detector_Sim_behav xil_defaultlib.Sequence_detector_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sequence_detector
Compiling module xil_defaultlib.Sequence_detector_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sequence_detector_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sequence_detector_Sim_behav -key {Behavioral:sim_1:Functional:Sequence_detector_Sim} -tclbatch {Sequence_detector_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Sequence_detector_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sequence_detector_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2824.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Sequence_detector_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sequence_detector_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sources_1/new/Sequence_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sequence_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sim_1/new/Sequence_detector_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sequence_detector_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
"xelab -wto 1cf38d5d6aef4ebc91b6c831e05908bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sequence_detector_Sim_behav xil_defaultlib.Sequence_detector_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1cf38d5d6aef4ebc91b6c831e05908bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sequence_detector_Sim_behav xil_defaultlib.Sequence_detector_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sequence_detector
Compiling module xil_defaultlib.Sequence_detector_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sequence_detector_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sequence_detector_Sim_behav -key {Behavioral:sim_1:Functional:Sequence_detector_Sim} -tclbatch {Sequence_detector_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Sequence_detector_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sequence_detector_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2824.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Sequence_detector_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sequence_detector_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sources_1/new/Sequence_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sequence_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.srcs/sim_1/new/Sequence_detector_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sequence_detector_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
"xelab -wto 1cf38d5d6aef4ebc91b6c831e05908bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sequence_detector_Sim_behav xil_defaultlib.Sequence_detector_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1cf38d5d6aef4ebc91b6c831e05908bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sequence_detector_Sim_behav xil_defaultlib.Sequence_detector_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sequence_detector
Compiling module xil_defaultlib.Sequence_detector_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sequence_detector_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asif/VivadoProjects/Lab15_Task1/Lab15_Task1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sequence_detector_Sim_behav -key {Behavioral:sim_1:Functional:Sequence_detector_Sim} -tclbatch {Sequence_detector_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Sequence_detector_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sequence_detector_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 22 17:00:37 2023...
