Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Sep 11 13:38:54 2023
| Host         : DLT-SEED-PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file jahwa_daq_system_wrapper_methodology_drc_routed.rpt -pb jahwa_daq_system_wrapper_methodology_drc_routed.pb -rpx jahwa_daq_system_wrapper_methodology_drc_routed.rpx
| Design       : jahwa_daq_system_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_jahwa_daq_system_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 56
+-----------+------------------+------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                | Violations |
+-----------+------------------+------------------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                | 32         |
| TIMING-54 | Critical Warning | Scoped false path or clock group constraint between clocks | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                               | 2          |
| TIMING-9  | Warning          | Unknown CDC Logic                                          | 1          |
| TIMING-18 | Warning          | Missing input or output delay                              | 19         |
+-----------+------------------+------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-54#1 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped Clock Group timing constraint is set between clocks jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK and clk_fpga_0 (see constraint position 9 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#2 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped Clock Group timing constraint is set between clocks jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE and clk_fpga_0 (see constraint position 10 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[0]/CLR,
jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[10]/CLR,
jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[11]/CLR,
jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[12]/CLR,
jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[13]/CLR,
jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[14]/CLR,
jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[15]/CLR,
jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[16]/CLR,
jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[17]/CLR,
jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[18]/CLR,
jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[19]/CLR,
jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[1]/CLR,
jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[20]/CLR,
jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[21]/CLR,
jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_active_count_reg[22]/CLR
 (the first 15 of 64 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on IIC_scl_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on IIC_sda_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SPI_io0_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SPI_io1_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SPI_sck_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SPI_ss_io[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SPI_ss_io[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on PYNQ_CNV_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on PYNQ_MB_DEBUG_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on PYNQ_MB_DEBUG_tri_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on PYNQ_MB_DEBUG_tri_o[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on PYNQ_MB_DEBUG_tri_o[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on PYNQ_SDN1_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on PYNQ_SDN2_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on PYNQ_SDN3_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on REL1_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on REL2_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on RST_DEBUG relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on TRIG relative to clock(s) clk_fpga_0
Related violations: <none>


