library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity counter is
	generic ( 
		counter_width : positive := 8 
	);
	port (
		count_val : out unsigned (counter_width downto 0); 
		clk : in std_logic;
		rst : in std_logic
	);
end entity counter;

architecture behaviour of counter is
	
	signal counter_value : unsigned (counter_width downto 0);
	
begin

  process
  
  begin
  
    if rst = '1' then
      counter_value <= (others => '0');
    else
      wait until rising_edge(clk);
      
      if counter_value = 2**counter_width -1 then
        counter_value <= (others => '0');
      else 
        counter_value <= counter_value + 1;
      end if;
    
    end if;
      
    
    
  end process;

end architecture behaviour;
