
image:     file format elf32-lm32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000056c  00000000  00000000  00000054  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  1 .data         00000014  0000056c  0000056c  000005c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000088  00000580  00000580  000005d4  2**2
                  ALLOC
  3 .debug_abbrev 0000021a  00000000  00000000  000005d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_info   000005f5  00000000  00000000  000007ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_line   00000482  00000000  00000000  00000de3  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_frame  00000150  00000000  00000000  00001268  2**2
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 0000019f  00000000  00000000  000013b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00000040  00000000  00000000  00001557  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000263  00000000  00000000  00001597  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .comment      00000024  00000000  00000000  000017fa  2**0
                  CONTENTS, READONLY
 11 .debug_loc    000000fd  00000000  00000000  0000181e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000020  00000000  00000000  0000191b  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <_ftext>:
   0:	98 00 00 00 	xor r0,r0,r0
   4:	d0 00 00 00 	wcsr IE,r0
   8:	78 01 00 00 	mvhi r1,0x0
   c:	38 21 00 00 	ori r1,r1,0x0
  10:	d0 e1 00 00 	wcsr EBA,r1
  14:	f8 00 00 3b 	calli 100 <_crt0>
  18:	34 00 00 00 	nop
  1c:	34 00 00 00 	nop

00000020 <_breakpoint_handler>:
  20:	34 00 00 00 	nop
  24:	34 00 00 00 	nop
  28:	34 00 00 00 	nop
  2c:	34 00 00 00 	nop
  30:	34 00 00 00 	nop
  34:	34 00 00 00 	nop
  38:	34 00 00 00 	nop
  3c:	34 00 00 00 	nop

00000040 <_ibuserror_handler>:
  40:	34 00 00 00 	nop
  44:	34 00 00 00 	nop
  48:	34 00 00 00 	nop
  4c:	34 00 00 00 	nop
  50:	34 00 00 00 	nop
  54:	34 00 00 00 	nop
  58:	34 00 00 00 	nop
  5c:	34 00 00 00 	nop

00000060 <_watchpoint_handler>:
  60:	34 00 00 00 	nop
  64:	34 00 00 00 	nop
  68:	34 00 00 00 	nop
  6c:	34 00 00 00 	nop
  70:	34 00 00 00 	nop
  74:	34 00 00 00 	nop
  78:	34 00 00 00 	nop
  7c:	34 00 00 00 	nop

00000080 <_dbuserror_handler>:
  80:	34 00 00 00 	nop
  84:	34 00 00 00 	nop
  88:	34 00 00 00 	nop
  8c:	34 00 00 00 	nop
  90:	34 00 00 00 	nop
  94:	34 00 00 00 	nop
  98:	34 00 00 00 	nop
  9c:	34 00 00 00 	nop

000000a0 <_divzero_handler>:
  a0:	34 00 00 00 	nop
  a4:	34 00 00 00 	nop
  a8:	34 00 00 00 	nop
  ac:	34 00 00 00 	nop
  b0:	34 00 00 00 	nop
  b4:	34 00 00 00 	nop
  b8:	34 00 00 00 	nop
  bc:	34 00 00 00 	nop

000000c0 <_interrupt_handler>:
  c0:	5b 9d 00 00 	sw (sp+0),ra
  c4:	f8 00 00 2b 	calli 170 <_save_all>
  c8:	90 40 08 00 	rcsr r1,IP
  cc:	f8 00 00 6b 	calli 278 <irq_handler>
  d0:	78 01 ff ff 	mvhi r1,0xffff
  d4:	38 21 ff ff 	ori r1,r1,0xffff
  d8:	d0 41 00 00 	wcsr IP,r1
  dc:	e0 00 00 38 	bi 1bc <_restore_all_and_eret>

000000e0 <_scall_handler>:
  e0:	34 00 00 00 	nop
  e4:	34 00 00 00 	nop
  e8:	34 00 00 00 	nop
  ec:	34 00 00 00 	nop
  f0:	34 00 00 00 	nop
  f4:	34 00 00 00 	nop
  f8:	34 00 00 00 	nop
  fc:	34 00 00 00 	nop

00000100 <_crt0>:
 100:	78 1c 00 00 	mvhi sp,0x0
 104:	3b 9c 0f fc 	ori sp,sp,0xffc
 108:	78 1a 00 00 	mvhi gp,0x0
 10c:	3b 5a 05 80 	ori gp,gp,0x580
 110:	78 01 00 00 	mvhi r1,0x0
 114:	38 21 05 80 	ori r1,r1,0x580
 118:	78 03 00 00 	mvhi r3,0x0
 11c:	38 63 06 08 	ori r3,r3,0x608

00000120 <.clearBSS>:
 120:	44 23 00 04 	be r1,r3,130 <.callMain>
 124:	58 20 00 00 	sw (r1+0),r0
 128:	34 21 00 04 	addi r1,r1,4
 12c:	e3 ff ff fd 	bi 120 <.clearBSS>

00000130 <.callMain>:
 130:	34 01 00 00 	mvi r1,0
 134:	34 02 00 00 	mvi r2,0
 138:	34 03 00 00 	mvi r3,0
 13c:	f8 00 00 33 	calli 208 <main>

00000140 <irq_enable>:
 140:	34 01 00 01 	mvi r1,1
 144:	d0 01 00 00 	wcsr IE,r1
 148:	c3 a0 00 00 	ret

0000014c <irq_disable>:
 14c:	34 01 00 00 	mvi r1,0
 150:	d0 01 00 00 	wcsr IE,r1
 154:	c3 a0 00 00 	ret

00000158 <irq_set_mask>:
 158:	d0 21 00 00 	wcsr IM,r1
 15c:	c3 a0 00 00 	ret

00000160 <irq_get_mask>:
 160:	90 20 08 00 	rcsr r1,IM
 164:	c3 a0 00 00 	ret

00000168 <jump>:
 168:	c0 20 00 00 	b r1

0000016c <halt>:
 16c:	e0 00 00 00 	bi 16c <halt>

00000170 <_save_all>:
 170:	37 9c ff 80 	addi sp,sp,-128
 174:	5b 81 00 04 	sw (sp+4),r1
 178:	5b 82 00 08 	sw (sp+8),r2
 17c:	5b 83 00 0c 	sw (sp+12),r3
 180:	5b 84 00 10 	sw (sp+16),r4
 184:	5b 85 00 14 	sw (sp+20),r5
 188:	5b 86 00 18 	sw (sp+24),r6
 18c:	5b 87 00 1c 	sw (sp+28),r7
 190:	5b 88 00 20 	sw (sp+32),r8
 194:	5b 89 00 24 	sw (sp+36),r9
 198:	5b 8a 00 28 	sw (sp+40),r10
 19c:	5b 9e 00 78 	sw (sp+120),ea
 1a0:	5b 9f 00 7c 	sw (sp+124),ba
 1a4:	2b 81 00 80 	lw r1,(sp+128)
 1a8:	5b 81 00 74 	sw (sp+116),r1
 1ac:	bb 80 08 00 	mv r1,sp
 1b0:	34 21 00 80 	addi r1,r1,128
 1b4:	5b 81 00 70 	sw (sp+112),r1
 1b8:	c3 a0 00 00 	ret

000001bc <_restore_all_and_eret>:
 1bc:	2b 81 00 04 	lw r1,(sp+4)
 1c0:	2b 82 00 08 	lw r2,(sp+8)
 1c4:	2b 83 00 0c 	lw r3,(sp+12)
 1c8:	2b 84 00 10 	lw r4,(sp+16)
 1cc:	2b 85 00 14 	lw r5,(sp+20)
 1d0:	2b 86 00 18 	lw r6,(sp+24)
 1d4:	2b 87 00 1c 	lw r7,(sp+28)
 1d8:	2b 88 00 20 	lw r8,(sp+32)
 1dc:	2b 89 00 24 	lw r9,(sp+36)
 1e0:	2b 8a 00 28 	lw r10,(sp+40)
 1e4:	2b 9d 00 74 	lw ra,(sp+116)
 1e8:	2b 9e 00 78 	lw ea,(sp+120)
 1ec:	2b 9f 00 7c 	lw ba,(sp+124)
 1f0:	2b 9c 00 70 	lw sp,(sp+112)
 1f4:	c3 c0 00 00 	eret

000001f8 <get_sp>:
 1f8:	bb 80 08 00 	mv r1,sp
 1fc:	c3 a0 00 00 	ret

00000200 <get_gp>:
 200:	bb 40 08 00 	mv r1,gp
 204:	c3 a0 00 00 	ret

00000208 <main>:

#include "soc-hw.h"

int main(){
 208:	37 9c ff fc 	addi sp,sp,-4
 20c:	5b 9d 00 04 	sw (sp+4),ra
    
    // Init Commands
    uart_init();
 210:	f8 00 00 87 	calli 42c <uart_init>
    isr_init();
 214:	f8 00 00 32 	calli 2dc <isr_init>
    //tic_init();
    irq_set_mask( 0x00000002 );
 218:	34 01 00 02 	mvi r1,2
 21c:	fb ff ff cf 	calli 158 <irq_set_mask>
    irq_enable();
 220:	fb ff ff c8 	calli 140 <irq_enable>
    everloop_init();
 224:	f8 00 00 a3 	calli 4b0 <everloop_init>

    // everloop
    //uart_putstr( "** everloop **\n" );
    
    everloop_leds(0b01010101);
 228:	34 01 00 55 	mvi r1,85
 22c:	f8 00 00 c1 	calli 530 <everloop_leds>
    msleep(200);
 230:	34 01 00 c8 	mvi r1,200
 234:	f8 00 00 41 	calli 338 <msleep>
    everloop_leds(0b10101010);
 238:	34 01 00 aa 	mvi r1,170
 23c:	f8 00 00 bd 	calli 530 <everloop_leds>
    msleep(200);
 240:	34 01 00 c8 	mvi r1,200
 244:	f8 00 00 3d 	calli 338 <msleep>
    everloop_leds(0b01010101);
 248:	34 01 00 55 	mvi r1,85
 24c:	f8 00 00 b9 	calli 530 <everloop_leds>
    msleep(200);
 250:	34 01 00 c8 	mvi r1,200
 254:	f8 00 00 39 	calli 338 <msleep>
    everloop_leds(0b10101010);
 258:	34 01 00 aa 	mvi r1,170
 25c:	f8 00 00 b5 	calli 530 <everloop_leds>
    msleep(200);
 260:	34 01 00 c8 	mvi r1,200
 264:	f8 00 00 35 	calli 338 <msleep>
    while(1){
      everloop_leds(everloop_read_sw());    
 268:	f8 00 00 bb 	calli 554 <everloop_read_sw>
 26c:	f8 00 00 b1 	calli 530 <everloop_leds>
 270:	e3 ff ff fe 	bi 268 <main+0x60>

00000274 <isr_null>:
void tic_isr();
/***************************************************************************
 * IRQ handling
 */
void isr_null()
{
 274:	c3 a0 00 00 	ret

00000278 <irq_handler>:
}

void irq_handler(uint32_t pending)
{
 278:	37 9c ff f0 	addi sp,sp,-16
 27c:	5b 8b 00 10 	sw (sp+16),r11
 280:	5b 8c 00 0c 	sw (sp+12),r12
 284:	5b 8d 00 08 	sw (sp+8),r13
 288:	5b 9d 00 04 	sw (sp+4),ra
 28c:	78 0b 00 00 	mvhi r11,0x0
 290:	39 6b 05 84 	ori r11,r11,0x584
 294:	b8 20 60 00 	mv r12,r1
 298:	35 6d 00 80 	addi r13,r11,128
 29c:	e0 00 00 03 	bi 2a8 <irq_handler+0x30>
    int i;

    for(i=0; i<32; i++) {
        if (pending & 0x01) (*isr_table[i])();
 2a0:	35 6b 00 04 	addi r11,r11,4

void irq_handler(uint32_t pending)
{
    int i;

    for(i=0; i<32; i++) {
 2a4:	45 6d 00 08 	be r11,r13,2c4 <irq_handler+0x4c>
        if (pending & 0x01) (*isr_table[i])();
 2a8:	21 81 00 01 	andi r1,r12,0x1
        pending >>= 1;
 2ac:	01 8c 00 01 	srui r12,r12,1
void irq_handler(uint32_t pending)
{
    int i;

    for(i=0; i<32; i++) {
        if (pending & 0x01) (*isr_table[i])();
 2b0:	44 20 ff fc 	be r1,r0,2a0 <irq_handler+0x28>
 2b4:	29 61 00 00 	lw r1,(r11+0)
 2b8:	35 6b 00 04 	addi r11,r11,4
 2bc:	d8 20 00 00 	call r1

void irq_handler(uint32_t pending)
{
    int i;

    for(i=0; i<32; i++) {
 2c0:	5d 6d ff fa 	bne r11,r13,2a8 <irq_handler+0x30>
        if (pending & 0x01) (*isr_table[i])();
        pending >>= 1;
    }
}
 2c4:	2b 9d 00 04 	lw ra,(sp+4)
 2c8:	2b 8b 00 10 	lw r11,(sp+16)
 2cc:	2b 8c 00 0c 	lw r12,(sp+12)
 2d0:	2b 8d 00 08 	lw r13,(sp+8)
 2d4:	37 9c 00 10 	addi sp,sp,16
 2d8:	c3 a0 00 00 	ret

000002dc <isr_init>:

void isr_init()
{
 2dc:	78 01 00 00 	mvhi r1,0x0
 2e0:	38 21 05 84 	ori r1,r1,0x584
 2e4:	78 02 00 00 	mvhi r2,0x0
 2e8:	38 42 02 74 	ori r2,r2,0x274
 2ec:	34 23 00 80 	addi r3,r1,128
    int i;
    for(i=0; i<32; i++)
        isr_table[i] = &isr_null;
 2f0:	58 22 00 00 	sw (r1+0),r2
 2f4:	34 21 00 04 	addi r1,r1,4
}

void isr_init()
{
    int i;
    for(i=0; i<32; i++)
 2f8:	5c 23 ff fe 	bne r1,r3,2f0 <isr_init+0x14>
        isr_table[i] = &isr_null;
}
 2fc:	c3 a0 00 00 	ret

00000300 <isr_register>:

void isr_register(int irq, isr_ptr_t isr)
{
 300:	3c 21 00 02 	sli r1,r1,2
 304:	78 03 00 00 	mvhi r3,0x0
 308:	38 63 05 84 	ori r3,r3,0x584
 30c:	b4 61 18 00 	add r3,r3,r1
 310:	58 62 00 00 	sw (r3+0),r2
    isr_table[irq] = isr;
}
 314:	c3 a0 00 00 	ret

00000318 <isr_unregister>:

void isr_unregister(int irq)
{
 318:	3c 21 00 02 	sli r1,r1,2
 31c:	78 03 00 00 	mvhi r3,0x0
 320:	38 63 05 84 	ori r3,r3,0x584
 324:	78 02 00 00 	mvhi r2,0x0
 328:	b4 61 18 00 	add r3,r3,r1
 32c:	38 42 02 74 	ori r2,r2,0x274
 330:	58 62 00 00 	sw (r3+0),r2
    isr_table[irq] = &isr_null;
}
 334:	c3 a0 00 00 	ret

00000338 <msleep>:
 * TIMER Functions
 */
uint32_t tic_msec;

void msleep(uint32_t msec)
{
 338:	78 03 00 00 	mvhi r3,0x0
 33c:	78 02 00 01 	mvhi r2,0x1
 340:	38 42 86 a0 	ori r2,r2,0x86a0
 344:	38 63 05 70 	ori r3,r3,0x570
 348:	88 22 08 00 	mul r1,r1,r2
 34c:	28 63 00 00 	lw r3,(r3+0)
    uint32_t tcr;

    // Use timer0.1
    timer0->compare1 = (FCPU/1000)*msec;
    timer0->counter1 = 0;
    timer0->tcr1 = TIMER_EN;
 350:	34 02 00 08 	mvi r2,8
void msleep(uint32_t msec)
{
    uint32_t tcr;

    // Use timer0.1
    timer0->compare1 = (FCPU/1000)*msec;
 354:	58 61 00 10 	sw (r3+16),r1
    timer0->counter1 = 0;
 358:	34 01 00 00 	mvi r1,0
 35c:	58 61 00 14 	sw (r3+20),r1
    timer0->tcr1 = TIMER_EN;
 360:	58 62 00 0c 	sw (r3+12),r2

    do {
        //halt();
         tcr = timer0->tcr1;
 364:	28 61 00 0c 	lw r1,(r3+12)
     } while ( ! (tcr & TIMER_TRIG) );
 368:	20 21 00 01 	andi r1,r1,0x1
 36c:	44 20 ff fe 	be r1,r0,364 <msleep+0x2c>
}
 370:	c3 a0 00 00 	ret

00000374 <nsleep>:

void nsleep(uint32_t nsec)
{
 374:	b4 21 10 00 	add r2,r1,r1
 378:	b4 41 10 00 	add r2,r2,r1
 37c:	78 03 00 00 	mvhi r3,0x0
 380:	38 63 05 70 	ori r3,r3,0x570
 384:	3c 44 00 05 	sli r4,r2,5
 388:	28 63 00 00 	lw r3,(r3+0)
 38c:	b4 44 10 00 	add r2,r2,r4
 390:	b4 41 10 00 	add r2,r2,r1
 394:	58 62 00 10 	sw (r3+16),r2
    uint32_t tcr;

    // Use timer0.1
    timer0->compare1 = (FCPU/1000000)*nsec;
    timer0->counter1 = 0;
 398:	34 01 00 00 	mvi r1,0
 39c:	58 61 00 14 	sw (r3+20),r1
    timer0->tcr1 = TIMER_EN;
 3a0:	34 02 00 08 	mvi r2,8
 3a4:	58 62 00 0c 	sw (r3+12),r2

    do {
        //halt();
         tcr = timer0->tcr1;
 3a8:	28 61 00 0c 	lw r1,(r3+12)
     } while ( ! (tcr & TIMER_TRIG) );
 3ac:	20 21 00 01 	andi r1,r1,0x1
 3b0:	44 20 ff fe 	be r1,r0,3a8 <nsleep+0x34>
}
 3b4:	c3 a0 00 00 	ret

000003b8 <tic_isr>:

void tic_isr()
{
 3b8:	78 03 00 00 	mvhi r3,0x0
 3bc:	38 63 06 04 	ori r3,r3,0x604
 3c0:	28 62 00 00 	lw r2,(r3+0)
    tic_msec++;
    timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 3c4:	78 01 00 00 	mvhi r1,0x0
 3c8:	38 21 05 70 	ori r1,r1,0x570
 3cc:	28 24 00 00 	lw r4,(r1+0)
     } while ( ! (tcr & TIMER_TRIG) );
}

void tic_isr()
{
    tic_msec++;
 3d0:	34 42 00 01 	addi r2,r2,1
 3d4:	58 62 00 00 	sw (r3+0),r2
    timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 3d8:	34 01 00 0e 	mvi r1,14
 3dc:	58 81 00 00 	sw (r4+0),r1
}
 3e0:	c3 a0 00 00 	ret

000003e4 <tic_init>:

void tic_init()
{
 3e4:	78 01 00 00 	mvhi r1,0x0
 3e8:	38 21 05 70 	ori r1,r1,0x570
 3ec:	28 24 00 00 	lw r4,(r1+0)
    tic_msec = 0;
 3f0:	78 02 00 00 	mvhi r2,0x0
 3f4:	38 42 06 04 	ori r2,r2,0x604
 3f8:	34 05 00 00 	mvi r5,0
 3fc:	58 45 00 00 	sw (r2+0),r5

    // Setup timer0.0
    timer0->compare0 = (FCPU/10000);
 400:	34 01 27 10 	mvi r1,10000
 404:	58 81 00 04 	sw (r4+4),r1
        isr_table[i] = &isr_null;
}

void isr_register(int irq, isr_ptr_t isr)
{
    isr_table[irq] = isr;
 408:	78 03 00 00 	mvhi r3,0x0
 40c:	78 02 00 00 	mvhi r2,0x0
{
    tic_msec = 0;

    // Setup timer0.0
    timer0->compare0 = (FCPU/10000);
    timer0->counter0 = 0;
 410:	58 85 00 08 	sw (r4+8),r5
        isr_table[i] = &isr_null;
}

void isr_register(int irq, isr_ptr_t isr)
{
    isr_table[irq] = isr;
 414:	38 63 05 84 	ori r3,r3,0x584
 418:	38 42 03 b8 	ori r2,r2,0x3b8
    tic_msec = 0;

    // Setup timer0.0
    timer0->compare0 = (FCPU/10000);
    timer0->counter0 = 0;
    timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 41c:	34 01 00 0e 	mvi r1,14
 420:	58 81 00 00 	sw (r4+0),r1
        isr_table[i] = &isr_null;
}

void isr_register(int irq, isr_ptr_t isr)
{
    isr_table[irq] = isr;
 424:	58 62 00 04 	sw (r3+4),r2
    timer0->compare0 = (FCPU/10000);
    timer0->counter0 = 0;
    timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;

    isr_register(1, &tic_isr);
}
 428:	c3 a0 00 00 	ret

0000042c <uart_init>:

/***************************************************************************
 * UART Functions
 */
void uart_init()
{
 42c:	c3 a0 00 00 	ret

00000430 <uart_getchar>:
    // Setup Divisor register (Fclk / Baud)
    //uart0->div = (FCPU/(57600*16));
}

char uart_getchar()
{   
 430:	78 01 00 00 	mvhi r1,0x0
 434:	38 21 05 6c 	ori r1,r1,0x56c
 438:	28 22 00 00 	lw r2,(r1+0)
 43c:	28 41 00 00 	lw r1,(r2+0)
 440:	20 21 00 01 	andi r1,r1,0x1
 444:	44 20 ff fe 	be r1,r0,43c <uart_getchar+0xc>
    while (! (uart0->ucr & UART_DR)) ;
    return uart0->rxtx;
 448:	28 41 00 04 	lw r1,(r2+4)
}
 44c:	20 21 00 ff 	andi r1,r1,0xff
 450:	c3 a0 00 00 	ret

00000454 <uart_putchar>:

void uart_putchar(char c)
{
 454:	78 02 00 00 	mvhi r2,0x0
 458:	38 42 05 6c 	ori r2,r2,0x56c
 45c:	28 42 00 00 	lw r2,(r2+0)
 460:	20 23 00 ff 	andi r3,r1,0xff
    while (uart0->ucr & UART_BUSY) ;
 464:	28 41 00 00 	lw r1,(r2+0)
 468:	20 21 00 10 	andi r1,r1,0x10
 46c:	5c 20 ff fe 	bne r1,r0,464 <uart_putchar+0x10>
    uart0->rxtx = c;
 470:	58 43 00 04 	sw (r2+4),r3
}
 474:	c3 a0 00 00 	ret

00000478 <uart_putstr>:

void uart_putstr(char *str)
{
 478:	40 24 00 00 	lbu r4,(r1+0)
 47c:	b8 20 18 00 	mv r3,r1
    char *c = str;
    while(*c) {
 480:	44 80 00 0b 	be r4,r0,4ac <uart_putstr+0x34>
    return uart0->rxtx;
}

void uart_putchar(char c)
{
    while (uart0->ucr & UART_BUSY) ;
 484:	78 01 00 00 	mvhi r1,0x0
 488:	38 21 05 6c 	ori r1,r1,0x56c
 48c:	28 22 00 00 	lw r2,(r1+0)
 490:	28 41 00 00 	lw r1,(r2+0)
 494:	20 21 00 10 	andi r1,r1,0x10
 498:	5c 20 ff fe 	bne r1,r0,490 <uart_putstr+0x18>
    uart0->rxtx = c;
 49c:	58 44 00 04 	sw (r2+4),r4
void uart_putstr(char *str)
{
    char *c = str;
    while(*c) {
        uart_putchar(*c);
        c++;
 4a0:	34 63 00 01 	addi r3,r3,1
}

void uart_putstr(char *str)
{
    char *c = str;
    while(*c) {
 4a4:	40 64 00 00 	lbu r4,(r3+0)
 4a8:	5c 81 ff fa 	bne r4,r1,490 <uart_putstr+0x18>
 4ac:	c3 a0 00 00 	ret

000004b0 <everloop_init>:
 * everloop Functions
 */
static uint32_t leds;

void everloop_init()
{
 4b0:	78 01 00 00 	mvhi r1,0x0
 4b4:	38 21 05 7c 	ori r1,r1,0x57c
 4b8:	28 23 00 00 	lw r3,(r1+0)
 4bc:	34 02 00 00 	mvi r2,0
  //LEDs off
  everloop0->leds = 0;
  leds = 0;
 4c0:	78 01 00 00 	mvhi r1,0x0
static uint32_t leds;

void everloop_init()
{
  //LEDs off
  everloop0->leds = 0;
 4c4:	58 62 00 00 	sw (r3+0),r2
  leds = 0;
 4c8:	38 21 05 80 	ori r1,r1,0x580
 4cc:	58 22 00 00 	sw (r1+0),r2
}
 4d0:	c3 a0 00 00 	ret

000004d4 <everloop_leds_on>:

void everloop_leds_on(uint8_t leds_on)
{
 4d4:	78 03 00 00 	mvhi r3,0x0
 4d8:	38 63 05 80 	ori r3,r3,0x580
 4dc:	28 65 00 00 	lw r5,(r3+0)
  //LEDs on
  leds |= leds_on;
  everloop0->leds = leds;
 4e0:	78 02 00 00 	mvhi r2,0x0
 4e4:	38 42 05 7c 	ori r2,r2,0x57c
  everloop0->leds = 0;
  leds = 0;
}

void everloop_leds_on(uint8_t leds_on)
{
 4e8:	20 21 00 ff 	andi r1,r1,0xff
  //LEDs on
  leds |= leds_on;
  everloop0->leds = leds;
 4ec:	28 44 00 00 	lw r4,(r2+0)
}

void everloop_leds_on(uint8_t leds_on)
{
  //LEDs on
  leds |= leds_on;
 4f0:	b8 25 08 00 	or r1,r1,r5
 4f4:	58 61 00 00 	sw (r3+0),r1
  everloop0->leds = leds;
 4f8:	58 81 00 00 	sw (r4+0),r1
}
 4fc:	c3 a0 00 00 	ret

00000500 <everloop_leds_off>:

void everloop_leds_off(uint8_t leds_off)
{
 500:	78 03 00 00 	mvhi r3,0x0
 504:	38 63 05 80 	ori r3,r3,0x580
 508:	28 65 00 00 	lw r5,(r3+0)
  //LEDs off
  leds &= ~leds_off;
  everloop0->leds = leds;
 50c:	78 02 00 00 	mvhi r2,0x0
  leds |= leds_on;
  everloop0->leds = leds;
}

void everloop_leds_off(uint8_t leds_off)
{
 510:	20 21 00 ff 	andi r1,r1,0xff
  //LEDs off
  leds &= ~leds_off;
  everloop0->leds = leds;
 514:	38 42 05 7c 	ori r2,r2,0x57c
}

void everloop_leds_off(uint8_t leds_off)
{
  //LEDs off
  leds &= ~leds_off;
 518:	a4 20 08 00 	not r1,r1
  everloop0->leds = leds;
 51c:	28 44 00 00 	lw r4,(r2+0)
}

void everloop_leds_off(uint8_t leds_off)
{
  //LEDs off
  leds &= ~leds_off;
 520:	a0 25 08 00 	and r1,r1,r5
 524:	58 61 00 00 	sw (r3+0),r1
  everloop0->leds = leds;
 528:	58 81 00 00 	sw (r4+0),r1
}
 52c:	c3 a0 00 00 	ret

00000530 <everloop_leds>:

void everloop_leds(uint8_t leds0)
{
 530:	78 02 00 00 	mvhi r2,0x0
 534:	38 42 05 7c 	ori r2,r2,0x57c
 538:	28 44 00 00 	lw r4,(r2+0)
  //LEDs
  leds = leds0; //coge lo que le llega a la funcion y lo manda a los leds
 53c:	78 03 00 00 	mvhi r3,0x0
  leds &= ~leds_off;
  everloop0->leds = leds;
}

void everloop_leds(uint8_t leds0)
{
 540:	20 21 00 ff 	andi r1,r1,0xff
  //LEDs
  leds = leds0; //coge lo que le llega a la funcion y lo manda a los leds
 544:	38 63 05 80 	ori r3,r3,0x580
 548:	58 61 00 00 	sw (r3+0),r1
  everloop0->leds = leds0;
 54c:	58 81 00 00 	sw (r4+0),r1
}
 550:	c3 a0 00 00 	ret

00000554 <everloop_read_sw>:

uint8_t everloop_read_sw (void)
{
 554:	78 01 00 00 	mvhi r1,0x0
 558:	38 21 05 7c 	ori r1,r1,0x57c
 55c:	28 22 00 00 	lw r2,(r1+0)
 560:	28 41 00 04 	lw r1,(r2+4)
return everloop0->switches;
}
 564:	20 21 00 ff 	andi r1,r1,0xff
 568:	c3 a0 00 00 	ret
