<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_CD2255AB-01B4-4E3F-B9A4-86714128D09A"><title>eSPI 2-Load Daisy Chain (Device Down) Topology</title><body><section id="SECTION_A71D0055-B73F-47D5-B64E-A51D87B879B6"><fig id="FIG_espi_2-load_daisy_chain_device_down_topology_diagram_1"><title>eSPI 2-Load Daisy Chain (Device Down) Topology Diagram</title><image href="FIG_espi 2-load daisy chain (device down) topology diagram_1.jpg" scalefit="yes" id="IMG_espi_2-load_daisy_chain_device_down_topology_diagram_1_jpg" /></fig><table id="TABLE_A71D0055-B73F-47D5-B64E-A51D87B879B6_1"><title>eSPI 2-Load Daisy Chain (Device Down) Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Reference plane</p></entry><entry><p>[1] Continuous GND is recommended.</p><p>[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).</p><p>[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</p></entry></row><row><entry><p>Max frequency</p></entry><entry><p>[1] Device 1: EC at 50 MHz.</p><p>[2] Device 2: PCH.IOE at 33 MHz.</p></entry></row><row><entry><p>Device assumption</p></entry><entry><p>Compliant to Intel ESPI Base Specification 1.0 (66 MHz and above).</p></entry></row><row><entry><p>R1</p></entry><entry><p>0 Ω placeholder for ESPI_CLK and ESPI_IO[0:3].</p></entry></row><row><entry><p>R2</p></entry><entry><p>5 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</p></entry></row><row><entry><p>R3</p></entry><entry><p>100 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</p></entry></row><row><entry><p>CPU buffer drive strength</p></entry><entry><p>33 Ω.</p></entry></row><row><entry><p>Length matching between CLK and DATA signals</p></entry><entry><p>12.7 mm</p></entry></row><row><entry><p>Trace spacing between DATA and DATA signals</p></entry><entry><p>0.125 mm</p></entry></row><row><entry><p>Trace spacing between CLK and DATA/ other signals</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>[1] CPU package ballout name: ESPI_CLK, ESPI_IO[0:3], ESPI_CS0#,  ESPI_CS3#, ESPI_ALERT0#, ESPI_ALERT3#, ESPI_RESET#.</p><p>[2] PCH package ballout name: DIR_ESPI_CLK, DIR_eSPI_IO_[0:3], DIR_ESPI_CS0.</p></entry></row></tbody></tgroup></table><table id="TABLE_A71D0055-B73F-47D5-B64E-A51D87B879B6_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>6</p></entry><entry><p>Total Channel</p></entry></row><row><entry><p>Rx</p></entry><entry><p>6</p></entry><entry><p>Total Channel</p></entry></row><row><entry><p>Tx</p></entry><entry><p>6</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_C03A57A0-8DE4-45B2-98E0-17F355A79EE7"><title>Segment Lengths</title><table id="TABLE_C03A57A0-8DE4-45B2-98E0-17F355A79EE7_1"><title>eSPI 2-Load Daisy Chain (Device Down) Topology Segment Lengths Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>76.2</p></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M3</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M4</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>50.8</p></entry></row><row><entry><p>M5</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M6</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>317.5</p></entry></row></tbody></tgroup></table><p>Min Length Total (mm): 88.9</p><p>Min Length Total Note: 1) Min length between CPU to EC (50 MHz) or device 1 = 88.9 mm;​  2) Min length between CPU to PCH.IOE (33 MHz) or device 2 = 88.9 mm</p><p>Max Length Total (mm): 431.8</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 431.8 mm;​  2) Total topology length = 495.3 mm</p></section></body></topic>