{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713803439616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713803439618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 19:30:39 2024 " "Processing started: Mon Apr 22 19:30:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713803439618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713803439618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Coursework -c Coursework " "Command: quartus_map --read_settings_files=on --write_settings_files=off Coursework -c Coursework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713803439618 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1713803439954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_parity_bit_n13.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add_parity_bit_n13.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_parity_bit_n13 " "Found entity 1: add_parity_bit_n13" {  } { { "add_parity_bit_n13.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/add_parity_bit_n13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803439999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713803439999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coursework.bdf 1 1 " "Found 1 design units, including 1 entities, in source file coursework.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Coursework " "Found entity 1: Coursework" {  } { { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713803440000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "create_output_tact.bdf 1 1 " "Found 1 design units, including 1 entities, in source file create_output_tact.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 create_output_tact " "Found entity 1: create_output_tact" {  } { { "create_output_tact.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/create_output_tact.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713803440002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440392 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713803440392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_mux0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440394 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713803440394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "create_ready_signal_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file create_ready_signal_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 create_ready_signal_reg " "Found entity 1: create_ready_signal_reg" {  } { { "create_ready_signal_reg.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/create_ready_signal_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713803440396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_counter0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440398 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713803440398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_decode0.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440401 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713803440401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440403 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713803440403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg0-SYN " "Found design unit 1: lpm_shiftreg0-SYN" {  } { { "lpm_shiftreg0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440405 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Found entity 1: lpm_shiftreg0" {  } { { "lpm_shiftreg0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713803440405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg1-SYN " "Found design unit 1: lpm_shiftreg1-SYN" {  } { { "lpm_shiftreg1.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440407 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg1 " "Found entity 1: lpm_shiftreg1" {  } { { "lpm_shiftreg1.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713803440407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg2-SYN " "Found design unit 1: lpm_shiftreg2-SYN" {  } { { "lpm_shiftreg2.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440410 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg2 " "Found entity 1: lpm_shiftreg2" {  } { { "lpm_shiftreg2.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713803440410 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Coursework " "Elaborating entity \"Coursework\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1713803440467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "create_output_tact create_output_tact:inst12 " "Elaborating entity \"create_output_tact\" for hierarchy \"create_output_tact:inst12\"" {  } { { "Coursework.bdf" "inst12" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 368 528 640 464 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 create_output_tact:inst12\|lpm_mux0:inst " "Elaborating entity \"lpm_mux0\" for hierarchy \"create_output_tact:inst12\|lpm_mux0:inst\"" {  } { { "create_output_tact.bdf" "inst" { Schematic "D:/CODING/CADWork/Coursework/create_output_tact.bdf" { { 88 592 672 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX create_output_tact:inst12\|lpm_mux0:inst\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"create_output_tact:inst12\|lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "LPM_MUX_component" { Text "D:/CODING/CADWork/Coursework/lpm_mux0.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "create_output_tact:inst12\|lpm_mux0:inst\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"create_output_tact:inst12\|lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_mux0.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713803440520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "create_output_tact:inst12\|lpm_mux0:inst\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"create_output_tact:inst12\|lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440525 ""}  } { { "lpm_mux0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_mux0.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713803440525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_23e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_23e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_23e " "Found entity 1: mux_23e" {  } { { "db/mux_23e.tdf" "" { Text "D:/CODING/CADWork/Coursework/db/mux_23e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713803440583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_23e create_output_tact:inst12\|lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\|mux_23e:auto_generated " "Elaborating entity \"mux_23e\" for hierarchy \"create_output_tact:inst12\|lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\|mux_23e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 create_output_tact:inst12\|lpm_constant0:inst7 " "Elaborating entity \"lpm_constant0\" for hierarchy \"create_output_tact:inst12\|lpm_constant0:inst7\"" {  } { { "create_output_tact.bdf" "inst7" { Schematic "D:/CODING/CADWork/Coursework/create_output_tact.bdf" { { 80 128 240 128 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant create_output_tact:inst12\|lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"create_output_tact:inst12\|lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "D:/CODING/CADWork/Coursework/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "create_output_tact:inst12\|lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"create_output_tact:inst12\|lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713803440612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "create_output_tact:inst12\|lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"create_output_tact:inst12\|lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440613 ""}  } { { "lpm_constant0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713803440613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg1 lpm_shiftreg1:inst19 " "Elaborating entity \"lpm_shiftreg1\" for hierarchy \"lpm_shiftreg1:inst19\"" {  } { { "Coursework.bdf" "inst19" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 160 920 1064 288 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg1:inst19\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg1:inst19\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg1.vhd" "LPM_SHIFTREG_component" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg1.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg1:inst19\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg1:inst19\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg1.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg1.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713803440639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg1:inst19\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg1:inst19\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440639 ""}  } { { "lpm_shiftreg1.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg1.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713803440639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "create_ready_signal_reg create_ready_signal_reg:inst16 " "Elaborating entity \"create_ready_signal_reg\" for hierarchy \"create_ready_signal_reg:inst16\"" {  } { { "Coursework.bdf" "inst16" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 256 496 616 352 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 create_ready_signal_reg:inst16\|lpm_decode0:inst2 " "Elaborating entity \"lpm_decode0\" for hierarchy \"create_ready_signal_reg:inst16\|lpm_decode0:inst2\"" {  } { { "create_ready_signal_reg.bdf" "inst2" { Schematic "D:/CODING/CADWork/Coursework/create_ready_signal_reg.bdf" { { 32 776 904 592 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode create_ready_signal_reg:inst16\|lpm_decode0:inst2\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"create_ready_signal_reg:inst16\|lpm_decode0:inst2\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "LPM_DECODE_component" { Text "D:/CODING/CADWork/Coursework/lpm_decode0.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "create_ready_signal_reg:inst16\|lpm_decode0:inst2\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"create_ready_signal_reg:inst16\|lpm_decode0:inst2\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_decode0.vhd" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713803440678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "create_ready_signal_reg:inst16\|lpm_decode0:inst2\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"create_ready_signal_reg:inst16\|lpm_decode0:inst2\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440678 ""}  } { { "lpm_decode0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_decode0.vhd" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713803440678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_b8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b8f " "Found entity 1: decode_b8f" {  } { { "db/decode_b8f.tdf" "" { Text "D:/CODING/CADWork/Coursework/db/decode_b8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713803440741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_b8f create_ready_signal_reg:inst16\|lpm_decode0:inst2\|lpm_decode:LPM_DECODE_component\|decode_b8f:auto_generated " "Elaborating entity \"decode_b8f\" for hierarchy \"create_ready_signal_reg:inst16\|lpm_decode0:inst2\|lpm_decode:LPM_DECODE_component\|decode_b8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 create_ready_signal_reg:inst16\|lpm_counter0:inst1 " "Elaborating entity \"lpm_counter0\" for hierarchy \"create_ready_signal_reg:inst16\|lpm_counter0:inst1\"" {  } { { "create_ready_signal_reg.bdf" "inst1" { Schematic "D:/CODING/CADWork/Coursework/create_ready_signal_reg.bdf" { { 280 568 712 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter create_ready_signal_reg:inst16\|lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"create_ready_signal_reg:inst16\|lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "D:/CODING/CADWork/Coursework/lpm_counter0.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "create_ready_signal_reg:inst16\|lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"create_ready_signal_reg:inst16\|lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_counter0.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713803440790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "create_ready_signal_reg:inst16\|lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"create_ready_signal_reg:inst16\|lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440790 ""}  } { { "lpm_counter0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_counter0.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713803440790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7ni.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7ni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7ni " "Found entity 1: cntr_7ni" {  } { { "db/cntr_7ni.tdf" "" { Text "D:/CODING/CADWork/Coursework/db/cntr_7ni.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713803440846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713803440846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7ni create_ready_signal_reg:inst16\|lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_7ni:auto_generated " "Elaborating entity \"cntr_7ni\" for hierarchy \"create_ready_signal_reg:inst16\|lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_7ni:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg0 lpm_shiftreg0:inst17 " "Elaborating entity \"lpm_shiftreg0\" for hierarchy \"lpm_shiftreg0:inst17\"" {  } { { "Coursework.bdf" "inst17" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { -16 920 1064 112 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg0.vhd" "LPM_SHIFTREG_component" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg0.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg0.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713803440865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440865 ""}  } { { "lpm_shiftreg0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg0.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713803440865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1 lpm_constant1:inst11 " "Elaborating entity \"lpm_constant1\" for hierarchy \"lpm_constant1:inst11\"" {  } { { "Coursework.bdf" "inst11" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 32 120 232 80 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant1:inst11\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant1:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant1.vhd" "LPM_CONSTANT_component" { Text "D:/CODING/CADWork/Coursework/lpm_constant1.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant1:inst11\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant1:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant1.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_constant1.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713803440874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant1:inst11\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant1:inst11\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440874 ""}  } { { "lpm_constant1.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_constant1.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713803440874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg2 lpm_shiftreg2:inst20 " "Elaborating entity \"lpm_shiftreg2\" for hierarchy \"lpm_shiftreg2:inst20\"" {  } { { "Coursework.bdf" "inst20" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 320 920 1064 448 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg2:inst20\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg2:inst20\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg2.vhd" "LPM_SHIFTREG_component" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg2.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg2:inst20\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg2:inst20\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg2.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg2.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713803440890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg2:inst20\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg2:inst20\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440890 ""}  } { { "lpm_shiftreg2.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg2.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713803440890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_parity_bit_n13 add_parity_bit_n13:inst " "Elaborating entity \"add_parity_bit_n13\" for hierarchy \"add_parity_bit_n13:inst\"" {  } { { "Coursework.bdf" "inst" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { -16 496 640 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713803440893 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "create_output_tact:inst12\|lpm_mux0:inst\|lpm_mux:LPM_MUX_component\|mux_23e:auto_generated\|result_node\[0\]~synth " "Found clock multiplexer create_output_tact:inst12\|lpm_mux0:inst\|lpm_mux:LPM_MUX_component\|mux_23e:auto_generated\|result_node\[0\]~synth" {  } { { "db/mux_23e.tdf" "" { Text "D:/CODING/CADWork/Coursework/db/mux_23e.tdf" 32 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1713803441000 "|Coursework|create_output_tact:inst12|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|result_node[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "create_output_tact:inst12\|lpm_mux0:inst\|lpm_mux:LPM_MUX_component\|mux_23e:auto_generated\|_~synth " "Found clock multiplexer create_output_tact:inst12\|lpm_mux0:inst\|lpm_mux:LPM_MUX_component\|mux_23e:auto_generated\|_~synth" {  } { { "lpm_mux.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1713803441000 "|Coursework|create_output_tact:inst12|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|_"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1713803441000 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1713803441260 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[1\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[1\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[1\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[1\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1713803441260 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[2\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[2\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[2\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[2\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1713803441260 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[3\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[3\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[3\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[3\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1713803441260 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[4\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[4\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[4\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[4\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1713803441260 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[5\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[5\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[5\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[5\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1713803441260 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[6\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[6\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[6\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[6\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1713803441260 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[7\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[7\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[7\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[7\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1713803441260 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[8\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[8\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[8\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[8\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1713803441260 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[9\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[9\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[9\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[9\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1713803441260 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[10\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[10\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[10\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[10\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1713803441260 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[11\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[11\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[11\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[11\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1713803441260 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[12\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[12\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[12\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[12\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1713803441260 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[13\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[13\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[13\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[13\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1713803441260 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[14\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[14\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[14\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[14\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1713803441260 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1713803441260 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data\[14\] VCC " "Pin \"data\[14\]\" is stuck at VCC" {  } { { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 96 1312 1488 112 "data\[14..0\]" "" } { 40 232 312 56 "data\[0\]" "" } { 104 232 312 120 "data\[14\]" "" } { 16 840 920 32 "data\[14..0\]" "" } { 88 1232 1312 104 "data\[14..0\]" "" } { 0 440 496 16 "data\[1\]" "" } { 16 440 496 32 "data\[2\]" "" } { 32 440 496 48 "data\[3\]" "" } { 48 440 496 64 "data\[4\]" "" } { 64 440 496 80 "data\[5\]" "" } { 80 440 496 96 "data\[6\]" "" } { 96 440 496 112 "data\[7\]" "" } { 112 440 496 128 "data\[8\]" "" } { 128 440 496 144 "data\[9\]" "" } { 144 440 496 160 "data\[10\]" "" } { 160 440 496 176 "data\[11\]" "" } { 176 440 496 192 "data\[12\]" "" } { 0 640 690 16 "data\[13\]" "" } { 352 1064 1127 368 "data\[12..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1713803441277 "|Coursework|data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[0\] GND " "Pin \"data\[0\]\" is stuck at GND" {  } { { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 96 1312 1488 112 "data\[14..0\]" "" } { 40 232 312 56 "data\[0\]" "" } { 104 232 312 120 "data\[14\]" "" } { 16 840 920 32 "data\[14..0\]" "" } { 88 1232 1312 104 "data\[14..0\]" "" } { 0 440 496 16 "data\[1\]" "" } { 16 440 496 32 "data\[2\]" "" } { 32 440 496 48 "data\[3\]" "" } { 48 440 496 64 "data\[4\]" "" } { 64 440 496 80 "data\[5\]" "" } { 80 440 496 96 "data\[6\]" "" } { 96 440 496 112 "data\[7\]" "" } { 112 440 496 128 "data\[8\]" "" } { 128 440 496 144 "data\[9\]" "" } { 144 440 496 160 "data\[10\]" "" } { 160 440 496 176 "data\[11\]" "" } { 176 440 496 192 "data\[12\]" "" } { 0 640 690 16 "data\[13\]" "" } { 352 1064 1127 368 "data\[12..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1713803441277 "|Coursework|data[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1713803441277 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1713803441514 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713803441514 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1713803441544 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1713803441544 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1713803441544 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1713803441544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713803441567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 19:30:41 2024 " "Processing ended: Mon Apr 22 19:30:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713803441567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713803441567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713803441567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713803441567 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713803442545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713803442547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 19:30:42 2024 " "Processing started: Mon Apr 22 19:30:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713803442547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713803442547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Coursework -c Coursework " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Coursework -c Coursework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713803442548 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713803442628 ""}
{ "Info" "0" "" "Project  = Coursework" {  } {  } 0 0 "Project  = Coursework" 0 0 "Fitter" 0 0 1713803442629 ""}
{ "Info" "0" "" "Revision = Coursework" {  } {  } 0 0 "Revision = Coursework" 0 0 "Fitter" 0 0 1713803442629 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1713803442761 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Coursework EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"Coursework\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713803442769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713803442793 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713803442793 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713803442846 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713803442862 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1713803443005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1713803443005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1713803443005 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713803443005 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713803443007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713803443007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713803443007 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713803443007 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 39 " "No exact pin location assignment(s) for 39 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_M " "Pin c_M not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { c_M } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 128 1312 1488 144 "c_M" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_s\[2\] " "Pin d_s\[2\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { d_s[2] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 408 1344 1520 424 "d_s" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_s[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_s\[1\] " "Pin d_s\[1\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { d_s[1] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 408 1344 1520 424 "d_s" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_s[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_s\[0\] " "Pin d_s\[0\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { d_s[0] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 408 1344 1520 424 "d_s" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ready " "Pin ready not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { ready } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 160 1312 1488 176 "ready" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_code " "Pin serial_code not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { serial_code } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 192 1312 1488 208 "serial_code" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serial_code } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[14\] " "Pin data\[14\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { data[14] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 96 1312 1488 112 "data" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[13\] " "Pin data\[13\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { data[13] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 96 1312 1488 112 "data" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[12\] " "Pin data\[12\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { data[12] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 96 1312 1488 112 "data" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[11\] " "Pin data\[11\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { data[11] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 96 1312 1488 112 "data" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[10\] " "Pin data\[10\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { data[10] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 96 1312 1488 112 "data" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[9\] " "Pin data\[9\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { data[9] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 96 1312 1488 112 "data" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[8\] " "Pin data\[8\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { data[8] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 96 1312 1488 112 "data" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Pin data\[7\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { data[7] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 96 1312 1488 112 "data" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Pin data\[6\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { data[6] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 96 1312 1488 112 "data" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Pin data\[5\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { data[5] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 96 1312 1488 112 "data" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Pin data\[4\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { data[4] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 96 1312 1488 112 "data" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Pin data\[3\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { data[3] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 96 1312 1488 112 "data" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Pin data\[2\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { data[2] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 96 1312 1488 112 "data" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Pin data\[1\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { data[1] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 96 1312 1488 112 "data" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Pin data\[0\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { data[0] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 96 1312 1488 112 "data" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { reset } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 352 112 280 368 "reset" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Pin start not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { start } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 288 112 280 304 "start" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c " "Pin c not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { c } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 224 112 280 240 "c" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "speed " "Pin speed not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { speed } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 384 112 280 400 "speed" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { speed } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[1\] " "Pin x\[1\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { x[1] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 192 112 280 208 "x" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[0\] " "Pin x\[0\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { x[0] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 192 112 280 208 "x" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stop " "Pin stop not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { stop } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 320 112 280 336 "stop" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[11\] " "Pin x\[11\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { x[11] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 192 112 280 208 "x" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load " "Pin load not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { load } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 256 112 280 272 "load" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[10\] " "Pin x\[10\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { x[10] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 192 112 280 208 "x" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[9\] " "Pin x\[9\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { x[9] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 192 112 280 208 "x" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[8\] " "Pin x\[8\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { x[8] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 192 112 280 208 "x" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[7\] " "Pin x\[7\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { x[7] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 192 112 280 208 "x" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[6\] " "Pin x\[6\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { x[6] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 192 112 280 208 "x" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[5\] " "Pin x\[5\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { x[5] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 192 112 280 208 "x" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[4\] " "Pin x\[4\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { x[4] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 192 112 280 208 "x" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[3\] " "Pin x\[3\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { x[3] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 192 112 280 208 "x" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[2\] " "Pin x\[2\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { x[2] } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 192 112 280 208 "x" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713803443033 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1713803443033 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1713803443109 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Coursework.sdc " "Synopsys Design Constraints File file not found: 'Coursework.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713803443110 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713803443111 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713803443115 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node c (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713803443129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_shiftreg1:inst19\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[2\] " "Destination node lpm_shiftreg1:inst19\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[2\]" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713803443129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_shiftreg1:inst19\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[1\] " "Destination node lpm_shiftreg1:inst19\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[1\]" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713803443129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_shiftreg1:inst19\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\] " "Destination node lpm_shiftreg1:inst19\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713803443129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst3 " "Destination node inst3" {  } { { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 416 424 488 464 "inst3" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713803443129 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1713803443129 ""}  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { c } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 224 112 280 240 "c" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713803443129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "create_output_tact:inst12\|lpm_mux0:inst\|lpm_mux:LPM_MUX_component\|mux_23e:auto_generated\|result_node\[0\]  " "Automatically promoted node create_output_tact:inst12\|lpm_mux0:inst\|lpm_mux:LPM_MUX_component\|mux_23e:auto_generated\|result_node\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713803443130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c_M " "Destination node c_M" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { c_M } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 128 1312 1488 144 "c_M" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713803443130 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1713803443130 ""}  } { { "db/mux_23e.tdf" "" { Text "D:/CODING/CADWork/Coursework/db/mux_23e.tdf" 32 13 0 } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { create_output_tact:inst12|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|result_node[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713803443130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713803443130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~2 " "Destination node lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~2" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713803443130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst4 " "Destination node inst4" {  } { { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 280 840 904 328 "inst4" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713803443130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~0 " "Destination node lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~0" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713803443130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[14\]~34 " "Destination node lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[14\]~34" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713803443130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[1\]~4 " "Destination node lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[1\]~4" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713803443130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[2\]~6 " "Destination node lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[2\]~6" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713803443130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[3\]~8 " "Destination node lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[3\]~8" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713803443130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[4\]~10 " "Destination node lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[4\]~10" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713803443130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[5\]~12 " "Destination node lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[5\]~12" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713803443130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[6\]~14 " "Destination node lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[6\]~14" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713803443130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1713803443130 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1713803443130 ""}  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { reset } } } { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 352 112 280 368 "reset" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713803443130 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713803443177 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713803443177 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713803443178 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713803443179 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713803443180 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713803443181 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713803443182 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713803443183 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713803443192 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1713803443194 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713803443194 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 3.3V 16 21 0 " "Number of I/O pins in group: 37 (unused VREF, 3.3V VCCIO, 16 input, 21 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1713803443197 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1713803443197 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1713803443197 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713803443198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713803443198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713803443198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713803443198 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1713803443198 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1713803443198 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713803443209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713803443506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713803443545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713803443555 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713803443779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713803443780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713803443826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "D:/CODING/CADWork/Coursework/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1713803444158 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713803444158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713803444255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1713803444257 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713803444257 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1713803444262 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713803444264 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_M 0 " "Pin \"c_M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_s\[2\] 0 " "Pin \"d_s\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_s\[1\] 0 " "Pin \"d_s\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_s\[0\] 0 " "Pin \"d_s\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ready 0 " "Pin \"ready\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "serial_code 0 " "Pin \"serial_code\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[14\] 0 " "Pin \"data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[13\] 0 " "Pin \"data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[12\] 0 " "Pin \"data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[11\] 0 " "Pin \"data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[10\] 0 " "Pin \"data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[9\] 0 " "Pin \"data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[8\] 0 " "Pin \"data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[7\] 0 " "Pin \"data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[6\] 0 " "Pin \"data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[5\] 0 " "Pin \"data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[4\] 0 " "Pin \"data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713803444269 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1713803444269 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713803444315 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713803444324 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713803444370 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713803444447 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1713803444471 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CODING/CADWork/Coursework/output_files/Coursework.fit.smsg " "Generated suppressed messages file D:/CODING/CADWork/Coursework/output_files/Coursework.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713803444522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713803444626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 19:30:44 2024 " "Processing ended: Mon Apr 22 19:30:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713803444626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713803444626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713803444626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713803444626 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713803445412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713803445412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 19:30:45 2024 " "Processing started: Mon Apr 22 19:30:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713803445412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713803445412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Coursework -c Coursework " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Coursework -c Coursework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713803445412 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1713803445767 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713803445781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713803445941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 19:30:45 2024 " "Processing ended: Mon Apr 22 19:30:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713803445941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713803445941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713803445941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713803445941 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713803446505 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713803446893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713803446895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 19:30:46 2024 " "Processing started: Mon Apr 22 19:30:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713803446895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713803446895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Coursework -c Coursework " "Command: quartus_sta Coursework -c Coursework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713803446896 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1713803446978 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1713803447073 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1713803447097 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1713803447097 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1713803447145 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Coursework.sdc " "Synopsys Design Constraints File file not found: 'Coursework.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1713803447156 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1713803447157 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name c c " "create_clock -period 1.000 -name c c" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447158 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447158 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1713803447162 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1713803447169 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1713803447172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.992 " "Worst-case setup slack is -1.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.992       -31.065 c  " "   -1.992       -31.065 c " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713803447174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.093 " "Worst-case hold slack is -3.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.093       -31.483 c  " "   -3.093       -31.483 c " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713803447176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.648 " "Worst-case recovery slack is -5.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.648       -27.619 c  " "   -5.648       -27.619 c " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713803447177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.893 " "Worst-case removal slack is -0.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.893        -8.083 c  " "   -0.893        -8.083 c " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713803447179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -58.333 c  " "   -1.941       -58.333 c " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713803447180 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1713803447207 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1713803447208 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1713803447220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.018 " "Worst-case setup slack is -0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018        -0.100 c  " "   -0.018        -0.100 c " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713803447222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.008 " "Worst-case hold slack is -1.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.008       -10.750 c  " "   -1.008       -10.750 c " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713803447225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.519 " "Worst-case recovery slack is -1.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.519        -5.497 c  " "   -1.519        -5.497 c " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713803447227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.293 " "Worst-case removal slack is -0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293        -2.883 c  " "   -0.293        -2.883 c " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713803447233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -39.380 c  " "   -1.380       -39.380 c " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713803447237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713803447237 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1713803447270 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1713803447290 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1713803447290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4537 " "Peak virtual memory: 4537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713803447332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 19:30:47 2024 " "Processing ended: Mon Apr 22 19:30:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713803447332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713803447332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713803447332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713803447332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713803448161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713803448162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 19:30:48 2024 " "Processing started: Mon Apr 22 19:30:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713803448162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713803448162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Coursework -c Coursework " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Coursework -c Coursework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713803448162 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Coursework.vho\", \"Coursework_fast.vho Coursework_vhd.sdo Coursework_vhd_fast.sdo D:/CODING/CADWork/Coursework/simulation/modelsim/ simulation " "Generated files \"Coursework.vho\", \"Coursework_fast.vho\", \"Coursework_vhd.sdo\" and \"Coursework_vhd_fast.sdo\" in directory \"D:/CODING/CADWork/Coursework/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1713803448413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4521 " "Peak virtual memory: 4521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713803448444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 19:30:48 2024 " "Processing ended: Mon Apr 22 19:30:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713803448444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713803448444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713803448444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713803448444 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus II Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713803449032 ""}
