Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 17 23:05:50 2022
| Host         : LAPTOP-LVJF678E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dazuoye_control_sets_placed.rpt
| Design       : dazuoye
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            4 |
| No           | No                    | Yes                    |             139 |           37 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              47 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------+------------------+------------------+----------------+--------------+
|      Clock Signal     |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+----------------------+------------------+------------------+----------------+--------------+
| ~u1/who_OBUF          |                      | u1/who_OBUF      |                1 |              1 |         1.00 |
|  u1/reclk_reg_n_0     |                      | u2/reset         |                3 |              4 |         1.33 |
|  u1/reclk_reg_n_0     | u1/s2[3]_i_1_n_0     | u2/reset         |                1 |              4 |         4.00 |
|  u1/reclk_reg_n_0     | u1/s10               | u2/reset         |                1 |              4 |         4.00 |
|  u1/reclk_reg_n_0     | u1/score1[3]_i_1_n_0 | u2/reset         |                3 |              4 |         1.33 |
|  u1/reclk_reg_n_0     | u1/score2[3]_i_1_n_0 | u2/reset         |                1 |              4 |         4.00 |
|  u1/reclk_reg_n_0     | u1/ball[7]_i_1_n_0   | u2/reset         |                3 |              8 |         2.67 |
|  reclk_BUFG           |                      |                  |                2 |              8 |         4.00 |
|  state_reg[1]_i_2_n_0 |                      |                  |                2 |              8 |         4.00 |
|  reclk_BUFG           | u2/show[7]_i_1_n_0   | u2/reset         |                3 |             11 |         3.67 |
|  state_reg[1]_i_2_n_0 | u3/show[6]_i_1_n_0   | u2/reset         |                5 |             12 |         2.40 |
|  reclk_BUFG           |                      | u2/reset         |                4 |             18 |         4.50 |
|  state_reg[1]_i_2_n_0 |                      | u2/reset         |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG        |                      | u2/reset         |               27 |             99 |         3.67 |
+-----------------------+----------------------+------------------+------------------+----------------+--------------+


