###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 20:08:21 2016
#  Command:           optDesign -preCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][27] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][27] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[10] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.905
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.545
- Arrival Time                  1.005
= Slack Time                   -0.460
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.460 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.460 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.460 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.460 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.460 | 
     | \haddr2_d_reg[10]                                  | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.136 |   0.136 |   -0.324 | 
     | FE_OCP_RBC9479_haddr2_d_10_                        | A ^ -> Y v   | INVX2    | 0.015 | 0.029 |   0.165 |   -0.295 | 
     | FE_OCP_RBC9478_haddr2_d_10_                        | A v -> Y ^   | INVX8    | 0.065 | 0.031 |   0.196 |   -0.264 | 
     | FE_RC_20196_0                                      | A ^ -> Y v   | XOR2X1   | 0.029 | 0.065 |   0.260 |   -0.199 | 
     | FE_OCP_RBC9182_n3560                               | A v -> Y v   | BUFX4    | 0.022 | 0.058 |   0.319 |   -0.141 | 
     | FE_RC_16369_0                                      | A v -> Y v   | OR2X2    | 0.010 | 0.046 |   0.364 |   -0.095 | 
     | FE_RC_16402_0                                      | C v -> Y ^   | NOR3X1   | 0.061 | 0.032 |   0.397 |   -0.063 | 
     | FE_RC_16367_0                                      | B ^ -> Y ^   | AND2X2   | 0.018 | 0.039 |   0.436 |   -0.024 | 
     | FE_RC_16412_0                                      | A ^ -> Y ^   | AND2X2   | 0.036 | 0.049 |   0.485 |    0.025 | 
     | FE_OCP_RBC9401_FE_OFN6828_n3573                    | A ^ -> Y v   | INVX8    | 0.043 | 0.030 |   0.515 |    0.055 | 
     | FE_OCP_RBC9406_FE_OFN6828_n3573                    | A v -> Y ^   | INVX8    | 0.059 | 0.050 |   0.565 |    0.105 | 
     | FE_RC_20501_0                                      | B ^ -> Y ^   | AND2X2   | 0.032 | 0.060 |   0.625 |    0.165 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                       | A ^ -> Y v   | INVX8    | 0.021 | 0.029 |   0.654 |    0.194 | 
     | FE_RC_13346_0                                      | B v -> Y ^   | OAI21X1  | 0.050 | 0.055 |   0.709 |    0.249 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                        | A ^ -> Y ^   | BUFX4    | 0.022 | 0.028 |   0.737 |    0.277 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                        | A ^ -> Y v   | INVX8    | 0.041 | 0.030 |   0.767 |    0.307 | 
     | FE_RC_13151_0                                      | A v -> Y v   | AND2X2   | 0.020 | 0.059 |   0.827 |    0.367 | 
     | FE_OCP_RBC8209_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v   | BUFX4    | 0.095 | 0.069 |   0.896 |    0.436 | 
     | 4                                                  |              |          |       |       |         |          | 
     | FE_RC_20665_0                                      | D v -> Y ^   | AOI22X1  | 0.058 | 0.078 |   0.974 |    0.515 | 
     | FE_OCPUNCOC9083_FE_OCP_RBN1427_n1704               | A ^ -> Y ^   | BUFX4    | 0.025 | 0.030 |   1.004 |    0.544 | 
     | \link_addr_2_fifo/data_mem_reg[0][27]              | D ^          | DFFPOSX1 | 0.025 | 0.001 |   1.005 |    0.545 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.460 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.460 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.460 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.460 | 
     | FECTS_clks_clk___L4_I1                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.460 | 
     | \link_addr_2_fifo/data_mem_reg[0][27] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.460 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][0] /CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][0] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[10] /Q                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.833
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.617
- Arrival Time                  1.069
= Slack Time                   -0.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.452 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.452 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.452 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.452 | 
     | FECTS_clks_clk___L4_I4               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.452 | 
     | \haddr2_d_reg[10]                    | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.136 |   0.136 |   -0.316 | 
     | FE_OCP_RBC9479_haddr2_d_10_          | A ^ -> Y v   | INVX2    | 0.015 | 0.029 |   0.165 |   -0.287 | 
     | FE_OCP_RBC9478_haddr2_d_10_          | A v -> Y ^   | INVX8    | 0.065 | 0.031 |   0.196 |   -0.256 | 
     | FE_RC_20196_0                        | A ^ -> Y v   | XOR2X1   | 0.029 | 0.065 |   0.260 |   -0.192 | 
     | FE_OCP_RBC9182_n3560                 | A v -> Y v   | BUFX4    | 0.022 | 0.058 |   0.319 |   -0.133 | 
     | FE_RC_16369_0                        | A v -> Y v   | OR2X2    | 0.010 | 0.046 |   0.364 |   -0.088 | 
     | FE_RC_16402_0                        | C v -> Y ^   | NOR3X1   | 0.061 | 0.032 |   0.397 |   -0.055 | 
     | FE_RC_16367_0                        | B ^ -> Y ^   | AND2X2   | 0.018 | 0.039 |   0.436 |   -0.016 | 
     | FE_RC_16412_0                        | A ^ -> Y ^   | AND2X2   | 0.036 | 0.049 |   0.485 |    0.033 | 
     | FE_OCP_RBC9401_FE_OFN6828_n3573      | A ^ -> Y v   | INVX8    | 0.043 | 0.030 |   0.515 |    0.063 | 
     | FE_OCP_RBC9406_FE_OFN6828_n3573      | A v -> Y ^   | INVX8    | 0.059 | 0.050 |   0.565 |    0.113 | 
     | FE_RC_20501_0                        | B ^ -> Y ^   | AND2X2   | 0.032 | 0.060 |   0.625 |    0.173 | 
     | FE_OCP_RBC9417_FE_RN_12908_0         | A ^ -> Y v   | INVX8    | 0.021 | 0.029 |   0.654 |    0.202 | 
     | FE_RC_13346_0                        | B v -> Y ^   | OAI21X1  | 0.050 | 0.055 |   0.709 |    0.257 | 
     | FE_OCP_RBC9430_FE_RN_4160_0          | A ^ -> Y ^   | BUFX4    | 0.022 | 0.028 |   0.737 |    0.285 | 
     | FE_OCP_RBC9442_FE_RN_4160_0          | A ^ -> Y v   | INVX8    | 0.041 | 0.030 |   0.767 |    0.315 | 
     | FE_OCP_RBC9452_FE_RN_4160_0          | A v -> Y v   | BUFX4    | 0.020 | 0.063 |   0.831 |    0.379 | 
     | FE_OCP_RBC9451_FE_RN_4160_0          | A v -> Y v   | BUFX4    | 0.010 | 0.052 |   0.883 |    0.431 | 
     | FE_RC_14508_0                        | B v -> Y ^   | NAND2X1  | 0.053 | 0.025 |   0.908 |    0.456 | 
     | FE_OCPC5942_FE_RN_9241_0             | A ^ -> Y ^   | BUFX4    | 0.022 | 0.028 |   0.935 |    0.483 | 
     | FE_RC_15200_0                        | A ^ -> Y v   | INVX8    | 0.037 | 0.029 |   0.965 |    0.513 | 
     | FE_RC_20667_0                        | B v -> Y ^   | AOI22X1  | 0.061 | 0.068 |   1.032 |    0.580 | 
     | FE_OCPUNCOC9134_FE_OCP_RBN1419_n1731 | A ^ -> Y ^   | BUFX4    | 0.034 | 0.035 |   1.067 |    0.615 | 
     | \link_addr_2_fifo/data_mem_reg[0][0] | D ^          | DFFPOSX1 | 0.034 | 0.002 |   1.069 |    0.617 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.452 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.452 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.452 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.452 | 
     | FECTS_clks_clk___L4_I24              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.452 | 
     | \link_addr_2_fifo/data_mem_reg[0][0] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.452 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][8] /CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][8] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q                    (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.870
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.580
- Arrival Time                  1.031
= Slack Time                   -0.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.452 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.452 | 
     | FECTS_clks_clk___L2_I0                         | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.452 | 
     | FECTS_clks_clk___L3_I3                         | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.452 | 
     | FECTS_clks_clk___L4_I14                        | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.452 | 
     | \cur_state_reg[1]                              | CLK ^ -> Q v | DFFSR    | 0.022 | 0.135 |   0.135 |   -0.317 | 
     | FE_OCP_RBC9372_cur_state_1_                    | A v -> Y v   | BUFX4    | 0.004 | 0.048 |   0.183 |   -0.269 | 
     | FE_OCP_RBC9373_cur_state_1_                    | A v -> Y ^   | INVX8    | 0.011 | 0.022 |   0.205 |   -0.247 | 
     | U3523                                          | A ^ -> Y ^   | AND2X2   | 0.026 | 0.047 |   0.252 |   -0.200 | 
     | FE_OCP_RBC9389_n4452                           | A ^ -> Y v   | INVX4    | 0.014 | 0.026 |   0.278 |   -0.174 | 
     | FE_RC_15774_0                                  | C v -> Y ^   | OAI21X1  | 0.084 | 0.048 |   0.326 |   -0.125 | 
     | FE_OCP_RBC9395_FE_RN_10049_0                   | A ^ -> Y v   | INVX8    | 0.043 | 0.031 |   0.358 |   -0.094 | 
     | FE_RC_20299_0                                  | C v -> Y ^   | NOR3X1   | 0.054 | 0.039 |   0.396 |   -0.055 | 
     | FE_RC_20073_0                                  | B ^ -> Y ^   | AND2X2   | 0.075 | 0.077 |   0.474 |    0.022 | 
     | FE_RC_20182_0                                  | B ^ -> Y v   | NAND2X1  | 0.250 | 0.034 |   0.508 |    0.056 | 
     | FE_RC_19864_0                                  | C v -> Y ^   | OAI21X1  | 0.052 | 0.104 |   0.611 |    0.160 | 
     | FE_OCP_RBC9212_FE_RN_10630_0                   | A ^ -> Y v   | INVX2    | 0.028 | 0.030 |   0.642 |    0.190 | 
     | FE_OCP_RBC9213_FE_RN_10630_0                   | A v -> Y ^   | INVX8    | 0.055 | 0.033 |   0.675 |    0.223 | 
     | FE_RC_16835_0                                  | A ^ -> Y ^   | AND2X2   | 0.034 | 0.062 |   0.737 |    0.286 | 
     | FE_RC_17548_0                                  | C ^ -> Y v   | NAND3X1  | 0.023 | 0.021 |   0.758 |    0.307 | 
     | FE_OCPUNCOC8309_FE_OCP_RBN2552_FE_OFN151_n3958 | A v -> Y v   | BUFX4    | 0.007 | 0.050 |   0.808 |    0.357 | 
     | FE_OCP_RBC7971_FE_OFN151_n3958                 | A v -> Y ^   | INVX8    | 0.070 | 0.028 |   0.837 |    0.385 | 
     | FE_OCPC8636_FE_OCP_RBN7971_FE_OFN151_n3958     | A ^ -> Y ^   | BUFX4    | 0.027 | 0.036 |   0.872 |    0.421 | 
     | FE_OCP_RBC7979_FE_OFN151_n3958                 | A ^ -> Y v   | INVX8    | 0.051 | 0.031 |   0.904 |    0.452 | 
     | FE_RC_19118_0                                  | D v -> Y ^   | AOI22X1  | 0.053 | 0.060 |   0.964 |    0.512 | 
     | FE_OFC3951_n1962                               | A ^ -> Y v   | INVX2    | 0.030 | 0.032 |   0.995 |    0.544 | 
     | FE_OFC3952_n1962                               | A v -> Y ^   | INVX8    | 0.029 | 0.030 |   1.025 |    0.574 | 
     | \link_addr_1_fifo/data_mem_reg[0][8]           | D ^          | DFFPOSX1 | 0.030 | 0.006 |   1.031 |    0.580 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.452 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.452 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.452 | 
     | FECTS_clks_clk___L3_I2               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.452 | 
     | FECTS_clks_clk___L4_I9               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.452 | 
     | \link_addr_1_fifo/data_mem_reg[0][8] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.452 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][26] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][26] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[10] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.871
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.579
- Arrival Time                  1.027
= Slack Time                   -0.449
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.449 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.449 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.449 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.449 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.449 | 
     | \haddr2_d_reg[10]                                  | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.136 |   0.136 |   -0.312 | 
     | FE_OCP_RBC9479_haddr2_d_10_                        | A ^ -> Y v   | INVX2    | 0.015 | 0.029 |   0.165 |   -0.283 | 
     | FE_OCP_RBC9478_haddr2_d_10_                        | A v -> Y ^   | INVX8    | 0.065 | 0.031 |   0.196 |   -0.253 | 
     | FE_RC_20196_0                                      | A ^ -> Y v   | XOR2X1   | 0.029 | 0.065 |   0.260 |   -0.188 | 
     | FE_OCP_RBC9182_n3560                               | A v -> Y v   | BUFX4    | 0.022 | 0.058 |   0.319 |   -0.130 | 
     | FE_RC_16369_0                                      | A v -> Y v   | OR2X2    | 0.010 | 0.046 |   0.364 |   -0.084 | 
     | FE_RC_16402_0                                      | C v -> Y ^   | NOR3X1   | 0.061 | 0.032 |   0.397 |   -0.052 | 
     | FE_RC_16367_0                                      | B ^ -> Y ^   | AND2X2   | 0.018 | 0.039 |   0.436 |   -0.013 | 
     | FE_RC_16412_0                                      | A ^ -> Y ^   | AND2X2   | 0.036 | 0.049 |   0.485 |    0.036 | 
     | FE_OCP_RBC9401_FE_OFN6828_n3573                    | A ^ -> Y v   | INVX8    | 0.043 | 0.030 |   0.515 |    0.066 | 
     | FE_OCP_RBC9406_FE_OFN6828_n3573                    | A v -> Y ^   | INVX8    | 0.059 | 0.050 |   0.565 |    0.116 | 
     | FE_RC_20501_0                                      | B ^ -> Y ^   | AND2X2   | 0.032 | 0.060 |   0.625 |    0.176 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                       | A ^ -> Y v   | INVX8    | 0.021 | 0.029 |   0.654 |    0.206 | 
     | FE_RC_13346_0                                      | B v -> Y ^   | OAI21X1  | 0.050 | 0.055 |   0.709 |    0.260 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                        | A ^ -> Y ^   | BUFX4    | 0.022 | 0.028 |   0.737 |    0.289 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                        | A ^ -> Y v   | INVX8    | 0.041 | 0.030 |   0.767 |    0.319 | 
     | FE_RC_13151_0                                      | A v -> Y v   | AND2X2   | 0.020 | 0.059 |   0.827 |    0.378 | 
     | FE_OCP_RBC8209_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v   | BUFX4    | 0.095 | 0.069 |   0.896 |    0.447 | 
     | 4                                                  |              |          |       |       |         |          | 
     | FE_RC_20520_0                                      | B v -> Y ^   | AOI22X1  | 0.068 | 0.099 |   0.995 |    0.546 | 
     | FE_OCPUNCOC8365_n1705                              | A ^ -> Y ^   | BUFX4    | 0.030 | 0.031 |   1.026 |    0.578 | 
     | \link_addr_2_fifo/data_mem_reg[0][26]              | D ^          | DFFPOSX1 | 0.030 | 0.001 |   1.027 |    0.579 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.449 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.449 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.449 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.449 | 
     | FECTS_clks_clk___L4_I3                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.449 | 
     | \link_addr_2_fifo/data_mem_reg[0][26] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.449 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][21] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][21] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[10] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.785
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.665
- Arrival Time                  1.106
= Slack Time                   -0.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.442 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.442 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.442 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.442 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.442 | 
     | \haddr2_d_reg[10]                                  | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.136 |   0.136 |   -0.305 | 
     | FE_OCP_RBC9479_haddr2_d_10_                        | A ^ -> Y v   | INVX2    | 0.015 | 0.029 |   0.165 |   -0.276 | 
     | FE_OCP_RBC9478_haddr2_d_10_                        | A v -> Y ^   | INVX8    | 0.065 | 0.031 |   0.196 |   -0.246 | 
     | FE_RC_20196_0                                      | A ^ -> Y v   | XOR2X1   | 0.029 | 0.065 |   0.260 |   -0.181 | 
     | FE_OCP_RBC9182_n3560                               | A v -> Y v   | BUFX4    | 0.022 | 0.058 |   0.319 |   -0.123 | 
     | FE_RC_16369_0                                      | A v -> Y v   | OR2X2    | 0.010 | 0.046 |   0.364 |   -0.077 | 
     | FE_RC_16402_0                                      | C v -> Y ^   | NOR3X1   | 0.061 | 0.032 |   0.397 |   -0.045 | 
     | FE_RC_16367_0                                      | B ^ -> Y ^   | AND2X2   | 0.018 | 0.039 |   0.436 |   -0.006 | 
     | FE_RC_16412_0                                      | A ^ -> Y ^   | AND2X2   | 0.036 | 0.049 |   0.485 |    0.043 | 
     | FE_OCP_RBC9401_FE_OFN6828_n3573                    | A ^ -> Y v   | INVX8    | 0.043 | 0.030 |   0.515 |    0.073 | 
     | FE_OCP_RBC9406_FE_OFN6828_n3573                    | A v -> Y ^   | INVX8    | 0.059 | 0.050 |   0.565 |    0.123 | 
     | FE_RC_20501_0                                      | B ^ -> Y ^   | AND2X2   | 0.032 | 0.060 |   0.625 |    0.183 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                       | A ^ -> Y v   | INVX8    | 0.021 | 0.029 |   0.654 |    0.213 | 
     | FE_RC_13346_0                                      | B v -> Y ^   | OAI21X1  | 0.050 | 0.055 |   0.709 |    0.267 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                        | A ^ -> Y ^   | BUFX4    | 0.022 | 0.028 |   0.737 |    0.296 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                        | A ^ -> Y v   | INVX8    | 0.041 | 0.030 |   0.767 |    0.326 | 
     | FE_RC_13151_0                                      | A v -> Y v   | AND2X2   | 0.020 | 0.059 |   0.827 |    0.385 | 
     | FE_OCP_RBC8209_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v   | BUFX4    | 0.095 | 0.069 |   0.896 |    0.454 | 
     | 4                                                  |              |          |       |       |         |          | 
     | FE_OCP_RBC8208_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v   | BUFX2    | 0.027 | 0.071 |   0.967 |    0.525 | 
     | 4                                                  |              |          |       |       |         |          | 
     | FE_OCP_RBC8722_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v   | BUFX4    | 0.019 | 0.057 |   1.024 |    0.582 | 
     | 4                                                  |              |          |       |       |         |          | 
     | FE_RC_20243_0                                      | D v -> Y ^   | AOI22X1  | 0.060 | 0.041 |   1.065 |    0.623 | 
     | FE_OCPUNCOC9084_n1710                              | A ^ -> Y ^   | BUFX4    | 0.040 | 0.039 |   1.104 |    0.662 | 
     | \link_addr_2_fifo/data_mem_reg[0][21]              | D ^          | DFFPOSX1 | 0.040 | 0.002 |   1.106 |    0.665 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.442 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.442 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.442 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.442 | 
     | FECTS_clks_clk___L4_I10               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.442 | 
     | \link_addr_2_fifo/data_mem_reg[0][21] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.442 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][22] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][22] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[11] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.866
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.584
- Arrival Time                  1.011
= Slack Time                   -0.427
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.427 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.427 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.427 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.427 | 
     | FECTS_clks_clk___L4_I7                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.427 | 
     | \haddr2_d_reg[11]                     | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.136 |   0.136 |   -0.291 | 
     | FE_OCP_RBC9475_haddr2_d_11_           | A ^ -> Y v   | INVX2    | 0.017 | 0.030 |   0.166 |   -0.261 | 
     | FE_OCP_RBC9474_haddr2_d_11_           | A v -> Y ^   | INVX4    | 0.009 | 0.022 |   0.188 |   -0.239 | 
     | U4489                                 | S ^ -> Y v   | MUX2X1   | 0.020 | 0.039 |   0.227 |   -0.200 | 
     | FE_OFC6726_n3538                      | A v -> Y v   | BUFX4    | 0.027 | 0.058 |   0.285 |   -0.143 | 
     | FE_RC_74_0                            | B v -> Y v   | AND2X2   | 0.065 | 0.089 |   0.374 |   -0.053 | 
     | FE_RC_13960_0                         | B v -> Y v   | AND2X2   | 0.020 | 0.063 |   0.437 |    0.010 | 
     | FE_RC_13594_0                         | C v -> Y ^   | NAND3X1  | 0.064 | 0.051 |   0.488 |    0.060 | 
     | FE_OCP_RBC9482_FE_RN_1618_0           | A ^ -> Y ^   | BUFX4    | 0.021 | 0.026 |   0.514 |    0.086 | 
     | FE_OCP_RBC9481_FE_RN_1618_0           | A ^ -> Y v   | INVX8    | 0.015 | 0.028 |   0.542 |    0.115 | 
     | FE_RC_20503_0                         | A v -> Y v   | AND2X2   | 0.013 | 0.038 |   0.580 |    0.152 | 
     | FE_RC_20501_0                         | A v -> Y v   | AND2X2   | 0.022 | 0.043 |   0.623 |    0.196 | 
     | FE_OCP_RBC9417_FE_RN_12908_0          | A v -> Y ^   | INVX8    | 0.022 | 0.029 |   0.651 |    0.224 | 
     | FE_RC_13346_0                         | B ^ -> Y v   | OAI21X1  | 0.015 | 0.027 |   0.678 |    0.251 | 
     | FE_OCP_RBC9430_FE_RN_4160_0           | A v -> Y v   | BUFX4    | 0.002 | 0.047 |   0.725 |    0.298 | 
     | FE_OCP_RBC9442_FE_RN_4160_0           | A v -> Y ^   | INVX8    | 0.047 | 0.023 |   0.748 |    0.321 | 
     | FE_RC_9131_0                          | A ^ -> Y v   | NAND2X1  | 0.250 | 0.029 |   0.777 |    0.350 | 
     | FE_OCP_RBC9487_FE_RN_1230_0           | A v -> Y v   | BUFX2    | 0.115 | 0.119 |   0.896 |    0.468 | 
     | FE_RC_20663_0                         | D v -> Y ^   | AOI22X1  | 0.056 | 0.066 |   0.962 |    0.535 | 
     | FE_OCP_RBC9491_n1709                  | A ^ -> Y ^   | BUFX2    | 0.030 | 0.049 |   1.011 |    0.583 | 
     | \link_addr_2_fifo/data_mem_reg[0][22] | D ^          | DFFPOSX1 | 0.030 | 0.000 |   1.011 |    0.584 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.427 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.427 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.427 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.427 | 
     | FECTS_clks_clk___L4_I29               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.427 | 
     | \link_addr_2_fifo/data_mem_reg[0][22] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.427 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][10] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[10] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.732
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.718
- Arrival Time                  1.143
= Slack Time                   -0.424
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.424 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.424 | 
     | FECTS_clks_clk___L2_I0                  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.424 | 
     | FECTS_clks_clk___L3_I1                  | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.424 | 
     | FECTS_clks_clk___L4_I4                  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.424 | 
     | \haddr2_d_reg[10]                       | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.136 |   0.136 |   -0.288 | 
     | FE_OCP_RBC9479_haddr2_d_10_             | A ^ -> Y v   | INVX2    | 0.015 | 0.029 |   0.165 |   -0.259 | 
     | FE_OCP_RBC9478_haddr2_d_10_             | A v -> Y ^   | INVX8    | 0.065 | 0.031 |   0.196 |   -0.229 | 
     | FE_RC_20196_0                           | A ^ -> Y v   | XOR2X1   | 0.029 | 0.065 |   0.260 |   -0.164 | 
     | FE_OCP_RBC9182_n3560                    | A v -> Y v   | BUFX4    | 0.022 | 0.058 |   0.319 |   -0.106 | 
     | FE_RC_16369_0                           | A v -> Y v   | OR2X2    | 0.010 | 0.046 |   0.364 |   -0.060 | 
     | FE_RC_16402_0                           | C v -> Y ^   | NOR3X1   | 0.061 | 0.032 |   0.397 |   -0.028 | 
     | FE_RC_16367_0                           | B ^ -> Y ^   | AND2X2   | 0.018 | 0.039 |   0.436 |    0.012 | 
     | FE_RC_16412_0                           | A ^ -> Y ^   | AND2X2   | 0.036 | 0.049 |   0.485 |    0.061 | 
     | FE_OCP_RBC9401_FE_OFN6828_n3573         | A ^ -> Y v   | INVX8    | 0.043 | 0.030 |   0.515 |    0.090 | 
     | FE_OCP_RBC9406_FE_OFN6828_n3573         | A v -> Y ^   | INVX8    | 0.059 | 0.050 |   0.565 |    0.141 | 
     | FE_RC_20501_0                           | B ^ -> Y ^   | AND2X2   | 0.032 | 0.060 |   0.625 |    0.200 | 
     | FE_OCP_RBC9417_FE_RN_12908_0            | A ^ -> Y v   | INVX8    | 0.021 | 0.029 |   0.654 |    0.230 | 
     | FE_RC_13346_0                           | B v -> Y ^   | OAI21X1  | 0.050 | 0.055 |   0.709 |    0.284 | 
     | FE_OCP_RBC9430_FE_RN_4160_0             | A ^ -> Y ^   | BUFX4    | 0.022 | 0.028 |   0.737 |    0.313 | 
     | FE_OCP_RBC9442_FE_RN_4160_0             | A ^ -> Y v   | INVX8    | 0.041 | 0.030 |   0.767 |    0.343 | 
     | FE_OCP_RBC9453_FE_RN_4160_0             | A v -> Y ^   | INVX1    | 0.017 | 0.044 |   0.811 |    0.386 | 
     | FE_RC_14371_0                           | A ^ -> Y ^   | OR2X2    | 0.043 | 0.059 |   0.870 |    0.446 | 
     | FE_RC_14824_0                           | A ^ -> Y v   | INVX8    | 0.027 | 0.030 |   0.900 |    0.476 | 
     | FE_OCPC7827_FE_OCP_RBN2026_FE_RN_1230_0 | A v -> Y v   | BUFX2    | 0.083 | 0.089 |   0.989 |    0.565 | 
     | FE_OCPC5711_FE_OCP_RBN2026_FE_RN_1230_0 | A v -> Y v   | BUFX2    | 0.025 | 0.064 |   1.053 |    0.629 | 
     | FE_RC_19419_0                           | D v -> Y ^   | AOI22X1  | 0.062 | 0.044 |   1.097 |    0.672 | 
     | FE_OCPUNCOC7712_n1721                   | A ^ -> Y ^   | BUFX4    | 0.047 | 0.043 |   1.140 |    0.715 | 
     | \link_addr_2_fifo/data_mem_reg[0][10]   | D ^          | DFFPOSX1 | 0.047 | 0.003 |   1.143 |    0.718 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.424 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.424 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.424 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.424 | 
     | FECTS_clks_clk___L4_I12               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.424 | 
     | \link_addr_2_fifo/data_mem_reg[0][10] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.424 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][20] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][20] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[11] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.725
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.725
- Arrival Time                  1.139
= Slack Time                   -0.414
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.414 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.414 | 
     | FECTS_clks_clk___L2_I0                          | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.414 | 
     | FECTS_clks_clk___L3_I1                          | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.414 | 
     | FECTS_clks_clk___L4_I7                          | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.414 | 
     | \haddr2_d_reg[11]                               | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.136 |   0.136 |   -0.278 | 
     | FE_OCP_RBC9475_haddr2_d_11_                     | A ^ -> Y v   | INVX2    | 0.017 | 0.030 |   0.166 |   -0.248 | 
     | FE_OCP_RBC9474_haddr2_d_11_                     | A v -> Y ^   | INVX4    | 0.009 | 0.022 |   0.188 |   -0.226 | 
     | U4489                                           | S ^ -> Y v   | MUX2X1   | 0.020 | 0.039 |   0.227 |   -0.187 | 
     | FE_OFC6726_n3538                                | A v -> Y v   | BUFX4    | 0.027 | 0.058 |   0.285 |   -0.130 | 
     | FE_RC_74_0                                      | B v -> Y v   | AND2X2   | 0.065 | 0.089 |   0.374 |   -0.040 | 
     | FE_RC_13960_0                                   | B v -> Y v   | AND2X2   | 0.020 | 0.063 |   0.437 |    0.023 | 
     | FE_RC_13594_0                                   | C v -> Y ^   | NAND3X1  | 0.064 | 0.051 |   0.488 |    0.073 | 
     | FE_OCP_RBC9482_FE_RN_1618_0                     | A ^ -> Y ^   | BUFX4    | 0.021 | 0.026 |   0.514 |    0.099 | 
     | FE_OCP_RBC9481_FE_RN_1618_0                     | A ^ -> Y v   | INVX8    | 0.015 | 0.028 |   0.542 |    0.128 | 
     | FE_RC_20503_0                                   | A v -> Y v   | AND2X2   | 0.013 | 0.038 |   0.580 |    0.165 | 
     | FE_RC_20501_0                                   | A v -> Y v   | AND2X2   | 0.022 | 0.043 |   0.623 |    0.209 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                    | A v -> Y ^   | INVX8    | 0.022 | 0.029 |   0.651 |    0.237 | 
     | FE_RC_13346_0                                   | B ^ -> Y v   | OAI21X1  | 0.015 | 0.027 |   0.678 |    0.264 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                     | A v -> Y v   | BUFX4    | 0.002 | 0.047 |   0.725 |    0.311 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                     | A v -> Y ^   | INVX8    | 0.047 | 0.023 |   0.748 |    0.334 | 
     | FE_OCP_RBC9452_FE_RN_4160_0                     | A ^ -> Y ^   | BUFX4    | 0.032 | 0.041 |   0.789 |    0.375 | 
     | FE_OCP_RBC9449_FE_RN_4160_0                     | A ^ -> Y ^   | BUFX2    | 0.033 | 0.052 |   0.841 |    0.426 | 
     | FE_RC_13173_0                                   | B ^ -> Y ^   | AND2X2   | 0.031 | 0.047 |   0.888 |    0.474 | 
     | FE_OCP_RBC8708_FE_OCPN2326_FE_OCP_RBN1695_n3994 | A ^ -> Y v   | INVX8    | 0.047 | 0.030 |   0.918 |    0.504 | 
     | FE_OCP_RBC8715_FE_OCPN2326_FE_OCP_RBN1695_n3994 | A v -> Y ^   | INVX4    | 0.072 | 0.071 |   0.989 |    0.575 | 
     | FE_OCP_RBC8717_FE_OCPN2326_FE_OCP_RBN1695_n3994 | A ^ -> Y v   | INVX8    | 0.041 | 0.038 |   1.027 |    0.613 | 
     | FE_RC_19410_0                                   | B v -> Y ^   | AOI22X1  | 0.060 | 0.065 |   1.092 |    0.678 | 
     | FE_OCPUNCOC9133_n2099                           | A ^ -> Y ^   | BUFX4    | 0.047 | 0.044 |   1.136 |    0.722 | 
     | \link_addr_2_fifo/data_mem_reg[0][20]           | D ^          | DFFPOSX1 | 0.047 | 0.003 |   1.139 |    0.725 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.414 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.414 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.414 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.414 | 
     | FECTS_clks_clk___L4_I12               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.414 | 
     | \link_addr_2_fifo/data_mem_reg[0][20] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.414 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][4] /CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[11] /Q                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.630
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.820
- Arrival Time                  1.231
= Slack Time                   -0.412
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.412 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.412 | 
     | FECTS_clks_clk___L2_I0                          | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.412 | 
     | FECTS_clks_clk___L3_I1                          | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.412 | 
     | FECTS_clks_clk___L4_I7                          | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.412 | 
     | \haddr2_d_reg[11]                               | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.136 |   0.136 |   -0.275 | 
     | FE_OCP_RBC9475_haddr2_d_11_                     | A ^ -> Y v   | INVX2    | 0.017 | 0.030 |   0.166 |   -0.245 | 
     | FE_OCP_RBC9474_haddr2_d_11_                     | A v -> Y ^   | INVX4    | 0.009 | 0.022 |   0.188 |   -0.224 | 
     | U4489                                           | S ^ -> Y v   | MUX2X1   | 0.020 | 0.039 |   0.227 |   -0.185 | 
     | FE_OFC6726_n3538                                | A v -> Y v   | BUFX4    | 0.027 | 0.058 |   0.285 |   -0.127 | 
     | FE_RC_74_0                                      | B v -> Y v   | AND2X2   | 0.065 | 0.089 |   0.374 |   -0.038 | 
     | FE_RC_13960_0                                   | B v -> Y v   | AND2X2   | 0.020 | 0.063 |   0.437 |    0.025 | 
     | FE_RC_13594_0                                   | C v -> Y ^   | NAND3X1  | 0.064 | 0.051 |   0.488 |    0.076 | 
     | FE_OCP_RBC9482_FE_RN_1618_0                     | A ^ -> Y ^   | BUFX4    | 0.021 | 0.026 |   0.514 |    0.102 | 
     | FE_OCP_RBC9481_FE_RN_1618_0                     | A ^ -> Y v   | INVX8    | 0.015 | 0.028 |   0.542 |    0.130 | 
     | FE_RC_20503_0                                   | A v -> Y v   | AND2X2   | 0.013 | 0.038 |   0.580 |    0.168 | 
     | FE_RC_20501_0                                   | A v -> Y v   | AND2X2   | 0.022 | 0.043 |   0.623 |    0.211 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                    | A v -> Y ^   | INVX8    | 0.022 | 0.029 |   0.651 |    0.240 | 
     | FE_RC_13346_0                                   | B ^ -> Y v   | OAI21X1  | 0.015 | 0.027 |   0.678 |    0.267 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                     | A v -> Y v   | BUFX4    | 0.002 | 0.047 |   0.725 |    0.314 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                     | A v -> Y ^   | INVX8    | 0.047 | 0.023 |   0.748 |    0.336 | 
     | FE_OCP_RBC9452_FE_RN_4160_0                     | A ^ -> Y ^   | BUFX4    | 0.032 | 0.041 |   0.789 |    0.377 | 
     | FE_OCP_RBC9449_FE_RN_4160_0                     | A ^ -> Y ^   | BUFX2    | 0.033 | 0.052 |   0.841 |    0.429 | 
     | FE_RC_13173_0                                   | B ^ -> Y ^   | AND2X2   | 0.031 | 0.047 |   0.888 |    0.476 | 
     | FE_OCP_RBC8708_FE_OCPN2326_FE_OCP_RBN1695_n3994 | A ^ -> Y v   | INVX8    | 0.047 | 0.030 |   0.918 |    0.507 | 
     | FE_OCP_RBC8712_FE_OCPN2326_FE_OCP_RBN1695_n3994 | A v -> Y ^   | INVX2    | 0.044 | 0.055 |   0.974 |    0.562 | 
     | FE_OCP_RBC8716_FE_OCPN2326_FE_OCP_RBN1695_n3994 | A ^ -> Y ^   | BUFX2    | 0.032 | 0.050 |   1.024 |    0.612 | 
     | FE_OCP_RBC8718_FE_OCPN2326_FE_OCP_RBN1695_n3994 | A ^ -> Y v   | INVX8    | 0.018 | 0.028 |   1.051 |    0.640 | 
     | FE_OCPC7452_FE_OCP_RBN1702_n3994                | A v -> Y v   | BUFX2    | 0.016 | 0.047 |   1.099 |    0.687 | 
     | FE_RC_17750_0                                   | B v -> Y ^   | AOI22X1  | 0.058 | 0.052 |   1.150 |    0.739 | 
     | FE_OCPC7836_n2067                               | A ^ -> Y ^   | BUFX4    | 0.017 | 0.024 |   1.174 |    0.763 | 
     | FE_OCPUNCOC7708_n2067                           | A ^ -> Y ^   | BUFX4    | 0.059 | 0.052 |   1.226 |    0.815 | 
     | \link_addr_2_fifo/data_mem_reg[0][4]            | D ^          | DFFPOSX1 | 0.059 | 0.005 |   1.231 |    0.820 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.412 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.412 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.412 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.412 | 
     | FECTS_clks_clk___L4_I28              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.412 | 
     | \link_addr_2_fifo/data_mem_reg[0][4] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.412 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][19] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][19] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[10] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.751
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.699
- Arrival Time                  1.108
= Slack Time                   -0.409
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.409 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.409 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.409 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.409 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.409 | 
     | \haddr2_d_reg[10]                                  | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.136 |   0.136 |   -0.273 | 
     | FE_OCP_RBC9479_haddr2_d_10_                        | A ^ -> Y v   | INVX2    | 0.015 | 0.029 |   0.165 |   -0.244 | 
     | FE_OCP_RBC9478_haddr2_d_10_                        | A v -> Y ^   | INVX8    | 0.065 | 0.031 |   0.196 |   -0.213 | 
     | FE_RC_20196_0                                      | A ^ -> Y v   | XOR2X1   | 0.029 | 0.065 |   0.260 |   -0.149 | 
     | FE_OCP_RBC9182_n3560                               | A v -> Y v   | BUFX4    | 0.022 | 0.058 |   0.319 |   -0.090 | 
     | FE_RC_16369_0                                      | A v -> Y v   | OR2X2    | 0.010 | 0.046 |   0.364 |   -0.045 | 
     | FE_RC_16402_0                                      | C v -> Y ^   | NOR3X1   | 0.061 | 0.032 |   0.397 |   -0.012 | 
     | FE_RC_16367_0                                      | B ^ -> Y ^   | AND2X2   | 0.018 | 0.039 |   0.436 |    0.027 | 
     | FE_RC_16412_0                                      | A ^ -> Y ^   | AND2X2   | 0.036 | 0.049 |   0.485 |    0.076 | 
     | FE_OCP_RBC9401_FE_OFN6828_n3573                    | A ^ -> Y v   | INVX8    | 0.043 | 0.030 |   0.515 |    0.106 | 
     | FE_OCP_RBC9406_FE_OFN6828_n3573                    | A v -> Y ^   | INVX8    | 0.059 | 0.050 |   0.565 |    0.156 | 
     | FE_RC_20501_0                                      | B ^ -> Y ^   | AND2X2   | 0.032 | 0.060 |   0.625 |    0.216 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                       | A ^ -> Y v   | INVX8    | 0.021 | 0.029 |   0.654 |    0.245 | 
     | FE_RC_13346_0                                      | B v -> Y ^   | OAI21X1  | 0.050 | 0.055 |   0.709 |    0.300 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                        | A ^ -> Y ^   | BUFX4    | 0.022 | 0.028 |   0.737 |    0.328 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                        | A ^ -> Y v   | INVX8    | 0.041 | 0.030 |   0.767 |    0.358 | 
     | FE_RC_13151_0                                      | A v -> Y v   | AND2X2   | 0.020 | 0.059 |   0.827 |    0.418 | 
     | FE_OCP_RBC8209_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v   | BUFX4    | 0.095 | 0.069 |   0.896 |    0.487 | 
     | 4                                                  |              |          |       |       |         |          | 
     | FE_OCP_RBC8206_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v   | BUFX2    | 0.055 | 0.103 |   0.999 |    0.590 | 
     | 4                                                  |              |          |       |       |         |          | 
     | FE_RC_20486_0                                      | B v -> Y ^   | AOI22X1  | 0.061 | 0.065 |   1.064 |    0.655 | 
     | FE_OCPUNCOC9135_n2096                              | A ^ -> Y ^   | BUFX4    | 0.044 | 0.042 |   1.106 |    0.697 | 
     | \link_addr_2_fifo/data_mem_reg[0][19]              | D ^          | DFFPOSX1 | 0.044 | 0.003 |   1.108 |    0.699 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.409 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.409 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.409 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.409 | 
     | FECTS_clks_clk___L4_I28               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.409 | 
     | \link_addr_2_fifo/data_mem_reg[0][19] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.409 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][2] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][2] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q                    (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.841
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.609
- Arrival Time                  1.004
= Slack Time                   -0.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.394 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.394 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.394 | 
     | FECTS_clks_clk___L3_I3               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.394 | 
     | FECTS_clks_clk___L4_I14              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.394 | 
     | \cur_state_reg[1]                    | CLK ^ -> Q v | DFFSR    | 0.022 | 0.135 |   0.135 |   -0.260 | 
     | FE_OCP_RBC9372_cur_state_1_          | A v -> Y v   | BUFX4    | 0.004 | 0.048 |   0.183 |   -0.211 | 
     | FE_OCP_RBC9373_cur_state_1_          | A v -> Y ^   | INVX8    | 0.011 | 0.022 |   0.205 |   -0.189 | 
     | U3523                                | A ^ -> Y ^   | AND2X2   | 0.026 | 0.047 |   0.252 |   -0.142 | 
     | FE_OCP_RBC9389_n4452                 | A ^ -> Y v   | INVX4    | 0.014 | 0.026 |   0.278 |   -0.116 | 
     | FE_RC_15774_0                        | C v -> Y ^   | OAI21X1  | 0.084 | 0.048 |   0.326 |   -0.068 | 
     | FE_OCP_RBC9395_FE_RN_10049_0         | A ^ -> Y v   | INVX8    | 0.043 | 0.031 |   0.358 |   -0.037 | 
     | FE_RC_20299_0                        | C v -> Y ^   | NOR3X1   | 0.054 | 0.039 |   0.396 |    0.002 | 
     | FE_RC_20073_0                        | B ^ -> Y ^   | AND2X2   | 0.075 | 0.077 |   0.474 |    0.080 | 
     | FE_RC_19866_0                        | B ^ -> Y ^   | AND2X2   | 0.023 | 0.045 |   0.519 |    0.125 | 
     | FE_RC_19864_0                        | B ^ -> Y v   | OAI21X1  | 0.009 | 0.022 |   0.540 |    0.146 | 
     | FE_OCP_RBC9212_FE_RN_10630_0         | A v -> Y ^   | INVX2    | 0.017 | 0.027 |   0.567 |    0.173 | 
     | FE_OCP_RBC9213_FE_RN_10630_0         | A ^ -> Y v   | INVX8    | 0.042 | 0.029 |   0.597 |    0.203 | 
     | FE_RC_16835_0                        | A v -> Y v   | AND2X2   | 0.021 | 0.067 |   0.664 |    0.269 | 
     | FE_RC_8560_0                         | A v -> Y v   | AND2X1   | 0.020 | 0.039 |   0.702 |    0.308 | 
     | FE_RC_8559_0                         | B v -> Y v   | AND2X2   | 0.014 | 0.050 |   0.752 |    0.358 | 
     | FE_OCP_RBC9418_FE_OFN151_n3958       | A v -> Y ^   | INVX8    | 0.068 | 0.031 |   0.783 |    0.389 | 
     | FE_OCP_RBC9419_FE_OFN151_n3958       | A ^ -> Y ^   | BUFX2    | 0.089 | 0.093 |   0.876 |    0.482 | 
     | FE_OCP_RBC8192_FE_OFN151_n3958       | A ^ -> Y v   | INVX8    | 0.048 | 0.035 |   0.911 |    0.517 | 
     | FE_RC_17743_0                        | C v -> Y ^   | AOI22X1  | 0.062 | 0.056 |   0.968 |    0.574 | 
     | FE_OCPUNCOC7334_n1968                | A ^ -> Y ^   | BUFX4    | 0.033 | 0.034 |   1.002 |    0.608 | 
     | \link_addr_1_fifo/data_mem_reg[0][2] | D ^          | DFFPOSX1 | 0.033 | 0.001 |   1.004 |    0.609 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.394 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.394 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.394 | 
     | FECTS_clks_clk___L3_I4               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.394 | 
     | FECTS_clks_clk___L4_I18              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.394 | 
     | \link_addr_1_fifo/data_mem_reg[0][2] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.394 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][5] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][5] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \dch_cur_state_reg[0] /Q                (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.780
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.670
- Arrival Time                  1.062
= Slack Time                   -0.391
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.391 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.391 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.391 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.391 | 
     | FECTS_clks_clk___L4_I5               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.391 | 
     | \dch_cur_state_reg[0]                | CLK ^ -> Q ^ | DFFSR    | 0.014 | 0.133 |   0.133 |   -0.259 | 
     | FE_OFC6698_dch_cur_state_0_          | A ^ -> Y v   | INVX1    | 0.039 | 0.036 |   0.169 |   -0.222 | 
     | FE_OFC6699_dch_cur_state_0_          | A v -> Y ^   | INVX8    | 0.028 | 0.033 |   0.201 |   -0.190 | 
     | FE_RC_15438_0                        | B ^ -> Y ^   | AND2X2   | 0.033 | 0.052 |   0.253 |   -0.138 | 
     | FE_OCP_RBC8938_n3376                 | A ^ -> Y v   | INVX8    | 0.051 | 0.031 |   0.285 |   -0.107 | 
     | FE_RC_16150_0                        | A v -> Y v   | OR2X2    | 0.026 | 0.073 |   0.357 |   -0.034 | 
     | FE_OCP_RBC8515_FE_RN_10269_0         | A v -> Y ^   | INVX8    | 0.021 | 0.028 |   0.386 |   -0.006 | 
     | FE_RC_18669_0                        | B ^ -> Y ^   | AND2X2   | 0.021 | 0.043 |   0.429 |    0.038 | 
     | FE_OFC6854_n3390                     | A ^ -> Y v   | INVX4    | 0.012 | 0.026 |   0.455 |    0.063 | 
     | FE_OCP_RBC8951_FE_OFN6854_n3390      | A v -> Y ^   | INVX8    | 0.047 | 0.026 |   0.480 |    0.089 | 
     | FE_OCP_RBC8952_FE_OFN6854_n3390      | A ^ -> Y v   | INVX8    | 0.029 | 0.042 |   0.522 |    0.131 | 
     | FE_OFC125_memif_pcfifo1_f0_write     | A v -> Y ^   | INVX8    | 0.407 | 0.113 |   0.635 |    0.243 | 
     | U4698                                | S ^ -> Y ^   | MUX2X1   | 0.081 | 0.268 |   0.902 |    0.511 | 
     | FE_OCP_RBC8967_link_datain_1_5_      | A ^ -> Y ^   | BUFX4    | 0.022 | 0.025 |   0.927 |    0.536 | 
     | FE_OCP_RBC8966_link_datain_1_5_      | A ^ -> Y v   | INVX8    | 0.017 | 0.030 |   0.957 |    0.566 | 
     | FE_RC_15690_0                        | A v -> Y ^   | AOI22X1  | 0.061 | 0.063 |   1.020 |    0.629 | 
     | FE_OCPUNCOC7548_n1965                | A ^ -> Y ^   | BUFX4    | 0.041 | 0.039 |   1.059 |    0.668 | 
     | \link_addr_1_fifo/data_mem_reg[0][5] | D ^          | DFFPOSX1 | 0.041 | 0.002 |   1.062 |    0.670 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.391 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.391 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.391 | 
     | FECTS_clks_clk___L3_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.391 | 
     | FECTS_clks_clk___L4_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.391 | 
     | \link_addr_1_fifo/data_mem_reg[0][5] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.391 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][30] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][30] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \dch_cur_state_reg[0] /Q                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.780
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.670
- Arrival Time                  1.059
= Slack Time                   -0.388
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.388 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.388 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.388 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.388 | 
     | FECTS_clks_clk___L4_I5                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.388 | 
     | \dch_cur_state_reg[0]                 | CLK ^ -> Q ^ | DFFSR    | 0.014 | 0.133 |   0.133 |   -0.255 | 
     | FE_OFC6698_dch_cur_state_0_           | A ^ -> Y v   | INVX1    | 0.039 | 0.036 |   0.169 |   -0.219 | 
     | FE_OFC6699_dch_cur_state_0_           | A v -> Y ^   | INVX8    | 0.028 | 0.033 |   0.201 |   -0.187 | 
     | FE_RC_15438_0                         | B ^ -> Y ^   | AND2X2   | 0.033 | 0.052 |   0.253 |   -0.135 | 
     | FE_OCP_RBC8938_n3376                  | A ^ -> Y v   | INVX8    | 0.051 | 0.031 |   0.285 |   -0.103 | 
     | FE_RC_16150_0                         | A v -> Y v   | OR2X2    | 0.026 | 0.073 |   0.357 |   -0.031 | 
     | FE_OCP_RBC8515_FE_RN_10269_0          | A v -> Y ^   | INVX8    | 0.021 | 0.028 |   0.386 |   -0.002 | 
     | FE_RC_18669_0                         | B ^ -> Y ^   | AND2X2   | 0.021 | 0.043 |   0.429 |    0.041 | 
     | FE_OFC6854_n3390                      | A ^ -> Y v   | INVX4    | 0.012 | 0.026 |   0.455 |    0.067 | 
     | FE_OCP_RBC8951_FE_OFN6854_n3390       | A v -> Y ^   | INVX8    | 0.047 | 0.026 |   0.480 |    0.092 | 
     | FE_OCP_RBC8952_FE_OFN6854_n3390       | A ^ -> Y v   | INVX8    | 0.029 | 0.042 |   0.522 |    0.134 | 
     | FE_OFC125_memif_pcfifo1_f0_write      | A v -> Y ^   | INVX8    | 0.407 | 0.113 |   0.635 |    0.247 | 
     | U5198                                 | S ^ -> Y ^   | MUX2X1   | 0.085 | 0.284 |   0.919 |    0.531 | 
     | FE_OCP_RBC8540_link_datain_1_30_      | A ^ -> Y v   | INVX4    | 0.043 | 0.032 |   0.951 |    0.563 | 
     | FE_RC_20481_0                         | A v -> Y ^   | AOI22X1  | 0.057 | 0.066 |   1.017 |    0.628 | 
     | FE_OCPUNCOC8312_n1940                 | A ^ -> Y ^   | BUFX4    | 0.041 | 0.040 |   1.056 |    0.668 | 
     | \link_addr_1_fifo/data_mem_reg[0][30] | D ^          | DFFPOSX1 | 0.041 | 0.002 |   1.059 |    0.670 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.388 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.388 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.388 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.388 | 
     | FECTS_clks_clk___L4_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.388 | 
     | \link_addr_1_fifo/data_mem_reg[0][30] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.388 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][28] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][28] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[10] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.678
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.772
- Arrival Time                  1.159
= Slack Time                   -0.387
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.387 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.387 | 
     | FECTS_clks_clk___L2_I0                          | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.387 | 
     | FECTS_clks_clk___L3_I1                          | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.387 | 
     | FECTS_clks_clk___L4_I4                          | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.387 | 
     | \haddr2_d_reg[10]                               | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.136 |   0.136 |   -0.251 | 
     | FE_OCP_RBC9479_haddr2_d_10_                     | A ^ -> Y v   | INVX2    | 0.015 | 0.029 |   0.165 |   -0.222 | 
     | FE_OCP_RBC9478_haddr2_d_10_                     | A v -> Y ^   | INVX8    | 0.065 | 0.031 |   0.196 |   -0.191 | 
     | FE_RC_20196_0                                   | A ^ -> Y v   | XOR2X1   | 0.029 | 0.065 |   0.260 |   -0.127 | 
     | FE_OCP_RBC9182_n3560                            | A v -> Y v   | BUFX4    | 0.022 | 0.058 |   0.319 |   -0.068 | 
     | FE_RC_16369_0                                   | A v -> Y v   | OR2X2    | 0.010 | 0.046 |   0.364 |   -0.023 | 
     | FE_RC_16402_0                                   | C v -> Y ^   | NOR3X1   | 0.061 | 0.032 |   0.397 |    0.010 | 
     | FE_RC_16367_0                                   | B ^ -> Y ^   | AND2X2   | 0.018 | 0.039 |   0.436 |    0.049 | 
     | FE_RC_16412_0                                   | A ^ -> Y ^   | AND2X2   | 0.036 | 0.049 |   0.485 |    0.098 | 
     | FE_OCP_RBC9401_FE_OFN6828_n3573                 | A ^ -> Y v   | INVX8    | 0.043 | 0.030 |   0.515 |    0.128 | 
     | FE_OCP_RBC9406_FE_OFN6828_n3573                 | A v -> Y ^   | INVX8    | 0.059 | 0.050 |   0.565 |    0.178 | 
     | FE_RC_20501_0                                   | B ^ -> Y ^   | AND2X2   | 0.032 | 0.060 |   0.625 |    0.238 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                    | A ^ -> Y v   | INVX8    | 0.021 | 0.029 |   0.654 |    0.267 | 
     | FE_RC_13346_0                                   | B v -> Y ^   | OAI21X1  | 0.050 | 0.055 |   0.709 |    0.322 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                     | A ^ -> Y ^   | BUFX4    | 0.022 | 0.028 |   0.737 |    0.350 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                     | A ^ -> Y v   | INVX8    | 0.041 | 0.030 |   0.767 |    0.380 | 
     | FE_OCP_RBC9452_FE_RN_4160_0                     | A v -> Y v   | BUFX4    | 0.020 | 0.063 |   0.831 |    0.443 | 
     | FE_OCP_RBC9449_FE_RN_4160_0                     | A v -> Y v   | BUFX2    | 0.018 | 0.047 |   0.877 |    0.490 | 
     | FE_RC_13173_0                                   | B v -> Y v   | AND2X2   | 0.014 | 0.049 |   0.926 |    0.539 | 
     | FE_OCP_RBC8708_FE_OCPN2326_FE_OCP_RBN1695_n3994 | A v -> Y ^   | INVX8    | 0.056 | 0.027 |   0.954 |    0.567 | 
     | FE_OCP_RBC8709_FE_OCPN2326_FE_OCP_RBN1695_n3994 | A ^ -> Y ^   | BUFX2    | 0.034 | 0.062 |   1.016 |    0.629 | 
     | FE_OCP_RBC8710_FE_OCPN2326_FE_OCP_RBN1695_n3994 | A ^ -> Y v   | INVX8    | 0.016 | 0.025 |   1.041 |    0.654 | 
     | FE_RC_19418_0                                   | B v -> Y ^   | AOI22X1  | 0.054 | 0.047 |   1.088 |    0.701 | 
     | FE_OFC7017_FE_OCPUNCON5034_n2115                | A ^ -> Y v   | INVX2    | 0.029 | 0.030 |   1.118 |    0.731 | 
     | FE_OFC7018_FE_OCPUNCON5034_n2115                | A v -> Y ^   | INVX8    | 0.048 | 0.032 |   1.150 |    0.763 | 
     | \link_addr_2_fifo/data_mem_reg[0][28]           | D ^          | DFFPOSX1 | 0.053 | 0.009 |   1.159 |    0.772 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.387 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.387 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.387 | 
     | FECTS_clks_clk___L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.387 | 
     | FECTS_clks_clk___L4_I17               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.387 | 
     | \link_addr_2_fifo/data_mem_reg[0][28] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.387 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][24] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][24] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.865
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.585
- Arrival Time                  0.963
= Slack Time                   -0.378
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.378 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.378 | 
     | FECTS_clks_clk___L2_I0                         | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.378 | 
     | FECTS_clks_clk___L3_I3                         | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.378 | 
     | FECTS_clks_clk___L4_I14                        | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.378 | 
     | \cur_state_reg[1]                              | CLK ^ -> Q v | DFFSR    | 0.022 | 0.135 |   0.135 |   -0.243 | 
     | FE_OCP_RBC9372_cur_state_1_                    | A v -> Y v   | BUFX4    | 0.004 | 0.048 |   0.183 |   -0.195 | 
     | FE_OCP_RBC9373_cur_state_1_                    | A v -> Y ^   | INVX8    | 0.011 | 0.022 |   0.205 |   -0.173 | 
     | U3523                                          | A ^ -> Y ^   | AND2X2   | 0.026 | 0.047 |   0.252 |   -0.126 | 
     | FE_OCP_RBC9389_n4452                           | A ^ -> Y v   | INVX4    | 0.014 | 0.026 |   0.278 |   -0.100 | 
     | FE_RC_15774_0                                  | C v -> Y ^   | OAI21X1  | 0.084 | 0.048 |   0.326 |   -0.051 | 
     | FE_OCP_RBC9395_FE_RN_10049_0                   | A ^ -> Y v   | INVX8    | 0.043 | 0.031 |   0.358 |   -0.020 | 
     | FE_RC_20299_0                                  | C v -> Y ^   | NOR3X1   | 0.054 | 0.039 |   0.396 |    0.019 | 
     | FE_RC_20073_0                                  | B ^ -> Y ^   | AND2X2   | 0.075 | 0.077 |   0.474 |    0.096 | 
     | FE_RC_20182_0                                  | B ^ -> Y v   | NAND2X1  | 0.250 | 0.034 |   0.508 |    0.130 | 
     | FE_RC_19864_0                                  | C v -> Y ^   | OAI21X1  | 0.052 | 0.104 |   0.611 |    0.234 | 
     | FE_OCP_RBC9212_FE_RN_10630_0                   | A ^ -> Y v   | INVX2    | 0.028 | 0.030 |   0.642 |    0.264 | 
     | FE_OCP_RBC9213_FE_RN_10630_0                   | A v -> Y ^   | INVX8    | 0.055 | 0.033 |   0.675 |    0.297 | 
     | FE_RC_16835_0                                  | A ^ -> Y ^   | AND2X2   | 0.034 | 0.062 |   0.737 |    0.360 | 
     | FE_RC_17548_0                                  | C ^ -> Y v   | NAND3X1  | 0.023 | 0.021 |   0.758 |    0.381 | 
     | FE_OCPUNCOC8309_FE_OCP_RBN2552_FE_OFN151_n3958 | A v -> Y v   | BUFX4    | 0.007 | 0.050 |   0.808 |    0.430 | 
     | FE_OCP_RBC7971_FE_OFN151_n3958                 | A v -> Y ^   | INVX8    | 0.070 | 0.028 |   0.837 |    0.459 | 
     | FE_OCP_RBC7974_FE_OFN151_n3958                 | A ^ -> Y v   | INVX4    | 0.035 | 0.044 |   0.881 |    0.503 | 
     | FE_RC_20726_0                                  | D v -> Y ^   | AOI22X1  | 0.068 | 0.049 |   0.930 |    0.552 | 
     | FE_OCPUNCOC9081_n1946                          | A ^ -> Y ^   | BUFX4    | 0.030 | 0.032 |   0.962 |    0.584 | 
     | \link_addr_1_fifo/data_mem_reg[0][24]          | D ^          | DFFPOSX1 | 0.030 | 0.001 |   0.963 |    0.585 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.378 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.378 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.378 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.378 | 
     | FECTS_clks_clk___L4_I10               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.378 | 
     | \link_addr_1_fifo/data_mem_reg[0][24] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.378 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][10] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.739
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.711
- Arrival Time                  1.081
= Slack Time                   -0.370
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.370 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.370 | 
     | FECTS_clks_clk___L2_I0                         | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.370 | 
     | FECTS_clks_clk___L3_I3                         | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.370 | 
     | FECTS_clks_clk___L4_I14                        | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.370 | 
     | \cur_state_reg[1]                              | CLK ^ -> Q v | DFFSR    | 0.022 | 0.135 |   0.135 |   -0.235 | 
     | FE_OCP_RBC9372_cur_state_1_                    | A v -> Y v   | BUFX4    | 0.004 | 0.048 |   0.183 |   -0.187 | 
     | FE_OCP_RBC9373_cur_state_1_                    | A v -> Y ^   | INVX8    | 0.011 | 0.022 |   0.205 |   -0.165 | 
     | U3523                                          | A ^ -> Y ^   | AND2X2   | 0.026 | 0.047 |   0.252 |   -0.118 | 
     | FE_OCP_RBC9389_n4452                           | A ^ -> Y v   | INVX4    | 0.014 | 0.026 |   0.278 |   -0.092 | 
     | FE_RC_15774_0                                  | C v -> Y ^   | OAI21X1  | 0.084 | 0.048 |   0.326 |   -0.044 | 
     | FE_OCP_RBC9395_FE_RN_10049_0                   | A ^ -> Y v   | INVX8    | 0.043 | 0.031 |   0.358 |   -0.012 | 
     | FE_RC_20299_0                                  | C v -> Y ^   | NOR3X1   | 0.054 | 0.039 |   0.396 |    0.026 | 
     | FE_RC_20073_0                                  | B ^ -> Y ^   | AND2X2   | 0.075 | 0.077 |   0.474 |    0.104 | 
     | FE_RC_20182_0                                  | B ^ -> Y v   | NAND2X1  | 0.250 | 0.034 |   0.508 |    0.138 | 
     | FE_RC_19864_0                                  | C v -> Y ^   | OAI21X1  | 0.052 | 0.104 |   0.611 |    0.241 | 
     | FE_OCP_RBC9212_FE_RN_10630_0                   | A ^ -> Y v   | INVX2    | 0.028 | 0.030 |   0.642 |    0.272 | 
     | FE_OCP_RBC9213_FE_RN_10630_0                   | A v -> Y ^   | INVX8    | 0.055 | 0.033 |   0.675 |    0.305 | 
     | FE_RC_16835_0                                  | A ^ -> Y ^   | AND2X2   | 0.034 | 0.062 |   0.737 |    0.367 | 
     | FE_RC_17548_0                                  | C ^ -> Y v   | NAND3X1  | 0.023 | 0.021 |   0.758 |    0.388 | 
     | FE_OCPUNCOC8309_FE_OCP_RBN2552_FE_OFN151_n3958 | A v -> Y v   | BUFX4    | 0.007 | 0.050 |   0.808 |    0.438 | 
     | FE_OCP_RBC7971_FE_OFN151_n3958                 | A v -> Y ^   | INVX8    | 0.070 | 0.028 |   0.837 |    0.467 | 
     | FE_OCPC8434_FE_OCP_RBN7971_FE_OFN151_n3958     | A ^ -> Y ^   | BUFX4    | 0.023 | 0.045 |   0.882 |    0.512 | 
     | FE_OCP_RBC7975_FE_OFN151_n3958                 | A ^ -> Y v   | INVX8    | 0.050 | 0.032 |   0.914 |    0.544 | 
     | FE_RC_18943_0                                  | A v -> Y ^   | INVX8    | 0.021 | 0.033 |   0.946 |    0.576 | 
     | FE_RC_16322_0                                  | B ^ -> Y v   | OAI21X1  | 0.114 | 0.090 |   1.037 |    0.667 | 
     | FE_RC_16323_0                                  | A v -> Y ^   | INVX8    | 0.046 | 0.044 |   1.081 |    0.711 | 
     | \link_addr_1_fifo/data_mem_reg[0][10]          | D ^          | DFFPOSX1 | 0.046 | 0.000 |   1.081 |    0.711 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.370 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.370 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.370 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.370 | 
     | FECTS_clks_clk___L4_I28               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.370 | 
     | \link_addr_1_fifo/data_mem_reg[0][10] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.370 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][4] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \dch_cur_state_reg[0] /Q                (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.765
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.685
- Arrival Time                  1.052
= Slack Time                   -0.367
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.367 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.367 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.367 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.367 | 
     | FECTS_clks_clk___L4_I5               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.367 | 
     | \dch_cur_state_reg[0]                | CLK ^ -> Q ^ | DFFSR    | 0.014 | 0.133 |   0.133 |   -0.234 | 
     | FE_OFC6698_dch_cur_state_0_          | A ^ -> Y v   | INVX1    | 0.039 | 0.036 |   0.169 |   -0.198 | 
     | FE_OFC6699_dch_cur_state_0_          | A v -> Y ^   | INVX8    | 0.028 | 0.033 |   0.201 |   -0.166 | 
     | FE_RC_15438_0                        | B ^ -> Y ^   | AND2X2   | 0.033 | 0.052 |   0.253 |   -0.114 | 
     | FE_OCP_RBC8938_n3376                 | A ^ -> Y v   | INVX8    | 0.051 | 0.031 |   0.285 |   -0.082 | 
     | FE_RC_16150_0                        | A v -> Y v   | OR2X2    | 0.026 | 0.073 |   0.357 |   -0.010 | 
     | FE_OCP_RBC8515_FE_RN_10269_0         | A v -> Y ^   | INVX8    | 0.021 | 0.028 |   0.386 |    0.019 | 
     | FE_RC_18669_0                        | B ^ -> Y ^   | AND2X2   | 0.021 | 0.043 |   0.429 |    0.062 | 
     | FE_OFC6854_n3390                     | A ^ -> Y v   | INVX4    | 0.012 | 0.026 |   0.455 |    0.088 | 
     | FE_OCP_RBC8951_FE_OFN6854_n3390      | A v -> Y ^   | INVX8    | 0.047 | 0.026 |   0.480 |    0.113 | 
     | FE_OCP_RBC8952_FE_OFN6854_n3390      | A ^ -> Y v   | INVX8    | 0.029 | 0.042 |   0.522 |    0.155 | 
     | FE_OFC125_memif_pcfifo1_f0_write     | A v -> Y ^   | INVX8    | 0.407 | 0.113 |   0.635 |    0.268 | 
     | U4678                                | S ^ -> Y ^   | MUX2X1   | 0.086 | 0.247 |   0.882 |    0.515 | 
     | FE_OFC3475_link_datain_1_4_          | A ^ -> Y ^   | BUFX4    | 0.035 | 0.034 |   0.915 |    0.548 | 
     | U4679                                | A ^ -> Y v   | INVX4    | 0.024 | 0.032 |   0.948 |    0.581 | 
     | FE_RC_2970_0                         | A v -> Y ^   | AOI22X1  | 0.059 | 0.061 |   1.009 |    0.642 | 
     | FE_OCPUNCOC9120_n1966                | A ^ -> Y ^   | BUFX4    | 0.043 | 0.041 |   1.050 |    0.683 | 
     | \link_addr_1_fifo/data_mem_reg[0][4] | D ^          | DFFPOSX1 | 0.043 | 0.003 |   1.052 |    0.685 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.367 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.367 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.367 | 
     | FECTS_clks_clk___L3_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.367 | 
     | FECTS_clks_clk___L4_I2               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.367 | 
     | \link_addr_1_fifo/data_mem_reg[0][4] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.367 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[1][14] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[1][14] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr0_d_reg[19] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.566
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.884
- Arrival Time                  1.251
= Slack Time                   -0.367
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.367 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.367 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.367 | 
     | FECTS_clks_clk___L3_I4                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.367 | 
     | FECTS_clks_clk___L4_I20                   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.367 | 
     | \haddr0_d_reg[19]                         | CLK ^ -> Q v | DFFSR    | 0.064 | 0.166 |   0.166 |   -0.201 | 
     | FE_OCPUNCOC9312_haddr0_d_19_              | A v -> Y v   | BUFX4    | 0.026 | 0.061 |   0.226 |   -0.141 | 
     | U4580                                     | S v -> Y v   | MUX2X1   | 0.021 | 0.042 |   0.268 |   -0.099 | 
     | FE_OCPC7386_n3613                         | A v -> Y v   | BUFX4    | 0.012 | 0.053 |   0.321 |   -0.046 | 
     | FE_RC_18574_0                             | C v -> Y ^   | OAI21X1  | 0.054 | 0.029 |   0.350 |   -0.017 | 
     | FE_RC_18573_0                             | C ^ -> Y v   | AOI21X1  | 0.252 | 0.026 |   0.376 |    0.009 | 
     | FE_OCPUNCOC7701_n3617                     | A v -> Y v   | BUFX2    | 0.090 | 0.086 |   0.462 |    0.095 | 
     | FE_OFC6812_n3617                          | A v -> Y ^   | INVX4    | 0.042 | 0.040 |   0.502 |    0.135 | 
     | FE_OFC6813_n3617                          | A ^ -> Y v   | INVX8    | 0.046 | 0.032 |   0.534 |    0.167 | 
     | FE_RC_19026_0                             | C v -> Y ^   | NAND3X1  | 0.057 | 0.067 |   0.602 |    0.235 | 
     | FE_OCPUNCOC7703_n3618                     | A ^ -> Y ^   | BUFX4    | 0.023 | 0.028 |   0.630 |    0.263 | 
     | FE_RC_16768_0                             | C ^ -> Y v   | NOR3X1   | 0.035 | 0.029 |   0.659 |    0.292 | 
     | FE_RC_16646_0                             | C v -> Y ^   | NAND3X1  | 0.060 | 0.052 |   0.710 |    0.343 | 
     | FE_OFC6909_n3635                          | A ^ -> Y ^   | BUFX4    | 0.046 | 0.043 |   0.753 |    0.387 | 
     | FE_RC_19039_0                             | A ^ -> Y ^   | OR2X2    | 0.032 | 0.058 |   0.811 |    0.444 | 
     | FE_OFC6937_n4779                          | A ^ -> Y v   | INVX8    | 0.037 | 0.030 |   0.841 |    0.474 | 
     | FE_OFC3524_n4779                          | A v -> Y ^   | INVX8    | 0.033 | 0.042 |   0.883 |    0.516 | 
     | FE_OFC3525_n4779                          | A ^ -> Y v   | INVX8    | 0.021 | 0.034 |   0.917 |    0.550 | 
     | FE_RC_7787_0                              | A v -> Y ^   | INVX8    | 0.010 | 0.025 |   0.942 |    0.575 | 
     | FE_RC_19045_0                             | B ^ -> Y ^   | AND2X2   | 0.034 | 0.048 |   0.989 |    0.622 | 
     | FE_RC_19046_0                             | A ^ -> Y v   | INVX8    | 0.019 | 0.028 |   1.017 |    0.650 | 
     | FE_RC_10071_0                             | A v -> Y ^   | INVX8    | 0.003 | 0.020 |   1.037 |    0.670 | 
     | FE_OFC3739_FE_OCP_RBN2170_FE_OFN145_n3985 | A ^ -> Y v   | INVX8    | 0.011 | 0.030 |   1.067 |    0.700 | 
     | FE_RC_11044_0                             | A v -> Y ^   | INVX4    | 0.009 | 0.025 |   1.092 |    0.725 | 
     | FE_OFC4005_FE_OCPN2138_FE_OFN146_n3985    | A ^ -> Y v   | INVX8    | 0.056 | 0.029 |   1.121 |    0.754 | 
     | FE_OCPC4349_FE_OFN146_n3985               | A v -> Y v   | BUFX2    | 0.019 | 0.071 |   1.191 |    0.825 | 
     | U4894                                     | S v -> Y ^   | MUX2X1   | 0.067 | 0.059 |   1.251 |    0.884 | 
     | \link_addr_0_fifo/data_mem_reg[1][14]     | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.251 |    0.884 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.367 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.367 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.367 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.367 | 
     | FECTS_clks_clk___L4_I6                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.367 | 
     | \link_addr_0_fifo/data_mem_reg[1][14] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.367 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[1][20] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[1][20] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr1_d_reg[12] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.525
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.925
- Arrival Time                  1.291
= Slack Time                   -0.366
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.366 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.366 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.366 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.366 | 
     | FECTS_clks_clk___L4_I7                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.366 | 
     | \haddr1_d_reg[12]                                  | CLK ^ -> Q ^ | DFFSR    | 0.034 | 0.146 |   0.146 |   -0.220 | 
     | FE_OFC3213_haddr1_d_12_                            | A ^ -> Y v   | INVX2    | 0.016 | 0.025 |   0.171 |   -0.195 | 
     | FE_RC_14818_0                                      | A v -> Y ^   | INVX4    | 0.018 | 0.026 |   0.198 |   -0.169 | 
     | U4350                                              | S ^ -> Y ^   | MUX2X1   | 0.057 | 0.054 |   0.252 |   -0.115 | 
     | FE_RC_10567_0                                      | A ^ -> Y v   | INVX2    | 0.036 | 0.036 |   0.288 |   -0.078 | 
     | FE_RC_20453_0                                      | C v -> Y ^   | NOR3X1   | 0.056 | 0.035 |   0.323 |   -0.043 | 
     | FE_RC_1442_0                                       | A ^ -> Y ^   | AND2X2   | 0.180 | 0.137 |   0.460 |    0.094 | 
     | FE_RC_18994_0                                      | B ^ -> Y ^   | AND2X1   | 0.034 | 0.057 |   0.518 |    0.152 | 
     | FE_RC_16205_0                                      | A ^ -> Y v   | NAND2X1  | 0.250 | 0.024 |   0.542 |    0.176 | 
     | FE_OCP_RBC7952_n3439                               | A v -> Y v   | BUFX4    | 0.165 | 0.149 |   0.691 |    0.325 | 
     | FE_OCP_RBC6557_n3439                               | A v -> Y ^   | INVX1    | 0.008 | 0.078 |   0.769 |    0.403 | 
     | FE_RC_19228_0                                      | B ^ -> Y ^   | AND2X2   | 0.030 | 0.046 |   0.815 |    0.449 | 
     | FE_OFC6931_FE_RN_342_0                             | A ^ -> Y v   | INVX8    | 0.019 | 0.029 |   0.844 |    0.478 | 
     | FE_OFC3526_FE_RN_342_0                             | A v -> Y ^   | INVX8    | 0.038 | 0.030 |   0.874 |    0.508 | 
     | FE_OFC3527_FE_RN_342_0                             | A ^ -> Y v   | INVX8    | 0.024 | 0.036 |   0.911 |    0.545 | 
     | FE_OCP_RBC2857_FE_RN_342_0                         | A v -> Y ^   | INVX1    | 0.478 | 0.018 |   0.929 |    0.562 | 
     | FE_RC_20495_0                                      | A ^ -> Y ^   | OR2X2    | 0.165 | 0.082 |   1.011 |    0.645 | 
     | FE_OFC7019_FE_OCPN5511_FE_OFN3548_n2043            | A ^ -> Y v   | INVX8    | 0.065 | 0.023 |   1.035 |    0.668 | 
     | FE_OFC7021_FE_OCPN5511_FE_OFN3548_n2043            | A v -> Y ^   | INVX8    | 0.043 | 0.043 |   1.078 |    0.711 | 
     | FE_OFC3562_FE_OCP_RBN2648_FE_OFN158_n2043          | A ^ -> Y v   | INVX4    | 0.021 | 0.031 |   1.108 |    0.742 | 
     | FE_OFC3564_FE_OCP_RBN2648_FE_OFN158_n2043          | A v -> Y ^   | INVX8    | 0.020 | 0.028 |   1.136 |    0.770 | 
     | FE_RC_10074_0                                      | A ^ -> Y v   | INVX4    | 0.016 | 0.033 |   1.169 |    0.802 | 
     | FE_OFC3673_FE_OCP_RBN2651_FE_OFN158_n2043          | A v -> Y ^   | INVX4    | 0.026 | 0.031 |   1.200 |    0.834 | 
     | FE_OCPC4892_FE_OFN3673_FE_OCP_RBN2651_FE_OFN158_n2 | A ^ -> Y ^   | BUFX4    | 0.017 | 0.028 |   1.228 |    0.862 | 
     | 043                                                |              |          |       |       |         |          | 
     | U5008                                              | S ^ -> Y ^   | MUX2X1   | 0.072 | 0.063 |   1.291 |    0.924 | 
     | \link_addr_1_fifo/data_mem_reg[1][20]              | D ^          | DFFPOSX1 | 0.072 | 0.000 |   1.291 |    0.925 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.366 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.366 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.366 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.366 | 
     | FECTS_clks_clk___L4_I13               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.366 | 
     | \link_addr_1_fifo/data_mem_reg[1][20] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.366 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][3] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][3] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[11] /Q                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.785
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.666
- Arrival Time                  1.032
= Slack Time                   -0.366
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.366 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.366 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.366 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.366 | 
     | FECTS_clks_clk___L4_I7                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.366 | 
     | \haddr2_d_reg[11]                                  | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.136 |   0.136 |   -0.230 | 
     | FE_OCP_RBC9475_haddr2_d_11_                        | A ^ -> Y v   | INVX2    | 0.017 | 0.030 |   0.166 |   -0.200 | 
     | FE_OCP_RBC9474_haddr2_d_11_                        | A v -> Y ^   | INVX4    | 0.009 | 0.022 |   0.188 |   -0.178 | 
     | U4489                                              | S ^ -> Y v   | MUX2X1   | 0.020 | 0.039 |   0.227 |   -0.139 | 
     | FE_OFC6726_n3538                                   | A v -> Y v   | BUFX4    | 0.027 | 0.058 |   0.285 |   -0.082 | 
     | FE_RC_74_0                                         | B v -> Y v   | AND2X2   | 0.065 | 0.089 |   0.374 |    0.008 | 
     | FE_RC_13960_0                                      | B v -> Y v   | AND2X2   | 0.020 | 0.063 |   0.437 |    0.071 | 
     | FE_RC_13594_0                                      | C v -> Y ^   | NAND3X1  | 0.064 | 0.051 |   0.488 |    0.122 | 
     | FE_OCP_RBC9482_FE_RN_1618_0                        | A ^ -> Y ^   | BUFX4    | 0.021 | 0.026 |   0.514 |    0.148 | 
     | FE_OCP_RBC9481_FE_RN_1618_0                        | A ^ -> Y v   | INVX8    | 0.015 | 0.028 |   0.542 |    0.176 | 
     | FE_RC_20503_0                                      | A v -> Y v   | AND2X2   | 0.013 | 0.038 |   0.580 |    0.213 | 
     | FE_RC_20501_0                                      | A v -> Y v   | AND2X2   | 0.022 | 0.043 |   0.623 |    0.257 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                       | A v -> Y ^   | INVX8    | 0.022 | 0.029 |   0.651 |    0.285 | 
     | FE_RC_13346_0                                      | B ^ -> Y v   | OAI21X1  | 0.015 | 0.027 |   0.678 |    0.312 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                        | A v -> Y v   | BUFX4    | 0.002 | 0.047 |   0.725 |    0.359 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                        | A v -> Y ^   | INVX8    | 0.047 | 0.023 |   0.748 |    0.382 | 
     | FE_RC_13151_0                                      | A ^ -> Y ^   | AND2X2   | 0.034 | 0.057 |   0.805 |    0.439 | 
     | FE_OCP_RBC8212_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A ^ -> Y v   | INVX2    | 0.072 | 0.061 |   0.866 |    0.500 | 
     | 4                                                  |              |          |       |       |         |          | 
     | FE_OCP_RBC8210_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y ^   | INVX8    | 0.048 | 0.051 |   0.917 |    0.551 | 
     | 4                                                  |              |          |       |       |         |          | 
     | FE_RC_12569_0                                      | A ^ -> Y v   | INVX8    | 0.019 | 0.028 |   0.946 |    0.580 | 
     | FE_RC_12568_0                                      | B v -> Y ^   | AOI21X1  | 0.043 | 0.043 |   0.989 |    0.623 | 
     | FE_OFC7016_FE_OCPUNCON5036_n1728                   | A ^ -> Y ^   | BUFX4    | 0.040 | 0.040 |   1.029 |    0.663 | 
     | \link_addr_2_fifo/data_mem_reg[0][3]               | D ^          | DFFPOSX1 | 0.040 | 0.002 |   1.032 |    0.666 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.366 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.366 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.366 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.366 | 
     | FECTS_clks_clk___L4_I26              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.366 | 
     | \link_addr_2_fifo/data_mem_reg[0][3] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.366 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][8] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][8] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[12] /Q                    (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.655
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.795
- Arrival Time                  1.161
= Slack Time                   -0.366
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.366 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.366 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.366 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.366 | 
     | FECTS_clks_clk___L4_I7               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.366 | 
     | \haddr2_d_reg[12]                    | CLK ^ -> Q v | DFFSR    | 0.017 | 0.131 |   0.131 |   -0.235 | 
     | FE_OFC3194_haddr2_d_12_              | A v -> Y ^   | INVX2    | 0.074 | 0.059 |   0.190 |   -0.176 | 
     | FE_RC_12091_0                        | A ^ -> Y v   | INVX4    | 0.035 | 0.031 |   0.221 |   -0.145 | 
     | FE_RC_3320_0                         | S v -> Y ^   | MUX2X1   | 0.088 | 0.077 |   0.298 |   -0.068 | 
     | FE_RC_46_0                           | A ^ -> Y v   | INVX8    | 0.044 | 0.031 |   0.329 |   -0.037 | 
     | FE_RC_20451_0                        | C v -> Y ^   | NAND3X1  | 0.054 | 0.055 |   0.384 |    0.018 | 
     | FE_RC_16610_0                        | B ^ -> Y v   | NOR3X1   | 0.040 | 0.045 |   0.429 |    0.064 | 
     | FE_RC_41_0                           | B v -> Y ^   | NAND2X1  | 0.049 | 0.033 |   0.462 |    0.097 | 
     | FE_RC_17699_0                        | C ^ -> Y v   | NOR3X1   | 0.055 | 0.049 |   0.511 |    0.146 | 
     | FE_OCP_RBC8110_n3572                 | A v -> Y ^   | INVX8    | 0.060 | 0.044 |   0.555 |    0.189 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572     | A ^ -> Y ^   | BUFX2    | 0.041 | 0.056 |   0.612 |    0.246 | 
     | FE_OCP_RBC8111_n3572                 | A ^ -> Y v   | INVX1    | 0.050 | 0.052 |   0.664 |    0.298 | 
     | FE_RC_13841_0                        | A v -> Y ^   | NAND3X1  | 0.052 | 0.060 |   0.723 |    0.357 | 
     | FE_RC_13845_0                        | C ^ -> Y v   | NOR3X1   | 0.040 | 0.040 |   0.763 |    0.397 | 
     | FE_OFC3508_n4862                     | A v -> Y v   | BUFX4    | 0.099 | 0.076 |   0.840 |    0.474 | 
     | FE_RC_19585_0                        | A v -> Y v   | OR2X1    | 0.021 | 0.072 |   0.912 |    0.546 | 
     | FE_RC_19584_0                        | A v -> Y v   | OR2X2    | 0.055 | 0.076 |   0.988 |    0.622 | 
     | FE_RC_16289_0                        | S v -> Y v   | MUX2X1   | 0.134 | 0.122 |   1.110 |    0.744 | 
     | FE_OFC6957_n1755                     | A v -> Y ^   | INVX8    | 0.056 | 0.051 |   1.161 |    0.795 | 
     | \link_addr_2_fifo/data_mem_reg[1][8] | D ^          | DFFPOSX1 | 0.056 | 0.000 |   1.161 |    0.795 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.366 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.366 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.366 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.366 | 
     | FECTS_clks_clk___L4_I26              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.366 | 
     | \link_addr_2_fifo/data_mem_reg[1][8] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.366 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][1] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][1] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[10] /Q                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.785
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.665
- Arrival Time                  1.029
= Slack Time                   -0.365
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.365 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.365 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.365 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.365 | 
     | FECTS_clks_clk___L4_I4               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.365 | 
     | \haddr2_d_reg[10]                    | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.136 |   0.136 |   -0.228 | 
     | FE_OCP_RBC9479_haddr2_d_10_          | A ^ -> Y v   | INVX2    | 0.015 | 0.029 |   0.165 |   -0.199 | 
     | FE_OCP_RBC9478_haddr2_d_10_          | A v -> Y ^   | INVX8    | 0.065 | 0.031 |   0.196 |   -0.169 | 
     | FE_RC_20196_0                        | A ^ -> Y v   | XOR2X1   | 0.029 | 0.065 |   0.260 |   -0.104 | 
     | FE_OCP_RBC9182_n3560                 | A v -> Y v   | BUFX4    | 0.022 | 0.058 |   0.319 |   -0.046 | 
     | FE_RC_16369_0                        | A v -> Y v   | OR2X2    | 0.010 | 0.046 |   0.364 |   -0.000 | 
     | FE_RC_16402_0                        | C v -> Y ^   | NOR3X1   | 0.061 | 0.032 |   0.397 |    0.032 | 
     | FE_RC_16367_0                        | B ^ -> Y ^   | AND2X2   | 0.018 | 0.039 |   0.436 |    0.071 | 
     | FE_RC_16412_0                        | A ^ -> Y ^   | AND2X2   | 0.036 | 0.049 |   0.485 |    0.120 | 
     | FE_OCP_RBC9401_FE_OFN6828_n3573      | A ^ -> Y v   | INVX8    | 0.043 | 0.030 |   0.515 |    0.150 | 
     | FE_OCP_RBC9406_FE_OFN6828_n3573      | A v -> Y ^   | INVX8    | 0.059 | 0.050 |   0.565 |    0.200 | 
     | FE_RC_20501_0                        | B ^ -> Y ^   | AND2X2   | 0.032 | 0.060 |   0.625 |    0.260 | 
     | FE_OCP_RBC9417_FE_RN_12908_0         | A ^ -> Y v   | INVX8    | 0.021 | 0.029 |   0.654 |    0.290 | 
     | FE_RC_13346_0                        | B v -> Y ^   | OAI21X1  | 0.050 | 0.055 |   0.709 |    0.344 | 
     | FE_OCP_RBC9430_FE_RN_4160_0          | A ^ -> Y ^   | BUFX4    | 0.022 | 0.028 |   0.737 |    0.372 | 
     | FE_OCP_RBC9442_FE_RN_4160_0          | A ^ -> Y v   | INVX8    | 0.041 | 0.030 |   0.767 |    0.402 | 
     | FE_OCP_RBC9453_FE_RN_4160_0          | A v -> Y ^   | INVX1    | 0.017 | 0.044 |   0.811 |    0.446 | 
     | FE_RC_14816_0                        | B ^ -> Y v   | NOR2X1   | 0.292 | 0.018 |   0.828 |    0.464 | 
     | FE_OCPUNCOC5945_FE_RN_9498_0         | A v -> Y v   | BUFX2    | 0.117 | 0.093 |   0.922 |    0.557 | 
     | FE_RC_19400_0                        | D v -> Y ^   | AOI22X1  | 0.060 | 0.066 |   0.988 |    0.623 | 
     | FE_OCPUNCOC9129_n1730                | A ^ -> Y ^   | BUFX4    | 0.040 | 0.039 |   1.027 |    0.662 | 
     | \link_addr_2_fifo/data_mem_reg[0][1] | D ^          | DFFPOSX1 | 0.040 | 0.002 |   1.029 |    0.665 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.365 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.365 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.365 | 
     | FECTS_clks_clk___L3_I4               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.365 | 
     | FECTS_clks_clk___L4_I21              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.365 | 
     | \link_addr_2_fifo/data_mem_reg[0][1] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.365 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][25] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][25] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[10] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.539
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.911
- Arrival Time                  1.265
= Slack Time                   -0.355
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.355 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.355 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.355 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.355 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.355 | 
     | \haddr2_d_reg[10]                                  | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.136 |   0.136 |   -0.218 | 
     | FE_OCP_RBC9479_haddr2_d_10_                        | A ^ -> Y v   | INVX2    | 0.015 | 0.029 |   0.165 |   -0.189 | 
     | FE_OCP_RBC9478_haddr2_d_10_                        | A v -> Y ^   | INVX8    | 0.065 | 0.031 |   0.196 |   -0.159 | 
     | FE_RC_20196_0                                      | A ^ -> Y v   | XOR2X1   | 0.029 | 0.065 |   0.260 |   -0.094 | 
     | FE_OCP_RBC9182_n3560                               | A v -> Y v   | BUFX4    | 0.022 | 0.058 |   0.319 |   -0.036 | 
     | FE_RC_16369_0                                      | A v -> Y v   | OR2X2    | 0.010 | 0.046 |   0.364 |    0.010 | 
     | FE_RC_16402_0                                      | C v -> Y ^   | NOR3X1   | 0.061 | 0.032 |   0.397 |    0.042 | 
     | FE_RC_16367_0                                      | B ^ -> Y ^   | AND2X2   | 0.018 | 0.039 |   0.436 |    0.081 | 
     | FE_RC_16412_0                                      | A ^ -> Y ^   | AND2X2   | 0.036 | 0.049 |   0.485 |    0.130 | 
     | FE_OCP_RBC9401_FE_OFN6828_n3573                    | A ^ -> Y v   | INVX8    | 0.043 | 0.030 |   0.515 |    0.160 | 
     | FE_OCP_RBC9406_FE_OFN6828_n3573                    | A v -> Y ^   | INVX8    | 0.059 | 0.050 |   0.565 |    0.210 | 
     | FE_RC_20501_0                                      | B ^ -> Y ^   | AND2X2   | 0.032 | 0.060 |   0.625 |    0.270 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                       | A ^ -> Y v   | INVX8    | 0.021 | 0.029 |   0.654 |    0.300 | 
     | FE_RC_13346_0                                      | B v -> Y ^   | OAI21X1  | 0.050 | 0.055 |   0.709 |    0.354 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                        | A ^ -> Y ^   | BUFX4    | 0.022 | 0.028 |   0.737 |    0.383 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                        | A ^ -> Y v   | INVX8    | 0.041 | 0.030 |   0.767 |    0.413 | 
     | FE_RC_13151_0                                      | A v -> Y v   | AND2X2   | 0.020 | 0.059 |   0.827 |    0.472 | 
     | FE_OCP_RBC8209_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v   | BUFX4    | 0.095 | 0.069 |   0.896 |    0.541 | 
     | 4                                                  |              |          |       |       |         |          | 
     | FE_OCP_RBC8206_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v   | BUFX2    | 0.055 | 0.103 |   0.999 |    0.645 | 
     | 4                                                  |              |          |       |       |         |          | 
     | FE_OCPC7477_FE_OCPUNCON5225_FE_OCP_RBN4943_n3994   | A v -> Y v   | BUFX2    | 0.048 | 0.074 |   1.073 |    0.718 | 
     | FE_OCPC5712_FE_OCPUNCON5225_FE_OCP_RBN4943_n3994   | A v -> Y v   | BUFX2    | 0.034 | 0.061 |   1.134 |    0.780 | 
     | FE_RC_10989_0                                      | A v -> Y ^   | AOI22X1  | 0.067 | 0.070 |   1.204 |    0.849 | 
     | FE_OCPUNCOC5227_n1706                              | A ^ -> Y ^   | BUFX4    | 0.070 | 0.054 |   1.258 |    0.903 | 
     | \link_addr_2_fifo/data_mem_reg[0][25]              | D ^          | DFFPOSX1 | 0.070 | 0.007 |   1.265 |    0.911 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.355 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.355 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.355 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.355 | 
     | FECTS_clks_clk___L4_I13               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.355 | 
     | \link_addr_2_fifo/data_mem_reg[0][25] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.355 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[0][19] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[0][19] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \ch_gnt_d_reg[1] /Q                      (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.347
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.103
- Arrival Time                  1.448
= Slack Time                   -0.345
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.345 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.345 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.345 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.345 | 
     | FECTS_clks_clk___L4_I15               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.345 | 
     | \ch_gnt_d_reg[1]                      | CLK ^ -> Q ^ | DFFSR    | 0.028 | 0.142 |   0.142 |   -0.203 | 
     | FE_OCPUNCOC9079_ch_gnt_d_1_           | A ^ -> Y ^   | BUFX4    | 0.031 | 0.036 |   0.178 |   -0.167 | 
     | FE_RC_20521_0                         | B ^ -> Y ^   | OR2X2    | 0.031 | 0.061 |   0.239 |   -0.106 | 
     | FE_RC_20522_0                         | A ^ -> Y v   | INVX8    | 0.018 | 0.028 |   0.266 |   -0.078 | 
     | U2788                                 | A v -> Y v   | AND2X2   | 0.022 | 0.052 |   0.319 |   -0.026 | 
     | FE_OCPC9350_n4968                     | A v -> Y v   | BUFX4    | 0.007 | 0.050 |   0.369 |    0.024 | 
     | FE_RC_20315_0                         | B v -> Y ^   | NOR3X1   | 0.071 | 0.052 |   0.421 |    0.076 | 
     | FE_RC_20316_0                         | A ^ -> Y v   | INVX4    | 0.043 | 0.038 |   0.459 |    0.114 | 
     | FE_RC_6460_0                          | A v -> Y v   | OR2X2    | 0.049 | 0.070 |   0.529 |    0.184 | 
     | FE_OCPC7793_n3638                     | A v -> Y v   | BUFX4    | 0.027 | 0.062 |   0.591 |    0.246 | 
     | FE_RC_1027_0                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   0.604 |    0.259 | 
     | U4603                                 | A ^ -> Y ^   | AND2X2   | 0.166 | 0.036 |   0.640 |    0.295 | 
     | FE_RC_20471_0                         | C ^ -> Y v   | NAND3X1  | 0.023 | 0.053 |   0.693 |    0.348 | 
     | FE_OFC6911_n4789                      | A v -> Y v   | BUFX4    | 0.024 | 0.060 |   0.753 |    0.408 | 
     | U4605                                 | A v -> Y ^   | AOI21X1  | 0.063 | 0.067 |   0.820 |    0.475 | 
     | FE_OCPC5935_n3639                     | A ^ -> Y ^   | BUFX4    | 0.047 | 0.043 |   0.863 |    0.518 | 
     | FE_RC_7783_0                          | A ^ -> Y v   | INVX2    | 0.020 | 0.025 |   0.888 |    0.544 | 
     | FE_RC_9178_0                          | B v -> Y v   | AND2X2   | 0.003 | 0.042 |   0.931 |    0.586 | 
     | FE_RC_9177_0                          | A v -> Y ^   | NAND2X1  | 0.069 | 0.047 |   0.977 |    0.632 | 
     | FE_RC_7548_0                          | A ^ -> Y ^   | OR2X2    | 0.078 | 0.087 |   1.064 |    0.719 | 
     | FE_OCPC4276_FE_OCP_RBN2215_n3979      | A ^ -> Y ^   | BUFX4    | 0.044 | 0.041 |   1.106 |    0.761 | 
     | FE_OCP_RBC2217_n3979                  | A ^ -> Y v   | INVX8    | 0.060 | 0.035 |   1.141 |    0.796 | 
     | FE_OCPC8885_FE_OCP_RBN2217_n3979      | A v -> Y v   | BUFX2    | 0.095 | 0.102 |   1.242 |    0.898 | 
     | FE_OCPC8886_FE_OCP_RBN2217_n3979      | A v -> Y v   | BUFX4    | 0.040 | 0.077 |   1.319 |    0.974 | 
     | FE_OCPC4311_FE_OCP_RBN2219_n3979      | A v -> Y v   | BUFX4    | 0.010 | 0.051 |   1.370 |    1.026 | 
     | U4996                                 | S v -> Y ^   | MUX2X1   | 0.093 | 0.077 |   1.447 |    1.102 | 
     | \link_addr_0_fifo/data_mem_reg[0][19] | D ^          | DFFPOSX1 | 0.093 | 0.001 |   1.448 |    1.103 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.345 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.345 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.345 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.345 | 
     | FECTS_clks_clk___L4_I28               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.345 | 
     | \link_addr_0_fifo/data_mem_reg[0][19] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.345 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][23] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][23] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr1_d_reg[12] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.737
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.713
- Arrival Time                  1.053
= Slack Time                   -0.340
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.340 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.340 | 
     | FECTS_clks_clk___L2_I0                         | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.340 | 
     | FECTS_clks_clk___L3_I1                         | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.340 | 
     | FECTS_clks_clk___L4_I7                         | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.340 | 
     | \haddr1_d_reg[12]                              | CLK ^ -> Q ^ | DFFSR    | 0.034 | 0.146 |   0.146 |   -0.194 | 
     | FE_OFC3213_haddr1_d_12_                        | A ^ -> Y v   | INVX2    | 0.016 | 0.025 |   0.171 |   -0.169 | 
     | FE_RC_14818_0                                  | A v -> Y ^   | INVX4    | 0.018 | 0.026 |   0.198 |   -0.142 | 
     | U4350                                          | S ^ -> Y ^   | MUX2X1   | 0.057 | 0.054 |   0.252 |   -0.088 | 
     | FE_RC_10567_0                                  | A ^ -> Y v   | INVX2    | 0.036 | 0.036 |   0.288 |   -0.052 | 
     | FE_RC_20453_0                                  | C v -> Y ^   | NOR3X1   | 0.056 | 0.035 |   0.323 |   -0.017 | 
     | FE_RC_1442_0                                   | A ^ -> Y ^   | AND2X2   | 0.180 | 0.137 |   0.460 |    0.121 | 
     | FE_RC_18994_0                                  | B ^ -> Y ^   | AND2X1   | 0.034 | 0.057 |   0.518 |    0.178 | 
     | FE_RC_16205_0                                  | A ^ -> Y v   | NAND2X1  | 0.250 | 0.024 |   0.542 |    0.202 | 
     | FE_OCP_RBC7952_n3439                           | A v -> Y v   | BUFX4    | 0.165 | 0.149 |   0.691 |    0.351 | 
     | FE_RC_8745_0                                   | B v -> Y v   | OR2X2    | 0.061 | 0.128 |   0.819 |    0.479 | 
     | FE_RC_16492_0                                  | B v -> Y ^   | NAND2X1  | 0.067 | 0.056 |   0.874 |    0.534 | 
     | FE_OCPUNCOC9118_FE_OCP_RBN2251_FE_OFN151_n3958 | A ^ -> Y ^   | BUFX4    | 0.027 | 0.030 |   0.904 |    0.564 | 
     | FE_OCP_RBC2549_FE_OFN151_n3958                 | A ^ -> Y v   | INVX8    | 0.055 | 0.032 |   0.936 |    0.596 | 
     | FE_OCPUNCOC7327_FE_OCP_RBN2549_FE_OFN151_n3958 | A v -> Y v   | BUFX2    | 0.026 | 0.070 |   1.006 |    0.666 | 
     | FE_RC_6986_0                                   | B v -> Y ^   | AOI21X1  | 0.046 | 0.047 |   1.053 |    0.713 | 
     | \link_addr_1_fifo/data_mem_reg[0][23]          | D ^          | DFFPOSX1 | 0.046 | 0.000 |   1.053 |    0.713 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.340 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.340 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.340 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.340 | 
     | FECTS_clks_clk___L4_I29               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.340 | 
     | \link_addr_1_fifo/data_mem_reg[0][23] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][22] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][22] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.737
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.713
- Arrival Time                  1.052
= Slack Time                   -0.339
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.339 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.339 | 
     | FECTS_clks_clk___L2_I0                         | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.339 | 
     | FECTS_clks_clk___L3_I3                         | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.339 | 
     | FECTS_clks_clk___L4_I14                        | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.339 | 
     | \cur_state_reg[1]                              | CLK ^ -> Q v | DFFSR    | 0.022 | 0.135 |   0.135 |   -0.205 | 
     | FE_OCP_RBC9372_cur_state_1_                    | A v -> Y v   | BUFX4    | 0.004 | 0.048 |   0.183 |   -0.156 | 
     | FE_OCP_RBC9373_cur_state_1_                    | A v -> Y ^   | INVX8    | 0.011 | 0.022 |   0.205 |   -0.134 | 
     | U3523                                          | A ^ -> Y ^   | AND2X2   | 0.026 | 0.047 |   0.252 |   -0.087 | 
     | FE_OCP_RBC9389_n4452                           | A ^ -> Y v   | INVX4    | 0.014 | 0.026 |   0.278 |   -0.061 | 
     | FE_RC_15774_0                                  | C v -> Y ^   | OAI21X1  | 0.084 | 0.048 |   0.326 |   -0.013 | 
     | FE_OCP_RBC9395_FE_RN_10049_0                   | A ^ -> Y v   | INVX8    | 0.043 | 0.031 |   0.358 |    0.018 | 
     | FE_RC_20299_0                                  | C v -> Y ^   | NOR3X1   | 0.054 | 0.039 |   0.396 |    0.057 | 
     | FE_RC_20073_0                                  | B ^ -> Y ^   | AND2X2   | 0.075 | 0.077 |   0.474 |    0.135 | 
     | FE_RC_20182_0                                  | B ^ -> Y v   | NAND2X1  | 0.250 | 0.034 |   0.508 |    0.168 | 
     | FE_RC_19864_0                                  | C v -> Y ^   | OAI21X1  | 0.052 | 0.104 |   0.611 |    0.272 | 
     | FE_OCP_RBC9212_FE_RN_10630_0                   | A ^ -> Y v   | INVX2    | 0.028 | 0.030 |   0.642 |    0.302 | 
     | FE_OCP_RBC9213_FE_RN_10630_0                   | A v -> Y ^   | INVX8    | 0.055 | 0.033 |   0.675 |    0.335 | 
     | FE_RC_16835_0                                  | A ^ -> Y ^   | AND2X2   | 0.034 | 0.062 |   0.737 |    0.398 | 
     | FE_RC_17548_0                                  | C ^ -> Y v   | NAND3X1  | 0.023 | 0.021 |   0.758 |    0.419 | 
     | FE_OCPUNCOC8309_FE_OCP_RBN2552_FE_OFN151_n3958 | A v -> Y v   | BUFX4    | 0.007 | 0.050 |   0.808 |    0.469 | 
     | FE_OCP_RBC7971_FE_OFN151_n3958                 | A v -> Y ^   | INVX8    | 0.070 | 0.028 |   0.837 |    0.497 | 
     | FE_OCPC8637_FE_OCP_RBN7971_FE_OFN151_n3958     | A ^ -> Y ^   | BUFX4    | 0.025 | 0.045 |   0.881 |    0.542 | 
     | FE_OCP_RBC7977_FE_OFN151_n3958                 | A ^ -> Y ^   | BUFX2    | 0.018 | 0.041 |   0.922 |    0.583 | 
     | FE_OCP_RBC4535_FE_OFN151_n3958                 | A ^ -> Y v   | INVX2    | 0.019 | 0.032 |   0.954 |    0.615 | 
     | FE_RC_16698_0                                  | B v -> Y ^   | AOI22X1  | 0.058 | 0.052 |   1.006 |    0.667 | 
     | FE_OCPUNCOC9130_n1948                          | A ^ -> Y ^   | BUFX4    | 0.046 | 0.043 |   1.049 |    0.710 | 
     | \link_addr_1_fifo/data_mem_reg[0][22]          | D ^          | DFFPOSX1 | 0.046 | 0.003 |   1.052 |    0.713 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.339 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.339 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.339 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.339 | 
     | FECTS_clks_clk___L4_I29               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.339 | 
     | \link_addr_1_fifo/data_mem_reg[0][22] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.339 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][31] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][31] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.762
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.688
- Arrival Time                  1.024
= Slack Time                   -0.336
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.336 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.336 | 
     | FECTS_clks_clk___L2_I0                         | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.336 | 
     | FECTS_clks_clk___L3_I3                         | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.336 | 
     | FECTS_clks_clk___L4_I14                        | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.336 | 
     | \cur_state_reg[1]                              | CLK ^ -> Q v | DFFSR    | 0.022 | 0.135 |   0.135 |   -0.201 | 
     | FE_OCP_RBC9372_cur_state_1_                    | A v -> Y v   | BUFX4    | 0.004 | 0.048 |   0.183 |   -0.153 | 
     | FE_OCP_RBC9373_cur_state_1_                    | A v -> Y ^   | INVX8    | 0.011 | 0.022 |   0.205 |   -0.131 | 
     | U3523                                          | A ^ -> Y ^   | AND2X2   | 0.026 | 0.047 |   0.252 |   -0.084 | 
     | FE_OCP_RBC9389_n4452                           | A ^ -> Y v   | INVX4    | 0.014 | 0.026 |   0.278 |   -0.058 | 
     | FE_RC_15774_0                                  | C v -> Y ^   | OAI21X1  | 0.084 | 0.048 |   0.326 |   -0.010 | 
     | FE_OCP_RBC9395_FE_RN_10049_0                   | A ^ -> Y v   | INVX8    | 0.043 | 0.031 |   0.358 |    0.022 | 
     | FE_RC_20299_0                                  | C v -> Y ^   | NOR3X1   | 0.054 | 0.039 |   0.396 |    0.060 | 
     | FE_RC_20073_0                                  | B ^ -> Y ^   | AND2X2   | 0.075 | 0.077 |   0.474 |    0.138 | 
     | FE_RC_20182_0                                  | B ^ -> Y v   | NAND2X1  | 0.250 | 0.034 |   0.508 |    0.172 | 
     | FE_RC_19864_0                                  | C v -> Y ^   | OAI21X1  | 0.052 | 0.104 |   0.611 |    0.275 | 
     | FE_OCP_RBC9212_FE_RN_10630_0                   | A ^ -> Y v   | INVX2    | 0.028 | 0.030 |   0.642 |    0.306 | 
     | FE_OCP_RBC9213_FE_RN_10630_0                   | A v -> Y ^   | INVX8    | 0.055 | 0.033 |   0.675 |    0.339 | 
     | FE_RC_16835_0                                  | A ^ -> Y ^   | AND2X2   | 0.034 | 0.062 |   0.737 |    0.401 | 
     | FE_RC_17548_0                                  | C ^ -> Y v   | NAND3X1  | 0.023 | 0.021 |   0.758 |    0.422 | 
     | FE_OCPUNCOC8309_FE_OCP_RBN2552_FE_OFN151_n3958 | A v -> Y v   | BUFX4    | 0.007 | 0.050 |   0.808 |    0.472 | 
     | FE_OCP_RBC7971_FE_OFN151_n3958                 | A v -> Y ^   | INVX8    | 0.070 | 0.028 |   0.837 |    0.501 | 
     | FE_OCPC8636_FE_OCP_RBN7971_FE_OFN151_n3958     | A ^ -> Y ^   | BUFX4    | 0.027 | 0.036 |   0.872 |    0.536 | 
     | FE_OCP_RBC7979_FE_OFN151_n3958                 | A ^ -> Y v   | INVX8    | 0.051 | 0.031 |   0.904 |    0.568 | 
     | FE_RC_19402_0                                  | B v -> Y ^   | AOI22X1  | 0.059 | 0.077 |   0.980 |    0.644 | 
     | FE_OCPUNCOC8311_n1939                          | A ^ -> Y ^   | BUFX4    | 0.043 | 0.041 |   1.021 |    0.685 | 
     | \link_addr_1_fifo/data_mem_reg[0][31]          | D ^          | DFFPOSX1 | 0.043 | 0.003 |   1.024 |    0.688 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.336 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.336 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.336 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.336 | 
     | FECTS_clks_clk___L4_I10               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.336 | 
     | \link_addr_1_fifo/data_mem_reg[0][31] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.336 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][31] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][31] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[11] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.590
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.860
- Arrival Time                  1.194
= Slack Time                   -0.334
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.334 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.334 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.334 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.334 | 
     | FECTS_clks_clk___L4_I7                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.334 | 
     | \haddr2_d_reg[11]                     | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.136 |   0.136 |   -0.198 | 
     | FE_OCP_RBC9475_haddr2_d_11_           | A ^ -> Y v   | INVX2    | 0.017 | 0.030 |   0.166 |   -0.168 | 
     | FE_OCP_RBC9474_haddr2_d_11_           | A v -> Y ^   | INVX4    | 0.009 | 0.022 |   0.188 |   -0.146 | 
     | U4489                                 | S ^ -> Y v   | MUX2X1   | 0.020 | 0.039 |   0.227 |   -0.108 | 
     | FE_OFC6726_n3538                      | A v -> Y v   | BUFX4    | 0.027 | 0.058 |   0.285 |   -0.050 | 
     | FE_RC_74_0                            | B v -> Y v   | AND2X2   | 0.065 | 0.089 |   0.374 |    0.040 | 
     | FE_RC_13960_0                         | B v -> Y v   | AND2X2   | 0.020 | 0.063 |   0.437 |    0.102 | 
     | FE_RC_13594_0                         | C v -> Y ^   | NAND3X1  | 0.064 | 0.051 |   0.488 |    0.153 | 
     | FE_OCP_RBC9482_FE_RN_1618_0           | A ^ -> Y ^   | BUFX4    | 0.021 | 0.026 |   0.514 |    0.179 | 
     | FE_OCP_RBC9481_FE_RN_1618_0           | A ^ -> Y v   | INVX8    | 0.015 | 0.028 |   0.542 |    0.207 | 
     | FE_RC_20503_0                         | A v -> Y v   | AND2X2   | 0.013 | 0.038 |   0.580 |    0.245 | 
     | FE_RC_20501_0                         | A v -> Y v   | AND2X2   | 0.022 | 0.043 |   0.623 |    0.288 | 
     | FE_OCP_RBC9417_FE_RN_12908_0          | A v -> Y ^   | INVX8    | 0.022 | 0.029 |   0.651 |    0.317 | 
     | FE_RC_13346_0                         | B ^ -> Y v   | OAI21X1  | 0.015 | 0.027 |   0.678 |    0.344 | 
     | FE_OCP_RBC9430_FE_RN_4160_0           | A v -> Y v   | BUFX4    | 0.002 | 0.047 |   0.725 |    0.391 | 
     | FE_OCP_RBC9442_FE_RN_4160_0           | A v -> Y ^   | INVX8    | 0.047 | 0.023 |   0.748 |    0.414 | 
     | FE_OCP_RBC9452_FE_RN_4160_0           | A ^ -> Y ^   | BUFX4    | 0.032 | 0.041 |   0.789 |    0.455 | 
     | FE_OCP_RBC9451_FE_RN_4160_0           | A ^ -> Y ^   | BUFX4    | 0.030 | 0.035 |   0.825 |    0.490 | 
     | FE_RC_14508_0                         | B ^ -> Y v   | NAND2X1  | 0.250 | 0.027 |   0.852 |    0.518 | 
     | FE_OCPC5942_FE_RN_9241_0              | A v -> Y v   | BUFX4    | 0.127 | 0.110 |   0.962 |    0.628 | 
     | FE_RC_15200_0                         | A v -> Y ^   | INVX8    | 0.075 | 0.065 |   1.027 |    0.692 | 
     | FE_OCPC8878_FE_OCP_RBN4430_n3994      | A ^ -> Y ^   | BUFX2    | 0.045 | 0.060 |   1.086 |    0.752 | 
     | FE_RC_20251_0                         | A ^ -> Y v   | INVX8    | 0.041 | 0.030 |   1.116 |    0.782 | 
     | FE_RC_3740_0                          | A v -> Y ^   | AOI21X1  | 0.064 | 0.077 |   1.194 |    0.859 | 
     | \link_addr_2_fifo/data_mem_reg[0][31] | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.194 |    0.860 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.334 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.334 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.334 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.334 | 
     | FECTS_clks_clk___L4_I14               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.334 | 
     | \link_addr_2_fifo/data_mem_reg[0][31] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.334 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][12] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][12] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.724
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.727
- Arrival Time                  1.060
= Slack Time                   -0.333
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.333 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.333 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.333 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.333 | 
     | FECTS_clks_clk___L4_I14               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.333 | 
     | \cur_state_reg[1]                     | CLK ^ -> Q v | DFFSR    | 0.022 | 0.135 |   0.135 |   -0.199 | 
     | FE_OCP_RBC9372_cur_state_1_           | A v -> Y v   | BUFX4    | 0.004 | 0.048 |   0.183 |   -0.150 | 
     | FE_OCP_RBC9373_cur_state_1_           | A v -> Y ^   | INVX8    | 0.011 | 0.022 |   0.205 |   -0.128 | 
     | U3523                                 | A ^ -> Y ^   | AND2X2   | 0.026 | 0.047 |   0.252 |   -0.081 | 
     | FE_OCP_RBC9389_n4452                  | A ^ -> Y v   | INVX4    | 0.014 | 0.026 |   0.278 |   -0.055 | 
     | FE_RC_15774_0                         | C v -> Y ^   | OAI21X1  | 0.084 | 0.048 |   0.326 |   -0.007 | 
     | FE_OCP_RBC9395_FE_RN_10049_0          | A ^ -> Y v   | INVX8    | 0.043 | 0.031 |   0.358 |    0.024 | 
     | FE_RC_20299_0                         | C v -> Y ^   | NOR3X1   | 0.054 | 0.039 |   0.396 |    0.063 | 
     | FE_RC_20073_0                         | B ^ -> Y ^   | AND2X2   | 0.075 | 0.077 |   0.474 |    0.141 | 
     | FE_RC_19866_0                         | B ^ -> Y ^   | AND2X2   | 0.023 | 0.045 |   0.519 |    0.186 | 
     | FE_RC_19864_0                         | B ^ -> Y v   | OAI21X1  | 0.009 | 0.022 |   0.540 |    0.207 | 
     | FE_OCP_RBC9212_FE_RN_10630_0          | A v -> Y ^   | INVX2    | 0.017 | 0.027 |   0.567 |    0.234 | 
     | FE_OCP_RBC9213_FE_RN_10630_0          | A ^ -> Y v   | INVX8    | 0.042 | 0.029 |   0.597 |    0.263 | 
     | FE_RC_16835_0                         | A v -> Y v   | AND2X2   | 0.021 | 0.067 |   0.664 |    0.330 | 
     | FE_RC_8560_0                          | A v -> Y v   | AND2X1   | 0.020 | 0.039 |   0.702 |    0.369 | 
     | FE_RC_8559_0                          | B v -> Y v   | AND2X2   | 0.014 | 0.050 |   0.752 |    0.419 | 
     | FE_OCP_RBC9418_FE_OFN151_n3958        | A v -> Y ^   | INVX8    | 0.068 | 0.031 |   0.783 |    0.450 | 
     | FE_OCP_RBC9419_FE_OFN151_n3958        | A ^ -> Y ^   | BUFX2    | 0.089 | 0.093 |   0.876 |    0.543 | 
     | FE_OCP_RBC8193_FE_OFN151_n3958        | A ^ -> Y v   | INVX8    | 0.070 | 0.040 |   0.916 |    0.583 | 
     | FE_RC_16684_0                         | B v -> Y ^   | AOI22X1  | 0.061 | 0.096 |   1.013 |    0.679 | 
     | FE_OCPUNCOC9119_n1958                 | A ^ -> Y ^   | BUFX4    | 0.047 | 0.044 |   1.057 |    0.723 | 
     | \link_addr_1_fifo/data_mem_reg[0][12] | D ^          | DFFPOSX1 | 0.047 | 0.003 |   1.060 |    0.727 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.333 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.333 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.333 | 
     | FECTS_clks_clk___L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.333 | 
     | FECTS_clks_clk___L4_I18               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.333 | 
     | \link_addr_1_fifo/data_mem_reg[0][12] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.333 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][29] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][29] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[12] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.638
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.812
- Arrival Time                  1.133
= Slack Time                   -0.322
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.322 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.322 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.322 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.322 | 
     | FECTS_clks_clk___L4_I7                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.322 | 
     | \haddr2_d_reg[12]                     | CLK ^ -> Q v | DFFSR    | 0.017 | 0.131 |   0.131 |   -0.190 | 
     | FE_OFC3194_haddr2_d_12_               | A v -> Y ^   | INVX2    | 0.074 | 0.059 |   0.190 |   -0.131 | 
     | FE_RC_12091_0                         | A ^ -> Y v   | INVX4    | 0.035 | 0.031 |   0.221 |   -0.101 | 
     | FE_RC_3320_0                          | S v -> Y ^   | MUX2X1   | 0.088 | 0.077 |   0.298 |   -0.024 | 
     | FE_RC_46_0                            | A ^ -> Y v   | INVX8    | 0.044 | 0.031 |   0.329 |    0.007 | 
     | FE_RC_20451_0                         | C v -> Y ^   | NAND3X1  | 0.054 | 0.055 |   0.384 |    0.063 | 
     | FE_RC_16610_0                         | B ^ -> Y v   | NOR3X1   | 0.040 | 0.045 |   0.429 |    0.108 | 
     | FE_RC_41_0                            | B v -> Y ^   | NAND2X1  | 0.049 | 0.033 |   0.462 |    0.141 | 
     | FE_RC_17699_0                         | C ^ -> Y v   | NOR3X1   | 0.055 | 0.049 |   0.511 |    0.190 | 
     | FE_OCP_RBC8110_n3572                  | A v -> Y ^   | INVX8    | 0.060 | 0.044 |   0.555 |    0.234 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572      | A ^ -> Y ^   | BUFX2    | 0.041 | 0.056 |   0.612 |    0.290 | 
     | FE_OCP_RBC8111_n3572                  | A ^ -> Y v   | INVX1    | 0.050 | 0.052 |   0.664 |    0.342 | 
     | FE_RC_13841_0                         | A v -> Y ^   | NAND3X1  | 0.052 | 0.060 |   0.723 |    0.402 | 
     | FE_RC_13845_0                         | C ^ -> Y v   | NOR3X1   | 0.040 | 0.040 |   0.763 |    0.442 | 
     | FE_OFC3508_n4862                      | A v -> Y v   | BUFX4    | 0.099 | 0.076 |   0.840 |    0.518 | 
     | FE_RC_7436_0                          | A v -> Y ^   | NOR2X1   | 0.041 | 0.082 |   0.922 |    0.600 | 
     | FE_OCP_DRV_C9266_n3307                | A ^ -> Y ^   | BUFX2    | 0.018 | 0.041 |   0.963 |    0.641 | 
     | FE_OCPUNCOC7248_n3307                 | A ^ -> Y ^   | BUFX4    | 0.038 | 0.041 |   1.004 |    0.682 | 
     | FE_RC_19902_0                         | A ^ -> Y ^   | AND2X2   | 0.032 | 0.050 |   1.053 |    0.732 | 
     | FE_RC_19903_0                         | A ^ -> Y v   | INVX8    | 0.016 | 0.026 |   1.079 |    0.757 | 
     | U5194                                 | S v -> Y ^   | MUX2X1   | 0.058 | 0.054 |   1.133 |    0.812 | 
     | \link_addr_2_fifo/data_mem_reg[1][29] | D ^          | DFFPOSX1 | 0.058 | 0.000 |   1.133 |    0.812 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.322 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.322 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.322 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.322 | 
     | FECTS_clks_clk___L4_I3                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.322 | 
     | \link_addr_2_fifo/data_mem_reg[1][29] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.322 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][18] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][18] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[10] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.596
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.854
- Arrival Time                  1.175
= Slack Time                   -0.321
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.321 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.321 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.321 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.321 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.321 | 
     | \haddr2_d_reg[10]                                  | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.136 |   0.136 |   -0.185 | 
     | FE_OCP_RBC9479_haddr2_d_10_                        | A ^ -> Y v   | INVX2    | 0.015 | 0.029 |   0.165 |   -0.156 | 
     | FE_OCP_RBC9478_haddr2_d_10_                        | A v -> Y ^   | INVX8    | 0.065 | 0.031 |   0.196 |   -0.125 | 
     | FE_RC_20196_0                                      | A ^ -> Y v   | XOR2X1   | 0.029 | 0.065 |   0.260 |   -0.061 | 
     | FE_OCP_RBC9182_n3560                               | A v -> Y v   | BUFX4    | 0.022 | 0.058 |   0.319 |   -0.002 | 
     | FE_RC_16369_0                                      | A v -> Y v   | OR2X2    | 0.010 | 0.046 |   0.364 |    0.043 | 
     | FE_RC_16402_0                                      | C v -> Y ^   | NOR3X1   | 0.061 | 0.032 |   0.397 |    0.076 | 
     | FE_RC_16367_0                                      | B ^ -> Y ^   | AND2X2   | 0.018 | 0.039 |   0.436 |    0.115 | 
     | FE_RC_16412_0                                      | A ^ -> Y ^   | AND2X2   | 0.036 | 0.049 |   0.485 |    0.164 | 
     | FE_OCP_RBC9401_FE_OFN6828_n3573                    | A ^ -> Y v   | INVX8    | 0.043 | 0.030 |   0.515 |    0.194 | 
     | FE_OCP_RBC9406_FE_OFN6828_n3573                    | A v -> Y ^   | INVX8    | 0.059 | 0.050 |   0.565 |    0.244 | 
     | FE_RC_20501_0                                      | B ^ -> Y ^   | AND2X2   | 0.032 | 0.060 |   0.625 |    0.304 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                       | A ^ -> Y v   | INVX8    | 0.021 | 0.029 |   0.654 |    0.333 | 
     | FE_RC_13346_0                                      | B v -> Y ^   | OAI21X1  | 0.050 | 0.055 |   0.709 |    0.388 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                        | A ^ -> Y ^   | BUFX4    | 0.022 | 0.028 |   0.737 |    0.416 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                        | A ^ -> Y v   | INVX8    | 0.041 | 0.030 |   0.767 |    0.446 | 
     | FE_RC_13151_0                                      | A v -> Y v   | AND2X2   | 0.020 | 0.059 |   0.827 |    0.506 | 
     | FE_OCP_RBC8209_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v   | BUFX4    | 0.095 | 0.069 |   0.896 |    0.575 | 
     | 4                                                  |              |          |       |       |         |          | 
     | FE_OCP_RBC8208_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v   | BUFX2    | 0.027 | 0.071 |   0.967 |    0.646 | 
     | 4                                                  |              |          |       |       |         |          | 
     | FE_OCP_RBC8720_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v   | BUFX2    | 0.038 | 0.062 |   1.028 |    0.707 | 
     | 4                                                  |              |          |       |       |         |          | 
     | FE_RC_3736_0                                       | A v -> Y v   | AND2X2   | 0.023 | 0.056 |   1.085 |    0.764 | 
     | FE_RC_4920_0                                       | C v -> Y ^   | AOI21X1  | 0.043 | 0.032 |   1.116 |    0.795 | 
     | FE_OCPUNCOC9136_n1713                              | A ^ -> Y ^   | BUFX4    | 0.063 | 0.052 |   1.168 |    0.847 | 
     | \link_addr_2_fifo/data_mem_reg[0][18]              | D ^          | DFFPOSX1 | 0.063 | 0.006 |   1.175 |    0.854 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.321 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.321 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.321 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.321 | 
     | FECTS_clks_clk___L4_I12               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.321 | 
     | \link_addr_2_fifo/data_mem_reg[0][18] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.321 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][22] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][22] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[12] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.446
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.004
- Arrival Time                  1.325
= Slack Time                   -0.321
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.321 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.321 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.321 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.321 | 
     | FECTS_clks_clk___L4_I7                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.321 | 
     | \haddr2_d_reg[12]                     | CLK ^ -> Q v | DFFSR    | 0.017 | 0.131 |   0.131 |   -0.190 | 
     | FE_OFC3194_haddr2_d_12_               | A v -> Y ^   | INVX2    | 0.074 | 0.059 |   0.190 |   -0.131 | 
     | FE_RC_12091_0                         | A ^ -> Y v   | INVX4    | 0.035 | 0.031 |   0.221 |   -0.100 | 
     | FE_RC_3320_0                          | S v -> Y ^   | MUX2X1   | 0.088 | 0.077 |   0.298 |   -0.023 | 
     | FE_RC_46_0                            | A ^ -> Y v   | INVX8    | 0.044 | 0.031 |   0.329 |    0.008 | 
     | FE_RC_20451_0                         | C v -> Y ^   | NAND3X1  | 0.054 | 0.055 |   0.384 |    0.064 | 
     | FE_RC_16610_0                         | B ^ -> Y v   | NOR3X1   | 0.040 | 0.045 |   0.429 |    0.109 | 
     | FE_RC_41_0                            | B v -> Y ^   | NAND2X1  | 0.049 | 0.033 |   0.462 |    0.142 | 
     | FE_RC_17699_0                         | C ^ -> Y v   | NOR3X1   | 0.055 | 0.049 |   0.511 |    0.191 | 
     | FE_OCP_RBC8110_n3572                  | A v -> Y ^   | INVX8    | 0.060 | 0.044 |   0.555 |    0.234 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572      | A ^ -> Y ^   | BUFX2    | 0.041 | 0.056 |   0.612 |    0.291 | 
     | FE_OCP_RBC8111_n3572                  | A ^ -> Y v   | INVX1    | 0.050 | 0.052 |   0.664 |    0.343 | 
     | FE_RC_13841_0                         | A v -> Y ^   | NAND3X1  | 0.052 | 0.060 |   0.723 |    0.403 | 
     | FE_RC_13845_0                         | C ^ -> Y v   | NOR3X1   | 0.040 | 0.040 |   0.763 |    0.443 | 
     | FE_OFC3508_n4862                      | A v -> Y v   | BUFX4    | 0.099 | 0.076 |   0.840 |    0.519 | 
     | FE_RC_7436_0                          | A v -> Y ^   | NOR2X1   | 0.041 | 0.082 |   0.922 |    0.601 | 
     | FE_OCP_DRV_C9266_n3307                | A ^ -> Y ^   | BUFX2    | 0.018 | 0.041 |   0.963 |    0.642 | 
     | FE_OCPUNCOC7248_n3307                 | A ^ -> Y ^   | BUFX4    | 0.038 | 0.041 |   1.004 |    0.683 | 
     | FE_RC_19902_0                         | A ^ -> Y ^   | AND2X2   | 0.032 | 0.050 |   1.053 |    0.733 | 
     | FE_RC_19903_0                         | A ^ -> Y v   | INVX8    | 0.016 | 0.026 |   1.079 |    0.758 | 
     | FE_OCPC7824_FE_OFN150_n3982           | A v -> Y v   | BUFX2    | 0.038 | 0.061 |   1.140 |    0.819 | 
     | FE_OCPC7825_FE_OFN150_n3982           | A v -> Y v   | BUFX4    | 0.034 | 0.065 |   1.205 |    0.884 | 
     | FE_OCPC7465_FE_OFN150_n3982           | A v -> Y v   | BUFX2    | 0.016 | 0.050 |   1.255 |    0.934 | 
     | U5049                                 | S v -> Y ^   | MUX2X1   | 0.081 | 0.069 |   1.324 |    1.004 | 
     | \link_addr_2_fifo/data_mem_reg[1][22] | D ^          | DFFPOSX1 | 0.081 | 0.000 |   1.325 |    1.004 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.321 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.321 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.321 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.321 | 
     | FECTS_clks_clk___L4_I29               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.321 | 
     | \link_addr_2_fifo/data_mem_reg[1][22] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.321 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][20] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][20] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.761
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.689
- Arrival Time                  1.007
= Slack Time                   -0.318
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.318 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.318 | 
     | FECTS_clks_clk___L2_I0                         | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.318 | 
     | FECTS_clks_clk___L3_I3                         | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.318 | 
     | FECTS_clks_clk___L4_I14                        | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.318 | 
     | \cur_state_reg[1]                              | CLK ^ -> Q v | DFFSR    | 0.022 | 0.135 |   0.135 |   -0.183 | 
     | FE_OCP_RBC9372_cur_state_1_                    | A v -> Y v   | BUFX4    | 0.004 | 0.048 |   0.183 |   -0.135 | 
     | FE_OCP_RBC9373_cur_state_1_                    | A v -> Y ^   | INVX8    | 0.011 | 0.022 |   0.205 |   -0.113 | 
     | U3523                                          | A ^ -> Y ^   | AND2X2   | 0.026 | 0.047 |   0.252 |   -0.066 | 
     | FE_OCP_RBC9389_n4452                           | A ^ -> Y v   | INVX4    | 0.014 | 0.026 |   0.278 |   -0.040 | 
     | FE_RC_15774_0                                  | C v -> Y ^   | OAI21X1  | 0.084 | 0.048 |   0.326 |    0.009 | 
     | FE_OCP_RBC9395_FE_RN_10049_0                   | A ^ -> Y v   | INVX8    | 0.043 | 0.031 |   0.358 |    0.040 | 
     | FE_RC_20299_0                                  | C v -> Y ^   | NOR3X1   | 0.054 | 0.039 |   0.396 |    0.079 | 
     | FE_RC_20073_0                                  | B ^ -> Y ^   | AND2X2   | 0.075 | 0.077 |   0.474 |    0.156 | 
     | FE_RC_20182_0                                  | B ^ -> Y v   | NAND2X1  | 0.250 | 0.034 |   0.508 |    0.190 | 
     | FE_RC_19864_0                                  | C v -> Y ^   | OAI21X1  | 0.052 | 0.104 |   0.611 |    0.293 | 
     | FE_OCP_RBC9212_FE_RN_10630_0                   | A ^ -> Y v   | INVX2    | 0.028 | 0.030 |   0.642 |    0.324 | 
     | FE_OCP_RBC9213_FE_RN_10630_0                   | A v -> Y ^   | INVX8    | 0.055 | 0.033 |   0.675 |    0.357 | 
     | FE_RC_16835_0                                  | A ^ -> Y ^   | AND2X2   | 0.034 | 0.062 |   0.737 |    0.419 | 
     | FE_RC_17548_0                                  | C ^ -> Y v   | NAND3X1  | 0.023 | 0.021 |   0.758 |    0.440 | 
     | FE_OCPUNCOC8309_FE_OCP_RBN2552_FE_OFN151_n3958 | A v -> Y v   | BUFX4    | 0.007 | 0.050 |   0.808 |    0.490 | 
     | FE_OCP_RBC7971_FE_OFN151_n3958                 | A v -> Y ^   | INVX8    | 0.070 | 0.028 |   0.837 |    0.519 | 
     | FE_OCP_RBC7980_FE_OFN151_n3958                 | A ^ -> Y v   | INVX2    | 0.060 | 0.072 |   0.909 |    0.591 | 
     | FE_RC_19921_0                                  | D v -> Y ^   | AOI22X1  | 0.065 | 0.055 |   0.964 |    0.646 | 
     | FE_OCPUNCOC7710_n1950                          | A ^ -> Y ^   | BUFX4    | 0.043 | 0.041 |   1.005 |    0.687 | 
     | \link_addr_1_fifo/data_mem_reg[0][20]          | D ^          | DFFPOSX1 | 0.043 | 0.003 |   1.007 |    0.689 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.318 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.318 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.318 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.318 | 
     | FECTS_clks_clk___L4_I13               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.318 | 
     | \link_addr_1_fifo/data_mem_reg[0][20] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.318 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[1][15] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[1][15] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr0_d_reg[19] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.561
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.889
- Arrival Time                  1.207
= Slack Time                   -0.318
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.318 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.318 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.318 | 
     | FECTS_clks_clk___L3_I4                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.318 | 
     | FECTS_clks_clk___L4_I20                   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.318 | 
     | \haddr0_d_reg[19]                         | CLK ^ -> Q v | DFFSR    | 0.064 | 0.166 |   0.166 |   -0.152 | 
     | FE_OCPUNCOC9312_haddr0_d_19_              | A v -> Y v   | BUFX4    | 0.026 | 0.061 |   0.226 |   -0.092 | 
     | U4580                                     | S v -> Y v   | MUX2X1   | 0.021 | 0.042 |   0.268 |   -0.050 | 
     | FE_OCPC7386_n3613                         | A v -> Y v   | BUFX4    | 0.012 | 0.053 |   0.321 |    0.003 | 
     | FE_RC_18574_0                             | C v -> Y ^   | OAI21X1  | 0.054 | 0.029 |   0.350 |    0.032 | 
     | FE_RC_18573_0                             | C ^ -> Y v   | AOI21X1  | 0.252 | 0.026 |   0.376 |    0.059 | 
     | FE_OCPUNCOC7701_n3617                     | A v -> Y v   | BUFX2    | 0.090 | 0.086 |   0.462 |    0.144 | 
     | FE_OFC6812_n3617                          | A v -> Y ^   | INVX4    | 0.042 | 0.040 |   0.502 |    0.185 | 
     | FE_OFC6813_n3617                          | A ^ -> Y v   | INVX8    | 0.046 | 0.032 |   0.534 |    0.216 | 
     | FE_RC_19026_0                             | C v -> Y ^   | NAND3X1  | 0.057 | 0.067 |   0.602 |    0.284 | 
     | FE_OCPUNCOC7703_n3618                     | A ^ -> Y ^   | BUFX4    | 0.023 | 0.028 |   0.630 |    0.312 | 
     | FE_RC_16768_0                             | C ^ -> Y v   | NOR3X1   | 0.035 | 0.029 |   0.659 |    0.341 | 
     | FE_RC_16646_0                             | C v -> Y ^   | NAND3X1  | 0.060 | 0.052 |   0.710 |    0.392 | 
     | FE_OFC6909_n3635                          | A ^ -> Y ^   | BUFX4    | 0.046 | 0.043 |   0.753 |    0.436 | 
     | FE_RC_19039_0                             | A ^ -> Y ^   | OR2X2    | 0.032 | 0.058 |   0.811 |    0.494 | 
     | FE_OFC6937_n4779                          | A ^ -> Y v   | INVX8    | 0.037 | 0.030 |   0.841 |    0.523 | 
     | FE_OFC3524_n4779                          | A v -> Y ^   | INVX8    | 0.033 | 0.042 |   0.883 |    0.565 | 
     | FE_OFC3525_n4779                          | A ^ -> Y v   | INVX8    | 0.021 | 0.034 |   0.917 |    0.599 | 
     | FE_RC_7787_0                              | A v -> Y ^   | INVX8    | 0.010 | 0.025 |   0.942 |    0.624 | 
     | FE_RC_19045_0                             | B ^ -> Y ^   | AND2X2   | 0.034 | 0.048 |   0.989 |    0.672 | 
     | FE_RC_19046_0                             | A ^ -> Y v   | INVX8    | 0.019 | 0.028 |   1.017 |    0.699 | 
     | FE_RC_10071_0                             | A v -> Y ^   | INVX8    | 0.003 | 0.020 |   1.037 |    0.719 | 
     | FE_OFC3739_FE_OCP_RBN2170_FE_OFN145_n3985 | A ^ -> Y v   | INVX8    | 0.011 | 0.030 |   1.067 |    0.749 | 
     | FE_RC_11044_0                             | A v -> Y ^   | INVX4    | 0.009 | 0.025 |   1.092 |    0.774 | 
     | FE_OFC4005_FE_OCPN2138_FE_OFN146_n3985    | A ^ -> Y v   | INVX8    | 0.056 | 0.029 |   1.121 |    0.803 | 
     | U4912                                     | S v -> Y ^   | MUX2X1   | 0.067 | 0.086 |   1.207 |    0.889 | 
     | \link_addr_0_fifo/data_mem_reg[1][15]     | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.207 |    0.889 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.318 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.318 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.318 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.318 | 
     | FECTS_clks_clk___L4_I24               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.318 | 
     | \link_addr_0_fifo/data_mem_reg[1][15] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.318 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][1] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][1] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q                    (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.576
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.874
- Arrival Time                  1.190
= Slack Time                   -0.315
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.315 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.315 | 
     | FECTS_clks_clk___L2_I0                         | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.315 | 
     | FECTS_clks_clk___L3_I3                         | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.315 | 
     | FECTS_clks_clk___L4_I14                        | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.315 | 
     | \cur_state_reg[1]                              | CLK ^ -> Q v | DFFSR    | 0.022 | 0.135 |   0.135 |   -0.181 | 
     | FE_OCP_RBC9372_cur_state_1_                    | A v -> Y v   | BUFX4    | 0.004 | 0.048 |   0.183 |   -0.133 | 
     | FE_OCP_RBC9373_cur_state_1_                    | A v -> Y ^   | INVX8    | 0.011 | 0.022 |   0.205 |   -0.110 | 
     | U3523                                          | A ^ -> Y ^   | AND2X2   | 0.026 | 0.047 |   0.252 |   -0.063 | 
     | FE_OCP_RBC9389_n4452                           | A ^ -> Y v   | INVX4    | 0.014 | 0.026 |   0.278 |   -0.037 | 
     | FE_RC_15774_0                                  | C v -> Y ^   | OAI21X1  | 0.084 | 0.048 |   0.326 |    0.011 | 
     | FE_OCP_RBC9395_FE_RN_10049_0                   | A ^ -> Y v   | INVX8    | 0.043 | 0.031 |   0.358 |    0.042 | 
     | FE_RC_20299_0                                  | C v -> Y ^   | NOR3X1   | 0.054 | 0.039 |   0.396 |    0.081 | 
     | FE_RC_20073_0                                  | B ^ -> Y ^   | AND2X2   | 0.075 | 0.077 |   0.474 |    0.159 | 
     | FE_RC_20182_0                                  | B ^ -> Y v   | NAND2X1  | 0.250 | 0.034 |   0.508 |    0.192 | 
     | FE_RC_19864_0                                  | C v -> Y ^   | OAI21X1  | 0.052 | 0.104 |   0.611 |    0.296 | 
     | FE_OCP_RBC9212_FE_RN_10630_0                   | A ^ -> Y v   | INVX2    | 0.028 | 0.030 |   0.642 |    0.326 | 
     | FE_OCP_RBC9213_FE_RN_10630_0                   | A v -> Y ^   | INVX8    | 0.055 | 0.033 |   0.675 |    0.359 | 
     | FE_RC_16835_0                                  | A ^ -> Y ^   | AND2X2   | 0.034 | 0.062 |   0.737 |    0.422 | 
     | FE_OCP_RBC6508_FE_RN_658_0                     | A ^ -> Y ^   | BUFX2    | 0.020 | 0.042 |   0.779 |    0.464 | 
     | FE_RC_16493_0                                  | A ^ -> Y ^   | AND2X2   | 0.016 | 0.037 |   0.816 |    0.501 | 
     | FE_RC_16492_0                                  | A ^ -> Y v   | NAND2X1  | 0.033 | 0.027 |   0.843 |    0.527 | 
     | FE_OCPUNCOC9118_FE_OCP_RBN2251_FE_OFN151_n3958 | A v -> Y v   | BUFX4    | 0.012 | 0.053 |   0.895 |    0.580 | 
     | FE_OCP_RBC2549_FE_OFN151_n3958                 | A v -> Y ^   | INVX8    | 0.066 | 0.030 |   0.926 |    0.610 | 
     | FE_OCPUNCOC7327_FE_OCP_RBN2549_FE_OFN151_n3958 | A ^ -> Y ^   | BUFX2    | 0.039 | 0.069 |   0.995 |    0.680 | 
     | FE_OCPC4880_FE_OCP_RBN2212_FE_OFN151_n3958     | A ^ -> Y ^   | BUFX2    | 0.134 | 0.113 |   1.108 |    0.793 | 
     | FE_RC_5290_0                                   | S ^ -> Y ^   | MUX2X1   | 0.065 | 0.082 |   1.189 |    0.874 | 
     | \link_addr_1_fifo/data_mem_reg[0][1]           | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.190 |    0.874 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.315 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.315 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.315 | 
     | FECTS_clks_clk___L3_I4               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.315 | 
     | FECTS_clks_clk___L4_I21              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.315 | 
     | \link_addr_1_fifo/data_mem_reg[0][1] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.315 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][14] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][14] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[11] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.661
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.789
- Arrival Time                  1.093
= Slack Time                   -0.304
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.304 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.304 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.304 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.304 | 
     | FECTS_clks_clk___L4_I7                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.304 | 
     | \haddr2_d_reg[11]                                  | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.136 |   0.136 |   -0.168 | 
     | FE_OCP_RBC9475_haddr2_d_11_                        | A ^ -> Y v   | INVX2    | 0.017 | 0.030 |   0.166 |   -0.138 | 
     | FE_OCP_RBC9474_haddr2_d_11_                        | A v -> Y ^   | INVX4    | 0.009 | 0.022 |   0.188 |   -0.116 | 
     | U4489                                              | S ^ -> Y v   | MUX2X1   | 0.020 | 0.039 |   0.227 |   -0.078 | 
     | FE_OFC6726_n3538                                   | A v -> Y v   | BUFX4    | 0.027 | 0.058 |   0.285 |   -0.020 | 
     | FE_RC_74_0                                         | B v -> Y v   | AND2X2   | 0.065 | 0.089 |   0.374 |    0.070 | 
     | FE_RC_13960_0                                      | B v -> Y v   | AND2X2   | 0.020 | 0.063 |   0.437 |    0.132 | 
     | FE_RC_13594_0                                      | C v -> Y ^   | NAND3X1  | 0.064 | 0.051 |   0.488 |    0.183 | 
     | FE_OCP_RBC9482_FE_RN_1618_0                        | A ^ -> Y ^   | BUFX4    | 0.021 | 0.026 |   0.514 |    0.209 | 
     | FE_OCP_RBC9481_FE_RN_1618_0                        | A ^ -> Y v   | INVX8    | 0.015 | 0.028 |   0.542 |    0.237 | 
     | FE_RC_20503_0                                      | A v -> Y v   | AND2X2   | 0.013 | 0.038 |   0.580 |    0.275 | 
     | FE_RC_20501_0                                      | A v -> Y v   | AND2X2   | 0.022 | 0.043 |   0.623 |    0.318 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                       | A v -> Y ^   | INVX8    | 0.022 | 0.029 |   0.651 |    0.347 | 
     | FE_RC_13346_0                                      | B ^ -> Y v   | OAI21X1  | 0.015 | 0.027 |   0.678 |    0.374 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                        | A v -> Y v   | BUFX4    | 0.002 | 0.047 |   0.725 |    0.421 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                        | A v -> Y ^   | INVX8    | 0.047 | 0.023 |   0.748 |    0.444 | 
     | FE_RC_13151_0                                      | A ^ -> Y ^   | AND2X2   | 0.034 | 0.057 |   0.805 |    0.501 | 
     | FE_OCP_RBC8212_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A ^ -> Y v   | INVX2    | 0.072 | 0.061 |   0.866 |    0.562 | 
     | 4                                                  |              |          |       |       |         |          | 
     | FE_OCP_RBC8210_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y ^   | INVX8    | 0.048 | 0.051 |   0.917 |    0.613 | 
     | 4                                                  |              |          |       |       |         |          | 
     | FE_OCPC5503_FE_OCP_RBN4432_n3994                   | A ^ -> Y ^   | BUFX2    | 0.017 | 0.045 |   0.963 |    0.658 | 
     | FE_OCP_RBC4436_n3994                               | A ^ -> Y v   | INVX2    | 0.009 | 0.025 |   0.988 |    0.683 | 
     | FE_RC_11011_0                                      | D v -> Y ^   | AOI22X1  | 0.063 | 0.038 |   1.026 |    0.722 | 
     | FE_OCPUNCOC5643_n1717                              | A ^ -> Y ^   | BUFX2    | 0.055 | 0.066 |   1.092 |    0.787 | 
     | \link_addr_2_fifo/data_mem_reg[0][14]              | D ^          | DFFPOSX1 | 0.055 | 0.001 |   1.093 |    0.789 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.304 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.304 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.304 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.304 | 
     | FECTS_clks_clk___L4_I27               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.304 | 
     | \link_addr_2_fifo/data_mem_reg[0][14] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.304 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][6] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][6] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[10] /Q                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.489
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.961
- Arrival Time                  1.262
= Slack Time                   -0.301
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.301 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.301 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.301 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.301 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.301 | 
     | \haddr2_d_reg[10]                                  | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.136 |   0.136 |   -0.165 | 
     | FE_OCP_RBC9479_haddr2_d_10_                        | A ^ -> Y v   | INVX2    | 0.015 | 0.029 |   0.165 |   -0.136 | 
     | FE_OCP_RBC9478_haddr2_d_10_                        | A v -> Y ^   | INVX8    | 0.065 | 0.031 |   0.196 |   -0.106 | 
     | FE_RC_20196_0                                      | A ^ -> Y v   | XOR2X1   | 0.029 | 0.065 |   0.260 |   -0.041 | 
     | FE_OCP_RBC9182_n3560                               | A v -> Y v   | BUFX4    | 0.022 | 0.058 |   0.319 |    0.017 | 
     | FE_RC_16369_0                                      | A v -> Y v   | OR2X2    | 0.010 | 0.046 |   0.364 |    0.063 | 
     | FE_RC_16402_0                                      | C v -> Y ^   | NOR3X1   | 0.061 | 0.032 |   0.397 |    0.095 | 
     | FE_RC_16367_0                                      | B ^ -> Y ^   | AND2X2   | 0.018 | 0.039 |   0.436 |    0.135 | 
     | FE_RC_16412_0                                      | A ^ -> Y ^   | AND2X2   | 0.036 | 0.049 |   0.485 |    0.184 | 
     | FE_OCP_RBC9401_FE_OFN6828_n3573                    | A ^ -> Y v   | INVX8    | 0.043 | 0.030 |   0.515 |    0.213 | 
     | FE_OCP_RBC9406_FE_OFN6828_n3573                    | A v -> Y ^   | INVX8    | 0.059 | 0.050 |   0.565 |    0.264 | 
     | FE_RC_20501_0                                      | B ^ -> Y ^   | AND2X2   | 0.032 | 0.060 |   0.625 |    0.323 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                       | A ^ -> Y v   | INVX8    | 0.021 | 0.029 |   0.654 |    0.353 | 
     | FE_RC_13346_0                                      | B v -> Y ^   | OAI21X1  | 0.050 | 0.055 |   0.709 |    0.408 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                        | A ^ -> Y ^   | BUFX4    | 0.022 | 0.028 |   0.737 |    0.436 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                        | A ^ -> Y v   | INVX8    | 0.041 | 0.030 |   0.767 |    0.466 | 
     | FE_OCP_RBC9452_FE_RN_4160_0                        | A v -> Y v   | BUFX4    | 0.020 | 0.063 |   0.831 |    0.529 | 
     | FE_OCP_RBC9449_FE_RN_4160_0                        | A v -> Y v   | BUFX2    | 0.018 | 0.047 |   0.877 |    0.576 | 
     | FE_RC_13173_0                                      | B v -> Y v   | AND2X2   | 0.014 | 0.049 |   0.926 |    0.625 | 
     | FE_OCP_RBC8708_FE_OCPN2326_FE_OCP_RBN1695_n3994    | A v -> Y ^   | INVX8    | 0.056 | 0.027 |   0.954 |    0.652 | 
     | FE_OCPUNCOC9040_FE_OCP_RBN8708_FE_OCPN2326_FE_OCP_ | A ^ -> Y ^   | BUFX2    | 0.034 | 0.063 |   1.017 |    0.716 | 
     | RBN1695_n3994                                      |              |          |       |       |         |          | 
     | FE_OCP_RBC8713_FE_OCPN2326_FE_OCP_RBN1695_n3994    | A ^ -> Y v   | INVX8    | 0.022 | 0.030 |   1.047 |    0.746 | 
     | FE_OCPC8881_FE_OCP_RBN8713_FE_OCPN2326_FE_OCP_RBN1 | A v -> Y v   | BUFX2    | 0.038 | 0.066 |   1.113 |    0.812 | 
     | 695_n3994                                          |              |          |       |       |         |          | 
     | FE_OCPC7475_FE_OCP_RBN839_n3994                    | A v -> Y v   | BUFX2    | 0.015 | 0.047 |   1.160 |    0.858 | 
     | FE_OCPC4294_FE_OCP_RBN839_n3994                    | A v -> Y v   | BUFX2    | 0.019 | 0.046 |   1.205 |    0.904 | 
     | FE_RC_1417_0                                       | C v -> Y ^   | AOI22X1  | 0.076 | 0.057 |   1.262 |    0.961 | 
     | \link_addr_2_fifo/data_mem_reg[0][6]               | D ^          | DFFPOSX1 | 0.076 | 0.000 |   1.262 |    0.961 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.301 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.301 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.301 | 
     | FECTS_clks_clk___L3_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.301 | 
     | FECTS_clks_clk___L4_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.301 | 
     | \link_addr_2_fifo/data_mem_reg[0][6] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.301 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[1][7] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[1][7] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr1_d_reg[25] /Q                    (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.532
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.918
- Arrival Time                  1.219
= Slack Time                   -0.301
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.301 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.301 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.301 | 
     | FECTS_clks_clk___L3_I4                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.301 | 
     | FECTS_clks_clk___L4_I17                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.301 | 
     | \haddr1_d_reg[25]                          | CLK ^ -> Q v | DFFSR    | 0.021 | 0.134 |   0.134 |   -0.167 | 
     | FE_OCPUNCOC9103_haddr1_d_25_               | A v -> Y v   | BUFX4    | 0.010 | 0.052 |   0.186 |   -0.115 | 
     | FE_RC_20523_0                              | A v -> Y v   | XOR2X1   | 0.033 | 0.040 |   0.226 |   -0.075 | 
     | FE_RC_18038_0                              | A v -> Y v   | BUFX4    | 0.070 | 0.068 |   0.294 |   -0.008 | 
     | FE_RC_20308_0                              | B v -> Y v   | AND2X2   | 0.020 | 0.069 |   0.363 |    0.062 | 
     | FE_RC_20307_0                              | B v -> Y ^   | NAND3X1  | 0.051 | 0.045 |   0.408 |    0.107 | 
     | FE_OCP_RBC9397_FE_RN_2215_0                | A ^ -> Y ^   | BUFX4    | 0.053 | 0.048 |   0.456 |    0.155 | 
     | FE_RC_20300_0                              | C ^ -> Y v   | NOR3X1   | 0.037 | 0.041 |   0.497 |    0.196 | 
     | FE_RC_10643_0                              | A v -> Y v   | AND2X2   | 0.017 | 0.050 |   0.547 |    0.246 | 
     | FE_OCP_RBC9407_FE_OFN3425_n3441            | A v -> Y ^   | INVX8    | 0.020 | 0.027 |   0.574 |    0.273 | 
     | FE_OCP_RBC9408_FE_OFN3425_n3441            | A ^ -> Y v   | INVX1    | 0.039 | 0.041 |   0.616 |    0.314 | 
     | FE_RC_19230_0                              | A v -> Y ^   | INVX8    | 0.008 | 0.020 |   0.636 |    0.335 | 
     | FE_RC_19229_0                              | B ^ -> Y v   | NOR2X1   | 0.292 | 0.014 |   0.650 |    0.349 | 
     | FE_RC_19228_0                              | A v -> Y v   | AND2X2   | 0.124 | 0.098 |   0.748 |    0.447 | 
     | FE_OFC6931_FE_RN_342_0                     | A v -> Y ^   | INVX8    | 0.065 | 0.057 |   0.805 |    0.504 | 
     | FE_OFC3526_FE_RN_342_0                     | A ^ -> Y v   | INVX8    | 0.036 | 0.034 |   0.839 |    0.538 | 
     | FE_OFC3527_FE_RN_342_0                     | A v -> Y ^   | INVX8    | 0.027 | 0.039 |   0.878 |    0.576 | 
     | FE_OCP_RBC2857_FE_RN_342_0                 | A ^ -> Y v   | INVX1    | 0.019 | 0.029 |   0.907 |    0.606 | 
     | FE_RC_20495_0                              | A v -> Y v   | OR2X2    | 0.056 | 0.077 |   0.984 |    0.683 | 
     | FE_OFC7019_FE_OCPN5511_FE_OFN3548_n2043    | A v -> Y ^   | INVX8    | 0.023 | 0.032 |   1.016 |    0.715 | 
     | FE_OFC7021_FE_OCPN5511_FE_OFN3548_n2043    | A ^ -> Y v   | INVX8    | 0.019 | 0.030 |   1.046 |    0.745 | 
     | FE_OCPC4338_FE_OCP_RBN2649_FE_OFN158_n2043 | A v -> Y v   | BUFX4    | 0.025 | 0.063 |   1.109 |    0.808 | 
     | FE_OCPC4339_FE_OCP_RBN2649_FE_OFN158_n2043 | A v -> Y v   | BUFX4    | 0.001 | 0.050 |   1.159 |    0.858 | 
     | U4754                                      | S v -> Y ^   | MUX2X1   | 0.071 | 0.060 |   1.219 |    0.918 | 
     | \link_addr_1_fifo/data_mem_reg[1][7]       | D ^          | DFFPOSX1 | 0.071 | 0.000 |   1.219 |    0.918 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.301 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.301 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.301 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.301 | 
     | FECTS_clks_clk___L4_I27              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.301 | 
     | \link_addr_1_fifo/data_mem_reg[1][7] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.301 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][12] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][12] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[12] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.208
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.242
- Arrival Time                  1.539
= Slack Time                   -0.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.298 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.298 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.298 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.298 | 
     | FECTS_clks_clk___L4_I7                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.298 | 
     | \haddr2_d_reg[12]                     | CLK ^ -> Q v | DFFSR    | 0.017 | 0.131 |   0.131 |   -0.167 | 
     | FE_OFC3194_haddr2_d_12_               | A v -> Y ^   | INVX2    | 0.074 | 0.059 |   0.190 |   -0.108 | 
     | FE_RC_12091_0                         | A ^ -> Y v   | INVX4    | 0.035 | 0.031 |   0.221 |   -0.077 | 
     | FE_RC_3320_0                          | S v -> Y ^   | MUX2X1   | 0.088 | 0.077 |   0.298 |    0.000 | 
     | FE_RC_46_0                            | A ^ -> Y v   | INVX8    | 0.044 | 0.031 |   0.329 |    0.031 | 
     | FE_RC_20451_0                         | C v -> Y ^   | NAND3X1  | 0.054 | 0.055 |   0.384 |    0.086 | 
     | FE_RC_16610_0                         | B ^ -> Y v   | NOR3X1   | 0.040 | 0.045 |   0.429 |    0.132 | 
     | FE_RC_41_0                            | B v -> Y ^   | NAND2X1  | 0.049 | 0.033 |   0.462 |    0.165 | 
     | FE_RC_17699_0                         | C ^ -> Y v   | NOR3X1   | 0.055 | 0.049 |   0.511 |    0.214 | 
     | FE_OCP_RBC8110_n3572                  | A v -> Y ^   | INVX8    | 0.060 | 0.044 |   0.555 |    0.257 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572      | A ^ -> Y ^   | BUFX2    | 0.041 | 0.056 |   0.612 |    0.314 | 
     | FE_OCP_RBC8111_n3572                  | A ^ -> Y v   | INVX1    | 0.050 | 0.052 |   0.664 |    0.366 | 
     | FE_RC_13841_0                         | A v -> Y ^   | NAND3X1  | 0.052 | 0.060 |   0.723 |    0.425 | 
     | FE_RC_13845_0                         | C ^ -> Y v   | NOR3X1   | 0.040 | 0.040 |   0.763 |    0.465 | 
     | FE_OFC3508_n4862                      | A v -> Y v   | BUFX4    | 0.099 | 0.076 |   0.840 |    0.542 | 
     | FE_RC_7436_0                          | A v -> Y ^   | NOR2X1   | 0.041 | 0.082 |   0.922 |    0.624 | 
     | FE_OCP_DRV_C9266_n3307                | A ^ -> Y ^   | BUFX2    | 0.018 | 0.041 |   0.963 |    0.665 | 
     | FE_OCPUNCOC7248_n3307                 | A ^ -> Y ^   | BUFX4    | 0.038 | 0.041 |   1.004 |    0.706 | 
     | FE_RC_19902_0                         | A ^ -> Y ^   | AND2X2   | 0.032 | 0.050 |   1.053 |    0.756 | 
     | FE_RC_19903_0                         | A ^ -> Y v   | INVX8    | 0.016 | 0.026 |   1.079 |    0.781 | 
     | FE_OCPC7824_FE_OFN150_n3982           | A v -> Y v   | BUFX2    | 0.038 | 0.061 |   1.140 |    0.842 | 
     | FE_OCPC7825_FE_OFN150_n3982           | A v -> Y v   | BUFX4    | 0.034 | 0.065 |   1.205 |    0.907 | 
     | FE_OCPC9174_FE_OFN150_n3982           | A v -> Y v   | BUFX2    | 0.045 | 0.069 |   1.274 |    0.976 | 
     | FE_OCPC7463_FE_OFN150_n3982           | A v -> Y v   | BUFX2    | 0.036 | 0.064 |   1.338 |    1.041 | 
     | FE_OCPC7466_FE_OFN150_n3982           | A v -> Y v   | BUFX2    | 0.023 | 0.052 |   1.390 |    1.093 | 
     | U4854                                 | S v -> Y ^   | MUX2X1   | 0.045 | 0.046 |   1.437 |    1.139 | 
     | FE_RC_15925_0                         | A ^ -> Y ^   | BUFX2    | 0.110 | 0.098 |   1.534 |    1.237 | 
     | \link_addr_2_fifo/data_mem_reg[1][12] | D ^          | DFFPOSX1 | 0.110 | 0.005 |   1.539 |    1.242 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.298 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.298 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.298 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.298 | 
     | FECTS_clks_clk___L4_I12               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.298 | 
     | \link_addr_2_fifo/data_mem_reg[1][12] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.298 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[1][21] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[1][21] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr1_d_reg[12] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.444
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.006
- Arrival Time                  1.304
= Slack Time                   -0.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.298 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.298 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.298 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.298 | 
     | FECTS_clks_clk___L4_I7                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.298 | 
     | \haddr1_d_reg[12]                                  | CLK ^ -> Q ^ | DFFSR    | 0.034 | 0.146 |   0.146 |   -0.152 | 
     | FE_OFC3213_haddr1_d_12_                            | A ^ -> Y v   | INVX2    | 0.016 | 0.025 |   0.171 |   -0.126 | 
     | FE_RC_14818_0                                      | A v -> Y ^   | INVX4    | 0.018 | 0.026 |   0.198 |   -0.100 | 
     | U4350                                              | S ^ -> Y ^   | MUX2X1   | 0.057 | 0.054 |   0.252 |   -0.046 | 
     | FE_RC_10567_0                                      | A ^ -> Y v   | INVX2    | 0.036 | 0.036 |   0.288 |   -0.010 | 
     | FE_RC_20453_0                                      | C v -> Y ^   | NOR3X1   | 0.056 | 0.035 |   0.323 |    0.026 | 
     | FE_RC_1442_0                                       | A ^ -> Y ^   | AND2X2   | 0.180 | 0.137 |   0.460 |    0.163 | 
     | FE_RC_18994_0                                      | B ^ -> Y ^   | AND2X1   | 0.034 | 0.057 |   0.518 |    0.220 | 
     | FE_RC_16205_0                                      | A ^ -> Y v   | NAND2X1  | 0.250 | 0.024 |   0.542 |    0.245 | 
     | FE_OCP_RBC7952_n3439                               | A v -> Y v   | BUFX4    | 0.165 | 0.149 |   0.691 |    0.393 | 
     | FE_OCP_RBC6557_n3439                               | A v -> Y ^   | INVX1    | 0.008 | 0.078 |   0.769 |    0.472 | 
     | FE_RC_19228_0                                      | B ^ -> Y ^   | AND2X2   | 0.030 | 0.046 |   0.815 |    0.518 | 
     | FE_OFC6931_FE_RN_342_0                             | A ^ -> Y v   | INVX8    | 0.019 | 0.029 |   0.844 |    0.547 | 
     | FE_OFC3526_FE_RN_342_0                             | A v -> Y ^   | INVX8    | 0.038 | 0.030 |   0.874 |    0.577 | 
     | FE_OFC3527_FE_RN_342_0                             | A ^ -> Y v   | INVX8    | 0.024 | 0.036 |   0.911 |    0.613 | 
     | FE_OCP_RBC2857_FE_RN_342_0                         | A v -> Y ^   | INVX1    | 0.478 | 0.018 |   0.929 |    0.631 | 
     | FE_RC_20495_0                                      | A ^ -> Y ^   | OR2X2    | 0.165 | 0.082 |   1.011 |    0.713 | 
     | FE_OFC7019_FE_OCPN5511_FE_OFN3548_n2043            | A ^ -> Y v   | INVX8    | 0.065 | 0.023 |   1.035 |    0.737 | 
     | FE_OFC7021_FE_OCPN5511_FE_OFN3548_n2043            | A v -> Y ^   | INVX8    | 0.043 | 0.043 |   1.078 |    0.780 | 
     | FE_OFC3562_FE_OCP_RBN2648_FE_OFN158_n2043          | A ^ -> Y v   | INVX4    | 0.021 | 0.031 |   1.108 |    0.811 | 
     | FE_OFC3564_FE_OCP_RBN2648_FE_OFN158_n2043          | A v -> Y ^   | INVX8    | 0.020 | 0.028 |   1.136 |    0.838 | 
     | FE_RC_10074_0                                      | A ^ -> Y v   | INVX4    | 0.016 | 0.033 |   1.169 |    0.871 | 
     | FE_OFC3674_FE_OCP_RBN2651_FE_OFN158_n2043          | A v -> Y ^   | INVX8    | 0.019 | 0.027 |   1.196 |    0.898 | 
     | FE_OCPC4895_FE_OFN3674_FE_OCP_RBN2651_FE_OFN158_n2 | A ^ -> Y ^   | BUFX4    | 0.026 | 0.037 |   1.233 |    0.935 | 
     | 043                                                |              |          |       |       |         |          | 
     | U5027                                              | S ^ -> Y ^   | MUX2X1   | 0.081 | 0.071 |   1.304 |    1.006 | 
     | \link_addr_1_fifo/data_mem_reg[1][21]              | D ^          | DFFPOSX1 | 0.081 | 0.000 |   1.304 |    1.006 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.298 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.298 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.298 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.298 | 
     | FECTS_clks_clk___L4_I31               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.298 | 
     | \link_addr_1_fifo/data_mem_reg[1][21] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.298 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][10] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[12] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.232
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.218
- Arrival Time                  1.512
= Slack Time                   -0.294
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.294 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.294 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.294 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.294 | 
     | FECTS_clks_clk___L4_I7                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.294 | 
     | \haddr2_d_reg[12]                     | CLK ^ -> Q v | DFFSR    | 0.017 | 0.131 |   0.131 |   -0.163 | 
     | FE_OFC3194_haddr2_d_12_               | A v -> Y ^   | INVX2    | 0.074 | 0.059 |   0.190 |   -0.104 | 
     | FE_RC_12091_0                         | A ^ -> Y v   | INVX4    | 0.035 | 0.031 |   0.221 |   -0.073 | 
     | FE_RC_3320_0                          | S v -> Y ^   | MUX2X1   | 0.088 | 0.077 |   0.298 |    0.004 | 
     | FE_RC_46_0                            | A ^ -> Y v   | INVX8    | 0.044 | 0.031 |   0.329 |    0.035 | 
     | FE_RC_20451_0                         | C v -> Y ^   | NAND3X1  | 0.054 | 0.055 |   0.384 |    0.090 | 
     | FE_RC_16610_0                         | B ^ -> Y v   | NOR3X1   | 0.040 | 0.045 |   0.429 |    0.135 | 
     | FE_RC_41_0                            | B v -> Y ^   | NAND2X1  | 0.049 | 0.033 |   0.462 |    0.168 | 
     | FE_RC_17699_0                         | C ^ -> Y v   | NOR3X1   | 0.055 | 0.049 |   0.511 |    0.217 | 
     | FE_OCP_RBC8110_n3572                  | A v -> Y ^   | INVX8    | 0.060 | 0.044 |   0.555 |    0.261 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572      | A ^ -> Y ^   | BUFX2    | 0.041 | 0.056 |   0.612 |    0.318 | 
     | FE_OCP_RBC8111_n3572                  | A ^ -> Y v   | INVX1    | 0.050 | 0.052 |   0.664 |    0.370 | 
     | FE_RC_13841_0                         | A v -> Y ^   | NAND3X1  | 0.052 | 0.060 |   0.723 |    0.429 | 
     | FE_RC_13845_0                         | C ^ -> Y v   | NOR3X1   | 0.040 | 0.040 |   0.763 |    0.469 | 
     | FE_OFC3508_n4862                      | A v -> Y v   | BUFX4    | 0.099 | 0.076 |   0.840 |    0.546 | 
     | FE_RC_7436_0                          | A v -> Y ^   | NOR2X1   | 0.041 | 0.082 |   0.922 |    0.628 | 
     | FE_OCP_DRV_C9266_n3307                | A ^ -> Y ^   | BUFX2    | 0.018 | 0.041 |   0.963 |    0.669 | 
     | FE_OCPUNCOC7248_n3307                 | A ^ -> Y ^   | BUFX4    | 0.038 | 0.041 |   1.004 |    0.710 | 
     | FE_RC_19902_0                         | A ^ -> Y ^   | AND2X2   | 0.032 | 0.050 |   1.053 |    0.759 | 
     | FE_RC_19903_0                         | A ^ -> Y v   | INVX8    | 0.016 | 0.026 |   1.079 |    0.785 | 
     | FE_OCPC7824_FE_OFN150_n3982           | A v -> Y v   | BUFX2    | 0.038 | 0.061 |   1.140 |    0.846 | 
     | FE_OCPC7825_FE_OFN150_n3982           | A v -> Y v   | BUFX4    | 0.034 | 0.065 |   1.205 |    0.911 | 
     | FE_OCPC9174_FE_OFN150_n3982           | A v -> Y v   | BUFX2    | 0.045 | 0.069 |   1.274 |    0.980 | 
     | FE_OCPC9175_FE_OFN150_n3982           | A v -> Y v   | BUFX2    | 0.018 | 0.050 |   1.324 |    1.030 | 
     | FE_OCPC5079_FE_OFN150_n3982           | A v -> Y v   | BUFX2    | 0.013 | 0.042 |   1.366 |    1.072 | 
     | U4814                                 | S v -> Y ^   | MUX2X1   | 0.046 | 0.045 |   1.410 |    1.116 | 
     | FE_RC_15926_0                         | A ^ -> Y ^   | BUFX2    | 0.107 | 0.095 |   1.506 |    1.212 | 
     | \link_addr_2_fifo/data_mem_reg[1][10] | D ^          | DFFPOSX1 | 0.107 | 0.006 |   1.512 |    1.218 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.294 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.294 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.294 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.294 | 
     | FECTS_clks_clk___L4_I12               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.294 | 
     | \link_addr_2_fifo/data_mem_reg[1][10] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.294 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][19] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][19] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.604
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.846
- Arrival Time                  1.139
= Slack Time                   -0.292
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.292 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.292 | 
     | FECTS_clks_clk___L2_I0                         | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.292 | 
     | FECTS_clks_clk___L3_I3                         | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.292 | 
     | FECTS_clks_clk___L4_I14                        | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.292 | 
     | \cur_state_reg[1]                              | CLK ^ -> Q v | DFFSR    | 0.022 | 0.135 |   0.135 |   -0.158 | 
     | FE_OCP_RBC9372_cur_state_1_                    | A v -> Y v   | BUFX4    | 0.004 | 0.048 |   0.183 |   -0.109 | 
     | FE_OCP_RBC9373_cur_state_1_                    | A v -> Y ^   | INVX8    | 0.011 | 0.022 |   0.205 |   -0.087 | 
     | U3523                                          | A ^ -> Y ^   | AND2X2   | 0.026 | 0.047 |   0.252 |   -0.040 | 
     | FE_OCP_RBC9389_n4452                           | A ^ -> Y v   | INVX4    | 0.014 | 0.026 |   0.278 |   -0.014 | 
     | FE_RC_15774_0                                  | C v -> Y ^   | OAI21X1  | 0.084 | 0.048 |   0.326 |    0.034 | 
     | FE_OCP_RBC9395_FE_RN_10049_0                   | A ^ -> Y v   | INVX8    | 0.043 | 0.031 |   0.358 |    0.065 | 
     | FE_RC_20299_0                                  | C v -> Y ^   | NOR3X1   | 0.054 | 0.039 |   0.396 |    0.104 | 
     | FE_RC_20073_0                                  | B ^ -> Y ^   | AND2X2   | 0.075 | 0.077 |   0.474 |    0.182 | 
     | FE_RC_20182_0                                  | B ^ -> Y v   | NAND2X1  | 0.250 | 0.034 |   0.508 |    0.215 | 
     | FE_RC_19864_0                                  | C v -> Y ^   | OAI21X1  | 0.052 | 0.104 |   0.611 |    0.319 | 
     | FE_OCP_RBC9212_FE_RN_10630_0                   | A ^ -> Y v   | INVX2    | 0.028 | 0.030 |   0.642 |    0.349 | 
     | FE_OCP_RBC9213_FE_RN_10630_0                   | A v -> Y ^   | INVX8    | 0.055 | 0.033 |   0.675 |    0.382 | 
     | FE_RC_16835_0                                  | A ^ -> Y ^   | AND2X2   | 0.034 | 0.062 |   0.737 |    0.445 | 
     | FE_RC_17548_0                                  | C ^ -> Y v   | NAND3X1  | 0.023 | 0.021 |   0.758 |    0.466 | 
     | FE_OCPUNCOC8309_FE_OCP_RBN2552_FE_OFN151_n3958 | A v -> Y v   | BUFX4    | 0.007 | 0.050 |   0.808 |    0.516 | 
     | FE_OCP_RBC7971_FE_OFN151_n3958                 | A v -> Y ^   | INVX8    | 0.070 | 0.028 |   0.837 |    0.544 | 
     | FE_OCP_RBC7980_FE_OFN151_n3958                 | A ^ -> Y v   | INVX2    | 0.060 | 0.072 |   0.909 |    0.617 | 
     | FE_OCP_RBC7981_FE_OFN151_n3958                 | A v -> Y v   | BUFX2    | 0.093 | 0.100 |   1.008 |    0.716 | 
     | FE_RC_16882_0                                  | B v -> Y ^   | NAND2X1  | 0.045 | 0.059 |   1.068 |    0.775 | 
     | FE_RC_16880_0                                  | A ^ -> Y ^   | AND2X2   | 0.062 | 0.069 |   1.137 |    0.844 | 
     | \link_addr_1_fifo/data_mem_reg[0][19]          | D ^          | DFFPOSX1 | 0.062 | 0.002 |   1.139 |    0.846 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.292 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.292 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.292 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.292 | 
     | FECTS_clks_clk___L4_I30               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.292 | 
     | \link_addr_1_fifo/data_mem_reg[0][19] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.292 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[0][7] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[0][7] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \ch_gnt_d_reg[1] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.400
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.050
- Arrival Time                  1.342
= Slack Time                   -0.292
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.292 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.292 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.292 | 
     | FECTS_clks_clk___L3_I3               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.292 | 
     | FECTS_clks_clk___L4_I15              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.292 | 
     | \ch_gnt_d_reg[1]                     | CLK ^ -> Q ^ | DFFSR    | 0.028 | 0.142 |   0.142 |   -0.150 | 
     | FE_OCPUNCOC9079_ch_gnt_d_1_          | A ^ -> Y ^   | BUFX4    | 0.031 | 0.036 |   0.178 |   -0.114 | 
     | FE_RC_20521_0                        | B ^ -> Y ^   | OR2X2    | 0.031 | 0.061 |   0.239 |   -0.053 | 
     | FE_RC_20522_0                        | A ^ -> Y v   | INVX8    | 0.018 | 0.028 |   0.266 |   -0.026 | 
     | U2788                                | A v -> Y v   | AND2X2   | 0.022 | 0.052 |   0.319 |    0.027 | 
     | FE_OCPC9350_n4968                    | A v -> Y v   | BUFX4    | 0.007 | 0.050 |   0.369 |    0.077 | 
     | FE_RC_20315_0                        | B v -> Y ^   | NOR3X1   | 0.071 | 0.052 |   0.421 |    0.129 | 
     | FE_RC_20316_0                        | A ^ -> Y v   | INVX4    | 0.043 | 0.038 |   0.459 |    0.167 | 
     | FE_RC_6460_0                         | A v -> Y v   | OR2X2    | 0.049 | 0.070 |   0.529 |    0.237 | 
     | FE_OCPC7793_n3638                    | A v -> Y v   | BUFX4    | 0.027 | 0.062 |   0.591 |    0.298 | 
     | FE_RC_1027_0                         | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   0.604 |    0.312 | 
     | U4603                                | A ^ -> Y ^   | AND2X2   | 0.166 | 0.036 |   0.640 |    0.348 | 
     | FE_RC_20471_0                        | C ^ -> Y v   | NAND3X1  | 0.023 | 0.053 |   0.693 |    0.400 | 
     | FE_OFC6911_n4789                     | A v -> Y v   | BUFX4    | 0.024 | 0.060 |   0.753 |    0.460 | 
     | U4605                                | A v -> Y ^   | AOI21X1  | 0.063 | 0.067 |   0.820 |    0.528 | 
     | FE_OCPC5935_n3639                    | A ^ -> Y ^   | BUFX4    | 0.047 | 0.043 |   0.863 |    0.571 | 
     | FE_RC_7783_0                         | A ^ -> Y v   | INVX2    | 0.020 | 0.025 |   0.888 |    0.596 | 
     | FE_RC_9178_0                         | B v -> Y v   | AND2X2   | 0.003 | 0.042 |   0.931 |    0.639 | 
     | FE_RC_9177_0                         | A v -> Y ^   | NAND2X1  | 0.069 | 0.047 |   0.977 |    0.685 | 
     | FE_RC_7548_0                         | A ^ -> Y ^   | OR2X2    | 0.078 | 0.087 |   1.064 |    0.772 | 
     | FE_OFC143_n3995                      | A ^ -> Y v   | INVX8    | 0.052 | 0.036 |   1.100 |    0.808 | 
     | FE_OCPC8451_FE_OFN143_n3995          | A v -> Y v   | BUFX2    | 0.020 | 0.050 |   1.150 |    0.858 | 
     | FE_OCPC7837_FE_OFN143_n3995          | A v -> Y v   | BUFX4    | 0.015 | 0.055 |   1.205 |    0.913 | 
     | FE_RC_17873_0                        | A v -> Y v   | BUFX4    | 0.022 | 0.060 |   1.266 |    0.974 | 
     | U4756                                | S v -> Y ^   | MUX2X1   | 0.087 | 0.076 |   1.342 |    1.050 | 
     | \link_addr_0_fifo/data_mem_reg[0][7] | D ^          | DFFPOSX1 | 0.087 | 0.000 |   1.342 |    1.050 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.292 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.292 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.292 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.292 | 
     | FECTS_clks_clk___L4_I6               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.292 | 
     | \link_addr_0_fifo/data_mem_reg[0][7] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.292 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[0][29] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[0][29] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \ch_gnt_d_reg[1] /Q                      (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.430
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.020
- Arrival Time                  1.310
= Slack Time                   -0.290
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.290 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.290 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.290 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.290 | 
     | FECTS_clks_clk___L4_I15               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.290 | 
     | \ch_gnt_d_reg[1]                      | CLK ^ -> Q ^ | DFFSR    | 0.028 | 0.142 |   0.142 |   -0.148 | 
     | FE_OCPUNCOC9079_ch_gnt_d_1_           | A ^ -> Y ^   | BUFX4    | 0.031 | 0.036 |   0.178 |   -0.112 | 
     | FE_RC_20521_0                         | B ^ -> Y ^   | OR2X2    | 0.031 | 0.061 |   0.239 |   -0.051 | 
     | FE_RC_20522_0                         | A ^ -> Y v   | INVX8    | 0.018 | 0.028 |   0.266 |   -0.024 | 
     | U2788                                 | A v -> Y v   | AND2X2   | 0.022 | 0.052 |   0.319 |    0.029 | 
     | FE_OCPC9350_n4968                     | A v -> Y v   | BUFX4    | 0.007 | 0.050 |   0.369 |    0.079 | 
     | FE_RC_20315_0                         | B v -> Y ^   | NOR3X1   | 0.071 | 0.052 |   0.421 |    0.131 | 
     | FE_RC_20316_0                         | A ^ -> Y v   | INVX4    | 0.043 | 0.038 |   0.459 |    0.169 | 
     | FE_RC_6460_0                          | A v -> Y v   | OR2X2    | 0.049 | 0.070 |   0.529 |    0.238 | 
     | FE_OCPC7793_n3638                     | A v -> Y v   | BUFX4    | 0.027 | 0.062 |   0.591 |    0.300 | 
     | FE_RC_1027_0                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   0.604 |    0.314 | 
     | U4603                                 | A ^ -> Y ^   | AND2X2   | 0.166 | 0.036 |   0.640 |    0.350 | 
     | FE_RC_20471_0                         | C ^ -> Y v   | NAND3X1  | 0.023 | 0.053 |   0.693 |    0.402 | 
     | FE_OFC6911_n4789                      | A v -> Y v   | BUFX4    | 0.024 | 0.060 |   0.753 |    0.462 | 
     | U4605                                 | A v -> Y ^   | AOI21X1  | 0.063 | 0.067 |   0.820 |    0.530 | 
     | FE_OCPC5935_n3639                     | A ^ -> Y ^   | BUFX4    | 0.047 | 0.043 |   0.863 |    0.573 | 
     | FE_RC_7783_0                          | A ^ -> Y v   | INVX2    | 0.020 | 0.025 |   0.888 |    0.598 | 
     | FE_RC_9178_0                          | B v -> Y v   | AND2X2   | 0.003 | 0.042 |   0.931 |    0.641 | 
     | FE_RC_9177_0                          | A v -> Y ^   | NAND2X1  | 0.069 | 0.047 |   0.977 |    0.687 | 
     | FE_RC_7548_0                          | A ^ -> Y ^   | OR2X2    | 0.078 | 0.087 |   1.064 |    0.774 | 
     | FE_OCPC4276_FE_OCP_RBN2215_n3979      | A ^ -> Y ^   | BUFX4    | 0.044 | 0.041 |   1.106 |    0.816 | 
     | FE_OCP_RBC2220_n3979                  | A ^ -> Y v   | INVX8    | 0.028 | 0.033 |   1.139 |    0.848 | 
     | FE_OCPC7842_FE_OCP_RBN2220_n3979      | A v -> Y v   | BUFX4    | 0.021 | 0.062 |   1.200 |    0.910 | 
     | FE_OCPC7511_FE_OCP_RBN2220_n3979      | A v -> Y v   | BUFX2    | 0.009 | 0.040 |   1.240 |    0.950 | 
     | U5196                                 | S v -> Y ^   | MUX2X1   | 0.083 | 0.070 |   1.309 |    1.019 | 
     | \link_addr_0_fifo/data_mem_reg[0][29] | D ^          | DFFPOSX1 | 0.083 | 0.000 |   1.310 |    1.020 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.290 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.290 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.290 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.290 | 
     | FECTS_clks_clk___L4_I1                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.290 | 
     | \link_addr_0_fifo/data_mem_reg[0][29] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.290 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[0][13] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[0][13] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \ch_gnt_d_reg[1] /Q                      (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.307
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.143
- Arrival Time                  1.430
= Slack Time                   -0.288
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.288 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.288 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.288 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.288 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.288 | 
     | \ch_gnt_d_reg[1]                                   | CLK ^ -> Q ^ | DFFSR    | 0.028 | 0.142 |   0.142 |   -0.146 | 
     | FE_OCPUNCOC9079_ch_gnt_d_1_                        | A ^ -> Y ^   | BUFX4    | 0.031 | 0.036 |   0.178 |   -0.110 | 
     | FE_RC_20521_0                                      | B ^ -> Y ^   | OR2X2    | 0.031 | 0.061 |   0.239 |   -0.049 | 
     | FE_RC_20522_0                                      | A ^ -> Y v   | INVX8    | 0.018 | 0.028 |   0.266 |   -0.021 | 
     | U2788                                              | A v -> Y v   | AND2X2   | 0.022 | 0.052 |   0.319 |    0.031 | 
     | FE_OCPC9350_n4968                                  | A v -> Y v   | BUFX4    | 0.007 | 0.050 |   0.369 |    0.081 | 
     | FE_RC_20315_0                                      | B v -> Y ^   | NOR3X1   | 0.071 | 0.052 |   0.421 |    0.133 | 
     | FE_RC_20316_0                                      | A ^ -> Y v   | INVX4    | 0.043 | 0.038 |   0.459 |    0.171 | 
     | FE_RC_6460_0                                       | A v -> Y v   | OR2X2    | 0.049 | 0.070 |   0.529 |    0.241 | 
     | FE_OCPC7793_n3638                                  | A v -> Y v   | BUFX4    | 0.027 | 0.062 |   0.591 |    0.303 | 
     | FE_RC_1027_0                                       | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   0.604 |    0.316 | 
     | U4603                                              | A ^ -> Y ^   | AND2X2   | 0.166 | 0.036 |   0.640 |    0.352 | 
     | FE_RC_20471_0                                      | C ^ -> Y v   | NAND3X1  | 0.023 | 0.053 |   0.693 |    0.405 | 
     | FE_OFC6911_n4789                                   | A v -> Y v   | BUFX4    | 0.024 | 0.060 |   0.753 |    0.465 | 
     | U4605                                              | A v -> Y ^   | AOI21X1  | 0.063 | 0.067 |   0.820 |    0.532 | 
     | FE_OCPC5935_n3639                                  | A ^ -> Y ^   | BUFX4    | 0.047 | 0.043 |   0.863 |    0.575 | 
     | FE_RC_7783_0                                       | A ^ -> Y v   | INVX2    | 0.020 | 0.025 |   0.888 |    0.601 | 
     | FE_RC_9178_0                                       | B v -> Y v   | AND2X2   | 0.003 | 0.042 |   0.931 |    0.643 | 
     | FE_RC_9177_0                                       | A v -> Y ^   | NAND2X1  | 0.069 | 0.047 |   0.977 |    0.689 | 
     | FE_RC_7548_0                                       | A ^ -> Y ^   | OR2X2    | 0.078 | 0.087 |   1.064 |    0.776 | 
     | FE_OFC143_n3995                                    | A ^ -> Y v   | INVX8    | 0.052 | 0.036 |   1.100 |    0.813 | 
     | FE_OFC4001_FE_OCPN2135_FE_OFN143_n3995             | A v -> Y ^   | INVX8    | 0.026 | 0.041 |   1.141 |    0.854 | 
     | FE_OFC4002_FE_OCPN2135_FE_OFN143_n3995             | A ^ -> Y v   | INVX8    | 0.020 | 0.031 |   1.172 |    0.884 | 
     | FE_OCPC8889_FE_OFN4002_FE_OCPN2135_FE_OFN143_n3995 | A v -> Y v   | BUFX4    | 0.125 | 0.072 |   1.244 |    0.957 | 
     | FE_OCPC4336_FE_OFN4002_FE_OCPN2135_FE_OFN143_n3995 | A v -> Y v   | BUFX2    | 0.034 | 0.102 |   1.346 |    1.058 | 
     | U4876                                              | S v -> Y ^   | MUX2X1   | 0.098 | 0.084 |   1.430 |    1.142 | 
     | \link_addr_0_fifo/data_mem_reg[0][13]              | D ^          | DFFPOSX1 | 0.098 | 0.001 |   1.430 |    1.143 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.288 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.288 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.288 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.288 | 
     | FECTS_clks_clk___L4_I1                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.288 | 
     | \link_addr_0_fifo/data_mem_reg[0][13] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.288 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][11] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][11] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[12] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.582
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.868
- Arrival Time                  1.156
= Slack Time                   -0.287
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.287 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.287 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.287 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.287 | 
     | FECTS_clks_clk___L4_I7                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.287 | 
     | \haddr2_d_reg[12]                     | CLK ^ -> Q v | DFFSR    | 0.017 | 0.131 |   0.131 |   -0.156 | 
     | FE_OFC3194_haddr2_d_12_               | A v -> Y ^   | INVX2    | 0.074 | 0.059 |   0.190 |   -0.097 | 
     | FE_RC_12091_0                         | A ^ -> Y v   | INVX4    | 0.035 | 0.031 |   0.221 |   -0.066 | 
     | FE_RC_3320_0                          | S v -> Y ^   | MUX2X1   | 0.088 | 0.077 |   0.298 |    0.011 | 
     | FE_RC_46_0                            | A ^ -> Y v   | INVX8    | 0.044 | 0.031 |   0.329 |    0.042 | 
     | FE_RC_20451_0                         | C v -> Y ^   | NAND3X1  | 0.054 | 0.055 |   0.384 |    0.097 | 
     | FE_RC_16610_0                         | B ^ -> Y v   | NOR3X1   | 0.040 | 0.045 |   0.429 |    0.142 | 
     | FE_RC_41_0                            | B v -> Y ^   | NAND2X1  | 0.049 | 0.033 |   0.462 |    0.175 | 
     | FE_RC_17699_0                         | C ^ -> Y v   | NOR3X1   | 0.055 | 0.049 |   0.511 |    0.224 | 
     | FE_OCP_RBC8110_n3572                  | A v -> Y ^   | INVX8    | 0.060 | 0.044 |   0.555 |    0.268 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572      | A ^ -> Y ^   | BUFX2    | 0.041 | 0.056 |   0.612 |    0.324 | 
     | FE_OCP_RBC8111_n3572                  | A ^ -> Y v   | INVX1    | 0.050 | 0.052 |   0.664 |    0.376 | 
     | FE_RC_13841_0                         | A v -> Y ^   | NAND3X1  | 0.052 | 0.060 |   0.723 |    0.436 | 
     | FE_RC_13845_0                         | C ^ -> Y v   | NOR3X1   | 0.040 | 0.040 |   0.763 |    0.476 | 
     | FE_OFC3508_n4862                      | A v -> Y v   | BUFX4    | 0.099 | 0.076 |   0.840 |    0.552 | 
     | FE_RC_19585_0                         | A v -> Y v   | OR2X1    | 0.021 | 0.072 |   0.912 |    0.625 | 
     | FE_RC_19584_0                         | A v -> Y v   | OR2X2    | 0.055 | 0.076 |   0.988 |    0.701 | 
     | FE_OCPC8876_FE_OFN149_n3982           | A v -> Y v   | BUFX2    | 0.020 | 0.051 |   1.039 |    0.752 | 
     | FE_OCPC7434_FE_OFN149_n3982           | A v -> Y v   | BUFX2    | 0.031 | 0.056 |   1.095 |    0.808 | 
     | U4825                                 | S v -> Y ^   | MUX2X1   | 0.065 | 0.061 |   1.156 |    0.868 | 
     | \link_addr_2_fifo/data_mem_reg[1][11] | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.156 |    0.868 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.287 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.287 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.287 | 
     | FECTS_clks_clk___L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.287 | 
     | FECTS_clks_clk___L4_I18               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.287 | 
     | \link_addr_2_fifo/data_mem_reg[1][11] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.287 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][21] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][21] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \dch_cur_state_reg[0] /Q                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.627
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.823
- Arrival Time                  1.099
= Slack Time                   -0.276
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.276 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.276 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.276 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.276 | 
     | FECTS_clks_clk___L4_I5                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.276 | 
     | \dch_cur_state_reg[0]                 | CLK ^ -> Q ^ | DFFSR    | 0.014 | 0.133 |   0.133 |   -0.143 | 
     | FE_OFC6698_dch_cur_state_0_           | A ^ -> Y v   | INVX1    | 0.039 | 0.036 |   0.169 |   -0.107 | 
     | FE_OFC6699_dch_cur_state_0_           | A v -> Y ^   | INVX8    | 0.028 | 0.033 |   0.201 |   -0.074 | 
     | FE_RC_15438_0                         | B ^ -> Y ^   | AND2X2   | 0.033 | 0.052 |   0.253 |   -0.022 | 
     | FE_OCP_RBC8938_n3376                  | A ^ -> Y v   | INVX8    | 0.051 | 0.031 |   0.285 |    0.009 | 
     | FE_RC_16150_0                         | A v -> Y v   | OR2X2    | 0.026 | 0.073 |   0.357 |    0.082 | 
     | FE_OCP_RBC8515_FE_RN_10269_0          | A v -> Y ^   | INVX8    | 0.021 | 0.028 |   0.386 |    0.110 | 
     | FE_RC_18669_0                         | B ^ -> Y ^   | AND2X2   | 0.021 | 0.043 |   0.429 |    0.153 | 
     | FE_OFC6854_n3390                      | A ^ -> Y v   | INVX4    | 0.012 | 0.026 |   0.455 |    0.179 | 
     | FE_OCP_RBC8951_FE_OFN6854_n3390       | A v -> Y ^   | INVX8    | 0.047 | 0.026 |   0.480 |    0.205 | 
     | FE_OCP_RBC8952_FE_OFN6854_n3390       | A ^ -> Y v   | INVX8    | 0.029 | 0.042 |   0.522 |    0.246 | 
     | FE_OFC125_memif_pcfifo1_f0_write      | A v -> Y ^   | INVX8    | 0.407 | 0.113 |   0.635 |    0.359 | 
     | U5022                                 | S ^ -> Y ^   | MUX2X1   | 0.072 | 0.282 |   0.917 |    0.641 | 
     | FE_OCP_RBC8961_link_datain_1_21_      | A ^ -> Y v   | INVX2    | 0.046 | 0.042 |   0.958 |    0.683 | 
     | FE_RC_5814_0                          | A v -> Y ^   | AOI22X1  | 0.063 | 0.071 |   1.029 |    0.753 | 
     | FE_OCPUNCOC9121_n1949                 | A ^ -> Y ^   | BUFX2    | 0.059 | 0.068 |   1.097 |    0.822 | 
     | \link_addr_1_fifo/data_mem_reg[0][21] | D ^          | DFFPOSX1 | 0.059 | 0.002 |   1.099 |    0.823 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.276 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.276 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.276 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.276 | 
     | FECTS_clks_clk___L4_I31               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.276 | 
     | \link_addr_1_fifo/data_mem_reg[0][21] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.276 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[0][8] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[0][8] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \ch_gnt_d_reg[1] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.431
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.019
- Arrival Time                  1.293
= Slack Time                   -0.274
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.274 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.274 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.274 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.274 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.274 | 
     | \ch_gnt_d_reg[1]                                   | CLK ^ -> Q ^ | DFFSR    | 0.028 | 0.142 |   0.142 |   -0.132 | 
     | FE_OCPUNCOC9079_ch_gnt_d_1_                        | A ^ -> Y ^   | BUFX4    | 0.031 | 0.036 |   0.178 |   -0.096 | 
     | FE_RC_20521_0                                      | B ^ -> Y ^   | OR2X2    | 0.031 | 0.061 |   0.239 |   -0.035 | 
     | FE_RC_20522_0                                      | A ^ -> Y v   | INVX8    | 0.018 | 0.028 |   0.266 |   -0.008 | 
     | U2788                                              | A v -> Y v   | AND2X2   | 0.022 | 0.052 |   0.319 |    0.045 | 
     | FE_OCPC9350_n4968                                  | A v -> Y v   | BUFX4    | 0.007 | 0.050 |   0.369 |    0.095 | 
     | FE_RC_20315_0                                      | B v -> Y ^   | NOR3X1   | 0.071 | 0.052 |   0.421 |    0.147 | 
     | FE_RC_20316_0                                      | A ^ -> Y v   | INVX4    | 0.043 | 0.038 |   0.459 |    0.185 | 
     | FE_RC_6460_0                                       | A v -> Y v   | OR2X2    | 0.049 | 0.070 |   0.529 |    0.255 | 
     | FE_OCPC7793_n3638                                  | A v -> Y v   | BUFX4    | 0.027 | 0.062 |   0.591 |    0.317 | 
     | FE_RC_1027_0                                       | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   0.604 |    0.330 | 
     | U4603                                              | A ^ -> Y ^   | AND2X2   | 0.166 | 0.036 |   0.640 |    0.366 | 
     | FE_RC_20471_0                                      | C ^ -> Y v   | NAND3X1  | 0.023 | 0.053 |   0.693 |    0.419 | 
     | FE_OFC6911_n4789                                   | A v -> Y v   | BUFX4    | 0.024 | 0.060 |   0.753 |    0.479 | 
     | U4605                                              | A v -> Y ^   | AOI21X1  | 0.063 | 0.067 |   0.820 |    0.546 | 
     | FE_OCPC5935_n3639                                  | A ^ -> Y ^   | BUFX4    | 0.047 | 0.043 |   0.863 |    0.589 | 
     | FE_RC_7783_0                                       | A ^ -> Y v   | INVX2    | 0.020 | 0.025 |   0.888 |    0.614 | 
     | FE_RC_9178_0                                       | B v -> Y v   | AND2X2   | 0.003 | 0.042 |   0.931 |    0.657 | 
     | FE_RC_9177_0                                       | A v -> Y ^   | NAND2X1  | 0.069 | 0.047 |   0.977 |    0.703 | 
     | FE_RC_7548_0                                       | A ^ -> Y ^   | OR2X2    | 0.078 | 0.087 |   1.064 |    0.790 | 
     | FE_OFC143_n3995                                    | A ^ -> Y v   | INVX8    | 0.052 | 0.036 |   1.100 |    0.826 | 
     | FE_OFC4001_FE_OCPN2135_FE_OFN143_n3995             | A v -> Y ^   | INVX8    | 0.026 | 0.041 |   1.141 |    0.867 | 
     | FE_OFC4002_FE_OCPN2135_FE_OFN143_n3995             | A ^ -> Y v   | INVX8    | 0.020 | 0.031 |   1.172 |    0.898 | 
     | FE_OCPUNCOC7249_FE_OFN4002_FE_OCPN2135_FE_OFN143_n | A v -> Y v   | BUFX4    | 0.003 | 0.052 |   1.224 |    0.950 | 
     | 3995                                               |              |          |       |       |         |          | 
     | U4776                                              | S v -> Y ^   | MUX2X1   | 0.083 | 0.069 |   1.292 |    1.018 | 
     | \link_addr_0_fifo/data_mem_reg[0][8]               | D ^          | DFFPOSX1 | 0.083 | 0.000 |   1.293 |    1.019 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.274 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.274 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.274 | 
     | FECTS_clks_clk___L3_I2               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.274 | 
     | FECTS_clks_clk___L4_I9               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.274 | 
     | \link_addr_0_fifo/data_mem_reg[0][8] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.274 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][26] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][26] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.524
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.926
- Arrival Time                  1.200
= Slack Time                   -0.273
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.273 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.273 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.273 | 
     | FECTS_clks_clk___L3_I3                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.273 | 
     | FECTS_clks_clk___L4_I14                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.273 | 
     | \cur_state_reg[1]                          | CLK ^ -> Q v | DFFSR    | 0.022 | 0.135 |   0.135 |   -0.139 | 
     | FE_OCP_RBC9372_cur_state_1_                | A v -> Y v   | BUFX4    | 0.004 | 0.048 |   0.183 |   -0.090 | 
     | FE_OCP_RBC9373_cur_state_1_                | A v -> Y ^   | INVX8    | 0.011 | 0.022 |   0.205 |   -0.068 | 
     | U3523                                      | A ^ -> Y ^   | AND2X2   | 0.026 | 0.047 |   0.252 |   -0.021 | 
     | FE_OCP_RBC9389_n4452                       | A ^ -> Y v   | INVX4    | 0.014 | 0.026 |   0.278 |    0.005 | 
     | FE_RC_15774_0                              | C v -> Y ^   | OAI21X1  | 0.084 | 0.048 |   0.326 |    0.053 | 
     | FE_OCP_RBC9395_FE_RN_10049_0               | A ^ -> Y v   | INVX8    | 0.043 | 0.031 |   0.358 |    0.084 | 
     | FE_RC_20299_0                              | C v -> Y ^   | NOR3X1   | 0.054 | 0.039 |   0.396 |    0.123 | 
     | FE_RC_20073_0                              | B ^ -> Y ^   | AND2X2   | 0.075 | 0.077 |   0.474 |    0.201 | 
     | FE_RC_19866_0                              | B ^ -> Y ^   | AND2X2   | 0.023 | 0.045 |   0.519 |    0.246 | 
     | FE_RC_19864_0                              | B ^ -> Y v   | OAI21X1  | 0.009 | 0.022 |   0.540 |    0.267 | 
     | FE_OCP_RBC9212_FE_RN_10630_0               | A v -> Y ^   | INVX2    | 0.017 | 0.027 |   0.567 |    0.294 | 
     | FE_OCP_RBC9213_FE_RN_10630_0               | A ^ -> Y v   | INVX8    | 0.042 | 0.029 |   0.597 |    0.324 | 
     | FE_RC_16835_0                              | A v -> Y v   | AND2X2   | 0.021 | 0.067 |   0.664 |    0.390 | 
     | FE_RC_8560_0                               | A v -> Y v   | AND2X1   | 0.020 | 0.039 |   0.702 |    0.429 | 
     | FE_RC_8559_0                               | B v -> Y v   | AND2X2   | 0.014 | 0.050 |   0.752 |    0.479 | 
     | FE_OCP_RBC9418_FE_OFN151_n3958             | A v -> Y ^   | INVX8    | 0.068 | 0.031 |   0.783 |    0.510 | 
     | FE_OCP_RBC9419_FE_OFN151_n3958             | A ^ -> Y ^   | BUFX2    | 0.089 | 0.093 |   0.876 |    0.603 | 
     | FE_OCP_RBC9426_FE_OFN151_n3958             | A ^ -> Y v   | INVX8    | 0.075 | 0.043 |   0.919 |    0.646 | 
     | FE_OCPC8436_FE_OCP_RBN8190_FE_OFN151_n3958 | A v -> Y v   | BUFX2    | 0.068 | 0.104 |   1.023 |    0.750 | 
     | FE_OCP_RBC8194_FE_OFN151_n3958             | A v -> Y ^   | INVX2    | 0.024 | 0.035 |   1.058 |    0.784 | 
     | FE_OCPC7483_FE_OCP_RBN6580_FE_OFN151_n3958 | A ^ -> Y ^   | BUFX2    | 0.025 | 0.045 |   1.103 |    0.830 | 
     | FE_RC_15754_0                              | A ^ -> Y v   | OAI21X1  | 0.040 | 0.043 |   1.146 |    0.873 | 
     | FE_OCP_RBC6588_n1944                       | A v -> Y ^   | INVX8    | 0.064 | 0.039 |   1.185 |    0.912 | 
     | \link_addr_1_fifo/data_mem_reg[0][26]      | D ^          | DFFPOSX1 | 0.072 | 0.014 |   1.200 |    0.926 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.273 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.273 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.273 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.273 | 
     | FECTS_clks_clk___L4_I3                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.273 | 
     | \link_addr_1_fifo/data_mem_reg[0][26] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.273 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[0][3] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[0][3] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \ch_gnt_d_reg[1] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.425
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.025
- Arrival Time                  1.292
= Slack Time                   -0.268
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.268 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.268 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.268 | 
     | FECTS_clks_clk___L3_I3               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.268 | 
     | FECTS_clks_clk___L4_I15              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -0.268 | 
     | \ch_gnt_d_reg[1]                     | CLK ^ -> Q ^ | DFFSR    | 0.028 | 0.142 |   0.142 |   -0.126 | 
     | FE_OCPUNCOC9079_ch_gnt_d_1_          | A ^ -> Y ^   | BUFX4    | 0.031 | 0.036 |   0.178 |   -0.090 | 
     | FE_RC_20521_0                        | B ^ -> Y ^   | OR2X2    | 0.031 | 0.061 |   0.239 |   -0.029 | 
     | FE_RC_20522_0                        | A ^ -> Y v   | INVX8    | 0.018 | 0.028 |   0.266 |   -0.001 | 
     | U2788                                | A v -> Y v   | AND2X2   | 0.022 | 0.052 |   0.319 |    0.051 | 
     | FE_OCPC9350_n4968                    | A v -> Y v   | BUFX4    | 0.007 | 0.050 |   0.369 |    0.101 | 
     | FE_RC_20315_0                        | B v -> Y ^   | NOR3X1   | 0.071 | 0.052 |   0.421 |    0.153 | 
     | FE_RC_20316_0                        | A ^ -> Y v   | INVX4    | 0.043 | 0.038 |   0.459 |    0.191 | 
     | FE_RC_6460_0                         | A v -> Y v   | OR2X2    | 0.049 | 0.070 |   0.529 |    0.261 | 
     | FE_OCPC7793_n3638                    | A v -> Y v   | BUFX4    | 0.027 | 0.062 |   0.591 |    0.323 | 
     | FE_RC_1027_0                         | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   0.604 |    0.336 | 
     | U4603                                | A ^ -> Y ^   | AND2X2   | 0.166 | 0.036 |   0.640 |    0.372 | 
     | FE_RC_20471_0                        | C ^ -> Y v   | NAND3X1  | 0.023 | 0.053 |   0.693 |    0.425 | 
     | FE_OFC6911_n4789                     | A v -> Y v   | BUFX4    | 0.024 | 0.060 |   0.753 |    0.485 | 
     | U4605                                | A v -> Y ^   | AOI21X1  | 0.063 | 0.067 |   0.820 |    0.552 | 
     | FE_OCPC5935_n3639                    | A ^ -> Y ^   | BUFX4    | 0.047 | 0.043 |   0.863 |    0.596 | 
     | FE_RC_7783_0                         | A ^ -> Y v   | INVX2    | 0.020 | 0.025 |   0.888 |    0.621 | 
     | FE_RC_9178_0                         | B v -> Y v   | AND2X2   | 0.003 | 0.042 |   0.931 |    0.663 | 
     | FE_RC_9177_0                         | A v -> Y ^   | NAND2X1  | 0.069 | 0.047 |   0.977 |    0.710 | 
     | FE_RC_7548_0                         | A ^ -> Y ^   | OR2X2    | 0.078 | 0.087 |   1.064 |    0.797 | 
     | FE_OFC143_n3995                      | A ^ -> Y v   | INVX8    | 0.052 | 0.036 |   1.100 |    0.833 | 
     | FE_OCPC4291_FE_OFN143_n3995          | A v -> Y v   | BUFX2    | 0.019 | 0.059 |   1.159 |    0.891 | 
     | FE_RC_12999_0                        | A v -> Y ^   | NOR2X1   | 0.037 | 0.041 |   1.200 |    0.932 | 
     | FE_RC_12998_0                        | A ^ -> Y ^   | OR2X2    | 0.084 | 0.089 |   1.289 |    1.022 | 
     | \link_addr_0_fifo/data_mem_reg[0][3] | D ^          | DFFPOSX1 | 0.084 | 0.003 |   1.292 |    1.025 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.268 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.268 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.268 | 
     | FECTS_clks_clk___L3_I4               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.268 | 
     | FECTS_clks_clk___L4_I17              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.268 | 
     | \link_addr_0_fifo/data_mem_reg[0][3] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.268 | 
     +-----------------------------------------------------------------------------------------------------+ 

