// Seed: 1178523584
module module_0 #(
    parameter id_7 = 32'd84
) (
    output tri0 id_0,
    input wor id_1,
    input uwire id_2,
    output wand id_3,
    output tri1 id_4,
    output supply0 id_5
);
  wire _id_7, id_8;
  genvar id_9;
  localparam id_10 = 1;
  logic id_11[id_7  <<  !  id_7 : 1], id_12;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output wire id_2,
    input wand id_3,
    input supply1 id_4
);
  wire id_6 = id_6;
  supply1 id_7 = id_3;
  assign id_7 = 1'b0;
  parameter id_8 = -1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_0,
      id_0,
      id_2
  );
endmodule
