-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Context_layer is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v54_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v54_0_ce0 : OUT STD_LOGIC;
    v54_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v54_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v54_1_ce0 : OUT STD_LOGIC;
    v54_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v54_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v54_2_ce0 : OUT STD_LOGIC;
    v54_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v54_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v54_3_ce0 : OUT STD_LOGIC;
    v54_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v55_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    v55_0_ce0 : OUT STD_LOGIC;
    v55_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v55_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    v55_1_ce0 : OUT STD_LOGIC;
    v55_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v55_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    v55_2_ce0 : OUT STD_LOGIC;
    v55_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v55_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    v55_3_ce0 : OUT STD_LOGIC;
    v55_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v56_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v56_0_0_ce0 : OUT STD_LOGIC;
    v56_0_0_we0 : OUT STD_LOGIC;
    v56_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v56_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v56_0_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v56_0_1_ce0 : OUT STD_LOGIC;
    v56_0_1_we0 : OUT STD_LOGIC;
    v56_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v56_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v56_0_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v56_0_2_ce0 : OUT STD_LOGIC;
    v56_0_2_we0 : OUT STD_LOGIC;
    v56_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v56_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v56_0_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v56_0_3_ce0 : OUT STD_LOGIC;
    v56_0_3_we0 : OUT STD_LOGIC;
    v56_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v56_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v56_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v56_1_0_ce0 : OUT STD_LOGIC;
    v56_1_0_we0 : OUT STD_LOGIC;
    v56_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v56_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v56_1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v56_1_1_ce0 : OUT STD_LOGIC;
    v56_1_1_we0 : OUT STD_LOGIC;
    v56_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v56_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v56_1_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v56_1_2_ce0 : OUT STD_LOGIC;
    v56_1_2_we0 : OUT STD_LOGIC;
    v56_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v56_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v56_1_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v56_1_3_ce0 : OUT STD_LOGIC;
    v56_1_3_we0 : OUT STD_LOGIC;
    v56_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v56_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v56_2_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v56_2_0_ce0 : OUT STD_LOGIC;
    v56_2_0_we0 : OUT STD_LOGIC;
    v56_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v56_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v56_2_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v56_2_1_ce0 : OUT STD_LOGIC;
    v56_2_1_we0 : OUT STD_LOGIC;
    v56_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v56_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v56_2_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v56_2_2_ce0 : OUT STD_LOGIC;
    v56_2_2_we0 : OUT STD_LOGIC;
    v56_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v56_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v56_2_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v56_2_3_ce0 : OUT STD_LOGIC;
    v56_2_3_we0 : OUT STD_LOGIC;
    v56_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v56_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v56_3_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v56_3_0_ce0 : OUT STD_LOGIC;
    v56_3_0_we0 : OUT STD_LOGIC;
    v56_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v56_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v56_3_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v56_3_1_ce0 : OUT STD_LOGIC;
    v56_3_1_we0 : OUT STD_LOGIC;
    v56_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v56_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v56_3_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v56_3_2_ce0 : OUT STD_LOGIC;
    v56_3_2_we0 : OUT STD_LOGIC;
    v56_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v56_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v56_3_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v56_3_3_ce0 : OUT STD_LOGIC;
    v56_3_3_we0 : OUT STD_LOGIC;
    v56_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v56_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of Context_layer is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal v57_fu_394_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal v57_reg_484 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal trunc_ln108_fu_400_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln108_reg_489 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln106_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln107_fu_422_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln107_reg_493 : STD_LOGIC_VECTOR (6 downto 0);
    signal v58_fu_432_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_gemm_systolic_array_4_fu_336_A_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_A_0_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_A_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_A_0_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_A_0_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_A_0_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_A_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_A_0_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_A_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_A_1_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_A_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_A_1_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_A_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_A_1_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_A_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_A_1_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_A_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_A_2_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_A_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_A_2_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_A_2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_A_2_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_A_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_A_2_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_A_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_A_3_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_A_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_A_3_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_A_3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_A_3_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_A_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_A_3_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_B_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_B_0_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_B_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_B_0_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_B_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_B_0_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_B_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_B_0_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_B_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_B_1_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_B_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_B_1_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_B_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_B_1_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_B_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_B_1_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_B_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_B_2_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_B_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_B_2_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_B_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_B_2_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_B_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_B_2_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_B_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_B_3_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_B_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_B_3_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_B_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_B_3_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_B_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_B_3_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_0_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_0_0_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_0_0_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_0_0_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_0_0_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_0_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_0_0_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_0_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_0_1_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_0_1_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_0_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_0_1_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_0_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_0_1_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_0_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_0_2_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_0_2_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_0_2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_0_2_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_0_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_0_2_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_0_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_0_3_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_0_3_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_0_3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_0_3_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_0_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_0_3_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_1_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_1_0_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_1_0_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_1_0_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_1_0_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_1_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_1_0_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_1_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_1_1_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_1_1_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_1_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_1_1_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_1_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_1_1_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_1_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_1_2_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_1_2_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_1_2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_1_2_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_1_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_1_2_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_1_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_1_3_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_1_3_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_1_3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_1_3_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_1_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_1_3_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_2_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_2_0_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_2_0_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_2_0_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_2_0_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_2_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_2_0_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_2_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_2_1_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_2_1_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_2_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_2_1_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_2_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_2_1_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_2_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_2_2_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_2_2_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_2_2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_2_2_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_2_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_2_2_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_2_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_2_3_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_2_3_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_2_3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_2_3_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_2_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_2_3_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_3_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_3_0_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_3_0_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_3_0_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_3_0_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_3_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_3_0_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_3_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_3_1_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_3_1_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_3_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_3_1_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_3_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_3_1_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_3_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_3_2_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_3_2_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_3_2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_3_2_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_3_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_3_2_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_3_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_3_3_ce0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_3_3_we0 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_3_3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_3_3_ce1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_C_3_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_C_3_3_we1 : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_ap_start : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_ap_done : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_ap_ready : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_ap_idle : STD_LOGIC;
    signal grp_gemm_systolic_array_4_fu_336_ap_continue : STD_LOGIC;
    signal v57_0_reg_314 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln107_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal v58_0_reg_325 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gemm_systolic_array_4_fu_336_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_sync_grp_gemm_systolic_array_4_fu_336_ap_ready : STD_LOGIC;
    signal ap_sync_grp_gemm_systolic_array_4_fu_336_ap_done : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_gemm_systolic_array_4_fu_336_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_gemm_systolic_array_4_fu_336_ap_done : STD_LOGIC := '0';
    signal zext_ln108_1_fu_461_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln108_1_fu_438_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln_fu_404_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_414_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_504_fu_442_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln108_fu_452_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln108_fu_456_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);

    component gemm_systolic_array_4 IS
    port (
        A_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        A_0_ce0 : OUT STD_LOGIC;
        A_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_0_we0 : OUT STD_LOGIC;
        A_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        A_0_ce1 : OUT STD_LOGIC;
        A_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_0_we1 : OUT STD_LOGIC;
        A_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        A_1_ce0 : OUT STD_LOGIC;
        A_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_1_we0 : OUT STD_LOGIC;
        A_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        A_1_ce1 : OUT STD_LOGIC;
        A_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_1_we1 : OUT STD_LOGIC;
        A_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        A_2_ce0 : OUT STD_LOGIC;
        A_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_2_we0 : OUT STD_LOGIC;
        A_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        A_2_ce1 : OUT STD_LOGIC;
        A_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_2_we1 : OUT STD_LOGIC;
        A_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        A_3_ce0 : OUT STD_LOGIC;
        A_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_3_we0 : OUT STD_LOGIC;
        A_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        A_3_ce1 : OUT STD_LOGIC;
        A_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_3_we1 : OUT STD_LOGIC;
        B_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_0_ce0 : OUT STD_LOGIC;
        B_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_0_we0 : OUT STD_LOGIC;
        B_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_0_ce1 : OUT STD_LOGIC;
        B_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_0_we1 : OUT STD_LOGIC;
        B_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_1_ce0 : OUT STD_LOGIC;
        B_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_1_we0 : OUT STD_LOGIC;
        B_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_1_ce1 : OUT STD_LOGIC;
        B_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_1_we1 : OUT STD_LOGIC;
        B_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_2_ce0 : OUT STD_LOGIC;
        B_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_2_we0 : OUT STD_LOGIC;
        B_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_2_ce1 : OUT STD_LOGIC;
        B_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_2_we1 : OUT STD_LOGIC;
        B_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_3_ce0 : OUT STD_LOGIC;
        B_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_3_we0 : OUT STD_LOGIC;
        B_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_3_ce1 : OUT STD_LOGIC;
        B_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_3_we1 : OUT STD_LOGIC;
        C_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_0_0_ce0 : OUT STD_LOGIC;
        C_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_0_0_we0 : OUT STD_LOGIC;
        C_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_0_0_ce1 : OUT STD_LOGIC;
        C_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_0_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_0_0_we1 : OUT STD_LOGIC;
        C_0_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_0_1_ce0 : OUT STD_LOGIC;
        C_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_0_1_we0 : OUT STD_LOGIC;
        C_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_0_1_ce1 : OUT STD_LOGIC;
        C_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_0_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_0_1_we1 : OUT STD_LOGIC;
        C_0_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_0_2_ce0 : OUT STD_LOGIC;
        C_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_0_2_we0 : OUT STD_LOGIC;
        C_0_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_0_2_ce1 : OUT STD_LOGIC;
        C_0_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_0_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_0_2_we1 : OUT STD_LOGIC;
        C_0_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_0_3_ce0 : OUT STD_LOGIC;
        C_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_0_3_we0 : OUT STD_LOGIC;
        C_0_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_0_3_ce1 : OUT STD_LOGIC;
        C_0_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_0_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_0_3_we1 : OUT STD_LOGIC;
        C_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_1_0_ce0 : OUT STD_LOGIC;
        C_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_1_0_we0 : OUT STD_LOGIC;
        C_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_1_0_ce1 : OUT STD_LOGIC;
        C_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_1_0_we1 : OUT STD_LOGIC;
        C_1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_1_1_ce0 : OUT STD_LOGIC;
        C_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_1_1_we0 : OUT STD_LOGIC;
        C_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_1_1_ce1 : OUT STD_LOGIC;
        C_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_1_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_1_1_we1 : OUT STD_LOGIC;
        C_1_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_1_2_ce0 : OUT STD_LOGIC;
        C_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_1_2_we0 : OUT STD_LOGIC;
        C_1_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_1_2_ce1 : OUT STD_LOGIC;
        C_1_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_1_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_1_2_we1 : OUT STD_LOGIC;
        C_1_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_1_3_ce0 : OUT STD_LOGIC;
        C_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_1_3_we0 : OUT STD_LOGIC;
        C_1_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_1_3_ce1 : OUT STD_LOGIC;
        C_1_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_1_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_1_3_we1 : OUT STD_LOGIC;
        C_2_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_2_0_ce0 : OUT STD_LOGIC;
        C_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_2_0_we0 : OUT STD_LOGIC;
        C_2_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_2_0_ce1 : OUT STD_LOGIC;
        C_2_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_2_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_2_0_we1 : OUT STD_LOGIC;
        C_2_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_2_1_ce0 : OUT STD_LOGIC;
        C_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_2_1_we0 : OUT STD_LOGIC;
        C_2_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_2_1_ce1 : OUT STD_LOGIC;
        C_2_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_2_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_2_1_we1 : OUT STD_LOGIC;
        C_2_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_2_2_ce0 : OUT STD_LOGIC;
        C_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_2_2_we0 : OUT STD_LOGIC;
        C_2_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_2_2_ce1 : OUT STD_LOGIC;
        C_2_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_2_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_2_2_we1 : OUT STD_LOGIC;
        C_2_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_2_3_ce0 : OUT STD_LOGIC;
        C_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_2_3_we0 : OUT STD_LOGIC;
        C_2_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_2_3_ce1 : OUT STD_LOGIC;
        C_2_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_2_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_2_3_we1 : OUT STD_LOGIC;
        C_3_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_3_0_ce0 : OUT STD_LOGIC;
        C_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_3_0_we0 : OUT STD_LOGIC;
        C_3_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_3_0_ce1 : OUT STD_LOGIC;
        C_3_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_3_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_3_0_we1 : OUT STD_LOGIC;
        C_3_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_3_1_ce0 : OUT STD_LOGIC;
        C_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_3_1_we0 : OUT STD_LOGIC;
        C_3_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_3_1_ce1 : OUT STD_LOGIC;
        C_3_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_3_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_3_1_we1 : OUT STD_LOGIC;
        C_3_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_3_2_ce0 : OUT STD_LOGIC;
        C_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_3_2_we0 : OUT STD_LOGIC;
        C_3_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_3_2_ce1 : OUT STD_LOGIC;
        C_3_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_3_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_3_2_we1 : OUT STD_LOGIC;
        C_3_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_3_3_ce0 : OUT STD_LOGIC;
        C_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_3_3_we0 : OUT STD_LOGIC;
        C_3_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_3_3_ce1 : OUT STD_LOGIC;
        C_3_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_3_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_3_3_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    grp_gemm_systolic_array_4_fu_336 : component gemm_systolic_array_4
    port map (
        A_0_address0 => grp_gemm_systolic_array_4_fu_336_A_0_address0,
        A_0_ce0 => grp_gemm_systolic_array_4_fu_336_A_0_ce0,
        A_0_d0 => grp_gemm_systolic_array_4_fu_336_A_0_d0,
        A_0_q0 => v54_0_q0,
        A_0_we0 => grp_gemm_systolic_array_4_fu_336_A_0_we0,
        A_0_address1 => grp_gemm_systolic_array_4_fu_336_A_0_address1,
        A_0_ce1 => grp_gemm_systolic_array_4_fu_336_A_0_ce1,
        A_0_d1 => grp_gemm_systolic_array_4_fu_336_A_0_d1,
        A_0_q1 => ap_const_lv32_0,
        A_0_we1 => grp_gemm_systolic_array_4_fu_336_A_0_we1,
        A_1_address0 => grp_gemm_systolic_array_4_fu_336_A_1_address0,
        A_1_ce0 => grp_gemm_systolic_array_4_fu_336_A_1_ce0,
        A_1_d0 => grp_gemm_systolic_array_4_fu_336_A_1_d0,
        A_1_q0 => v54_1_q0,
        A_1_we0 => grp_gemm_systolic_array_4_fu_336_A_1_we0,
        A_1_address1 => grp_gemm_systolic_array_4_fu_336_A_1_address1,
        A_1_ce1 => grp_gemm_systolic_array_4_fu_336_A_1_ce1,
        A_1_d1 => grp_gemm_systolic_array_4_fu_336_A_1_d1,
        A_1_q1 => ap_const_lv32_0,
        A_1_we1 => grp_gemm_systolic_array_4_fu_336_A_1_we1,
        A_2_address0 => grp_gemm_systolic_array_4_fu_336_A_2_address0,
        A_2_ce0 => grp_gemm_systolic_array_4_fu_336_A_2_ce0,
        A_2_d0 => grp_gemm_systolic_array_4_fu_336_A_2_d0,
        A_2_q0 => v54_2_q0,
        A_2_we0 => grp_gemm_systolic_array_4_fu_336_A_2_we0,
        A_2_address1 => grp_gemm_systolic_array_4_fu_336_A_2_address1,
        A_2_ce1 => grp_gemm_systolic_array_4_fu_336_A_2_ce1,
        A_2_d1 => grp_gemm_systolic_array_4_fu_336_A_2_d1,
        A_2_q1 => ap_const_lv32_0,
        A_2_we1 => grp_gemm_systolic_array_4_fu_336_A_2_we1,
        A_3_address0 => grp_gemm_systolic_array_4_fu_336_A_3_address0,
        A_3_ce0 => grp_gemm_systolic_array_4_fu_336_A_3_ce0,
        A_3_d0 => grp_gemm_systolic_array_4_fu_336_A_3_d0,
        A_3_q0 => v54_3_q0,
        A_3_we0 => grp_gemm_systolic_array_4_fu_336_A_3_we0,
        A_3_address1 => grp_gemm_systolic_array_4_fu_336_A_3_address1,
        A_3_ce1 => grp_gemm_systolic_array_4_fu_336_A_3_ce1,
        A_3_d1 => grp_gemm_systolic_array_4_fu_336_A_3_d1,
        A_3_q1 => ap_const_lv32_0,
        A_3_we1 => grp_gemm_systolic_array_4_fu_336_A_3_we1,
        B_0_address0 => grp_gemm_systolic_array_4_fu_336_B_0_address0,
        B_0_ce0 => grp_gemm_systolic_array_4_fu_336_B_0_ce0,
        B_0_d0 => grp_gemm_systolic_array_4_fu_336_B_0_d0,
        B_0_q0 => v55_0_q0,
        B_0_we0 => grp_gemm_systolic_array_4_fu_336_B_0_we0,
        B_0_address1 => grp_gemm_systolic_array_4_fu_336_B_0_address1,
        B_0_ce1 => grp_gemm_systolic_array_4_fu_336_B_0_ce1,
        B_0_d1 => grp_gemm_systolic_array_4_fu_336_B_0_d1,
        B_0_q1 => ap_const_lv32_0,
        B_0_we1 => grp_gemm_systolic_array_4_fu_336_B_0_we1,
        B_1_address0 => grp_gemm_systolic_array_4_fu_336_B_1_address0,
        B_1_ce0 => grp_gemm_systolic_array_4_fu_336_B_1_ce0,
        B_1_d0 => grp_gemm_systolic_array_4_fu_336_B_1_d0,
        B_1_q0 => v55_1_q0,
        B_1_we0 => grp_gemm_systolic_array_4_fu_336_B_1_we0,
        B_1_address1 => grp_gemm_systolic_array_4_fu_336_B_1_address1,
        B_1_ce1 => grp_gemm_systolic_array_4_fu_336_B_1_ce1,
        B_1_d1 => grp_gemm_systolic_array_4_fu_336_B_1_d1,
        B_1_q1 => ap_const_lv32_0,
        B_1_we1 => grp_gemm_systolic_array_4_fu_336_B_1_we1,
        B_2_address0 => grp_gemm_systolic_array_4_fu_336_B_2_address0,
        B_2_ce0 => grp_gemm_systolic_array_4_fu_336_B_2_ce0,
        B_2_d0 => grp_gemm_systolic_array_4_fu_336_B_2_d0,
        B_2_q0 => v55_2_q0,
        B_2_we0 => grp_gemm_systolic_array_4_fu_336_B_2_we0,
        B_2_address1 => grp_gemm_systolic_array_4_fu_336_B_2_address1,
        B_2_ce1 => grp_gemm_systolic_array_4_fu_336_B_2_ce1,
        B_2_d1 => grp_gemm_systolic_array_4_fu_336_B_2_d1,
        B_2_q1 => ap_const_lv32_0,
        B_2_we1 => grp_gemm_systolic_array_4_fu_336_B_2_we1,
        B_3_address0 => grp_gemm_systolic_array_4_fu_336_B_3_address0,
        B_3_ce0 => grp_gemm_systolic_array_4_fu_336_B_3_ce0,
        B_3_d0 => grp_gemm_systolic_array_4_fu_336_B_3_d0,
        B_3_q0 => v55_3_q0,
        B_3_we0 => grp_gemm_systolic_array_4_fu_336_B_3_we0,
        B_3_address1 => grp_gemm_systolic_array_4_fu_336_B_3_address1,
        B_3_ce1 => grp_gemm_systolic_array_4_fu_336_B_3_ce1,
        B_3_d1 => grp_gemm_systolic_array_4_fu_336_B_3_d1,
        B_3_q1 => ap_const_lv32_0,
        B_3_we1 => grp_gemm_systolic_array_4_fu_336_B_3_we1,
        C_0_0_address0 => grp_gemm_systolic_array_4_fu_336_C_0_0_address0,
        C_0_0_ce0 => grp_gemm_systolic_array_4_fu_336_C_0_0_ce0,
        C_0_0_d0 => grp_gemm_systolic_array_4_fu_336_C_0_0_d0,
        C_0_0_q0 => v56_0_0_q0,
        C_0_0_we0 => grp_gemm_systolic_array_4_fu_336_C_0_0_we0,
        C_0_0_address1 => grp_gemm_systolic_array_4_fu_336_C_0_0_address1,
        C_0_0_ce1 => grp_gemm_systolic_array_4_fu_336_C_0_0_ce1,
        C_0_0_d1 => grp_gemm_systolic_array_4_fu_336_C_0_0_d1,
        C_0_0_q1 => ap_const_lv32_0,
        C_0_0_we1 => grp_gemm_systolic_array_4_fu_336_C_0_0_we1,
        C_0_1_address0 => grp_gemm_systolic_array_4_fu_336_C_0_1_address0,
        C_0_1_ce0 => grp_gemm_systolic_array_4_fu_336_C_0_1_ce0,
        C_0_1_d0 => grp_gemm_systolic_array_4_fu_336_C_0_1_d0,
        C_0_1_q0 => v56_0_1_q0,
        C_0_1_we0 => grp_gemm_systolic_array_4_fu_336_C_0_1_we0,
        C_0_1_address1 => grp_gemm_systolic_array_4_fu_336_C_0_1_address1,
        C_0_1_ce1 => grp_gemm_systolic_array_4_fu_336_C_0_1_ce1,
        C_0_1_d1 => grp_gemm_systolic_array_4_fu_336_C_0_1_d1,
        C_0_1_q1 => ap_const_lv32_0,
        C_0_1_we1 => grp_gemm_systolic_array_4_fu_336_C_0_1_we1,
        C_0_2_address0 => grp_gemm_systolic_array_4_fu_336_C_0_2_address0,
        C_0_2_ce0 => grp_gemm_systolic_array_4_fu_336_C_0_2_ce0,
        C_0_2_d0 => grp_gemm_systolic_array_4_fu_336_C_0_2_d0,
        C_0_2_q0 => v56_0_2_q0,
        C_0_2_we0 => grp_gemm_systolic_array_4_fu_336_C_0_2_we0,
        C_0_2_address1 => grp_gemm_systolic_array_4_fu_336_C_0_2_address1,
        C_0_2_ce1 => grp_gemm_systolic_array_4_fu_336_C_0_2_ce1,
        C_0_2_d1 => grp_gemm_systolic_array_4_fu_336_C_0_2_d1,
        C_0_2_q1 => ap_const_lv32_0,
        C_0_2_we1 => grp_gemm_systolic_array_4_fu_336_C_0_2_we1,
        C_0_3_address0 => grp_gemm_systolic_array_4_fu_336_C_0_3_address0,
        C_0_3_ce0 => grp_gemm_systolic_array_4_fu_336_C_0_3_ce0,
        C_0_3_d0 => grp_gemm_systolic_array_4_fu_336_C_0_3_d0,
        C_0_3_q0 => v56_0_3_q0,
        C_0_3_we0 => grp_gemm_systolic_array_4_fu_336_C_0_3_we0,
        C_0_3_address1 => grp_gemm_systolic_array_4_fu_336_C_0_3_address1,
        C_0_3_ce1 => grp_gemm_systolic_array_4_fu_336_C_0_3_ce1,
        C_0_3_d1 => grp_gemm_systolic_array_4_fu_336_C_0_3_d1,
        C_0_3_q1 => ap_const_lv32_0,
        C_0_3_we1 => grp_gemm_systolic_array_4_fu_336_C_0_3_we1,
        C_1_0_address0 => grp_gemm_systolic_array_4_fu_336_C_1_0_address0,
        C_1_0_ce0 => grp_gemm_systolic_array_4_fu_336_C_1_0_ce0,
        C_1_0_d0 => grp_gemm_systolic_array_4_fu_336_C_1_0_d0,
        C_1_0_q0 => v56_1_0_q0,
        C_1_0_we0 => grp_gemm_systolic_array_4_fu_336_C_1_0_we0,
        C_1_0_address1 => grp_gemm_systolic_array_4_fu_336_C_1_0_address1,
        C_1_0_ce1 => grp_gemm_systolic_array_4_fu_336_C_1_0_ce1,
        C_1_0_d1 => grp_gemm_systolic_array_4_fu_336_C_1_0_d1,
        C_1_0_q1 => ap_const_lv32_0,
        C_1_0_we1 => grp_gemm_systolic_array_4_fu_336_C_1_0_we1,
        C_1_1_address0 => grp_gemm_systolic_array_4_fu_336_C_1_1_address0,
        C_1_1_ce0 => grp_gemm_systolic_array_4_fu_336_C_1_1_ce0,
        C_1_1_d0 => grp_gemm_systolic_array_4_fu_336_C_1_1_d0,
        C_1_1_q0 => v56_1_1_q0,
        C_1_1_we0 => grp_gemm_systolic_array_4_fu_336_C_1_1_we0,
        C_1_1_address1 => grp_gemm_systolic_array_4_fu_336_C_1_1_address1,
        C_1_1_ce1 => grp_gemm_systolic_array_4_fu_336_C_1_1_ce1,
        C_1_1_d1 => grp_gemm_systolic_array_4_fu_336_C_1_1_d1,
        C_1_1_q1 => ap_const_lv32_0,
        C_1_1_we1 => grp_gemm_systolic_array_4_fu_336_C_1_1_we1,
        C_1_2_address0 => grp_gemm_systolic_array_4_fu_336_C_1_2_address0,
        C_1_2_ce0 => grp_gemm_systolic_array_4_fu_336_C_1_2_ce0,
        C_1_2_d0 => grp_gemm_systolic_array_4_fu_336_C_1_2_d0,
        C_1_2_q0 => v56_1_2_q0,
        C_1_2_we0 => grp_gemm_systolic_array_4_fu_336_C_1_2_we0,
        C_1_2_address1 => grp_gemm_systolic_array_4_fu_336_C_1_2_address1,
        C_1_2_ce1 => grp_gemm_systolic_array_4_fu_336_C_1_2_ce1,
        C_1_2_d1 => grp_gemm_systolic_array_4_fu_336_C_1_2_d1,
        C_1_2_q1 => ap_const_lv32_0,
        C_1_2_we1 => grp_gemm_systolic_array_4_fu_336_C_1_2_we1,
        C_1_3_address0 => grp_gemm_systolic_array_4_fu_336_C_1_3_address0,
        C_1_3_ce0 => grp_gemm_systolic_array_4_fu_336_C_1_3_ce0,
        C_1_3_d0 => grp_gemm_systolic_array_4_fu_336_C_1_3_d0,
        C_1_3_q0 => v56_1_3_q0,
        C_1_3_we0 => grp_gemm_systolic_array_4_fu_336_C_1_3_we0,
        C_1_3_address1 => grp_gemm_systolic_array_4_fu_336_C_1_3_address1,
        C_1_3_ce1 => grp_gemm_systolic_array_4_fu_336_C_1_3_ce1,
        C_1_3_d1 => grp_gemm_systolic_array_4_fu_336_C_1_3_d1,
        C_1_3_q1 => ap_const_lv32_0,
        C_1_3_we1 => grp_gemm_systolic_array_4_fu_336_C_1_3_we1,
        C_2_0_address0 => grp_gemm_systolic_array_4_fu_336_C_2_0_address0,
        C_2_0_ce0 => grp_gemm_systolic_array_4_fu_336_C_2_0_ce0,
        C_2_0_d0 => grp_gemm_systolic_array_4_fu_336_C_2_0_d0,
        C_2_0_q0 => v56_2_0_q0,
        C_2_0_we0 => grp_gemm_systolic_array_4_fu_336_C_2_0_we0,
        C_2_0_address1 => grp_gemm_systolic_array_4_fu_336_C_2_0_address1,
        C_2_0_ce1 => grp_gemm_systolic_array_4_fu_336_C_2_0_ce1,
        C_2_0_d1 => grp_gemm_systolic_array_4_fu_336_C_2_0_d1,
        C_2_0_q1 => ap_const_lv32_0,
        C_2_0_we1 => grp_gemm_systolic_array_4_fu_336_C_2_0_we1,
        C_2_1_address0 => grp_gemm_systolic_array_4_fu_336_C_2_1_address0,
        C_2_1_ce0 => grp_gemm_systolic_array_4_fu_336_C_2_1_ce0,
        C_2_1_d0 => grp_gemm_systolic_array_4_fu_336_C_2_1_d0,
        C_2_1_q0 => v56_2_1_q0,
        C_2_1_we0 => grp_gemm_systolic_array_4_fu_336_C_2_1_we0,
        C_2_1_address1 => grp_gemm_systolic_array_4_fu_336_C_2_1_address1,
        C_2_1_ce1 => grp_gemm_systolic_array_4_fu_336_C_2_1_ce1,
        C_2_1_d1 => grp_gemm_systolic_array_4_fu_336_C_2_1_d1,
        C_2_1_q1 => ap_const_lv32_0,
        C_2_1_we1 => grp_gemm_systolic_array_4_fu_336_C_2_1_we1,
        C_2_2_address0 => grp_gemm_systolic_array_4_fu_336_C_2_2_address0,
        C_2_2_ce0 => grp_gemm_systolic_array_4_fu_336_C_2_2_ce0,
        C_2_2_d0 => grp_gemm_systolic_array_4_fu_336_C_2_2_d0,
        C_2_2_q0 => v56_2_2_q0,
        C_2_2_we0 => grp_gemm_systolic_array_4_fu_336_C_2_2_we0,
        C_2_2_address1 => grp_gemm_systolic_array_4_fu_336_C_2_2_address1,
        C_2_2_ce1 => grp_gemm_systolic_array_4_fu_336_C_2_2_ce1,
        C_2_2_d1 => grp_gemm_systolic_array_4_fu_336_C_2_2_d1,
        C_2_2_q1 => ap_const_lv32_0,
        C_2_2_we1 => grp_gemm_systolic_array_4_fu_336_C_2_2_we1,
        C_2_3_address0 => grp_gemm_systolic_array_4_fu_336_C_2_3_address0,
        C_2_3_ce0 => grp_gemm_systolic_array_4_fu_336_C_2_3_ce0,
        C_2_3_d0 => grp_gemm_systolic_array_4_fu_336_C_2_3_d0,
        C_2_3_q0 => v56_2_3_q0,
        C_2_3_we0 => grp_gemm_systolic_array_4_fu_336_C_2_3_we0,
        C_2_3_address1 => grp_gemm_systolic_array_4_fu_336_C_2_3_address1,
        C_2_3_ce1 => grp_gemm_systolic_array_4_fu_336_C_2_3_ce1,
        C_2_3_d1 => grp_gemm_systolic_array_4_fu_336_C_2_3_d1,
        C_2_3_q1 => ap_const_lv32_0,
        C_2_3_we1 => grp_gemm_systolic_array_4_fu_336_C_2_3_we1,
        C_3_0_address0 => grp_gemm_systolic_array_4_fu_336_C_3_0_address0,
        C_3_0_ce0 => grp_gemm_systolic_array_4_fu_336_C_3_0_ce0,
        C_3_0_d0 => grp_gemm_systolic_array_4_fu_336_C_3_0_d0,
        C_3_0_q0 => v56_3_0_q0,
        C_3_0_we0 => grp_gemm_systolic_array_4_fu_336_C_3_0_we0,
        C_3_0_address1 => grp_gemm_systolic_array_4_fu_336_C_3_0_address1,
        C_3_0_ce1 => grp_gemm_systolic_array_4_fu_336_C_3_0_ce1,
        C_3_0_d1 => grp_gemm_systolic_array_4_fu_336_C_3_0_d1,
        C_3_0_q1 => ap_const_lv32_0,
        C_3_0_we1 => grp_gemm_systolic_array_4_fu_336_C_3_0_we1,
        C_3_1_address0 => grp_gemm_systolic_array_4_fu_336_C_3_1_address0,
        C_3_1_ce0 => grp_gemm_systolic_array_4_fu_336_C_3_1_ce0,
        C_3_1_d0 => grp_gemm_systolic_array_4_fu_336_C_3_1_d0,
        C_3_1_q0 => v56_3_1_q0,
        C_3_1_we0 => grp_gemm_systolic_array_4_fu_336_C_3_1_we0,
        C_3_1_address1 => grp_gemm_systolic_array_4_fu_336_C_3_1_address1,
        C_3_1_ce1 => grp_gemm_systolic_array_4_fu_336_C_3_1_ce1,
        C_3_1_d1 => grp_gemm_systolic_array_4_fu_336_C_3_1_d1,
        C_3_1_q1 => ap_const_lv32_0,
        C_3_1_we1 => grp_gemm_systolic_array_4_fu_336_C_3_1_we1,
        C_3_2_address0 => grp_gemm_systolic_array_4_fu_336_C_3_2_address0,
        C_3_2_ce0 => grp_gemm_systolic_array_4_fu_336_C_3_2_ce0,
        C_3_2_d0 => grp_gemm_systolic_array_4_fu_336_C_3_2_d0,
        C_3_2_q0 => v56_3_2_q0,
        C_3_2_we0 => grp_gemm_systolic_array_4_fu_336_C_3_2_we0,
        C_3_2_address1 => grp_gemm_systolic_array_4_fu_336_C_3_2_address1,
        C_3_2_ce1 => grp_gemm_systolic_array_4_fu_336_C_3_2_ce1,
        C_3_2_d1 => grp_gemm_systolic_array_4_fu_336_C_3_2_d1,
        C_3_2_q1 => ap_const_lv32_0,
        C_3_2_we1 => grp_gemm_systolic_array_4_fu_336_C_3_2_we1,
        C_3_3_address0 => grp_gemm_systolic_array_4_fu_336_C_3_3_address0,
        C_3_3_ce0 => grp_gemm_systolic_array_4_fu_336_C_3_3_ce0,
        C_3_3_d0 => grp_gemm_systolic_array_4_fu_336_C_3_3_d0,
        C_3_3_q0 => v56_3_3_q0,
        C_3_3_we0 => grp_gemm_systolic_array_4_fu_336_C_3_3_we0,
        C_3_3_address1 => grp_gemm_systolic_array_4_fu_336_C_3_3_address1,
        C_3_3_ce1 => grp_gemm_systolic_array_4_fu_336_C_3_3_ce1,
        C_3_3_d1 => grp_gemm_systolic_array_4_fu_336_C_3_3_d1,
        C_3_3_q1 => ap_const_lv32_0,
        C_3_3_we1 => grp_gemm_systolic_array_4_fu_336_C_3_3_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_gemm_systolic_array_4_fu_336_ap_start,
        ap_done => grp_gemm_systolic_array_4_fu_336_ap_done,
        ap_ready => grp_gemm_systolic_array_4_fu_336_ap_ready,
        ap_idle => grp_gemm_systolic_array_4_fu_336_ap_idle,
        ap_continue => grp_gemm_systolic_array_4_fu_336_ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_sync_reg_grp_gemm_systolic_array_4_fu_336_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_gemm_systolic_array_4_fu_336_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_sync_reg_grp_gemm_systolic_array_4_fu_336_ap_done <= ap_const_logic_0;
                elsif ((grp_gemm_systolic_array_4_fu_336_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_gemm_systolic_array_4_fu_336_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_gemm_systolic_array_4_fu_336_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_gemm_systolic_array_4_fu_336_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_sync_reg_grp_gemm_systolic_array_4_fu_336_ap_ready <= ap_const_logic_0;
                elsif ((grp_gemm_systolic_array_4_fu_336_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_gemm_systolic_array_4_fu_336_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_gemm_systolic_array_4_fu_336_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_gemm_systolic_array_4_fu_336_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_sync_grp_gemm_systolic_array_4_fu_336_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((icmp_ln106_fu_388_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                    grp_gemm_systolic_array_4_fu_336_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gemm_systolic_array_4_fu_336_ap_ready = ap_const_logic_1)) then 
                    grp_gemm_systolic_array_4_fu_336_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    v57_0_reg_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln107_fu_426_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                v57_0_reg_314 <= v57_reg_484;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                v57_0_reg_314 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    v58_0_reg_325_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln106_fu_388_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                v58_0_reg_325 <= ap_const_lv7_0;
            elsif (((icmp_ln107_fu_426_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                v58_0_reg_325 <= v58_fu_432_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln106_fu_388_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                trunc_ln108_reg_489 <= trunc_ln108_fu_400_p1;
                    zext_ln107_reg_493(5 downto 4) <= zext_ln107_fu_422_p1(5 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                v57_reg_484 <= v57_fu_394_p2;
            end if;
        end if;
    end process;
    zext_ln107_reg_493(3 downto 0) <= "0000";
    zext_ln107_reg_493(6) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln106_fu_388_p2, ap_CS_fsm_state3, icmp_ln107_fu_426_p2, ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln106_fu_388_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln107_fu_426_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln108_fu_456_p2 <= std_logic_vector(unsigned(zext_ln107_reg_493) + unsigned(zext_ln108_fu_452_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_block_state4_on_subcall_done_assign_proc : process(ap_sync_grp_gemm_systolic_array_4_fu_336_ap_ready, ap_sync_grp_gemm_systolic_array_4_fu_336_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((ap_sync_grp_gemm_systolic_array_4_fu_336_ap_ready and ap_sync_grp_gemm_systolic_array_4_fu_336_ap_done) = ap_const_logic_0);
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        if ((((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_sync_grp_gemm_systolic_array_4_fu_336_ap_done <= (grp_gemm_systolic_array_4_fu_336_ap_done or ap_sync_reg_grp_gemm_systolic_array_4_fu_336_ap_done);
    ap_sync_grp_gemm_systolic_array_4_fu_336_ap_ready <= (grp_gemm_systolic_array_4_fu_336_ap_ready or ap_sync_reg_grp_gemm_systolic_array_4_fu_336_ap_ready);

    grp_gemm_systolic_array_4_fu_336_ap_continue_assign_proc : process(ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_gemm_systolic_array_4_fu_336_ap_continue <= ap_const_logic_1;
        else 
            grp_gemm_systolic_array_4_fu_336_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_gemm_systolic_array_4_fu_336_ap_start <= grp_gemm_systolic_array_4_fu_336_ap_start_reg;
    icmp_ln106_fu_388_p2 <= "1" when (v57_0_reg_314 = ap_const_lv4_C) else "0";
    icmp_ln107_fu_426_p2 <= "1" when (v58_0_reg_325 = ap_const_lv7_40) else "0";
    lshr_ln_fu_404_p4 <= v57_0_reg_314(3 downto 2);
    tmp_504_fu_442_p4 <= v58_0_reg_325(6 downto 2);
    tmp_fu_414_p3 <= (lshr_ln_fu_404_p4 & ap_const_lv4_0);
    trunc_ln108_1_fu_438_p1 <= v58_0_reg_325(2 - 1 downto 0);
    trunc_ln108_fu_400_p1 <= v57_0_reg_314(2 - 1 downto 0);
    v54_0_address0 <= grp_gemm_systolic_array_4_fu_336_A_0_address0;
    v54_0_ce0 <= grp_gemm_systolic_array_4_fu_336_A_0_ce0;
    v54_1_address0 <= grp_gemm_systolic_array_4_fu_336_A_1_address0;
    v54_1_ce0 <= grp_gemm_systolic_array_4_fu_336_A_1_ce0;
    v54_2_address0 <= grp_gemm_systolic_array_4_fu_336_A_2_address0;
    v54_2_ce0 <= grp_gemm_systolic_array_4_fu_336_A_2_ce0;
    v54_3_address0 <= grp_gemm_systolic_array_4_fu_336_A_3_address0;
    v54_3_ce0 <= grp_gemm_systolic_array_4_fu_336_A_3_ce0;
    v55_0_address0 <= grp_gemm_systolic_array_4_fu_336_B_0_address0;
    v55_0_ce0 <= grp_gemm_systolic_array_4_fu_336_B_0_ce0;
    v55_1_address0 <= grp_gemm_systolic_array_4_fu_336_B_1_address0;
    v55_1_ce0 <= grp_gemm_systolic_array_4_fu_336_B_1_ce0;
    v55_2_address0 <= grp_gemm_systolic_array_4_fu_336_B_2_address0;
    v55_2_ce0 <= grp_gemm_systolic_array_4_fu_336_B_2_ce0;
    v55_3_address0 <= grp_gemm_systolic_array_4_fu_336_B_3_address0;
    v55_3_ce0 <= grp_gemm_systolic_array_4_fu_336_B_3_ce0;

    v56_0_0_address0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_0_0_address0, ap_CS_fsm_state4, zext_ln108_1_fu_461_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_0_0_address0 <= zext_ln108_1_fu_461_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_0_0_address0 <= grp_gemm_systolic_array_4_fu_336_C_0_0_address0;
        else 
            v56_0_0_address0 <= "XXXXXX";
        end if; 
    end process;


    v56_0_0_ce0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_0_0_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_0_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_0_0_ce0 <= grp_gemm_systolic_array_4_fu_336_C_0_0_ce0;
        else 
            v56_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_0_0_d0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_0_0_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_0_0_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_0_0_d0 <= grp_gemm_systolic_array_4_fu_336_C_0_0_d0;
        else 
            v56_0_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v56_0_0_we0_assign_proc : process(trunc_ln108_reg_489, ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_0_0_we0, icmp_ln107_fu_426_p2, ap_CS_fsm_state4, trunc_ln108_1_fu_438_p1)
    begin
        if (((trunc_ln108_1_fu_438_p1 = ap_const_lv2_0) and (icmp_ln107_fu_426_p2 = ap_const_lv1_0) and (trunc_ln108_reg_489 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            v56_0_0_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_0_0_we0 <= grp_gemm_systolic_array_4_fu_336_C_0_0_we0;
        else 
            v56_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_0_1_address0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_0_1_address0, ap_CS_fsm_state4, zext_ln108_1_fu_461_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_0_1_address0 <= zext_ln108_1_fu_461_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_0_1_address0 <= grp_gemm_systolic_array_4_fu_336_C_0_1_address0;
        else 
            v56_0_1_address0 <= "XXXXXX";
        end if; 
    end process;


    v56_0_1_ce0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_0_1_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_0_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_0_1_ce0 <= grp_gemm_systolic_array_4_fu_336_C_0_1_ce0;
        else 
            v56_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_0_1_d0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_0_1_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_0_1_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_0_1_d0 <= grp_gemm_systolic_array_4_fu_336_C_0_1_d0;
        else 
            v56_0_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v56_0_1_we0_assign_proc : process(trunc_ln108_reg_489, ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_0_1_we0, icmp_ln107_fu_426_p2, ap_CS_fsm_state4, trunc_ln108_1_fu_438_p1)
    begin
        if (((trunc_ln108_1_fu_438_p1 = ap_const_lv2_1) and (icmp_ln107_fu_426_p2 = ap_const_lv1_0) and (trunc_ln108_reg_489 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            v56_0_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_0_1_we0 <= grp_gemm_systolic_array_4_fu_336_C_0_1_we0;
        else 
            v56_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_0_2_address0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_0_2_address0, ap_CS_fsm_state4, zext_ln108_1_fu_461_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_0_2_address0 <= zext_ln108_1_fu_461_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_0_2_address0 <= grp_gemm_systolic_array_4_fu_336_C_0_2_address0;
        else 
            v56_0_2_address0 <= "XXXXXX";
        end if; 
    end process;


    v56_0_2_ce0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_0_2_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_0_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_0_2_ce0 <= grp_gemm_systolic_array_4_fu_336_C_0_2_ce0;
        else 
            v56_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_0_2_d0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_0_2_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_0_2_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_0_2_d0 <= grp_gemm_systolic_array_4_fu_336_C_0_2_d0;
        else 
            v56_0_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v56_0_2_we0_assign_proc : process(trunc_ln108_reg_489, ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_0_2_we0, icmp_ln107_fu_426_p2, ap_CS_fsm_state4, trunc_ln108_1_fu_438_p1)
    begin
        if (((trunc_ln108_1_fu_438_p1 = ap_const_lv2_2) and (icmp_ln107_fu_426_p2 = ap_const_lv1_0) and (trunc_ln108_reg_489 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            v56_0_2_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_0_2_we0 <= grp_gemm_systolic_array_4_fu_336_C_0_2_we0;
        else 
            v56_0_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_0_3_address0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_0_3_address0, ap_CS_fsm_state4, zext_ln108_1_fu_461_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_0_3_address0 <= zext_ln108_1_fu_461_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_0_3_address0 <= grp_gemm_systolic_array_4_fu_336_C_0_3_address0;
        else 
            v56_0_3_address0 <= "XXXXXX";
        end if; 
    end process;


    v56_0_3_ce0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_0_3_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_0_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_0_3_ce0 <= grp_gemm_systolic_array_4_fu_336_C_0_3_ce0;
        else 
            v56_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_0_3_d0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_0_3_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_0_3_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_0_3_d0 <= grp_gemm_systolic_array_4_fu_336_C_0_3_d0;
        else 
            v56_0_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v56_0_3_we0_assign_proc : process(trunc_ln108_reg_489, ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_0_3_we0, icmp_ln107_fu_426_p2, ap_CS_fsm_state4, trunc_ln108_1_fu_438_p1)
    begin
        if (((trunc_ln108_1_fu_438_p1 = ap_const_lv2_3) and (icmp_ln107_fu_426_p2 = ap_const_lv1_0) and (trunc_ln108_reg_489 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            v56_0_3_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_0_3_we0 <= grp_gemm_systolic_array_4_fu_336_C_0_3_we0;
        else 
            v56_0_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_1_0_address0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_1_0_address0, ap_CS_fsm_state4, zext_ln108_1_fu_461_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_1_0_address0 <= zext_ln108_1_fu_461_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_1_0_address0 <= grp_gemm_systolic_array_4_fu_336_C_1_0_address0;
        else 
            v56_1_0_address0 <= "XXXXXX";
        end if; 
    end process;


    v56_1_0_ce0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_1_0_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_1_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_1_0_ce0 <= grp_gemm_systolic_array_4_fu_336_C_1_0_ce0;
        else 
            v56_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_1_0_d0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_1_0_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_1_0_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_1_0_d0 <= grp_gemm_systolic_array_4_fu_336_C_1_0_d0;
        else 
            v56_1_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v56_1_0_we0_assign_proc : process(trunc_ln108_reg_489, ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_1_0_we0, icmp_ln107_fu_426_p2, ap_CS_fsm_state4, trunc_ln108_1_fu_438_p1)
    begin
        if (((trunc_ln108_1_fu_438_p1 = ap_const_lv2_0) and (icmp_ln107_fu_426_p2 = ap_const_lv1_0) and (trunc_ln108_reg_489 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            v56_1_0_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_1_0_we0 <= grp_gemm_systolic_array_4_fu_336_C_1_0_we0;
        else 
            v56_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_1_1_address0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_1_1_address0, ap_CS_fsm_state4, zext_ln108_1_fu_461_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_1_1_address0 <= zext_ln108_1_fu_461_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_1_1_address0 <= grp_gemm_systolic_array_4_fu_336_C_1_1_address0;
        else 
            v56_1_1_address0 <= "XXXXXX";
        end if; 
    end process;


    v56_1_1_ce0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_1_1_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_1_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_1_1_ce0 <= grp_gemm_systolic_array_4_fu_336_C_1_1_ce0;
        else 
            v56_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_1_1_d0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_1_1_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_1_1_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_1_1_d0 <= grp_gemm_systolic_array_4_fu_336_C_1_1_d0;
        else 
            v56_1_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v56_1_1_we0_assign_proc : process(trunc_ln108_reg_489, ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_1_1_we0, icmp_ln107_fu_426_p2, ap_CS_fsm_state4, trunc_ln108_1_fu_438_p1)
    begin
        if (((trunc_ln108_1_fu_438_p1 = ap_const_lv2_1) and (icmp_ln107_fu_426_p2 = ap_const_lv1_0) and (trunc_ln108_reg_489 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            v56_1_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_1_1_we0 <= grp_gemm_systolic_array_4_fu_336_C_1_1_we0;
        else 
            v56_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_1_2_address0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_1_2_address0, ap_CS_fsm_state4, zext_ln108_1_fu_461_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_1_2_address0 <= zext_ln108_1_fu_461_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_1_2_address0 <= grp_gemm_systolic_array_4_fu_336_C_1_2_address0;
        else 
            v56_1_2_address0 <= "XXXXXX";
        end if; 
    end process;


    v56_1_2_ce0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_1_2_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_1_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_1_2_ce0 <= grp_gemm_systolic_array_4_fu_336_C_1_2_ce0;
        else 
            v56_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_1_2_d0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_1_2_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_1_2_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_1_2_d0 <= grp_gemm_systolic_array_4_fu_336_C_1_2_d0;
        else 
            v56_1_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v56_1_2_we0_assign_proc : process(trunc_ln108_reg_489, ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_1_2_we0, icmp_ln107_fu_426_p2, ap_CS_fsm_state4, trunc_ln108_1_fu_438_p1)
    begin
        if (((trunc_ln108_1_fu_438_p1 = ap_const_lv2_2) and (icmp_ln107_fu_426_p2 = ap_const_lv1_0) and (trunc_ln108_reg_489 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            v56_1_2_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_1_2_we0 <= grp_gemm_systolic_array_4_fu_336_C_1_2_we0;
        else 
            v56_1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_1_3_address0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_1_3_address0, ap_CS_fsm_state4, zext_ln108_1_fu_461_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_1_3_address0 <= zext_ln108_1_fu_461_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_1_3_address0 <= grp_gemm_systolic_array_4_fu_336_C_1_3_address0;
        else 
            v56_1_3_address0 <= "XXXXXX";
        end if; 
    end process;


    v56_1_3_ce0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_1_3_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_1_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_1_3_ce0 <= grp_gemm_systolic_array_4_fu_336_C_1_3_ce0;
        else 
            v56_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_1_3_d0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_1_3_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_1_3_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_1_3_d0 <= grp_gemm_systolic_array_4_fu_336_C_1_3_d0;
        else 
            v56_1_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v56_1_3_we0_assign_proc : process(trunc_ln108_reg_489, ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_1_3_we0, icmp_ln107_fu_426_p2, ap_CS_fsm_state4, trunc_ln108_1_fu_438_p1)
    begin
        if (((trunc_ln108_1_fu_438_p1 = ap_const_lv2_3) and (icmp_ln107_fu_426_p2 = ap_const_lv1_0) and (trunc_ln108_reg_489 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            v56_1_3_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_1_3_we0 <= grp_gemm_systolic_array_4_fu_336_C_1_3_we0;
        else 
            v56_1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_2_0_address0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_2_0_address0, ap_CS_fsm_state4, zext_ln108_1_fu_461_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_2_0_address0 <= zext_ln108_1_fu_461_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_2_0_address0 <= grp_gemm_systolic_array_4_fu_336_C_2_0_address0;
        else 
            v56_2_0_address0 <= "XXXXXX";
        end if; 
    end process;


    v56_2_0_ce0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_2_0_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_2_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_2_0_ce0 <= grp_gemm_systolic_array_4_fu_336_C_2_0_ce0;
        else 
            v56_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_2_0_d0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_2_0_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_2_0_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_2_0_d0 <= grp_gemm_systolic_array_4_fu_336_C_2_0_d0;
        else 
            v56_2_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v56_2_0_we0_assign_proc : process(trunc_ln108_reg_489, ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_2_0_we0, icmp_ln107_fu_426_p2, ap_CS_fsm_state4, trunc_ln108_1_fu_438_p1)
    begin
        if (((trunc_ln108_1_fu_438_p1 = ap_const_lv2_0) and (icmp_ln107_fu_426_p2 = ap_const_lv1_0) and (trunc_ln108_reg_489 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            v56_2_0_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_2_0_we0 <= grp_gemm_systolic_array_4_fu_336_C_2_0_we0;
        else 
            v56_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_2_1_address0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_2_1_address0, ap_CS_fsm_state4, zext_ln108_1_fu_461_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_2_1_address0 <= zext_ln108_1_fu_461_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_2_1_address0 <= grp_gemm_systolic_array_4_fu_336_C_2_1_address0;
        else 
            v56_2_1_address0 <= "XXXXXX";
        end if; 
    end process;


    v56_2_1_ce0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_2_1_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_2_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_2_1_ce0 <= grp_gemm_systolic_array_4_fu_336_C_2_1_ce0;
        else 
            v56_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_2_1_d0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_2_1_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_2_1_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_2_1_d0 <= grp_gemm_systolic_array_4_fu_336_C_2_1_d0;
        else 
            v56_2_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v56_2_1_we0_assign_proc : process(trunc_ln108_reg_489, ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_2_1_we0, icmp_ln107_fu_426_p2, ap_CS_fsm_state4, trunc_ln108_1_fu_438_p1)
    begin
        if (((trunc_ln108_1_fu_438_p1 = ap_const_lv2_1) and (icmp_ln107_fu_426_p2 = ap_const_lv1_0) and (trunc_ln108_reg_489 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            v56_2_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_2_1_we0 <= grp_gemm_systolic_array_4_fu_336_C_2_1_we0;
        else 
            v56_2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_2_2_address0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_2_2_address0, ap_CS_fsm_state4, zext_ln108_1_fu_461_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_2_2_address0 <= zext_ln108_1_fu_461_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_2_2_address0 <= grp_gemm_systolic_array_4_fu_336_C_2_2_address0;
        else 
            v56_2_2_address0 <= "XXXXXX";
        end if; 
    end process;


    v56_2_2_ce0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_2_2_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_2_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_2_2_ce0 <= grp_gemm_systolic_array_4_fu_336_C_2_2_ce0;
        else 
            v56_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_2_2_d0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_2_2_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_2_2_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_2_2_d0 <= grp_gemm_systolic_array_4_fu_336_C_2_2_d0;
        else 
            v56_2_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v56_2_2_we0_assign_proc : process(trunc_ln108_reg_489, ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_2_2_we0, icmp_ln107_fu_426_p2, ap_CS_fsm_state4, trunc_ln108_1_fu_438_p1)
    begin
        if (((trunc_ln108_1_fu_438_p1 = ap_const_lv2_2) and (icmp_ln107_fu_426_p2 = ap_const_lv1_0) and (trunc_ln108_reg_489 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            v56_2_2_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_2_2_we0 <= grp_gemm_systolic_array_4_fu_336_C_2_2_we0;
        else 
            v56_2_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_2_3_address0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_2_3_address0, ap_CS_fsm_state4, zext_ln108_1_fu_461_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_2_3_address0 <= zext_ln108_1_fu_461_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_2_3_address0 <= grp_gemm_systolic_array_4_fu_336_C_2_3_address0;
        else 
            v56_2_3_address0 <= "XXXXXX";
        end if; 
    end process;


    v56_2_3_ce0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_2_3_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_2_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_2_3_ce0 <= grp_gemm_systolic_array_4_fu_336_C_2_3_ce0;
        else 
            v56_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_2_3_d0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_2_3_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_2_3_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_2_3_d0 <= grp_gemm_systolic_array_4_fu_336_C_2_3_d0;
        else 
            v56_2_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v56_2_3_we0_assign_proc : process(trunc_ln108_reg_489, ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_2_3_we0, icmp_ln107_fu_426_p2, ap_CS_fsm_state4, trunc_ln108_1_fu_438_p1)
    begin
        if (((trunc_ln108_1_fu_438_p1 = ap_const_lv2_3) and (icmp_ln107_fu_426_p2 = ap_const_lv1_0) and (trunc_ln108_reg_489 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            v56_2_3_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_2_3_we0 <= grp_gemm_systolic_array_4_fu_336_C_2_3_we0;
        else 
            v56_2_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_3_0_address0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_3_0_address0, ap_CS_fsm_state4, zext_ln108_1_fu_461_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_3_0_address0 <= zext_ln108_1_fu_461_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_3_0_address0 <= grp_gemm_systolic_array_4_fu_336_C_3_0_address0;
        else 
            v56_3_0_address0 <= "XXXXXX";
        end if; 
    end process;


    v56_3_0_ce0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_3_0_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_3_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_3_0_ce0 <= grp_gemm_systolic_array_4_fu_336_C_3_0_ce0;
        else 
            v56_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_3_0_d0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_3_0_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_3_0_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_3_0_d0 <= grp_gemm_systolic_array_4_fu_336_C_3_0_d0;
        else 
            v56_3_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v56_3_0_we0_assign_proc : process(trunc_ln108_reg_489, ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_3_0_we0, icmp_ln107_fu_426_p2, ap_CS_fsm_state4, trunc_ln108_1_fu_438_p1)
    begin
        if (((trunc_ln108_1_fu_438_p1 = ap_const_lv2_0) and (icmp_ln107_fu_426_p2 = ap_const_lv1_0) and (trunc_ln108_reg_489 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            v56_3_0_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_3_0_we0 <= grp_gemm_systolic_array_4_fu_336_C_3_0_we0;
        else 
            v56_3_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_3_1_address0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_3_1_address0, ap_CS_fsm_state4, zext_ln108_1_fu_461_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_3_1_address0 <= zext_ln108_1_fu_461_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_3_1_address0 <= grp_gemm_systolic_array_4_fu_336_C_3_1_address0;
        else 
            v56_3_1_address0 <= "XXXXXX";
        end if; 
    end process;


    v56_3_1_ce0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_3_1_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_3_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_3_1_ce0 <= grp_gemm_systolic_array_4_fu_336_C_3_1_ce0;
        else 
            v56_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_3_1_d0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_3_1_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_3_1_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_3_1_d0 <= grp_gemm_systolic_array_4_fu_336_C_3_1_d0;
        else 
            v56_3_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v56_3_1_we0_assign_proc : process(trunc_ln108_reg_489, ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_3_1_we0, icmp_ln107_fu_426_p2, ap_CS_fsm_state4, trunc_ln108_1_fu_438_p1)
    begin
        if (((trunc_ln108_1_fu_438_p1 = ap_const_lv2_1) and (icmp_ln107_fu_426_p2 = ap_const_lv1_0) and (trunc_ln108_reg_489 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            v56_3_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_3_1_we0 <= grp_gemm_systolic_array_4_fu_336_C_3_1_we0;
        else 
            v56_3_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_3_2_address0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_3_2_address0, ap_CS_fsm_state4, zext_ln108_1_fu_461_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_3_2_address0 <= zext_ln108_1_fu_461_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_3_2_address0 <= grp_gemm_systolic_array_4_fu_336_C_3_2_address0;
        else 
            v56_3_2_address0 <= "XXXXXX";
        end if; 
    end process;


    v56_3_2_ce0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_3_2_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_3_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_3_2_ce0 <= grp_gemm_systolic_array_4_fu_336_C_3_2_ce0;
        else 
            v56_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_3_2_d0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_3_2_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_3_2_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_3_2_d0 <= grp_gemm_systolic_array_4_fu_336_C_3_2_d0;
        else 
            v56_3_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v56_3_2_we0_assign_proc : process(trunc_ln108_reg_489, ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_3_2_we0, icmp_ln107_fu_426_p2, ap_CS_fsm_state4, trunc_ln108_1_fu_438_p1)
    begin
        if (((trunc_ln108_1_fu_438_p1 = ap_const_lv2_2) and (icmp_ln107_fu_426_p2 = ap_const_lv1_0) and (trunc_ln108_reg_489 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            v56_3_2_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_3_2_we0 <= grp_gemm_systolic_array_4_fu_336_C_3_2_we0;
        else 
            v56_3_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_3_3_address0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_3_3_address0, ap_CS_fsm_state4, zext_ln108_1_fu_461_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_3_3_address0 <= zext_ln108_1_fu_461_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_3_3_address0 <= grp_gemm_systolic_array_4_fu_336_C_3_3_address0;
        else 
            v56_3_3_address0 <= "XXXXXX";
        end if; 
    end process;


    v56_3_3_ce0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_3_3_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_3_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_3_3_ce0 <= grp_gemm_systolic_array_4_fu_336_C_3_3_ce0;
        else 
            v56_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v56_3_3_d0_assign_proc : process(ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_3_3_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v56_3_3_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_3_3_d0 <= grp_gemm_systolic_array_4_fu_336_C_3_3_d0;
        else 
            v56_3_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v56_3_3_we0_assign_proc : process(trunc_ln108_reg_489, ap_CS_fsm_state3, grp_gemm_systolic_array_4_fu_336_C_3_3_we0, icmp_ln107_fu_426_p2, ap_CS_fsm_state4, trunc_ln108_1_fu_438_p1)
    begin
        if (((trunc_ln108_1_fu_438_p1 = ap_const_lv2_3) and (icmp_ln107_fu_426_p2 = ap_const_lv1_0) and (trunc_ln108_reg_489 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            v56_3_3_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v56_3_3_we0 <= grp_gemm_systolic_array_4_fu_336_C_3_3_we0;
        else 
            v56_3_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    v57_fu_394_p2 <= std_logic_vector(unsigned(v57_0_reg_314) + unsigned(ap_const_lv4_1));
    v58_fu_432_p2 <= std_logic_vector(unsigned(v58_0_reg_325) + unsigned(ap_const_lv7_1));
    zext_ln107_fu_422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_414_p3),7));
    zext_ln108_1_fu_461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln108_fu_456_p2),64));
    zext_ln108_fu_452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_504_fu_442_p4),7));
end behav;
