// Seed: 1276687757
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri0 id_3,
    output wor id_4,
    input supply1 id_5,
    output tri id_6,
    input tri id_7,
    output wire id_8,
    output tri id_9,
    input tri1 id_10
    , id_26, id_27,
    output wor id_11,
    output wire id_12,
    input wire id_13,
    input tri0 id_14,
    output tri1 id_15,
    input supply1 id_16,
    input wire id_17,
    output tri1 id_18,
    output uwire id_19,
    output tri0 id_20,
    output uwire id_21,
    output tri1 module_0,
    output tri1 id_23,
    input wand id_24
);
  assign id_23 = 1;
  assign id_15 = 1;
  wire id_28;
endmodule
module module_1 (
    output wire id_0,
    input  wire id_1
);
  wire id_3;
  module_0(
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  wire id_4;
  assign id_0 = 1;
endmodule
