{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 17:53:42 2018 " "Info: Processing started: Tue May 29 17:53:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA1BIT -c ULA1BIT " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA1BIT -c ULA1BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compon.vhd 14 1 " "Info: Found 14 design units, including 1 entities, in source file compon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compon-som " "Info: Found design unit 1: compon-som" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 compon-subt " "Info: Found design unit 2: compon-subt" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 aritimetica " "Info: Found design unit 3: aritimetica" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 62 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 compon-decod " "Info: Found design unit 4: compon-decod" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 80 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 decodificador " "Info: Found design unit 5: decodificador" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 99 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 compon-and_1 " "Info: Found design unit 6: compon-and_1" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 108 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 compon-nand_1 " "Info: Found design unit 7: compon-nand_1" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 120 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 compon-or_1 " "Info: Found design unit 8: compon-or_1" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 132 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 compon-or_2 " "Info: Found design unit 9: compon-or_2" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 144 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 compon-nor_1 " "Info: Found design unit 10: compon-nor_1" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 156 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 compon-xor_1 " "Info: Found design unit 11: compon-xor_1" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 168 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 compon-xnor_1 " "Info: Found design unit 12: compon-xnor_1" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 180 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 logica " "Info: Found design unit 13: logica" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 192 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compon " "Info: Found entity 1: compon" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1BIT-des " "Info: Found design unit 1: ULA1BIT-des" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/ULA1BIT.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ULA1BIT " "Info: Found entity 1: ULA1BIT" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/ULA1BIT.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "compon " "Info: Elaborating entity \"compon\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "dataout\[0\] GND " "Warning (13410): Pin \"dataout\[0\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataout\[1\] GND " "Warning (13410): Pin \"dataout\[1\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataout\[2\] GND " "Warning (13410): Pin \"dataout\[2\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataout\[3\] GND " "Warning (13410): Pin \"dataout\[3\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataout\[4\] GND " "Warning (13410): Pin \"dataout\[4\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataout\[5\] GND " "Warning (13410): Pin \"dataout\[5\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataout\[6\] GND " "Warning (13410): Pin \"dataout\[6\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataout\[7\] GND " "Warning (13410): Pin \"dataout\[7\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SO GND " "Warning (13410): Pin \"SO\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SU GND " "Warning (13410): Pin \"SU\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUTO GND " "Warning (13410): Pin \"COUTO\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "COUTU GND " "Warning (13410): Pin \"COUTU\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Warning: Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[0\] " "Warning (15610): No output dependent on input pin \"sel\[0\]\"" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[1\] " "Warning (15610): No output dependent on input pin \"sel\[1\]\"" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[2\] " "Warning (15610): No output dependent on input pin \"sel\[2\]\"" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a " "Warning (15610): No output dependent on input pin \"a\"" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b " "Warning (15610): No output dependent on input pin \"b\"" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c " "Warning (15610): No output dependent on input pin \"c\"" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d " "Warning (15610): No output dependent on input pin \"d\"" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e " "Warning (15610): No output dependent on input pin \"e\"" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "f " "Warning (15610): No output dependent on input pin \"f\"" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "g " "Warning (15610): No output dependent on input pin \"g\"" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h " "Warning (15610): No output dependent on input pin \"h\"" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIN " "Warning (15610): No output dependent on input pin \"CIN\"" {  } { { "compon.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/compon.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Info: Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "13 " "Info: Implemented 13 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ULA1BIT.vhd " "Warning: Ignored assignments for entity \"ULA1BIT.vhd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL LeonardoSpectrum -entity ULA1BIT.vhd " "Warning: Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL LeonardoSpectrum -entity ULA1BIT.vhd was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity ULA1BIT.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity ULA1BIT.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity ULA1BIT.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity ULA1BIT.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity ULA1BIT.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity ULA1BIT.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE mentor.lmf -entity ULA1BIT.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_LMF_FILE mentor.lmf -entity ULA1BIT.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity ULA1BIT.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity ULA1BIT.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity ULA1BIT.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity ULA1BIT.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "components.vhd " "Warning: Ignored assignments for entity \"components.vhd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL LeonardoSpectrum -entity components.vhd " "Warning: Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL LeonardoSpectrum -entity components.vhd was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity components.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity components.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity components.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity components.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity components.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity components.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE mentor.lmf -entity components.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_LMF_FILE mentor.lmf -entity components.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity components.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity components.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity components.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity components.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 17:53:44 2018 " "Info: Processing ended: Tue May 29 17:53:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
