[{"DBLP title": "Design reflection for optimal test-chip implementation.", "DBLP authors": ["R. D. (Shawn) Blanton", "Benjamin Niewenhuis", "Zeye Dexter Liu"], "year": 2015, "MAG papers": [{"PaperId": 2187831645, "PaperTitle": "design reflection for optimal test chip implementation", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Efficient observation-point insertion for diagnosability enhancement in digital circuits.", "DBLP authors": ["Zipeng Li", "Sandeep Kumar Goel", "Frank Lee", "Krishnendu Chakrabarty"], "year": 2015, "MAG papers": [{"PaperId": 2186922790, "PaperTitle": "efficient observation point insertion for diagnosability enhancement in digital circuits", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["duke university", "tsmc", "tsmc", "tsmc"]}], "source": "ES"}, {"DBLP title": "Information-theoretic and statistical methods of failure log selection for improved diagnosis.", "DBLP authors": ["Sarmad Tanwir", "Sarvesh Prabhu", "Michael S. Hsiao", "Loganathan Lingappan"], "year": 2015, "MAG papers": [{"PaperId": 2183098680, "PaperTitle": "information theoretic and statistical methods of failure log selection for improved diagnosis", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["virginia tech", "intel", "virginia tech", "virginia tech"]}], "source": "ES"}, {"DBLP title": "On generating high quality tests based on cell functions.", "DBLP authors": ["Xijiang Lin", "Sudhakar M. Reddy"], "year": 2015, "MAG papers": [{"PaperId": 2186098964, "PaperTitle": "on generating high quality tests based on cell functions", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["mentor graphics", "university of iowa"]}], "source": "ES"}, {"DBLP title": "Embedded deterministic test points for compact cell-aware tests.", "DBLP authors": ["Cesar Acero", "Derek Feltham", "Friedrich Hapke", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Vidya Neerkundar", "Marek Patyra", "Janusz Rajski", "Jerzy Tyszer", "Justyna Zawada"], "year": 2015, "MAG papers": [{"PaperId": 2182814350, "PaperTitle": "embedded deterministic test points for compact cell aware tests", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["mentor graphics", "mentor graphics", "mentor graphics", "mentor graphics", "intel", "mentor graphics", "intel", "poznan university of technology", "poznan university of technology", "intel"]}], "source": "ES"}, {"DBLP title": "A new method for measuring alias-free aperture jitter in an ADC output.", "DBLP authors": ["Takahiro J. Yamaguchi", "Katsuhiko Degawa", "Masayuki Kawabata", "Masahiro Ishida", "Koichiro Uekusa", "Mani Soma"], "year": 2015, "MAG papers": [{"PaperId": 2185980189, "PaperTitle": "a new method for measuring alias free aperture jitter in an adc output", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of washington", "advantest", null, "advantest", "advantest", null]}], "source": "ES"}, {"DBLP title": "Evaluation of low-cost mixed-signal test techniques for circuits with long simulation times.", "DBLP authors": ["Haralampos-G. D. Stratigopoulos", "Manuel J. Barragan", "Salvador Mir", "Herv\u00e9 Le Gall", "Neha Bhargava", "Ankur Bal"], "year": 2015, "MAG papers": [{"PaperId": 2186305972, "PaperTitle": "evaluation of low cost mixed signal test techniques for circuits with long simulation times", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["stmicroelectronics", null, null, "stmicroelectronics", "stmicroelectronics", "university of paris"]}], "source": "ES"}, {"DBLP title": "Concurrent hardware Trojan detection in wireless cryptographic ICs.", "DBLP authors": ["Yu Liu", "Georgios Volanis", "Ke Huang", "Yiorgos Makris"], "year": 2015, "MAG papers": [{"PaperId": 2185857575, "PaperTitle": "concurrent hardware trojan detection in wireless cryptographic ics", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["san diego state university", "university of texas at dallas", "university of texas at dallas", "university of texas at dallas"]}], "source": "ES"}, {"DBLP title": "Hardware Trojans hidden in RTL don't cares - Automated insertion and prevention methodologies.", "DBLP authors": ["Nicole Fern", "Shrikant Kulkarni", "Kwang-Ting (Tim) Cheng"], "year": 2015, "MAG papers": [{"PaperId": 2188294739, "PaperTitle": "hardware trojans hidden in rtl don t cares automated insertion and prevention methodologies", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of california santa barbara", "university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "PiRA: IC authentication utilizing intrinsic variations in pin resistance.", "DBLP authors": ["Abhishek Basak", "Fengchao Zhang", "Swarup Bhunia"], "year": 2015, "MAG papers": [{"PaperId": 2183148778, "PaperTitle": "pira ic authentication utilizing intrinsic variations in pin resistance", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["case western reserve university", "case western reserve university", "case western reserve university"]}], "source": "ES"}, {"DBLP title": "Contactless pre-bond TSV fault diagnosis using duty-cycle detectors and ring oscillators.", "DBLP authors": ["Sergej Deutsch", "Krishnendu Chakrabarty"], "year": 2015, "MAG papers": [{"PaperId": 2188487610, "PaperTitle": "contactless pre bond tsv fault diagnosis using duty cycle detectors and ring oscillators", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "A DLL-based test solution for through silicon via (TSV) in 3D-stacked ICs.", "DBLP authors": ["Rashid Rashidzadeh", "Esrafil Jedari", "Tareq Muhammad Supon", "Vladimir Mashkovtsev"], "year": 2015, "MAG papers": [{"PaperId": 2183114177, "PaperTitle": "a dll based test solution for through silicon via tsv in 3d stacked ics", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of windsor", "university of windsor", "university of windsor", "university of windsor"]}], "source": "ES"}, {"DBLP title": "AdaTest: An efficient statistical test framework for test escape screening.", "DBLP authors": ["Fan Lin", "Chun-Kai Hsu", "Kwang-Ting Cheng"], "year": 2015, "MAG papers": [{"PaperId": 2181709060, "PaperTitle": "adatest an efficient statistical test framework for test escape screening", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california santa barbara", "university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "eRNA: Refining of reconstructed digital waveform.", "DBLP authors": ["Hideo Okawara"], "year": 2015, "MAG papers": [{"PaperId": 2182955286, "PaperTitle": "erna refining of reconstructed digital waveform", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Developing a modern platform for test engineering - Introducing the origen semiconductor developer's kit.", "DBLP authors": ["Stephen McGinty", "Daniel Hadad", "Chris Nappi", "Brian Caquelin"], "year": 2015, "MAG papers": [{"PaperId": 2188904063, "PaperTitle": "developing a modern platform for test engineering introducing the origen semiconductor developer s kit", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["freescale semiconductor", "freescale semiconductor", "freescale semiconductor", "freescale semiconductor"]}], "source": "ES"}, {"DBLP title": "An ATE system for testing 2.4-GHz RF digital communication devices with QAM signal interfaces.", "DBLP authors": ["Masahiro Ishida", "Kiyotaka Ichiyama"], "year": 2015, "MAG papers": [{"PaperId": 2181625023, "PaperTitle": "an ate system for testing 2 4 ghz rf digital communication devices with qam signal interfaces", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["advantest", "advantest"]}], "source": "ES"}, {"DBLP title": "Streaming fast access to ADCs and DACs for mixed-signal ATPG.", "DBLP authors": ["Stephen Sunter", "J.-F. Cote", "Jeff Rearick"], "year": 2015, "MAG papers": [{"PaperId": 2189035499, "PaperTitle": "streaming fast access to adcs and dacs for mixed signal atpg", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Generalization of an outlier model into a \"global\" perspective.", "DBLP authors": ["Sebastian Siatkowski", "Chia-Ling Chang", "Li-C. Wang", "Nikolas Sumikawa", "LeRoy Winemberg", "W. Robert Daasch"], "year": 2015, "MAG papers": [{"PaperId": 2186815993, "PaperTitle": "generalization of an outlier model into a global perspective", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["freescale semiconductor", "university of california santa barbara", "university of california santa barbara", "portland state university", "university of california santa barbara", "freescale semiconductor"]}], "source": "ES"}, {"DBLP title": "A structured approach to post-silicon validation and debug using symbolic quick error detection.", "DBLP authors": ["David Lin", "Eshan Singh", "Clark W. Barrett", "Subhasish Mitra"], "year": 2015, "MAG papers": [{"PaperId": 2181725979, "PaperTitle": "a structured approach to post silicon validation and debug using symbolic quick error detection", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["new york university", "new york university", "new york university", "new york university"]}], "source": "ES"}, {"DBLP title": "A deterministic BIST scheme based on EDT-compressed test patterns.", "DBLP authors": ["Grzegorz Mrugalski", "Janusz Rajski", "Lukasz Rybak", "Jedrzej Solecki", "Jerzy Tyszer"], "year": 2015, "MAG papers": [{"PaperId": 2187247199, "PaperTitle": "a deterministic bist scheme based on edt compressed test patterns", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["mentor graphics", "poznan university of technology", "poznan university of technology", "mentor graphics", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "Platform IO and system memory test using L3 cache based test (CBT) and parallel execution of CPGC Intel BIST engine.", "DBLP authors": ["Bruce Querbach", "Tan Peter Yanyang", "Lovelace Van", "David Blankenbeckler", "Rahul Khanna", "Sudeep Puligundla", "Patrick Chiang"], "year": 2015, "MAG papers": [{"PaperId": 2185119483, "PaperTitle": "platform io and system memory test using l3 cache based test cbt and parallel execution of cpgc intel bist engine", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["intel", "intel", "intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Electrical package defect testing for volume production.", "DBLP authors": ["Xue Ming", "Koelz Johann", "Lee Chow York", "Lee Kwan Wee", "Shi Zhi Min"], "year": 2015, "MAG papers": [{"PaperId": 2186044115, "PaperTitle": "electrical package defect testing for volume production", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "infineon technologies", "infineon technologies", "infineon technologies", null]}], "source": "ES"}, {"DBLP title": "Tolerance analysis of fixture fabrication, from drilling holes to pointing accuracy.", "DBLP authors": ["An-Jim Long", "David Tsai", "Kent Lien", "Steve Hsu"], "year": 2015, "MAG papers": [{"PaperId": 2187646344, "PaperTitle": "tolerance analysis of fixture fabrication from drilling holes to pointing accuracy", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Rapid prototyping and test before silicon of integrated pressure sensors.", "DBLP authors": ["Adrian I. Voinea", "Stefan Kampfer"], "year": 2015, "MAG papers": [{"PaperId": 2185380307, "PaperTitle": "rapid prototyping and test before silicon of integrated pressure sensors", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["infineon technologies", "infineon technologies"]}], "source": "ES"}, {"DBLP title": "A general testing method for digital microfluidic biochips under physical constraints.", "DBLP authors": ["Trung Anh Dinh", "Shigeru Yamashita", "Tsung-Yi Ho", "Krishnendu Chakrabarty"], "year": 2015, "MAG papers": [{"PaperId": 2182486668, "PaperTitle": "a general testing method for digital microfluidic biochips under physical constraints", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["ritsumeikan university", "duke university", "ritsumeikan university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Stochastic timing error rate estimation under process and temporal variations.", "DBLP authors": ["Shoichi Iizuka", "Yutaka Masuda", "Masanori Hashimoto", "Takao Onoye"], "year": 2015, "MAG papers": [{"PaperId": 2186276024, "PaperTitle": "stochastic timing error rate estimation under process and temporal variations", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["osaka university", "osaka university", "osaka university", "osaka university"]}], "source": "ES"}, {"DBLP title": "On diagnosable and tunable 3D clock network design for lifetime reliability enhancement.", "DBLP authors": ["Li Jiang", "Pu Pang", "Naifeng Jing", "Sung Kyu Lim", "Xiaoyao Liang", "Qiang Xu"], "year": 2015, "MAG papers": [{"PaperId": 2182512273, "PaperTitle": "on diagnosable and tunable 3d clock network design for lifetime reliability enhancement", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "the chinese university of hong kong", "georgia institute of technology", "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "Monitoring the delay of long interconnects via distributed TDC.", "DBLP authors": ["Meng-Ting Tsai", "Shi-Yu Huang", "Kun-Han Tsai", "Wu-Tung Cheng"], "year": 2015, "MAG papers": [{"PaperId": 2188389673, "PaperTitle": "monitoring the delay of long interconnects via distributed tdc", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["mentor graphics", "mentor graphics", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "A case study: Leverage IEEE 1687 based method to automate modeling, verification, and test access for embedded instruments in a server processor.", "DBLP authors": ["Tassanee Payakapan", "Senwen Kan", "Ken Pham", "Kathy Yang", "J.-F. Cote", "Martin Keim", "Jennifer Dworak"], "year": 2015, "MAG papers": [{"PaperId": 2181851804, "PaperTitle": "a case study leverage ieee 1687 based method to automate modeling verification and test access for embedded instruments in a server processor", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["advanced micro devices", "mentor graphics", "southern methodist university", "advanced micro devices", "advanced micro devices", "mentor graphics", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "Access time minimization in IEEE 1687 networks.", "DBLP authors": ["Rene Krenz-Baath", "Farrokh Ghani Zadegan", "Erik Larsson"], "year": 2015, "MAG papers": [{"PaperId": 2109018779, "PaperTitle": "access time minimization in ieee 1687 networks", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["hamm ag", "lund university", "lund university"]}], "source": "ES"}, {"DBLP title": "Testing methods for quaternary content addressable memory using charge-sharing sensing scheme.", "DBLP authors": ["Hao-Yu Yang", "Rei-Fu Huang", "Chin-Lung Su", "Kuan-Hong Lin", "Hang-Kaung Shu", "Chi-Wei Peng", "Mango Chia-Tso Chao"], "year": 2015, "MAG papers": [{"PaperId": 2181480391, "PaperTitle": "testing methods for quaternary content addressable memory using charge sharing sensing scheme", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["mediatek", "mediatek", "national chiao tung university", "mediatek", "national chiao tung university", "mediatek", "mediatek"]}], "source": "ES"}, {"DBLP title": "Stepped parity: A low-cost multiple bit upset detection technique.", "DBLP authors": ["Mojtaba Ebrahimi", "Mehdi Baradaran Tahoori"], "year": 2015, "MAG papers": [{"PaperId": 2185129993, "PaperTitle": "stepped parity a low cost multiple bit upset detection technique", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Optimizing delay tests at the memory boundary.", "DBLP authors": ["Kelly A. Ockunzzi", "Michael R. Ouellette", "Kevin W. Gorman"], "year": 2015, "MAG papers": [{"PaperId": 2185184524, "PaperTitle": "optimizing delay tests at the memory boundary", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["globalfoundries", "globalfoundries", null]}], "source": "ES"}, {"DBLP title": "Automated testing of bare die-to-die stacks.", "DBLP authors": ["Erik Jan Marinissen", "Bart De Wachter", "Teng Wang", "Jens Fiedler", "Jorg Kiesewetter", "Karsten Stoll"], "year": 2015, "MAG papers": [{"PaperId": 2185322028, "PaperTitle": "automated testing of bare die to die stacks", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["cascade microtech", "katholieke universiteit leuven", "katholieke universiteit leuven", "cascade microtech", "cascade microtech", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "How many probes is enough? A low cost method for probe card depopulation with low risk.", "DBLP authors": ["Kevin Tiernan", "Snehamay Sinha", "Lily Pang", "Robert Williams", "Ken Delling"], "year": 2015, "MAG papers": [{"PaperId": 2182781973, "PaperTitle": "how many probes is enough a low cost method for probe card depopulation with low risk", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["texas instruments", "texas instruments", "texas instruments", "texas instruments", "texas instruments"]}], "source": "ES"}, {"DBLP title": "A self-compensating built-in self-test solution for RF phased array mismatch.", "DBLP authors": ["Jae Woong Jeong", "Jennifer Kitchen", "Sule Ozev"], "year": 2015, "MAG papers": [{"PaperId": 2185023738, "PaperTitle": "a self compensating built in self test solution for rf phased array mismatch", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "A comparative study of one-shot statistical calibration methods for analog / RF ICs.", "DBLP authors": ["Yichuan Lu", "Kiruba S. Subramani", "He Huang", "Nathan Kupp", "Ke Huang", "Yiorgos Makris"], "year": 2015, "MAG papers": [{"PaperId": 2184543401, "PaperTitle": "a comparative study of one shot statistical calibration methods for analog rf ics", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["yale university", "university of texas at dallas", "yale university", "university of texas at dallas", "university of texas at dallas", "san diego state university"]}], "source": "ES"}, {"DBLP title": "Hardware in loop testing of an insulin pump.", "DBLP authors": ["Sriram Karunagaran", "Karuna P. Sahoo", "Masahiro Fujita"], "year": 2015, "MAG papers": [{"PaperId": 2187011818, "PaperTitle": "hardware in loop testing of an insulin pump", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of tokyo", "amrita vishwa vidyapeetham", "amrita vishwa vidyapeetham"]}], "source": "ES"}, {"DBLP title": "FASTrust: Feature analysis for third-party IP trust verification.", "DBLP authors": ["Song Yao", "Xiaoming Chen", "Jie Zhang", "Qiaoyi Liu", "Jia Wang", "Qiang Xu", "Yu Wang", "Huazhong Yang"], "year": 2015, "MAG papers": [{"PaperId": 2189470380, "PaperTitle": "fastrust feature analysis for third party ip trust verification", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["tsinghua university", "the chinese university of hong kong", "tsinghua university", "carnegie mellon university", "the chinese university of hong kong", "tsinghua university", "illinois institute of technology", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Secure design-for-debug for Systems-on-Chip.", "DBLP authors": ["Jerry Backer", "David H\u00e9ly", "Ramesh Karri"], "year": 2015, "MAG papers": [{"PaperId": 2186716390, "PaperTitle": "secure design for debug for systems on chip", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, "new york university", "new york university"]}], "source": "ES"}, {"DBLP title": "Extending residue-based fault tolerance to encrypted computation.", "DBLP authors": ["Nektarios Georgios Tsoutsos", "Michail Maniatakos"], "year": 2015, "MAG papers": [{"PaperId": 2186435096, "PaperTitle": "extending residue based fault tolerance to encrypted computation", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["new york university", "new york university abu dhabi"]}], "source": "ES"}, {"DBLP title": "Test-access-mechanism optimization for multi-Vdd SoCs.", "DBLP authors": ["Fotios Vartziotis", "Xrysovalantis Kavousianos", "Panagiotis Georgiou", "Krishnendu Chakrabarty"], "year": 2015, "MAG papers": [{"PaperId": 2183561123, "PaperTitle": "test access mechanism optimization for multi vdd socs", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["duke university", "university of ioannina", "university of ioannina", "university of ioannina"]}], "source": "ES"}, {"DBLP title": "Test and debug solutions for 3D-stacked integrated circuits.", "DBLP authors": ["Sergej Deutsch", "Krishnendu Chakrabarty"], "year": 2015, "MAG papers": [{"PaperId": 1429120505, "PaperTitle": "test and debug solutions for 3d stacked integrated circuits", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Cross-layer approaches for an aging-aware design of nanoscale microprocessors: Dissertation summary: IEEE TTTC E.J. McCluskey doctoral thesis award competition finalist.", "DBLP authors": ["Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2015, "MAG papers": [{"PaperId": 2182542074, "PaperTitle": "cross layer approaches for an aging aware design of nanoscale microprocessors dissertation summary ieee tttc e j mccluskey doctoral thesis award competition finalist", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Yield and reliability enhancement for 3D ICs: Dissertation summary: IEEE TTTC E.J. McCluskey doctoral thesis award competition finalist.", "DBLP authors": ["Li Jiang", "Qiang Xu"], "year": 2015, "MAG papers": [{"PaperId": 2183504129, "PaperTitle": "yield and reliability enhancement for 3d ics dissertation summary ieee tttc e j mccluskey doctoral thesis award competition finalist", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}]