(S (NP (PRP We)) (VP (VBP present) (NP (NP (DT a) (JJ formal) (NN proof)) (PP (IN of) (NP (DT a) (ADJP (NN time) (HYPH -) (VBN triggered)) (NN hardware) (NN interface))))) (. .))
(S (NP (DT The) (NN design)) (VP (VBZ implements) (NP (NP (DT the) (NML (NN bit) (HYPH -) (NN clock)) (NN synchronization) (NN mechanism)) (VP (VBN specified) (PP (IN by) (NP (DT the) (NNP FlexRay) (NN standard))) (PP (IN for) (NP (JJ automotive) (VBN embedded) (NNS systems)))))) (. .))
(S (NP (DT The) (NN design)) (VP (VBZ is) (VP (VBN described) (PP (IN at) (NP (DT the) (NN gate) (HYPH -) (NN level))))) (. .))
(S (NP (PRP It)) (VP (MD can) (VP (VB be) (VP (VP (VBN translated) (PP (IN to) (NP (NNP Verilog)))) (CC and) (VP (VBN synthesized) (PP (IN on) (NP (NNP FPGA))))))) (. .))
(S (S (NP (DT The) (NN proof)) (VP (VP (VBZ is) (VP (VBN based) (PP (IN on) (NP (NP (DT a) (JJ general) (NN model)) (PP (IN of) (NP (ADJP (JJ asynchronous)) (NNS communications))))))) (CC and) (VP (VBZ combines) (NP (NP (JJ interactive) (NN theorem)) (VP (VBG proving) (PP (IN in) (NP (NNP Isabelle) (HYPH /) (NNP HOL)))))))) (CC and) (S (NP (JJ automatic) (NN model) (HYPH -) (VBG checking)) (VP (VBG using) (NP (NN NuSMV)) (ADVP (RB together)) (PP (IN with) (NP (NP (DT a) (NML (NN model) (HYPH -) (NN reduction)) (NN procedure)) (, ,) (NP (NNP IHaVeIt)))))) (. .))
(S (NP (NP (PRP$ Our) (JJ general) (NN model)) (PP (IN of) (NP (ADJP (JJ asynchronous)) (NNS communications)))) (VP (VBZ defines) (NP (NP (DT a) (JJ clear) (NN separation)) (PP (IN between) (NP (NP (NN analog)) (CC and) (NP (JJ digital) (NNS concerns)))))) (. .))
(S (NP (DT This) (NN separation)) (VP (VBZ enables) (NP (NP (NP (DT the) (NN combination)) (PP (IN of) (NP (NN theorem) (NN proving)))) (CC and) (NP (NP (NN model) (HYPH -) (VBG checking)) (PP (IN for) (NP (DT an) (JJ efficient) (NN methodology)))))) (. .))
(S (NP (DT The) (NN analog) (NNS phenomena)) (VP (VBP are) (VP (VBN formalized) (PP (IN in) (NP (NP (DT the) (NN logic)) (PP (IN of) (NP (NNP Isabelle) (HYPH /) (NNP HOL))))))) (. .))
(S (NP (DT The) (NN gate) (HYPH -) (NN level) (NN hardware)) (VP (VBZ is) (ADVP (RB automatically)) (VP (VBN analyzed) (S (VP (VBG using) (NP (NN IHaVeIt)))))) (. .))
(S (NP (PRP$ Our) (NN proof)) (VP (VBZ reveals) (NP (NP (DT the) (JJ correct) (NNS values)) (PP (IN of) (NP (NP (DT a) (JJ crucial) (NN parameter)) (PP (IN of) (NP (DT the) (NML (NN bit) (HYPH -) (NN clock)) (NN synchronization) (NN mechanism))))))) (. .))
(S (NP (PRP$ Our) (JJ main) (NN theorem)) (VP (VBZ proves) (NP (NP (DT the) (JJ functional) (NN correctness)) (CONJP (RB as) (RB well) (IN as)) (NP (NP (DT the) (JJ maximum) (NN number)) (PP (IN of) (NP (NP (NNS cycles)) (PP (IN of) (NP (DT the) (NN transmission)))))))) (. .))
