<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PrimerVGA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestControlador_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestControlador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TestControlador_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestImpulso_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestMain_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestMain_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TestMain_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="mainVGA.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mainVGA.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mainVGA.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mainVGA.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mainVGA.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="mainVGA.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mainVGA.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="mainVGA.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="mainVGA.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="mainVGA.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mainVGA.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="mainVGA.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mainVGA.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mainVGA.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="mainVGA.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="mainVGA.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="mainVGA.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mainVGA.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="mainVGA.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mainVGA.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mainVGA_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="mainVGA_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mainVGA_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mainVGA_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mainVGA_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="mainVGA_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mainVGA_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mainVGA_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="mainVGA_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="mainVGA_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mainVGA_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mainVGA_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="mainVGA_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="mainVGA_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mainVGA_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mainvga.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mainvga.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mainvga.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="vga_sync_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1338757778" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1338757778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1338757778" xil_pn:in_ck="1530228703909323165" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1338757778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DivisorFrecuencia.v"/>
      <outfile xil_pn:name="PulsoAImpulso.v"/>
      <outfile xil_pn:name="Test.v"/>
      <outfile xil_pn:name="TestControlador.v"/>
      <outfile xil_pn:name="TestImpulso.v"/>
      <outfile xil_pn:name="TestMain.v"/>
      <outfile xil_pn:name="colorpixel.v"/>
      <outfile xil_pn:name="controlador.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="mainVGA.v"/>
      <outfile xil_pn:name="vga_sync.v"/>
    </transform>
    <transform xil_pn:end_ts="1338757778" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-409828040278135522" xil_pn:start_ts="1338757778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1338757778" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7227611414348250916" xil_pn:start_ts="1338757778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1338757778" xil_pn:in_ck="3798116876992142566" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6014425931071274823" xil_pn:start_ts="1338757778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="ipcore_dir/ram240x160.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram240x160.v"/>
    </transform>
    <transform xil_pn:end_ts="1338757778" xil_pn:in_ck="-2400228875140353259" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1338757778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="DivisorFrecuencia.v"/>
      <outfile xil_pn:name="PulsoAImpulso.v"/>
      <outfile xil_pn:name="Test.v"/>
      <outfile xil_pn:name="TestControlador.v"/>
      <outfile xil_pn:name="TestImpulso.v"/>
      <outfile xil_pn:name="TestMain.v"/>
      <outfile xil_pn:name="colorpixel.v"/>
      <outfile xil_pn:name="controlador.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="ipcore_dir/ram240x160.v"/>
      <outfile xil_pn:name="mainVGA.v"/>
      <outfile xil_pn:name="vga_sync.v"/>
    </transform>
    <transform xil_pn:end_ts="1338757781" xil_pn:in_ck="7720817608089919579" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8415884569689504443" xil_pn:start_ts="1338757778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="TestControlador_beh.prj"/>
      <outfile xil_pn:name="TestControlador_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1338757782" xil_pn:in_ck="-1142485343282729478" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7252365637992072766" xil_pn:start_ts="1338757781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestControlador_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1338384035" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1338384035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1338384035" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1917635243836795608" xil_pn:start_ts="1338384035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1338384035" xil_pn:in_ck="3798116876992142566" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6014425931071274823" xil_pn:start_ts="1338384035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="ipcore_dir/ram240x160.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram240x160.v"/>
      <outfile xil_pn:name="ipcore_dir/rom240x160.ngc"/>
      <outfile xil_pn:name="ipcore_dir/rom240x160.v"/>
    </transform>
    <transform xil_pn:end_ts="1338384035" xil_pn:in_ck="925872802055882948" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1338384035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1338384035" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6689332052310693018" xil_pn:start_ts="1338384035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1338384035" xil_pn:in_ck="925872802055882948" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1338384035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1338384035" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3429556830685863151" xil_pn:start_ts="1338384035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1338384058" xil_pn:in_ck="-3710249951658689770" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7298418507462832842" xil_pn:start_ts="1338384035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mainVGA.lso"/>
      <outfile xil_pn:name="mainVGA.ngc"/>
      <outfile xil_pn:name="mainVGA.ngr"/>
      <outfile xil_pn:name="mainVGA.prj"/>
      <outfile xil_pn:name="mainVGA.stx"/>
      <outfile xil_pn:name="mainVGA.syr"/>
      <outfile xil_pn:name="mainVGA.xst"/>
      <outfile xil_pn:name="mainVGA_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1338384058" xil_pn:in_ck="4209436640150239017" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981274639845957" xil_pn:start_ts="1338384058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1338384068" xil_pn:in_ck="-7937826288530964332" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6003968121324182904" xil_pn:start_ts="1338384058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="mainVGA.bld"/>
      <outfile xil_pn:name="mainVGA.ngd"/>
      <outfile xil_pn:name="mainVGA_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1338384085" xil_pn:in_ck="-2153806660298815213" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1338384068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="mainVGA.pcf"/>
      <outfile xil_pn:name="mainVGA_map.map"/>
      <outfile xil_pn:name="mainVGA_map.mrp"/>
      <outfile xil_pn:name="mainVGA_map.ncd"/>
      <outfile xil_pn:name="mainVGA_map.ngm"/>
      <outfile xil_pn:name="mainVGA_map.xrpt"/>
      <outfile xil_pn:name="mainVGA_summary.xml"/>
      <outfile xil_pn:name="mainVGA_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1338384113" xil_pn:in_ck="2316524122331277740" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1338384085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="mainVGA.ncd"/>
      <outfile xil_pn:name="mainVGA.pad"/>
      <outfile xil_pn:name="mainVGA.par"/>
      <outfile xil_pn:name="mainVGA.ptwx"/>
      <outfile xil_pn:name="mainVGA.unroutes"/>
      <outfile xil_pn:name="mainVGA.xpi"/>
      <outfile xil_pn:name="mainVGA_pad.csv"/>
      <outfile xil_pn:name="mainVGA_pad.txt"/>
      <outfile xil_pn:name="mainVGA_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1338384138" xil_pn:in_ck="171596498238176518" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1338384113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mainVGA.ut"/>
      <outfile xil_pn:name="mainvga.bgn"/>
      <outfile xil_pn:name="mainvga.bit"/>
      <outfile xil_pn:name="mainvga.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1338384113" xil_pn:in_ck="-2153806660298815345" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1338384103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="mainVGA.twr"/>
      <outfile xil_pn:name="mainVGA.twx"/>
    </transform>
  </transforms>

</generated_project>
