[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADS1118IDGSR production of TEXAS INSTRUMENTS from the text:Digital Filter\nand\nInterface\nOscillatorVoltage \nReference\nTemperature\nSensorMux PGA16-bit\nû\x08\x03\nADCAIN0\nAIN1\nSCLK\nCSVDD\nGNDDOUT/DRDY\nDINADS11180.1 \x1dF\nAIN2\nAIN33.3 V\n3.3 V3.3 V\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nADS1118 Ultrasmall, Low-Power, SPI™-Compatible, 16-Bit\nAnalog-to-Digital Converter withInternal Reference andTemperature Sensor\n11Features\n1•Ultrasmall X2QFN Package :\n2mm×1.5mm×0.4mm\n•Wide Supply Range: 2Vto5.5V\n•Low Current Consumption:\n–Continuous Mode: Only 150μA\n–Single-Shot Mode: Automatic Power Down\n•Programmable Data Rate:\n8SPS to860SPS\n•Single-Cycle Settling\n•Internal Low-Drift Voltage Reference\n•Internal Temperature Sensor:\n0.5°C(Maximum) Error: 0°Cto70°C\n•Internal Oscillator\n•Internal PGA\n•Four Single-Ended orTwo Differential Inputs\n2Applications\n•Temperature Measurement:\n–Thermocouple Measurement\n–Cold-Junction Compensation\n–Thermistor Measurement\n•Portable Instrumentation\n•Factory Automation andProcess Controls3Description\nThe ADS1118 isaprecision, low power, 16-bit\nanalog-to-digital converter (ADC) that provides all\nfeatures necessary tomeasure the most common\nsensor signals inanultra-small, leadless X2QFN-10\npackage oraVSSOP-10 package. The ADS1118\nintegrates aprogrammable gain amplifier (PGA),\nvoltage reference, oscillator and high-accuracy\ntemperature sensor. These features, along with a\nwide power supply range from 2Vto5.5V,make the\nADS1118 ideally suited for power- and space-\nconstrained, sensor-measurement applications.\nThe ADS1118 canperform conversions atdata rates\nupto860samples persecond (SPS). The PGA offers\ninput ranges from ±256 mV to±6.144 V,allowing\nboth large and small signals tobemeasured with\nhigh resolution. Aninput multiplexer (MUX) allows to\nmeasure twodifferential orfour single-ended inputs.\nThe high-accuracy temperature sensor can beused\nforsystem-level temperature monitoring orcold-\njunction compensation forthermocouples.\nThe ADS1118 operates either incontinuous-\nconversion mode, orinasingle-shot mode that\nautomatically powers down after aconversion.\nSingle-shot mode significantly reduces current\nconsumption during idleperiods. Data aretransferred\nthrough aserial peripheral interface (SPI™).The\nADS1118 isspecified from –40°Cto+125 °C.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nADS1118X2QFN (10) 1.50 mm×2.00 mm\nVSSOP (10) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nK-Type Thermocouple Measurement\nUsing Integrated Temperature Sensor forCold-Junction Compensation\n2ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Table ..................................... 5\n6PinConfiguration andFunctions ......................... 5\n7Specifications ......................................................... 6\n7.1 Absolute Maximum Ratings ...................................... 6\n7.2 ESD Ratings .............................................................. 6\n7.3 Recommended Operating Conditions ....................... 6\n7.4 Thermal Information .................................................. 6\n7.5 Electrical Characteristics ........................................... 7\n7.6 Timing Requirements: Serial Interface ...................... 9\n7.7 Switching Characteristics: Serial Interface ................ 9\n7.8 Typical Characteristics ............................................ 10\n8Parameter Measurement Information ................ 16\n8.1 Noise Performance ................................................. 16\n9Detailed Description ............................................ 17\n9.1 Overview ................................................................. 17\n9.2 Functional Block Diagram ....................................... 17\n9.3 Feature Description ................................................. 189.4 Device Functional Modes ........................................ 22\n9.5 Programming ........................................................... 23\n9.6 Register Maps ......................................................... 26\n10Application andImplementation ........................ 28\n10.1 Application Information .......................................... 28\n10.2 Typical Application ............................................... 33\n11Power Supply Recommendations ..................... 36\n11.1 Power-Supply Sequencing .................................... 36\n11.2 Power-Supply Decoupling ..................................... 36\n12Layout ................................................................... 37\n12.1 Layout Guidelines ................................................. 37\n12.2 Layout Example .................................................... 38\n13Device andDocumentation Support ................. 39\n13.1 Documentation Support ........................................ 39\n13.2 Receiving Notification ofDocumentation Updates 39\n13.3 Community Resources .......................................... 39\n13.4 Trademarks ........................................................... 39\n13.5 Electrostatic Discharge Caution ............................ 39\n13.6 Glossary ................................................................ 39\n14Mechanical, Packaging, andOrderable\nInformation ........................................................... 39\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision E(October 2015) toRevision F Page\n•Changed maximum VDD voltage from 5.5Vto7VintheAbsolute Maximum Ratings table ............................................... 6\n•Changed bitdescription ofConfig Register bit0.................................................................................................................. 27\nChanges from Revision D(October 2013) toRevision E Page\n•Added ESD Ratings table, Feature Description section, Noise Performance section, Device Functional Modes\nsection, Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n•Changed title, Description section, Features section, andblock diagram onfront page ....................................................... 1\n•Changed titlefrom Product Family toDevice Comparison Table anddeleted Package Designator column ........................ 5\n•Updated descriptions andchanged name ofI/Ocolumn inPinConfigurations andFunctions table .................................... 5\n•Changed digital input voltage range andadded minimum specification forTJinAbsolute Maximum Ratings table ............ 6\n•Added Differential input impedance specification inElectrical Characteristics ...................................................................... 7\n•Changed Condition statement inTiming Requirements: Serial Interface ............................................................................. 9\n•Moved tCSDOD ,tDOPD,andtCSDOZ parameters from Timing Requirements toSwitching Characteristics ................................ 9\n•Moved tCSDOD andtCSDOZ values from MIN column toMAX column. ...................................................................................... 9\n•Deleted Noise vsInput Signal ,Noise vsSupply Voltage ,andNoise vsInput Signal plots ................................................. 10\n•Updated Overview section anddeleted "Gain =2/3,1,2,4,8,or16"from Functional Block Diagram ............................. 17\n•Updated Analog Inputs section ............................................................................................................................................. 19\n•Updated Full-Scale Range (FSR) andLSB Size section ..................................................................................................... 20\n•Updated Reset andPower Upsection ................................................................................................................................. 22\n•Updated 32-Bit Data Transmission Cycle section ................................................................................................................ 25\n•Updated Register Maps section ........................................................................................................................................... 26\n3ADS1118\nwww.ti.com SBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated•Updated Application Information section .............................................................................................................................. 28\n•Updated Figure 48................................................................................................................................................................ 31\n•Deleted Thermocouple Measurement With Cold Junction Temperature section, andmoved Figure 50toTypical\nApplication section ................................................................................................................................................................ 33\nChanges from Revision C(February 2013) toRevision D Page\n•Deleted device graphic ........................................................................................................................................................... 1\n•Changed bit1toNOP0 inFigure 44.................................................................................................................................... 26\n•Changed NOP bitdescription inFigure 44:changes bits[2:0] tobits[2:1] andchanged NOP toNOP[1:0] ........................ 27\nChanges from Revision B(August 2012) toRevision C Page\n•Changed document tocurrent standards ............................................................................................................................... 1\n•Changed Single-Shot Mode sub-bullet inLow Current Consumption Features bullet ........................................................... 1\n•Changed Internal Temperature Sensor Features bullet ......................................................................................................... 1\n•Changed Description section .................................................................................................................................................. 1\n•Changed Product Family table ............................................................................................................................................... 5\n•Changed Function column name inPinDescriptions table .................................................................................................... 5\n•Changed Analog Input, Full-scale input voltage range parameter rowinElectrical Characteristics table ............................. 6\n•Changed footnotes 1and2inElectrical Characteristics table ............................................................................................... 6\n•Changed conditions forElectrical Characteristics table ......................................................................................................... 7\n•Changed System Performance, Integral nonlinearity andGain Error testconditions inElectrical Characteristics table ....... 7\n•Changed firsttwoTemperature Sensor, Temperature sensor accuracy parameter testconditions inElectrical\nCharacteristics table ............................................................................................................................................................... 7\n•Changed Power-Supply Requirements, Supply current parameter testconditions inElectrical Characteristics table .......... 8\n•Changed footnote 3ofTiming Requirements: Serial Interface Timing table .......................................................................... 9\n•Updated Figure 3.................................................................................................................................................................. 10\n•Updated Figure 9.................................................................................................................................................................. 10\n•Changed titleofFigure 11toFigure 14................................................................................................................................ 10\n•Updated Figure 15andFigure 33........................................................................................................................................ 11\n•Changed conditions inFigure 21toFigure 25..................................................................................................................... 12\n•Updated Figure 20................................................................................................................................................................ 13\n•Changed comments inFigure 27toFigure 31..................................................................................................................... 13\n•Changed Overview section ................................................................................................................................................... 17\n•Updated Multiplexer section ................................................................................................................................................. 18\n•Changed Full-Scale Input section ......................................................................................................................................... 20\n•Changed Voltage Reference section .................................................................................................................................... 20\n•Changed Oscillator section ................................................................................................................................................... 20\n•Added multiplication points toexample equations inConverting from Digital Codes toTemperature section .................... 21\n•Changed Serial Interface ,Chip Select ,Serial Clock ,Data Input ,andData Output andData Ready sections ................... 23\n•Changed Data Retrieval section ........................................................................................................................................... 24\n•Changed Registers section .................................................................................................................................................. 26\n•Changed Aliasing ,Reset andPower Up,Operating Modes ,andDuty Cycling forLow Power sections ............................ 29\n•Updated Figure 50................................................................................................................................................................ 33\n4ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedChanges from Revision A(July 2011) toRevision B Page\n•Added (VSSOP) totitles ofFigure 20toFigure 25.............................................................................................................. 13\n•Added Figure 26toFigure 31............................................................................................................................................... 14\n1\n2\n3\n4\n510\n9\n8\n7\n6SCLK\nGND\nAIN0\nAIN1DIN\nVDD\nAIN3\nAIN2CSDOUT/\nDRDY\nAIN1DIN\n510\n1\n2\n3\n4SCLK\nCS\nGND\nAIN0\nAIN1DIN\n9\n8\n7\n6DOUT/\nDRDY\nVDD\nAIN3\nAIN2\n5ADS1118\nwww.ti.com SBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated5Device Comparison Table\nDEVICERESOLUTION\n(Bits)MAXIMUM SAMPLE\nRATE\n(SPS)INPUT CHANNELS\nDifferential\n(Single-Ended)PGA INTERFACESPECIAL\nFEATURES\nADS1118 16 860 2(4) Yes SPI Temperature sensor\nADS1018 12 3300 2(4) Yes SPI Temperature sensor\nADS1115 16 860 2(4) Yes I2C Comparator\nADS1114 16 860 1(1) Yes I2C Comparator\nADS1113 16 860 1(1) No I2C None\nADS1015 12 3300 2(4) Yes I2C Comparator\nADS1014 12 3300 1(1) Yes I2C Comparator\nADS1013 12 3300 1(1) No I2C None\n6PinConfiguration andFunctions\nRUG Package\n10-Pin X2QFN\nTopViewDGS Package\n10-Pin VSSOP\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNO. NAME\n1 SCLK Digital input Serial clock input\n2 CS Digital input Chip select; active low. Connect toGND ifnotused.\n3 GND Supply Ground\n4 AIN0 Analog input Analog input 0.Leave unconnected ortietoVDD ifnotused.\n5 AIN1 Analog input Analog input 1.Leave unconnected ortietoVDD ifnotused.\n6 AIN2 Analog input Analog input 2.Leave unconnected ortietoVDD ifnotused.\n7 AIN3 Analog input Analog input 3.Leave unconnected ortietoVDD ifnotused.\n8 VDD Supply Power supply. Connect a100-nF power supply decoupling capacitor toGND.\n9 DOUT/ DRDY Digital output Serial data output combined with data ready; active low\n10 DIN Digital input Serial data input\n6ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7Specifications\n7.1 Absolute Maximum Ratings\nover operating ambient temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nPower-supply voltage VDD toGND –0.3 7 V\nAnalog input voltage AIN0, AIN1, AIN2, AIN3 GND –0.3 VDD +0.3 V\nDigital input voltage DIN, DOUT/ DRDY, SCLK, CS GND –0.3 VDD +0.3 V\nInput current, continuous Any pinexcept power supply pins –10 10 mA\nTemperatureJunction, TJ –40 150\n°C\nStorage, Tstg –60 150\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±4000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±1000\n(1) AINP andAINN denote theselected positive andnegative inputs. AINx denotes oneofthefour available analog inputs.\n(2) This parameter expresses thefull-scale range oftheADC scaling. Nomore than VDD +0.3Vor5.5V(whichever issmaller) must be\napplied tothisdevice.7.3 Recommended Operating Conditions\nover operating ambient temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nPOWER SUPPLY\nVDD Power supply VDD toGND 2 5.5 V\nANALOG INPUTS(1)\nFSR Full-scale input voltage range(2)VIN=V(AINP) -V(AINN) See Table 3\nV(AINx) Absolute input voltage GND VDD V\nDIGITAL INPUTS\nInput voltage GND VDD V\nTEMPERATURE RANGE\nTA Operating ambient temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport .7.4 Thermal Information\nTHERMAL METRIC(1)ADS1118\nUNIT DGS (VSSOP) RUG (X2QFN)\n10PINS 10PINS\nRθJA Junction-to-ambient thermal resistance 186.8 245.2 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 51.5 69.3 °C/W\nRθJB Junction-to-board thermal resistance 108.4 172 °C/W\nψJT Junction-to-top characterization parameter 2.7 8.2 °C/W\nψJB Junction-to-board characterization parameter 106.5 170.8 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a n/a °C/W\n7ADS1118\nwww.ti.com SBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated(1) This parameter expresses thefull-scale range oftheADC scaling. Nomore than VDD +0.3Vor5.5V(whichever issmaller) must be\napplied tothisdevice.\n(2) Best-fit INL; covers 99% offull-scale.\n(3) Includes allerrors from onboard PGA andvoltage reference.\n(4) Maximum value specified bycharacterization.7.5 Electrical Characteristics\nMaximum andminimum specifications apply from TA=–40°Cto+125 °C.Typical specifications areatTA=25°C.\nAllspecifications areatVDD =3.3V,data rate =8SPS, andfull-scale range (FSR) =±2.048 V(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nANALOG INPUTS\nCommon-mode input impedanceFSR =±6.144 V(1)8\nMΩFSR =±4.096 V(1),FSR =±2.048 V 6\nFSR =±1.024 V 3\nFSR =±0.512 V,FSR =±0.256 V 100\nDifferential input impedanceFSR =±6.144 V(1)22\nMΩFSR =±4.096 V(1)15\nFSR =±2.048 V 4.9\nFSR =±1.024 V 2.4\nFSR =±0.512 V,FSR =±0.256 V 710 kΩ\nSYSTEM PERFORMANCE\nResolution (Nomissing codes) 16 Bits\nDR Data rate 8,16,32,64,128, 250, 475, 860 SPS\nData rate variation Alldata rates –10% 10%\nOutput noise See Noise Performance section\nINL Integral nonlinearity DR=8SPS, FSR =±2.048 V(2)1 LSB\nOffset errorFSR =±2.048 V,differential inputs ±0.1 ±2\nLSB\nFSR =±2.048 V,single-ended inputs ±0.25\nOffset drift FSR =±2.048 V 0.002 LSB/ °C\nOffset power-supply rejection FSR =±2.048 V,DCsupply variation 0.2 LSB/V\nOffset channel match Match between anytwoinputs 0.6 LSB\nGain error(3)FSR =±2.048 V,TA=25°C 0.01% 0.15%\nGain drift(3)(4)FSR =±0.256 V 7\nppm/ °C FSR =±2.048 V 5 40\nFSR =±6.144 V(1)5\nGain power-supply rejection 10 ppm/V\nGain match(3)Match between anytwogains 0.01% 0.1%\nGain channel match Match between anytwoinputs 0.01% 0.1%\nCMRR Common-mode rejection ratioAtDC, FSR =±0.256 V 105\ndBAtDC, FSR =±2.048 V 100\nAtDC, FSR =±6.144 V(1)90\nfCM=50Hz,DR=860SPS 105\nfCM=60Hz,DR=860SPS 105\nTEMPERATURE SENSOR\nTemperature range –40 125 °C\nTemperature resolution 0.03125 °C/LSB\nAccuracyTA=0°Cto70°C 0.2 ±0.5\n°C\nTA=–40°Cto+125 °C 0.4 ±1\nvssupply 0.03125 ±0.25 °C/V\n8ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\nMaximum andminimum specifications apply from TA=–40°Cto+125 °C.Typical specifications areatTA=25°C.\nAllspecifications areatVDD =3.3V,data rate =8SPS, andfull-scale range (FSR) =±2.048 V(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nDIGITAL INPUTS/OUTPUTS\nVIH High-level input voltage 0.7VDD VDD V\nVIL Low-level input voltage GND 0.2VDD V\nVOH High-level output voltage IOH=1mA 0.8VDD V\nVOL Low-level output voltage IOL=1mA GND 0.2VDD V\nIH Input leakage, high VIH=5.5V –10 10μA\nIL Input leakage, low VIL=GND –10 10μA\nPOWER SUPPLY\nIVDD Supply currentPower down, TA=25°C 0.5 2\nμAPower down 5\nOperating, TA=25°C 150 200\nOperating 300\nPD Power dissipationVDD =5V 0.9\nmW VDD =3.3V 0.5\nVDD =2V 0.3\nSCLKCS\nDIN\nDOUTtSCLK tCSSC tSPWH\ntDIHD tSPWL\ntCSDOZtDOHDtDOPDtSCCS\ntSCSCtCSH\ntCSDODtDIST\nHi-Z Hi-Z\n9ADS1118\nwww.ti.com SBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated(1) CScanbetiedlowpermanently incase theserial busisnotshared with anyother device.\n(2) Holding SCLK lowlonger than 28msresets theSPIinterface.7.6 Timing Requirements: Serial Interface\nOver operating ambient temperature range andVDD =2Vto5.5V(unless otherwise noted)\nMIN MAX UNIT\ntCSSC Delay time, CSfalling edge tofirstSCLK rising edge(1)100 ns\ntSCCS Delay time, final SCLK falling edge toCSrising edge 100 ns\ntCSH Pulse duration, CShigh 200 ns\ntSCLK SCLK period 250 ns\ntSPWH Pulse duration, SCLK high 100 ns\ntSPWL Pulse duration, SCLK low(2)100 ns\n28 ms\ntDIST Setup time, DIN valid before SCLK falling edge 50 ns\ntDIHD Hold time, DIN valid after SCLK falling edge 50 ns\ntDOHD Hold time, SCLK rising edge toDOUT invalid 0 ns\n7.7 Switching Characteristics: Serial Interface\nOver operating ambient temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntCSDODPropagation delay time,\nCSfalling edge toDOUT drivenDOUT load =20pF||100kΩtoGND 100 ns\ntDOPDPropagation delay time,\nSCLK rising edge tovalid new DOUTDOUT load =20pF||100kΩtoGND 0 50 ns\ntCSDOZPropagation delay time,\nCSrising edge toDOUT high impedanceDOUT load =20pF||100kΩtoGND 100 ns\nFigure 1.Serial Interface Timing\n−10−8−6−4−20246810\n−0.5 −0.4 −0.2 −0.1 0 0.1 0.2 0.4 0.5\nInput Signal (V)Integral Nonlinearity (ppm)T = −40°CA\nT = 25°CA\nT = 125°CA\n−5−4−3−2−1012345\n−2 −1.5 −1 −0.5 0 0.5 1 1.5 2\nInput Signal (V)Integral Nonlinearity (ppm)T = −40°CA\nT = 25°CA\nT = 125°CA\n−5−4−3−2−1012345\n−2 −1.5 −1 −0.5 0 0.5 1 1.5 2\nInput Signal (V)Integral Nonlinearity (ppm)T = −40°CA\nT = 25°CA\nT = 125°CA\n02.557.51012.515\n2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5\nSupply Voltage (V)Integral Nonlinearity (ppm)FSR = ±0.256 V\nFSR = ±0.512 V\nFSR = ±2.048 V\nFSR = ±6.144 V\nG010\nTotal Error (mV)4\n3\n2\n1\n0\n1\n2\n3\n4/c45\n/c45\n/c45\n/c45\n/c452.048 /c451.024 0 1.024 2.048\nInput Signal (V)\n−4−3−2−101234\n−60 −40 −20 0 20 40 60 80 100 120 140\nTemperature (°C)Data Rate Error (%)VDD = 2.0 V\nVDD = 3.3 V\nVDD = 5.0 V\nG028 \n10ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated7.8 Typical Characteristics\nAtTA=25°C,VDD =3.3V,FSR =±2.048 V(unless otherwise noted).\nDR=860SPS, diffinputs, includes noise, offset andgain error\nFigure 2.Total Error vsInput Signal Figure 3.Data Rate vsTemperature\nFigure 4.INLvsSupply VoltageFSR =±2.048 V,DR=8SPS, VDD =3.3V,best fit\nFigure 5.INLvsInput Signal\nFSR =±0.512 V,DR=8SPS, VDD =3.3V,best fit\nFigure 6.INLvsInput SignalFSR =±2.048 V,DR=8SPS, VDD =5V,best fit\nFigure 7.INLvsInput Signal\n−60−40−200204060\n2 2.5 3 3.5 4 4.5 5\nSupply Voltage (V)Offset Voltage (µV)AIN0 to GND\nAIN1 to GND\nAIN2 to GND\nAIN3 to GND\nG005\n−40−30−20−10010203040\n−40 −20 0 20 40 60 80 100 120\nTemperature (°C)Offset Voltage (µV)AIN0 to AIN1\nAIN0 to AIN3\nAIN1 to AIN3\nAIN2 to AIN3\nG006\n8 16 32 64 128 250 475 8608 16 32 64 128 250 475 8600246810121416\nData Rate (SPS)Integral Nonlinearity (ppm)T = −40°CA\nT =A25°C\nT =A125°C\n−60−40−200204060\n−40 −20 0 20 40 60 80 100 120\nTemperature (°C)Offset Voltage (µV)AIN0 to GND\nAIN1 to GND\nAIN2 to GND\nAIN3 to GND\nG004\n−10−8−6−4−20246810\n−0.5 −0.4 −0.2 −0.1 0 0.1 0.2 0.4 0.5\nInput Signal (V)Integral Nonlinearity (ppm)T = −40°CA\nT = 25°CA\nT = 125°CA\n024681012\n−60 −40 −20 0 20 40 60 80 100 120 140\nTemperature (°C)Integral Nonlinearity (ppm)VDD = 2.0 V\nVDD = 3.3 V\nVDD = 5.0 V\nG015\n11ADS1118\nwww.ti.com SBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,VDD =3.3V,FSR =±2.048 V(unless otherwise noted).\nFSR =±0.512 V,DR=8SPS, VDD =5V,best fit\nFigure 8.INLvsInput SignalFSR =±2.048 V,DR=8SPS, best fit\nFigure 9.INLvsTemperature\nFSR =±2.048 V,best fit\nFigure 10.INLvsData Rate Figure 11.Single-Ended Offset Voltage vsTemperature\nFigure 12.Single-Ended Offset Voltage vsSupply Figure 13.Differential Offset Voltage vsTemperature\n−0.02−0.015−0.01−0.0050\n0.0050.010.0150.020.0250.030.0350.040.0450.05−0.02−0.015−0.01−0.0050\n0.0050.010.0150.020.0250.030.0350.040.0450.05050100150200\nGain Error (%)Number of Occurrences\nG000\n0.15\n0.1\n0.05\n0\n0.05\n0.1\n0.15/c45\n/c45\n/c45Gain Error (%)\n2 2.5 3 3.5 4 4.5 5 5.5\nSupply Voltage (V)FSR = 256 mV /c177\nFSR = 2.048 V /c177\n−10−8\n−6\n−4\n−20\n2\n4\n6\n810\n12\n14\n16\n18\n20\n22\n24\n26\n28−10−8\n−6\n−4\n−20\n2\n4\n6\n810\n12\n14\n16\n18\n20\n22\n24\n26\n28050100150200\nOffset (µV)Number of Occurrences\nG000\n−0.05−0.04−0.03−0.02−0.0100.010.020.030.040.05\n−40 −20 0 20 40 60 80 100 120 140\nTemperature (°C)Gain Error (%)FSR = ±0.256 V\nFSR = ±0.512 V\nFSR = ±1.024 V\nFSR = ±2.048 V\nFSR = ±4.096 V\nFSR = ±6.144 V\n−0.005 −0.004 −0.003 −0.002 −0.0010\n0.001 0.002 0.003 0.004 0.005−0.005 −0.004 −0.003 −0.002 −0.0010\n0.001 0.002 0.003 0.004 0.005051015\nOffset Drift (LSB/°C)Number of Occurrences\nG046\n−40−30−20−10010203040\n2 2.5 3 3.5 4 4.5 5\nSupply Voltage (V)Offset Voltage (µV)AIN0 to AIN1\nAIN0 to AIN3\nAIN1 to AIN3\nAIN2 to AIN3\nG007\n12ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,VDD =3.3V,FSR =±2.048 V(unless otherwise noted).\nFigure 14.Differential Offset Voltage vsSupplyFSR =±2.048 V,TA=–40°Cto+125 °C,MUX =AIN0 toAIN3,\n540units from 3production lots\nFigure 15.Offset Drift Histogram\nFSR =±2.048 V,\n540units from 3production lots\nFigure 16.Offset Histogram Figure 17.Gain Error vsTemperature\nFigure 18.Gain Error vsSupplyFSR =±2.048 V,\n540units from 3production lots\nFigure 19.Gain Error Histogram\nTemperature Error ( qC)Number of Occurences\n0510152025303540\n-0.5 -0.4 -0.3 -0.2 -0.1\n0\n0.1 0.2 0.3 0.4 0.5\nTemperature Error ( qC)Number of Occurences\n0510152025303540\n-0.5 -0.4 -0.3 -0.2 -0.1\n0\n0.1 0.2 0.3 0.4 0.5\nTemperature Error ( qC)Number of Occurences\n0510152025303540\n-0.5 -0.4 -0.3 -0.2 -0.1\n0\n0.1 0.2 0.3 0.4 0.5\nTemperature Error ( qC)Number of Occurences\n0510152025303540\n-0.5 -0.4 -0.3 -0.2 -0.1\n0\n0.1 0.2 0.3 0.4 0.5\nTemperature Error ( qC)Number of Occurences\n0510152025303540\n-0.5 -0.4 -0.3 -0.2 -0.1\n0\n0.1 0.2 0.3 0.4 0.5\n−1−0.8−0.6−0.4−0.200.20.40.60.81\n−40 −20 0 20 40 60 80 100 120\nTemperature (°C)Temperature Error (°C)Average Temperature Error\nAverage ± 3 sigma\nAverage ± 6 sigma\nG023 \n13ADS1118\nwww.ti.com SBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,VDD =3.3V,FSR =±2.048 V(unless otherwise noted).\nFigure 20.Temperature Sensor Error vsTemp (VSSOP)TA=–40°C,48units from 3production lots\nFigure 21.Temperature Sensor Error Histogram (VSSOP)\nTA=0°C,48units from 3production lots\nFigure 22.Temperature Sensor Error Histogram (VSSOP)TA=25°C,48units from 3production lots\nFigure 23.Temperature Sensor Error Histogram (VSSOP)\nTA=70°C,48units from 3production lots\nFigure 24.Temperature Sensor Error Histogram (VSSOP)TA=125°C,48units from 3production lots\nFigure 25.Temperature Sensor Error Histogram (VSSOP)\nTemperature Error ( qC)Number of Occurences\n010203040506070\n-0.5 -0.4 -0.3 -0.2 -0.1\n0\n0.1 0.2 0.3 0.4 0.5\nTemperature Error ( qC)Number of Occurences\n010203040506070\n-0.5 -0.4 -0.3 -0.2 -0.1\n0\n0.1 0.2 0.3 0.4 0.5\nTemperature Error ( qC)Number of Occurences\n010203040506070\n-0.5 -0.4 -0.3 -0.2 -0.1\n0\n0.1 0.2 0.3 0.4 0.5\nTemperature Error ( qC)Number of Occurences\n010203040506070\n-0.5 -0.4 -0.3 -0.2 -0.1\n0\n0.1 0.2 0.3 0.4 0.5\nTemperature Error ( qC)Number of Occurences\n010203040506070\n-0.5 -0.4 -0.3 -0.2 -0.1\n0\n0.1 0.2 0.3 0.4 0.5\n-1 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1 \n-40 -20 0 20 40 60 80 100 120 Temperature Error ( \x83C) \nTemperature ( \x83C) Average Temperature Error \nAverage \x93 3 sigma \nAverage \x93 6 sigma \nC007 \n14ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,VDD =3.3V,FSR =±2.048 V(unless otherwise noted).\nFigure 26.Temperature Sensor Error vsTemp (X2QFN)TA=–40°C,94units from production\nFigure 27.Temperature Sensor Error Histogram (X2QFN)\nTA=0°C,94units from production\nFigure 28.Temperature Sensor Error Histogram (X2QFN)TA=25°C,94units from production\nFigure 29.Temperature Sensor Error Histogram (X2QFN)\nTA=70°C,94units from production\nFigure 30.Temperature Sensor Error Histogram (X2QFN)TA=125°C,94units from production\nFigure 31.Temperature Sensor Error Histogram (X2QFN)\n0\n10\n20\n30\n40\n50\n60\n70\n80/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45Gain (dB)\n1 10 100 1k 10k\nInput Frequency (Hz)\n00.511.522.533.544.55\n−40 −20 0 20 40 60 80 100 120 140\nTemperature (°C)Power−Down Current (µA)VDD = 2.0 V\nVDD = 3.3 V\nVDD = 5.0 V\nG003 \n300\n250\n200\n150\n100\n50\n0Operating Current ( A)/c109\n/c4540 /c4520 0 20 40 60 80 100 120 140\nTemperature ( C) /c176VDD = 5 V\nVDD = 2 VVDD = 3.3 V\n15ADS1118\nwww.ti.com SBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,VDD =3.3V,FSR =±2.048 V(unless otherwise noted).\nFigure 32.Operating Current vsTemperature Figure 33.Power-Down Current vsTemperature\nDR=8SPS\nFigure 34.Digital Filter Frequency Response\n16ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated8Parameter Measurement Information\n8.1 Noise Performance\nDelta-sigma (ΔΣ)analog-to-digital converters (ADCs) arebased ontheprinciple ofoversampling. The input\nsignal ofaΔΣADC issampled atahigh frequency (modulator frequency) and subsequently filtered and\ndecimated inthedigital domain toyield aconversion result attherespective output data rate. The ratio between\nmodulator frequency and output data rate iscalled oversampling ratio (OSR). Byincreasing theOSR, and thus\nreducing theoutput data rate, thenoise performance oftheADC can beoptimized. Inother words, theinput-\nreferred noise drops when reducing theoutput data rate because more samples oftheinternal modulator are\naveraged toyield one conversion result. Increasing thegain also reduces theinput-referred noise, which is\nparticularly useful when measuring low-level signals.\nTable 1and Table 2summarize thedevice noise performance. Data are representative oftypical noise\nperformance atTA=25°Cwith theinputs shorted together externally. Table 1show theinput-referred noise in\nunits ofμVRMSfortheconditions shown. Note that µVPPvalues areshown inparenthesis. Table 2shows the\ncorresponding data ineffective number ofbits (ENOB) calculated fromμVRMS values using Equation 1.The\nnoise-free bitscalculated from peak-to-peak noise values using Equation 2areshown inparenthesis.\nENOB =ln(FSR /VRMS-Noise )/ln(2) (1)\nNoise-Free Bits=ln(FSR /VPP-Noise )/ln(2) (2)\nTable 1.Noise inμVRMS(μVPP)atVDD =3.3V\nDATA RATE\n(SPS)FSR (Full-Scale Range)\n±6.144 V ±4.096 V ±2.048 V ±1.024 V ±0.512 V ±0.256 V\n8 187.5 (187.5) 125(125) 62.5 (62.5) 31.25 (31.25) 15.62 (15.62) 7.81 (7.81)\n16 187.5 (187.5) 125(125) 62.5 (62.5) 31.25 (31.25) 15.62 (15.62) 7.81 (7.81)\n32 187.5 (187.5) 125(125) 62.5 (62.5) 31.25 (31.25) 15.62 (15.62) 7.81 (7.81)\n64 187.5 (187.5) 125(125) 62.5 (62.5) 31.25 (31.25) 15.62 (15.62) 7.81 (7.81)\n128 187.5 (187.5) 125(125) 62.5 (62.5) 31.25 (31.25) 15.62 (15.62) 7.81 (12.35)\n250 187.5 (252.09) 125(148.28) 62.5 (84.03) 31.25 (39.54) 15.62 (16.06) 7.81 (18.53)\n475 187.5 (266.92) 125(227.38) 62.5 (79.08) 31.25 (56.84) 15.62 (32.13) 7.81 (25.95)\n860 187.5 (430.06) 125(266.93) 62.5 (118.63) 31.25 (64.26) 15.62 (40.78) 7.81 (35.83)\nTable 2.ENOB from RMS Noise (Noise-Free Bits from Peak-to-Peak Noise) atVDD =3.3V\nDATA RATE\n(SPS)FSR (Full-Scale Range)\n±6.144 V ±4.096 V ±2.048 V ±1.024 V ±0.512 V ±0.256 V\n8 16(16) 16(16) 16(16) 16(16) 16(16) 16(16)\n16 16(16) 16(16) 16(16) 16(16) 16(16) 16(16)\n32 16(16) 16(16) 16(16) 16(16) 16(16) 16(16)\n64 16(16) 16(16) 16(16) 16(16) 16(16) 16(16)\n128 16(16) 16(16) 16(16) 16(16) 16(16) 16(15.33)\n250 16(15.57) 16(15.75) 16(15.57) 16(15.66) 16(15.96) 16(14.75)\n475 16(15.49) 16(15.13) 16(15.66) 16(15.13) 16(14.95) 16(14.26)\n860 16(14.8) 16(14.9) 16(15.07) 16(14.95) 16(14.61) 16(13.8)\n16-Bit\nADCΔΣSerial\nPeripheral\nInterfaceVoltage\nReference\nOscillatorCS\nDIN\nDOUT/ DRDYSCLK\nPGADevice\nAIN1\nAIN2\nGNDAIN0\nAIN3VDD\nMux\nTemperature\nSensor\n17ADS1118\nwww.ti.com SBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated9Detailed Description\n9.1 Overview\nThe ADS1118 isavery small, low-power, 16-bit, delta-sigma (ΔΣ)analog-to-digital converter (ADC). The\nADS1118 consists ofaΔΣADC core with adjustable gain, aninternal voltage reference, aclock oscillator, and\nanSPI. This device isalso ahighly linear andaccurate temperature sensor. Allofthese features areintended to\nreduce required external circuitry and improve performance. Functional Block Diagram shows theADS1118\nfunctional block diagram.\nThe ADS1118 ADC core measures adifferential signal, VIN,that isthedifference ofV(AINP) and V(AINN) .The\nconverter core consists ofadifferential, switched-capacitor ΔΣmodulator followed byadigital filter. This\narchitecture results inavery strong attenuation inanycommon-mode signals. Input signals arecompared tothe\ninternal voltage reference. The digital filter receives ahigh-speed bitstream from themodulator and outputs a\ncode proportional totheinput voltage.\nThe ADS1118 has two available conversion modes: single-shot mode and continuous conversion mode. In\nsingle-shot mode, theADC performs one conversion oftheinput signal upon request and stores thevalue toan\ninternal conversion register. The device then enters apower-down state. This mode isintended toprovide\nsignificant power savings insystems that require only periodic conversions orwhen there arelong idleperiods\nbetween conversions. Incontinuous conversion mode, theADC automatically begins aconversion oftheinput\nsignal assoon astheprevious conversion iscompleted. The rate ofcontinuous conversion isequal tothe\nprogrammed data rate. Data canberead atanytime andalways reflect themost recently completed conversion.\n9.2 Functional Block Diagram\nVDD\nGNDAIN0\nVDD\nGNDAIN1\nVDD\nGNDAIN2\nVDD\nGNDAIN3AINP\nAINN\nGNDDevice\n18ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated9.3 Feature Description\n9.3.1 Multiplexer\nThe ADS1118 contains aninput multiplexer (mux), asshown inFigure 35.Either four single-ended ortwo\ndifferential signals canbemeasured. Additionally, AIN0, AIN1, and AIN2 canbemeasured differentially toAIN3.\nThe multiplexer isconfigured bybitsMUX[2:0] intheConfig register .When single-ended signals aremeasured,\nthenegative input oftheADC isinternally connected toGND byaswitch within themultiplexer.\nFigure 35.Input Multiplexer\nWhen measuring single-ended inputs, thedevice does notoutput negative codes. These negative codes indicate\nnegative differential signals; thatis,(V(AINP) –V(AINN) )<0.Electrostatic discharge (ESD) diodes toVDD andGND\nprotect theADS1118 inputs. Toprevent theESD diodes from turning on,keep theabsolute voltage onanyinput\nwithin therange given inEquation 3:\nGND –0.3V<V(AINx) <VDD +0.3V (3)\nIfthevoltages ontheinput pins canpossibly violate these conditions, useexternal Schottky diodes and series\nresistors tolimit theinput current tosafe values (see theAbsolute Maximum Ratings table).\nAlso, overdriving oneunused input ontheADS1118 may affect conversions currently taking place onother input\npins. Ifoverdriving unused inputs ispossible, clamp thesignal with external Schottky diodes.\ntSAMPLE\nON\nOFFS1\nS2\nOFFON\nEquivalent\nCircuit\nf(MOD) =  250 kHzZCM\nZDIFF\nZCMAIN NAIN P0.7 V\n0.7 VS1S1CA1\nCB\nCA2S2S20.7 V\n0.7 V AIN NAIN P\n19ADS1118\nwww.ti.com SBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedFeature Description (continued)\n9.3.2 Analog Inputs\nThe ADS1118 uses aswitched-capacitor input stage where capacitors are continuously charged and then\ndischarged tomeasure thevoltage between AIN Pand AIN N.This frequency atwhich theinput signal issampled\niscalled thesampling frequency orthemodulator frequency (f(MOD) ).ADS1118 has a1MHz internal oscillator\nwhich isfurther divided byafactor of4togenerate themodulator frequency at250 kHz. The capacitors used in\nthisinput stage aresmall, andtoexternal circuitry, theaverage loading appears resistive. This structure isshown\ninFigure 36.The resistance issetbythecapacitor values and therate atwhich they areswitched. Figure 37\nshows thesetting oftheswitches illustrated inFigure 36.During thesampling phase, switches S1areclosed.\nThis event charges CA1toV(AINP) ,CA2toV(AINN) ,and CBto(V(AINP) –V(AINN) ).During thedischarge phase, S1is\nfirstopened andthen S2isclosed. Both CA1andCA2then discharge toapproximately 0.7VandCBdischarges to\n0V.This charging draws avery small transient current from thesource driving theADS1118 analog inputs. The\naverage value ofthiscurrent canbeused tocalculate theeffective impedance (Zeff),where Zeff=VIN/IAVERAGE .\nFigure 36.Simplified Analog Input Circuit\nFigure 37.S1andS2Switch Timing\nThe common-mode input impedance ismeasured byapplying acommon-mode signal totheshorted AIN Pand\nAIN Ninputs and measuring theaverage current consumed byeach pin. The common-mode input impedance\nchanges depending onthefull-scale range, butisapproximately 6MΩforthedefault full-scale range. In\nFigure 36,thecommon-mode input impedance isZCM.\nThe differential input impedance ismeasured byapplying adifferential signal toAIN PandAIN Ninputs where one\ninput isheld at0.7V.The current that flows through thepinconnected to0.7Visthedifferential current and\nscales with thefull-scale range. InFigure 36,thedifferential input impedance isZDIFF.\nMake sure toconsider thetypical value oftheinput impedance. Unless theinput source hasalowimpedance,\ntheADS1118 input impedance may affect themeasurement accuracy. Forsources with high-output impedance,\nbuffering may benecessary. Active buffers introduce noise, and also introduce offset and gain errors. Consider\nallofthese factors inhigh-accuracy applications.\nThe clock oscillator frequency drifts slightly with temperature; therefore, theinput impedances also drift. Formost\napplications, thisinput impedance driftisnegligible, andcanbeignored.\n20ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedFeature Description (continued)\n9.3.3 Full-Scale Range (FSR) andLSB Size\nAprogrammable gain amplifier (PGA) isimplemented before theADS1118 ΔΣcore. The full-scale range is\nconfigured bythree bits (PGA[2:0]) intheConfig Register and can besetto±6.144 V,±4.096 V,±2.048 V,\n±1.024 V,±0.512 V,±0.256 V.Table 3shows theFSR together with thecorresponding LSB size. LSB size is\ncalculated from full-scale voltage bytheformula shown inEquation 4.However, analog input voltages may never\nexceed theanalog input voltage limits given intheElectrical Characteristics .Ifasupply voltage ofVDD greater\nthan 4Visused, the±6.144 Vfull-scale range allows input voltages toextend uptothesupply. Note though that\ninthiscase, orwhenever thesupply voltage isless than thefull-scale range (forexample, VDD =3.3Vand full-\nscale range =±4.096 V),afull-scale ADC output code cannot beobtained. This inability means that some\ndynamic range islost.\nLSB =FSR /216(4)\n(1) This parameter expresses thefull-scale range oftheADC scaling.\nNomore than VDD +0.3Vmust beapplied tothisdevice.Table 3.Full-Scale Range andCorresponding LSB Size\nFSR LSB SIZE\n±6.144 V(1)187.5μV\n±4.096 V(1)125μV\n±2.048 V 62.5μV\n±1.024 V 31.25μV\n±0.512 V 15.625μV\n±0.256 V 7.8125μV\n9.3.4 Voltage Reference\nThe ADS1118 hasanintegrated voltage reference. Anexternal reference cannot beused with thisdevice. Errors\nassociated with theinitial voltage reference accuracy andthereference driftwith temperature areincluded inthe\ngain error andgain driftspecifications intheElectrical Characteristics .\n9.3.5 Oscillator\nThe ADS1118 hasanintegrated oscillator running at1MHz. Noexternal clock isrequired tooperate thedevice.\nNote thattheinternal oscillator drifts over temperature and time. The output data rate willscale proportional with\ntheoscillator frequency.\n21ADS1118\nwww.ti.com SBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated9.3.6 Temperature Sensor\nThe ADS1118 offers anintegrated precision temperature sensor. The temperature sensor mode isenabled by\nsetting bitTS_MODE =1intheConfig Register .Temperature data arerepresented asa14-bit result thatisleft-\njustified within the16-bit conversion result. Data areoutput starting with themost significant byte (MSB). When\nreading thetwodata bytes, thefirst14bitsareused toindicate thetemperature measurement result. One 14-bit\nLSB equals 0.03125 °C.Negative numbers arerepresented inbinary twos complement format, asshown in\nTable 4.\nTable 4.14-Bit Temperature Data Format\nTEMPERATURE (°C) DIGITAL OUTPUT (BINARY) HEX\n128 010000 0000 0000 1000\n127.96875 001111 1111 1111 0FFF\n100 001100 1000 0000 0C80\n75 001001 0110 0000 0960\n50 000110 0100 0000 0640\n25 000011 0010 0000 0320\n0.25 000000 0000 1000 0008\n0.03125 000000 0000 0001 0001\n0 000000 0000 0000 0000\n–0.25 111111 1111 1000 3FF8\n–25 111100 1110 0000 3CE0\n–40 111011 0000 0000 3B00\n9.3.6.1 Converting from Temperature toDigital Codes\nForpositive temperatures:\nTwos complement isnotperformed onpositive numbers. Therefore, simply convert thenumber tobinary\ncode ina14-bit, leftjustified format with theMSB =0todenote thepositive sign.\nExample: 50°C/(0.03125 °C/count) =1600 =0640h =000110 0100 0000\nFornegative temperatures:\nGenerate thetwos complement ofanegative number bycomplementing theabsolute binary number and\nadding 1.Then denote thenegative sign with theMSB =1.\nExample: |–25°C|/(0.03125 °C/count) =800=0320h =000011 0010 0000\nTwos complement format: 111100 1101 1111 +1=111100 1110 0000\n9.3.6.2 Converting from Digital Codes toTemperature\nToconvert from digital codes totemperature, firstcheck whether theMSB isa0ora1.IftheMSB isa0,\nsimply multiply thedecimal code by0.03125 °Ctoobtain theresult. IftheMSB =1,subtract 1from theresult\nandcomplement allofthebits. Then multiply theresult by–0.03125 °C.\nExample: The device reads back 0960h: 0960h hasanMSB =0.\n0960h ×0.03125 °C=2400 ×0.03125 °C=75°C\nExample: The device reads back 3CE0h: 3CE0h hasanMSB =1.\nSubtract 1andcomplement theresult: 3CE0h→0320h\n0320h ×(–0.03125 °C)=800×(–0.03125 °C)=–25°C\n22ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated9.4 Device Functional Modes\n9.4.1 Reset andPower Up\nWhen theADS1118 powers up,areset isperformed. Aspart ofthereset process, theADS1118 sets allofits\nbitsintheConfig Register totherespective default settings. Bydefault, theADS1118 enters apower-down state\natstart-up. The device interface and digital blocks areactive, butnodata conversions areperformed. The initial\npower-down state oftheADS1118 isintended torelieve systems with tight power-supply requirements from\nencountering asurge during power up.\n9.4.2 Operating Modes\nThe ADS1118 operates inone oftwomodes: continuous-conversion orsingle-shot. The MODE bitintheConfig\nregister selects therespective operating mode.\n9.4.2.1 Single-Shot Mode andPower-Down\nWhen theMODE bitintheConfig register issetto1,theADS1118 enters apower-down state, and operates in\nsingle-shot mode. This power-down state isthedefault state fortheADS1118 when power isfirst applied.\nAlthough powered down, thedevice stillresponds tocommands. The ADS1118 remains inthispower-down state\nuntil a1iswritten tothesingle-shot (SS) bitintheConfig register. When theSSbitisasserted, thedevice\npowers up,resets theSSbitto0,and starts asingle conversion. When conversion data areready forretrieval,\nthedevice powers down again. Writing a1totheSSbitwhile aconversion isongoing hasnoeffect. Toswitch to\ncontinuous-conversion mode, write a0totheMODE bitintheConfig register.\n9.4.2.2 Continuous-Conversion Mode\nIncontinuous-conversion mode (MODE bitsetto0),theADS1118 continuously performs conversions. When a\nconversion completes, theADS1118 places theresult intheConversion register andimmediately begins another\nconversion. Toswitch tosingle-shot mode, write a1totheMODE bitintheConfig register ,orreset thedevice.\n9.4.3 Duty Cycling forLow Power\nThe noise performance ofaΔΣADC generally improves when lowering theoutput data rate because more\nsamples oftheinternal modulator canbeaveraged toyield one conversion result. Inapplications where power\nconsumption iscritical, theimproved noise performance atlow data rates may notberequired. For these\napplications, the ADS1118 supports duty cycling that can yield significant power savings byperiodically\nrequesting high data rate readings ataneffectively lower data rate. Forexample, anADS1118 inpower-down\nstate with adata rate setto860SPS canbeoperated byamicrocontroller thatinstructs asingle-shot conversion\nevery 125 ms(8SPS). Because aconversion at860 SPS only requires approximately 1.2ms, theADS1118\nenters power-down state forthe remaining 123.8 ms. Inthis configuration, the ADS1118 consumes\napproximately 1/100th thepower that isotherwise consumed incontinuous conversion mode. The duty cycling\nrate iscompletely arbitrary and isdefined bythemaster controller. The ADS1118 offers lower data rates thatdo\nnotimplement duty cycling andalso offers improved noise performance ifrequired.\nCS(1)\nSCLK\nDOUT/DRDY\nDINHi-Z8 µs\n23ADS1118\nwww.ti.com SBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated9.5 Programming\n9.5.1 Serial Interface\nThe SPI-compatible serial interface consists ofeither four signals (CS, SCLK, DIN, and DOUT/ DRDY), orthree\nsignals (inwhich case CSmay betied low). The interface isused toread conversion data, read and write\nregisters, andcontrol device operation.\n9.5.2 Chip Select (CS)\nThe chip select pin(CS) selects theADS1118 forSPI communication. This feature isuseful when multiple\ndevices share thesame serial bus. Keep CSlowfortheduration oftheserial communication. When CSistaken\nhigh, theserial interface isreset, SCLK isignored, andDOUT/ DRDY enters ahigh-impedance state. Inthisstate,\nDOUT/ DRDY cannot provide data-ready indication. Insituations where multiple devices are present and\nDOUT/ DRDY must bemonitored, lower CSperiodically. Atthispoint, theDOUT/ DRDY pineither immediately\ngoes high toindicate that nonew data areavailable, orimmediately goes lowtoindicate that new data are\npresent intheConversion register andareavailable fortransfer. New data canbetransferred atanytime without\nconcern ofdata corruption. When atransmission starts, thecurrent result islocked intotheoutput shift register\nanddoes notchange until thecommunication completes. This system avoids anypossibility ofdata corruption.\n9.5.3 Serial Clock (SCLK)\nThe serial clock (SCLK) features aSchmitt-triggered input and isused toclock data onthe DIN and\nDOUT/ DRDY pins intoand outoftheADS1118. Even though theinput hashysteresis, TIrecommends keeping\nSCLK asclean aspossible toprevent glitches from accidentally shifting thedata. IfSCLK isheld lowfor28ms,\ntheserial interface resets and thenext SCLK pulse starts anew communication cycle. This time-out feature can\nbeused torecover communication when aserial interface transmission isinterrupted. When theserial interface\nisidle, hold SCLK low.\n9.5.4 Data Input (DIN)\nThe data input pin(DIN) isused along with SCLK tosend data totheADS1118. The device latches data onDIN\nontheSCLK falling edge. The ADS1118 never drives theDIN pin.\n9.5.5 Data Output andData Ready (DOUT/ DRDY)\nThe data output anddata ready pin(DOUT/ DRDY) isused with SCLK toread conversion and register data from\ntheADS1118. Data onDOUT/ DRDY areshifted outontheSCLK rising edge. DOUT/ DRDY isalso used to\nindicate that aconversion iscomplete and new data areavailable. This pintransitions lowwhen new data are\nready forretrieval. DOUT/ DRDY isalso able totrigger amicrocontroller tostart reading data from theADS1118.\nIncontinuous-conversion mode, DOUT/ DRDY transitions high again 8µsbefore thenext data ready signal\n(DOUT/ DRDY low) ifnodata areretrieved from thedevice. This transition isshown inFigure 38.Complete the\ndata transfer before DOUT/ DRDY returns high.\n(1) CSmay beheld low. IfCSislow, DOUT/ DRDY asserts lowindicating new data areavailable.\nFigure 38.DOUT/ DRDY Behavior Without Data Retrieval inContinuous Conversion Mode\nWhen CSishigh, DOUT/ DRDY isconfigured bydefault with aweak internal pullup resistor. This feature reduces\ntheriskofDOUT/ DRDY floating near midsupply and causing leakage current inthemaster device. Todisable\nthispullup resistor andplace thedevice intoahigh-impedance state, setthePULL_UP_EN bitto0intheConfig\nRegister .\n0x7FFF\nOutput□Code\n/c45FS /c188 0/c188 FS\nInput□Voltage□(AIN AIN ) /c45P N0x7FFE\n0x0001/c188\n0x0000\n0x80000xFFFF\n0x8001/c188\n/c45FS2/c45115\n215FS2/c45115\n215\n24ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedProgramming (continued)\n9.5.6 Data Format\nThe ADS1118 provides 16bitsofdata inbinary twos complement format. Apositive full-scale input produces an\noutput code of7FFFh andanegative full-scale input produces anoutput code of8000h. The output clips atthese\ncodes forsignals that exceed full-scale. Table 5summarizes theideal output codes fordifferent input signals.\nFigure 39shows code transitions versus input voltage.\n(1) Excludes theeffects ofnoise, INL, offset, andgain errors.Table 5.Input Signal versus Ideal Output Code\nINPUT SIGNAL, VIN\n(AIN P–AIN N)IDEAL OUTPUT CODE(1)\n≥+FS (215–1)/2157FFFh\n+FS/2150001h\n0 0\n–FS/215FFFFh\n≤–FS 8000h\nFigure 39.ADS1118 Code Transition Diagram\n9.5.7 Data Retrieval\nData iswritten toand read from theADS1118 inthesame manner forboth single-shot and continuous\nconversion modes, without having toissue anycommands. The operating mode fortheADS1118 isselected by\ntheMODE bitintheConfig register .\nSettheMODE bitto0toputthedevice incontinuous-conversion mode. Incontinuous-conversion mode, the\ndevice isconstantly starting new conversions even when CSishigh.\nSettheMODE bitto1forsingle-shot mode. Insingle-shot mode, anew conversion only starts bywriting a1to\ntheSSbit.\nThe conversion data arealways buffered, and retain thecurrent data until replaced bynew conversion data.\nTherefore, data can beread atany time without concern ofdata corruption. When DOUT/ DRDY asserts low,\nindicating that new conversion data are ready, theconversion data are read byshifting thedata outon\nDOUT/ DRDY. The MSB ofthedata (bit15)onDOUT/ DRDY isclocked outonthefirstSCLK rising edge. Atthe\nsame time thattheconversion result isclocked outofDOUT/ DRDY, new Config register data arelatched onDIN\nontheSCLK falling edge.\nThe ADS1118 also offers thepossibility ofdirect readback oftheConfig register settings inthesame data\ntransmission cycle. One complete data transmission cycle consists ofeither 32bits(when theConfig register\ndata readback isused) or16bits(only used when theCSlinecanbecontrolled andisnotpermanently tiedlow).\nCS\nSCLK\nDOUT/DRDY\nDINHi-Z1 9\nDATA MSB DATA LSB\nCONFIG MSB CONFIG LSB1 9\nDATA MSB DATA LSB\nCONFIG MSB CONFIG LSB\nCS(1)\nSCLK\nDOUT/DRDY\nDINHi-Z1 9 17 25\nDATA MSB DATA LSB CONFIG MSB CONFIG LSB\nCONFIG MSB CONFIG LSBNext Data Ready\nCS(1)\nSCLK\nDOUT/DRDY\nDINHi-Z1 9 17 25\nDATA MSB DATA LSB CONFIG MSB CONFIG LSB\nCONFIG MSB CONFIG LSB CONFIG MSB CONFIG LSBNext Data Ready\n25ADS1118\nwww.ti.com SBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated9.5.7.1 32-Bit Data Transmission Cycle\nThe data ina32-bit data transmission cycle consists offour bytes: twobytes fortheconversion result, and an\nadditional twobytes fortheConfig Register read back. The device always reads theMSB first.\nWrite thesame Config register setting twice during one transmission cycle asshown inFigure 40.Ifconvenient,\nwrite theConfig register setting once during thefirst half ofthetransmission cycle, and then hold theDIN pin\neither low(asshown inFigure 41)orhigh during thesecond halfofthecycle. Ifnoupdate totheConfig register\nisrequired, hold theDIN pineither loworhigh during theentire transmission cycle. The Config register setting\nwritten inthefirsttwobytes ofa32-bit transmission cycle isread back inthelasttwobytes ofthesame cycle.\n(1) CScan beheld lowiftheADS1118 does notshare theserial bus with another device. IfCSislow, DOUT/ DRDY\nasserts lowindicating new data areavailable.\nFigure 40.32-Bit Data Transmission Cycle With Config Register Readback\n(1) CScan beheld lowiftheADS1118 does notshare theserial bus with another device. IfCSislow, DOUT/ DRDY\nasserts lowindicating new data areavailable.\nFigure 41.32-Bit Data Transmission Cycle: DINHeld Low\n9.5.7.2 16-Bit Data Transmission Cycle\nIfConfig Register data arenotrequired tobereadback, theADS1118 conversion data canalso beclocked outin\nashort 16-bit data transmission cycle, asshown inFigure 42.Therefore, CSmust betaken high after the16th\nSCLK cycle. Taking CShigh resets theSPI interface. The next time CSistaken low, data transmission starts\nwith thecurrently buffered conversion result onthefirst SCLK rising edge. IfDOUT/ DRDY islowwhen data\nretrieval starts, theconversion buffer isalready updated with anew result. Otherwise, ifDOUT/ DRDY ishigh, the\nsame result from theprevious data transmission cycle isread.\nFigure 42.16-Bit Data Transmission Cycle\n26ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated9.6 Register Maps\nThe ADS1118 hastworegisters thatareaccessible through theSPIinterface. The Conversion Register contains\ntheresult ofthelastconversion. The Config Register allows theuser tochange theADS1118 operating modes\nandquery thestatus ofthedevices.\n9.6.1 Conversion Register [reset =0000h]\nThe 16-bit Conversion register contains theresult ofthelast conversion inbinary twos complement format.\nFollowing power up,theConversion register iscleared to0,andremains 0until thefirstconversion iscompleted.\nThe register format isshown inFigure 43.\nFigure 43.Conversion Register\n15 14 13 12 11 10 9 8\nD15 D14 D13 D12 D11 D10 D9 D8\nR-0h R-0h R-0h R-0h R-0h R-0h R-0h R-0h\n7 6 5 4 3 2 1 0\nD7 D6 D5 D4 D3 D2 D1 D0\nR-0h R-0h R-0h R-0h R-0h R-0h R-0h R-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6.Conversion Register Field Descriptions\nBit Field Type Reset Description\n15:0 D[15:0] R 0000h 16-bit conversion result\n9.6.2 Config Register [reset =058Bh]\nThe 16-bit Config register canbeused tocontrol theADS1118 operating mode, input selection, data rate, full-\nscale range, andtemperature sensor mode. The register format isshown inFigure 44.\nFigure 44.Config Register\n15 14 13 12 11 10 9 8\nSS MUX[2:0] PGA[2:0] MODE\nR/W-0h R/W-0h R/W-2h R/W-1h\n7 6 5 4 3 2 1 0\nDR[2:0] TS_MODE PULL_UP_EN NOP[1:0] Reserved\nR/W-4h R/W-0h R/W-1h R/W-1h R-1h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 7.Config Register Field Descriptions\nBit Field Type Reset Description\n15 SS R/W 0hSingle-shot conversion start\nThis bitisused tostart asingle conversion. SScanonly bewritten when in\npower-down state andhasnoeffect when aconversion isongoing.\nWhen writing:\n0=Noeffect\n1=Start asingle conversion (when inpower-down state)\nAlways reads back 0(default).\n14:12 MUX[2:0] R/W 0hInput multiplexer configuration\nThese bitsconfigure theinput multiplexer.\n000=AIN PisAIN0 andAIN NisAIN1 (default)\n001=AIN PisAIN0 andAIN NisAIN3\n010=AIN PisAIN1 andAIN NisAIN3\n011=AIN PisAIN2 andAIN NisAIN3\n100=AIN PisAIN0 andAIN NisGND\n101=AIN PisAIN1 andAIN NisGND\n110=AIN PisAIN2 andAIN NisGND\n111=AIN PisAIN3 andAIN NisGND\n27ADS1118\nwww.ti.com SBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedTable 7.Config Register Field Descriptions (continued)\nBit Field Type Reset Description\n(1) This parameter expresses thefull-scale range oftheADC scaling. Nomore than VDD +0.3Vmust beapplied tothisdevice.11:9 PGA[2:0] R/W 2hProgrammable gain amplifier configuration\nThese bitsconfigure theprogrammable gain amplifier.\n000=FSR is±6.144 V(1)\n001=FSR is±4.096 V(1)\n010=FSR is±2.048 V(default)\n011=FSR is±1.024 V\n100=FSR is±0.512 V\n101=FSR is±0.256 V\n110=FSR is±0.256 V\n111=FSR is±0.256 V\n8 MODE R/W 1hDevice operating mode\nThis bitcontrols theADS1118 operating mode.\n0=Continuous conversion mode\n1=Power-down andsingle-shot mode (default)\n7:5 DR[2:0] R/W 4hData rate\nThese bitscontrol thedata rate setting.\n000=8SPS\n001=16SPS\n010=32SPS\n011=64SPS\n100=128SPS (default)\n101=250SPS\n110=475SPS\n111=860SPS\n4 TS_MODE R/W 0hTemperature sensor mode\nThis bitconfigures theADC toconvert temperature orinput signals.\n0=ADC mode (default)\n1=Temperature sensor mode\n3 PULL_UP_EN R/W 1hPullup enable\nThis bitenables aweak internal pullup resistor ontheDOUT/ DRDY pinonly\nwhen CSishigh. When enabled, aninternal 400-kΩresistor connects thebus\nlinetosupply. When disabled, theDOUT/ DRDY pinfloats.\n0=Pullup resistor disabled onDOUT/ DRDY pin\n1=Pullup resistor enabled onDOUT/ DRDY pin(default)\n2:1 NOP[1:0] R/W 1hNooperation\nThe NOP[1:0] bitscontrol whether data arewritten totheConfig register ornot.\nFordata tobewritten totheConfig register, theNOP[1:0] bitsmust be\'01\'. Any\nother value results inaNOP command. DIN canbeheld high orlowduring SCLK\npulses without data being written totheConfig register.\n00=Invalid data, donotupdate thecontents oftheConfig register\n01=Valid data, update theConfig register (default)\n10=Invalid data, donotupdate thecontents oftheConfig register\n11=Invalid data, donotupdate thecontents oftheConfig register\n0 Reserved R 1hReserved\nWriting either 0or1tothisbithasnoeffect.\nAlways reads back 1.\n0.1 µFVDD\nDINDOUT\nCSMicrocontroller or\nMicroprocessor\nwith SPI Port\n510\n1\n2\n3\n4SCLK\nCS\nGND\nAIN0\nAIN1DIN\n9\n8\n7\n6DOUT/ DRDY\nVDD\nAIN3\nAIN2Device\nInputs Selected\nfrom Configuration\nRegisterSCLK50/c8750/c87\n50/c87\n50/c87\n28ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\nThe ADS1118 isaprecision, 16-bitΔΣADC thatoffers many integrated features toease themeasurement ofthe\nmost common sensor types including various type oftemperature and bridge sensors. The following sections\ngive example circuits andsuggestions forusing theADS1118 invarious situations .\n10.1.1 Serial Interface Connections\nThe principle serial interface connections fortheADS1118 areshown inFigure 45.\nFigure 45.Typical Connections oftheADS1118\nMost microcontroller SPI peripherals can operate with theADS1118. The interface operates inSPI mode 1\nwhere CPOL =0and CPHA =1.InSPI mode 1,SCLK idles lowand data arelaunched orchanged only on\nSCLK rising edges; data arelatched orread bythemaster and slave onSCLK falling edges. Details oftheSPI\ncommunication protocol employed bytheADS1118 can befound intheTiming Requirements: Serial Interface\nsection.\nItisagood practice toplace 50-Ωresistors intheseries path toeach ofthedigital pins toprovide some short\ncircuit protection. Care must betaken tostillmeet allSPI timing requirements because these additional series\nresistors along with thebusparasitic capacitances present onthedigital signal lines could slew thesignals.\nThe fully-differential input oftheADS1118 isideal forconnecting todifferential sources (such asthermocouples\nand thermistors) with amoderately lowsource impedance. Although theADS1118 can read fully-differential\nsignals, thedevice cannot accept negative voltages oneither ofitsinputs because ofESD protection diodes on\neach pin. When aninput exceeds supply ordrops below ground, these diodes turn ontoprevent any ESD\ndamage tothedevice.\n10.1.2 GPIO Ports forCommunication\nMost microcontrollers have programmable input/output (I/O) pins that canbesetinsoftware toactasinputs or\noutputs. IfanSPI controller isnotavailable, theADS1118 can beconnected toGPIO pins and theSPI bus\nprotocol can besimulated. Using GPIO pins togenerate theSPI interface only requires that thepins be\nconfigured aspush orpullinputs oroutputs. Furthermore, iftheSCLK lineisheld lowformore than 28ms,the\ncommunication times out. This condition means that theGPIO ports must becapable ofproviding SCLK pulses\nwith nomore than 28msbetween pulses.\nMagnitude\nf(MOD)/2 f(MOD) Output\nData RateFrequencyExternal\nAntialiasing Filter\nRoll-OffMagnitude\nf(MOD)/2 f(MOD) Output\nData RateFrequencyDigital FilterMagnitude\nf(MOD)/2 f(MOD) Output\nData RateFrequencySensor\nSignal\nUnwanted \nSignalsUnwanted \nSignals\nAliasing of \nUnwanted Signals\n29ADS1118\nwww.ti.com SBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedApplication Information (continued)\n10.1.3 Analog Input Filtering\nAnalog input filtering serves twopurposes: first, tolimit theeffect ofaliasing during thesampling process and\nsecond, toreduce external noise from being apart ofthemeasurement.\nAswith anysampled system, aliasing canoccur ifproper antialias filtering isnotinplace. Aliasing occurs when\nfrequency components arepresent intheinput signal that arehigher than half thesampling frequency ofthe\nADC (also known astheNyquist frequency ).These frequency components foldback and show upintheactual\nfrequency band ofinterest below half thesampling frequency. The filter response ofthedigital filter repeats at\nmultiples ofthesampling frequency, also known asthemodulator frequency (f(MOD) ),asshown inFigure 46.\nSignals ornoise uptoafrequency where thefilter response repeats areattenuated toacertain amount bythe\ndigital filter depending onthefilter architecture. Any frequency components present intheinput signal around the\nmodulator frequency ormultiples thereof arenotattenuated and alias back into theband ofinterest, unless\nattenuated byanexternal analog filter.\nFigure 46.Effect ofAliasing\nMany sensor signals areinherently bandlimited; forexample, theoutput ofathermocouple hasalimited rate of\nchange. Inthiscase, thesensor signal does notalias back intothepass-band when using aΔΣADC. However,\nany noise pick-up along thesensor wiring ortheapplication circuitry can potentially alias into thepass-band.\nPower line-cycle frequency andharmonics areonecommon noise source. External noise canalso begenerated\nfrom electromagnetic interference (EMI) orradio frequency interference (RFI) sources, such asnearby motors\nand cellular phones. Another noise source typically exists ontheprinted-circuit-board (PCB) itself intheform of\nclocks and other digital signals. Analog input filtering helps remove unwanted signals from affecting the\nmeasurement result.\n0.1 µFVDD\n510\n1\n2\n3\n4SCLK\nCS\nGND\nAIN0\nAIN1DIN\n9\n8\n7\n6DOUT/ DRDY\nVDD\nAIN3\nAIN2Device\nInputs Selected\nfrom Configuration\nRegister\n30ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedApplication Information (continued)\nAfirst-order resistor-capacitor (RC) filter is(inmost cases) sufficient toeither totally eliminate aliasing, orto\nreduce theeffect ofaliasing toalevel within thenoise floor ofthesensor. Ideally, anysignal beyond f(MOD) /2is\nattenuated toalevel below thenoise floor oftheADC. The digital filter oftheADS1118 attenuates signals toa\ncertain degree, asshown inFigure 34.Inaddition, noise components areusually smaller inmagnitude than the\nactual sensor signal. Therefore, using afirst-order RCfilter with acutoff frequency setattheoutput data rate or\n10xhigher isgenerally agood starting point forasystem design.\n10.1.4 Single-Ended Inputs\nAlthough theADS1118 hastwodifferential inputs, thedevice canmeasure four single-ended signals. Figure 47\nshows asingle-ended connection scheme. The ADS1118 isconfigured forsingle-ended measurement by\nconfiguring theMUX tomeasure each channel with respect toground. Data arethen read outofoneinput based\nontheselection intheConfig Register .The single-ended signal canrange from 0Vuptopositive supply or+FS,\nwhichever islower. Negative voltages cannot beapplied tothiscircuit because theADS1118 can only accept\npositive voltages with respect toground. The ADS1118 does notlose linearity within theinput range.\nThe ADS1118 offers adifferential input voltage range of±FS. The single-ended circuit shown inFigure 47\nhowever only uses thepositive halfoftheADS1118 FSinput voltage range because differentially negative inputs\narenotproduced. Because only half oftheFSrange isused, one bitofresolution islost. Foroptimal noise\nperformance, TIrecommends using differential configurations whenever possible. Differential configurations\nmaximize thedynamic range oftheADC andprovide strong attenuation ofcommon-mode noise.\nNOTE: Digital pinconnections omitted forclarity.\nFigure 47.Measuring Single-Ended Inputs\nThe ADS1118 isalso designed toallow AIN3 toserve asacommon point formeasurements byadjusting the\nmux configuration. AIN0, AIN1, and AIN2 can allbemeasured with respect toAIN3. Inthisconfiguration the\nADS1118 can operate with inputs where AIN3 serves asthecommon point. This ability improves theusable\nrange over thesingle-ended configuration because negative differential voltages areallowed when GND <V(AIN3)\n<VDD; however, common-mode noise attenuation isnotoffered.\n9\n8\n7\n61\n2\n3\n410\n5SCLK\nDIN\nDOUT\nCS1\nCS2DIN\nDOUT/DRDY\nVDD\nAIN3\nAIN2\nAIN1AIN0GNDCSSCLK\n9\n8\n7\n61\n2\n3\n410\n5DIN\nDOUT/DRDY\nVDD\nAIN3\nAIN2\nAIN1AIN0GNDCSSCLKDevice\nDeviceMicrocontroller or\nMicroprocessor\n50/c87\n50/c87\n50/c87\n50/c87\n50/c87\n31ADS1118\nwww.ti.com SBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedApplication Information (continued)\n10.1.5 Connecting Multiple Devices\nWhen connecting multiple ADS1118 devices toasingle SPI bus, SCLK, DIN, and DOUT/ DRDY can besafely\nshared byusing adedicated chip-select (CS) foreach SPI-enabled device. Bydefault, when CSgoes high for\ntheADS1118, DOUT/ DRDY ispulled uptoVDD byaweak pullup resistor. This feature isintended toprevent\nDOUT/ DRDY from floating near mid-rail and causing excess current leakage onamicrocontroller input. Ifthe\nPULL_UP_EN bitintheConfig Register issetto0,theDOUT/ DRDY pinenters a3-state mode when CS\ntransitions high. The ADS1118 cannot issue adata ready pulse onDOUT/ DRDY when CSishigh. Toevaluate\nwhen anew conversion isready from theADS1118 when using multiple devices, themaster can periodically\ndrop CStotheADS1118. When CSgoes low, theDOUT/ DRDY pinimmediately drives either high orlow. Ifthe\nDOUT/ DRDY linedrives lowonalowCS, new data arecurrently available forclocking outatany time. Ifthe\nDOUT/ DRDY line drives high, nonew data areavailable and theADS1118 returns thelast read conversion\nresult. Valid data can beretrieved from theADS1118 atanytime without concern ofdata corruption. Ifanew\nconversion becomes available during data transmission, thatconversion isnotavailable forreadback until anew\nSPItransmission isinitiated.\nNOTE: Power andinput connections omitted forclarity.\nFigure 48.Connecting Multiple ADS1118s\nINITIALIZE POWER DOWN DATA CAPTURE\nYES\nConﬁgure microcontroller SPI interface to SPI\nmode 1 (CPOL = 0, CPHA = 1);\nIf the       pin is not tied low permanently, CS\nconﬁgure the microcontroller GPIO connected\nto       as an output;CS\nConﬁgure the microcontroller GPIO connected\nto the pin as a falling edge triggered DRDY\ninterrupt input;\nSet       to the device low;CS\nWrite the conﬁg register to set the device to\nFSR = ±0.512 V, continuous conversion\nmode, data rate = 64 SPS\nClear       to high to reset the serial interface CSPower-up; Wait for supplies to settle to\nnominal to ensure power-up reset is complete;\nWait for 50 µs\nTake       low CS\nRead out conversion result\nand clear CS to high beforeNO\nDelay for minimum t d(CSSC)Take       low CS\nSet MODE bit in conﬁg register to \'1\'\nto enter power-down and single-shot\nmode\nClear       to high CSWait for DOUT/\nDRDY to transition\nlow\nDelay for minimum t d(CSSC)Delay for minimum t d(CSSC)\nDOUT/ goes low again DRDY\n32ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedApplication Information (continued)\n10.1.6 Pseudo Code Example\nThe flow chart inFigure 49shows apseudo code sequence with therequired steps tosetupcommunication\nbetween thedevice and amicrocontroller totake subsequent readings from theADS1118. Asanexample, the\ndefault Config Register settings arechanged tosetupthedevice inFSR =±0.512 V,continuous conversion\nmode and64-SPS data rate.\nFigure 49.Pseudo Code Example Flow Chart\nDigital Filter\nand\nInterface\nOscillatorVoltage Reference\nTemperature\nSensorMux PGA16-bit\nû\x08\x03ADC±256-mV FSRAIN0\nAIN1\nSCLK\nCSVDD\nGNDDOUT/DRDY\nDINADS1118\nGNDGND0.1 \x1dF\nAIN2\nAIN3GND3.3 V\nRPU\n1 M\rCCMA\n0.1 \x1dFRDIFFA\n500 \r\nRPD\n1 M\rCCMB\n0.1 \x1dFRDIFFB\n500 \r1 \x1dF\nGND3.3 V\nRPU\n1 M\rCCMA\n0.1 \x1dFRDIFFA\n500 \r\nRPD\n1 M\rCCMB\n0.1 \x1dFRDIFFB\n500 \r1 \x1dF3.3 V\n33ADS1118\nwww.ti.com SBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated10.2 Typical Application\nFigure 50shows thebasic connections foranindependent, two-channel thermocouple measurement system\nwhen using theinternal high-precision temperature sensor forcold-junction compensation. Apart from the\nthermocouples, theonly external circuitry required arebiasing resistors, firstorder low-pass, anti-aliasing filters,\nandapower supply decoupling capacitor.\nFigure 50.Two-Channel Thermocouple Measurement System\n10.2.1 Design Requirements\nTable 8shows thedesign parameters forthisapplication.\n(1) With offset calibration, andnogain calibration. Measurement does notaccount forthermocouple\ninaccuracy.Table 8.Design Parameters\nDESIGN PARAMETER VALUE\nSupply voltage 3.3V\nReference voltage Internal\nUpdate rate ≥100readings persecond\nThermocouple type K\nTemperature measurement range –200°Cto+1250 °C\nMeasurement accuracy atTA=25°C(1)±0.7°C\n10.2.2 Detailed Design Procedure\nThe biasing resistors (RPUandRPD)serve twopurposes. The firstpurpose istosetthecommon-mode voltage of\nthethermocouple towithin thespecified voltage range ofthedevice. The second purpose istooffer aweak\npullup and pulldown todetect anopen thermocouple lead. When one ofthethermocouple leads fails open, the\npositive input willbepulled toVDD andthenegative input willbepulled toGND. The ADC consequently reads a\nfull-scale value, which isoutside thenormal measurement range ofthethermocouple voltage, toindicate this\nfailure condition. When choosing thevalues ofthebiasing resistors, care must betaken sothat thebiasing\ncurrent does notdegrade measurement accuracy. The biasing current flows through thethermocouple and can\ncause self-heating and additional voltage drops across thethermocouple leads. Typical values forthebiasing\nresistors range from 1MΩto50MΩ.\n34ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedAlthough thedevice digital filter attenuates high-frequency components ofnoise, TIrecommends providing afirst-\norder, passive RCfilter attheinputs tofurther improve performance. The differential RCfilter formed byRDIFFA ,\nRDIFFB ,andthedifferential capacitor CDIFFoffers acutoff frequency thatiscalculated using Equation 5.While the\ndigital filter oftheADS1118 strongly attenuates high-frequency components ofnoise, TIrecommends toprovide\nafirst-order, passive RCfilter tofurther suppress high-frequency noise and avoid aliasing. Care must betaken\nwhen choosing thefilter resistor values because theinput currents flowing into and outofthedevice cause a\nvoltage drop across theresistors. This voltage drop shows upasanadditional offset error attheADC inputs. TI\nrecommends limiting thefilter resistor values tobelow 1kΩ.\nfC=1/[2π·(RDIFFA +RDIFFB)·CDIFF] (5)\nTwo common-mode filter capacitors (CCMA and CCMB)arealso added tooffer attenuation ofhigh-frequency,\ncommon-mode noise components. TIrecommends that thedifferential capacitor CDIFFbeatleast anorder of\nmagnitude (10x) larger than these common-mode capacitors because mismatches inthe common-mode\ncapacitors canconvert common-mode noise intodifferential noise.\nThe highest measurement resolution isachieved when thelargest potential input signal isslightly lower than the\nFSR ofthe ADC. From the design requirement, the maximum thermocouple voltage (VTC)occurs ata\nthermocouple temperature (TTC)of1250 °C.Atthis temperature, VTC=50.644 mV, asdefined inthetables\npublished bytheNational Institute ofStandards and Technology (NIST) using acold-junction temperature (TCJ)\nof0°C.Athermocouple produces anoutput voltage thatisproportional tothetemperature difference between the\nthermocouple tipand thecold junction. Ifthecold junction isatatemperature below 0°C,thethermocouple\nproduces avoltage larger than 50.644 mV. The isothermal block area isconstrained bythe operating\ntemperature range ofthedevice. Therefore, theisothermal block temperature islimited to–40°C.AK-type\nthermocouple atTTC=1250 °Cproduces anoutput voltage ofVTC=50.644 mV–(–1.527 mV) =52.171 mV\nwhen referenced toacold-junction temperature ofTCJ=–40°C.The device offers afull-scale range of±0.256 V\nandthatiswhat isused inthisapplication example.\nThe device integrates ahigh-precision temperature sensor that canbeused tomeasure thetemperature ofthe\ncold junction. The temperature sensor mode isenabled bysetting bitTS_MODE =1intheConfig register .The\naccuracy oftheoverall temperature sensor depends onhow accurately theADS1118 can measure thecold\njunction, and hence, careful component placement and PCB layout considerations must beemployed for\ndesigning anaccurate thermocouple system. The ADS1118 Evaluation Module provides agood starting point\nand offers anexample toachieve good cold-junction compensation performance. The ADS1118 Evaluation\nModule uses thesame schematic asshown inFigure 50,except with only onethermocouple channel connected.\nRefer totheapplication note, Precision Thermocouple Measurement With theADS1118 ,SBAA189 ,fordetails on\nhow tooptimize your component placement andlayout toachieve good cold-junction compensation performance.\nThe calculation procedure toachieve cold-junction compensation canbedone inseveral ways. Atypical way is\ntointerleave readings between thethermocouple inputs andthetemperature sensor. That is,acquire oneon-chip\ntemperature result, TCJ,forevery thermocouple ADC voltage measured, VTC.Toaccount forthecold junction,\nfirst convert thetemperature sensor reading within theADS1118 toavoltage (VCJ)that isproportional tothe\nthermocouple currently being used. This process isgenerally accomplished byperforming areverse lookup on\nthetable used forthethermocouple voltage-to-temperature conversion. Adding these two voltages yields the\nthermocouple-compensated voltage (VActual),where VActual =VCJ+VTC.VActual isthen converted toatemperature\n(TActual)using thesame NIST lookup table. Ablock diagram showing thisprocess isgiven inFigure 51.Refer to\nthe application note, Precision Thermocouple Measurement With theADS1118 ,SBAA189 ,foradetailed\nexplanation ofthismethod.\nThermocouple Voltage (mV)Measurement Error (mV)\n-10 0 10 20 30 40 50 60-0.01-0.00500.0050.01\nTemperature ( qC)Measurement Error ( qC)\n-200 0 200 400 600 800 1000 1200 1400-0.6-0.4-0.200.20.40.6\nThermocouple \nVoltage \nOn-chip \nTemperature   \x08 T Æ V V Æ T ResultDevice MCU\nVTC\nTCJ VCJ VActualTActual\n35ADS1118\nwww.ti.com SBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedFigure 51.Software Flow Block Diagram\nFigure 52and Figure 53show themeasurement results. The measurements aretaken atTA=TCJ=25°C.A\nsystem offset calibration isperformed atTTC=25°Cthat equates toVTC=0Vwhen TCJ=25°C.Nogain\ncalibration was performed during themeasurements. The data inFigure 52aretaken using aprecision voltage\nsource astheinput signal instead ofathermocouple. The solid black line inFigure 53istherespective\ntemperature measurement error and iscalculated from thedata inFigure 52using theNIST tables. The solid\nblack lineinFigure 53isthemeasurement error due totheADC gain and nonlinearity error. The dashed blue\nlines inFigure 53include theguard band forthetemperature sensor inaccuracy (±0.5°C),inaddition tothe\ndevice gain andnonlinearity error. Note thatthemeasurement results inFigure 52andFigure 53donotaccount\nforthethermocouple inaccuracy that must also beconsidered while designing athermocouple measurement\nsystem.\n10.2.3 Application Curves\nFigure 52.Voltage Measurement Error vsVTC Figure 53.Temperature Measurement Error vsTTC\n0.1 µFVDD\n510\n1\n2\n3\n4SCLK\nCS\nGND\nAIN0\nAIN1DIN\n9\n8\n7\n6DOUT/ DRDY\nVDD\nAIN3\nAIN2Device\n36ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated11Power Supply Recommendations\nThe device requires asingle power supply, VDD, topower both theanalog anddigital circuitry ofthedevice.\n11.1 Power-Supply Sequencing\nWait approximately 50µsafter VDD isstabilized before communicating with thedevice toallow thepower-up\nreset process tocomplete.\n11.2 Power-Supply Decoupling\nGood power-supply decoupling isimportant toachieve optimum performance. VDD must bedecoupled with at\nleast a0.1-µFcapacitor, asshown inFigure 54.The 0.1-μFbypass capacitor supplies themomentary bursts of\nextra current required from thesupply when theADS1118 isconverting. Place thebypass capacitor asclose to\nthepower-supply pinofthedevice aspossible using low-impedance connections. TIrecommends using multi-\nlayer ceramic chip capacitors (MLCCs) that offer lowequivalent series resistance (ESR) and inductance (ESL)\ncharacteristics forpower-supply decoupling purposes. Forvery sensitive systems, orforsystems inharsh noise\nenvironments, avoiding theuseofvias forconnecting thecapacitors tothedevice pins may offer superior noise\nimmunity. The useofmultiple vias inparallel lowers theoverall inductance and isbeneficial forconnections to\nground planes.\nFigure 54.Power Supply Decoupling\nDevice MicrocontrollerSignal\nConditioning\n(RC Filters\nand\nAmplifiers)Supply\nGeneration\nConnector\nor AntennaGround Fill or\nGround Plane\nOptional: SplitGround CutGround Fill or\nGround Plane\nOptional: SplitGround CutInterface\nTransceiver\nGround Fill or\nGround PlaneGround Fill or\nGround Plane\n37ADS1118\nwww.ti.com SBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated12Layout\n12.1 Layout Guidelines\nTIrecommends employing best design practices when laying outaprinted-circuit-board (PCB) forboth analog\nand digital components. This recommendation generally means that thelayout separates analog components\n[such asADCs, amplifiers, references, digital-to-analog converters (DACs), and analog MUXs] from digital\ncomponents [such asmicrocontrollers, complex programmable logic devices (CPLDs), field-programmable gate\narrays (FPGAs), radio frequency (RF) transceivers, universal serial bus (USB) transceivers, and switching\nregulators]. Anexample ofgood component placement isshown inFigure 55.Although Figure 55provides a\ngood example ofcomponent placement, thebest placement foreach application isunique tothegeometries,\ncomponents, andPCB fabrication capabilities employed. That is,there isnosingle layout thatisperfect forevery\ndesign andcareful consideration must always beused when designing with anyanalog component.\nFigure 55.System Component Placement\nThe useofsplit analog and digital ground planes isnotnecessary forimproved noise performance (although for\nthermal isolation thisoption isaworthwhile consideration). However, theuseofasolid ground plane orground\nfillinPCB areas with nocomponents isessential foroptimum performance. Ifthesystem being used employs a\nsplit digital andanalog ground plane, TIgenerally recommends thattheground planes beconnected together as\nclose tothedevice aspossible. Atwo-layer board ispossible using common grounds forboth analog and digital\ngrounds. Additional layers canbeadded tosimplify PCB trace routing. Ground fillmay also reduce EMI and RFI\nissues.\nTIalso strongly recommends that digital components, especially RFportions, bekept asfaraspractically\npossible from analog circuitry inagiven system. Additionally, minimize thedistance thatdigital control traces run\nthrough analog areas and avoid placing these traces near sensitive analog components. Digital return currents\nusually flow through aground path thatisasclose tothedigital path aspossible. Ifasolid ground connection to\naplane isnotavailable, these currents may findpaths back tothesource thatinterfere with analog performance.\nThe implications that layout has onthetemperature-sensing functions aremuch more significant than forADC\nfunctions.\nSupply pins must bebypassed toground with alow-ESR ceramic capacitor. The optimum placement ofthe\nbypass capacitors isasclose aspossible tothesupply pins. The ground-side connections ofthebypass\ncapacitors must below-impedance connections foroptimum performance. The supply current flows through the\nbypass capacitor terminal firstandthen tothesupply pintomake thebypassing most effective.\nAnalog inputs with differential connections must have acapacitor placed differentially across theinputs. The\ndifferential capacitors must beofhigh quality. The best ceramic chip capacitors areC0G (NPO), which have\nstable properties andlownoise characteristics. Thermally isolate acopper region around thethermocouple input\nconnections tocreate athermally-stable cold junction. Obtaining acceptable performance with alternate layout\nschemes ispossible aslong astheabove guidelines arefollowed.\nSCLK\nCS\nAIN0DOUT/\nDRDY\nVDD\nAIN3\nAIN2SCLK\nCS\nDIN\nVDD\nDevice\nAIN3 AIN0\nAIN1GND\nAIN2AIN1DIN\nDOUT/DRDY\n1\n2\n3\n410\n9\n8\n7\n6 5\nSCLK\nCS\nDIN\nDOUT/DRDYVias connect to either the bottom layer or\nan internal plane. The bottom layer or\ninternal plane are dedicated GND planes\nSCLK\nCS\nAIN0\nAIN1DIN DOUT/\nDRDY\nVDD\nAIN3\nAIN21\nGNDDevice\nAIN3\nAIN2VDDAIN0 AIN110\n9 1\n2\n3\n4\n5678\n38ADS1118\nSBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated12.2 Layout Example\nFigure 56.X2QFN Package\nFigure 57.VSSOP Package\n39ADS1118\nwww.ti.com SBAS457F –OCTOBER 2010 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1118Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated13Device andDocumentation Support\n13.1 Documentation Support\n13.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•Texas Instruments, Precision Thermocouple Measurement with theADS1118 application report\n•Texas Instruments, ADS1118EVM User Guide andSoftware Tutorial user guide\n•Texas Instruments, 430BOOST-ADS1118 Booster Pack user\'guide\n•Texas Instruments, ADS1118 Boosterpack quick start\n•Texas Instruments, AGlossary ofAnalog-to-Digital Specifications and Performance Characteristics\napplication report\n13.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n13.3 Community Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n13.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nSPIisatrademark ofMotorola.\nAllother trademarks aretheproperty oftheir respective owners.\n13.5 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n13.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 25-Aug-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nADS1118IDGSR ACTIVE VSSOP DGS 102500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BBEI\nADS1118IDGST ACTIVE VSSOP DGS 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BBEI\nADS1118IRUGR ACTIVE X2QFN RUG 103000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDQ\nADS1118IRUGT ACTIVE X2QFN RUG 10250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDQ\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 25-Aug-2021\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF ADS1118 :\n•Automotive : ADS1118-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nADS1118IDGSR VSSOP DGS 102500 330.0 12.4 5.33.31.38.012.0 Q1\nADS1118IDGST VSSOP DGS 10250 180.0 12.4 5.33.31.38.012.0 Q1\nADS1118IRUGR X2QFN RUG 103000 179.0 8.41.752.250.654.08.0 Q1\nADS1118IRUGT X2QFN RUG 10250 179.0 8.41.752.250.654.08.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 26-Aug-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nADS1118IDGSR VSSOP DGS 102500 367.0 367.0 38.0\nADS1118IDGST VSSOP DGS 10250 213.0 191.0 35.0\nADS1118IRUGR X2QFN RUG 103000 200.0 183.0 25.0\nADS1118IRUGT X2QFN RUG 10250 200.0 183.0 25.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 26-Aug-2021\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n TYP5.05\n4.75\n1.1 MAX8X 0.5\n10X 0.270.172X\n2\n0.150.05 TYP0.230.13\n0- 80.25\nGAGE PLANE\n0.70.4A\nNOTE 33.12.9\nB\nNOTE 43.12.9\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187, variation BA.\n 110\n0.1 CA B65PIN 1 ID\nAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  3.200\nwww.ti.comEXAMPLE BOARD LAYOUT\n(4.4)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND10X (1.45)\n10X (0.3)\n8X (0.5)(R )\nTYP0.05\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:10X1\n5 610\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(4.4)8X (0.5)10X (0.3)10X (1.45)\n(R ) TYP0.05\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n5 610\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:10X\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE\nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”\nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY\nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD\nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate\nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable\nstandards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you\npermission to use these resources only for development of an application that uses the TI products described in the resource. Other\nreproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party\nintellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,\ncosts, losses, and liabilities arising out of your use of these resources.\nTI’s products are provided subject to TI’s Terms of Sale ( https:www.ti.com/legal/termsofsale.html ) or other applicable terms available either\non ti.com  or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s\napplicable warranties or warranty disclaimers for TI products. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ADS1118IDGSR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (VDD): 2V to 5.5V
  - Absolute Maximum Ratings: VDD to GND: -0.3V to 7V

- **Current Ratings:**
  - Continuous Mode: 150μA (typical)
  - Power Down Mode: 0.5μA to 2μA (typical)

- **Power Consumption:**
  - Power Dissipation: 
    - VDD = 5V: 0.9 mW
    - VDD = 3.3V: 0.5 mW
    - VDD = 2V: 0.3 mW

- **Operating Temperature Range:**
  - -40°C to +125°C

- **Package Type:**
  - Available in VSSOP (DGS) and X2QFN (RUG) packages.

- **Special Features:**
  - Integrated 16-bit delta-sigma ADC
  - Programmable Gain Amplifier (PGA)
  - Internal voltage reference
  - Integrated temperature sensor with ±0.5°C accuracy (0°C to 70°C)
  - SPI-compatible interface
  - Supports both continuous and single-shot conversion modes

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

**Description:**
The ADS1118 is a precision, low-power, 16-bit analog-to-digital converter (ADC) designed for sensor measurement applications. It integrates a programmable gain amplifier (PGA), an internal voltage reference, an oscillator, and a high-accuracy temperature sensor. The device is optimized for low power consumption and small size, making it suitable for portable and space-constrained applications.

**Typical Applications:**
- **Temperature Measurement:**
  - Thermocouple and thermistor measurements
  - Cold-junction compensation for thermocouples
- **Portable Instrumentation:**
  - Data acquisition systems
  - Battery-operated devices
- **Factory Automation and Process Controls:**
  - Industrial sensors and monitoring systems
- **Medical Devices:**
  - Patient monitoring systems
  - Diagnostic equipment

The ADS1118 is particularly useful in applications where high precision and low power consumption are critical, such as in battery-operated devices and portable instrumentation. Its integrated features reduce the need for external components, simplifying design and reducing overall system cost.