spawn su - root
Last login: Mon Apr  3 14:18:32 CST 2023 from 10.67.121.89 on pts/3
kroot@localhost:~\[root@localhost ~]# cd /home/automation_scripts/l1_mrc/timer;source ./timerenv.shh;cd  /home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l11/; ./l1.sh -e
----------------common config-----------------
-----------oran.conf------------------
-----------timer.conf------------------
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
------------env--------------
WORK_DIR=/home/flexran_src
RTE_SDK=/home/flexran_src/networking.wireless.flexran.wireless-dpdk-ae
FLEXRAN_L1_SW=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw
WIRELESS_SDK=/home/flexran_src/networking.wireless.flexran.wireless-sdk
RTE_TARGET=x86_64-native-linuxapp-icx
WIRELESS_SDK_TARGET_ISA=spr
RPE_DIR=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/libs/ferrybridge
ROE_DIR=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/libs/roe
CPA_DIR=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/libs/cpa
XRAN_DIR=/home/flexran_src/networking.wireless.flexran.flexran-xran
DIR_WIRELESS_SDK_ROOT=/home/flexran_src/networking.wireless.flexran.wireless-sdk
DIR_WIRELESS_FW=/home/flexran_src/networking.wireless.flexran.wireless-convergence-l1/framework
DIR_WIRELESS_TEST_4G=/home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test
DIR_WIRELESS_TEST_5G=/home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test
SDK_BUILD=build-spr-icx
DIR_WIRELESS_SDK=/home/flexran_src/networking.wireless.flexran.wireless-sdk/build-spr-icx
FLEXRAN_SDK=/home/flexran_src/networking.wireless.flexran.wireless-sdk/build-spr-icx/install
DIR_WIRELESS_TABLE_5G=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table
GTEST_ROOT=/opt/gtest/gtest-1.7.0
RTE_SDK_KMOD=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/../dpdk-kmods
 
:: initializing oneAPI environment ...
   -bash: BASH_VERSION = 4.4.20(1)-release
   args: Using "$@" for setvars.sh arguments: --include-intel-llvm --force
:: compiler -- latest
:: debugger -- latest
:: dev-utilities -- latest
:: dpcpp-ct -- latest
:: dpl -- latest
:: ipp -- latest
:: ippcp -- latest
:: ipp -- latest
:: mkl -- latest
:: tbb -- latest
:: oneAPI environment initialized ::
 
cmake at: /usr/bin/cmake
ORANISA=spr
WORK_DIR=/home/flexran_src
timer_test_cases=
case_dir=
sdk_results_dir=/home/flexran_src/MRC_RES/04-03-23-14-18/sdk_results
timer_results_dir=
ANALYSE_IP_FOLDER=
TIMER Mode
kernel.sched_rt_runtime_us = -1
kernel.shmmax = 2147483648
kernel.shmall = 2147483648
using configuration file phycfg_timer.xml
>> Running... taskset -c 0 ./l1app --cfgfile=phycfg_timer.xml
FlexRAN SDK bblib_layerdemapping_5gnr version #DIRTY#
FlexRAN SDK bblib_layermapping_5gnr version #DIRTY#
FlexRAN SDK bblib_cestimate_5gnr_version #DIRTY#
FlexRAN SDK bblib_pucch_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_llr_compact version #DIRTY#
FlexRAN SDK bblib_llr_demapping version #DIRTY#
FlexRAN SDK bblib_pdcch_remapping_5gnr_version version #DIRTY#
FlexRAN SDK bblib_reed_muller version #DIRTY#
FlexRAN SDK bblib_lte_modulation version #DIRTY#
FlexRAN SDK bblib_polar_decoder_5gnr version #DIRTY#
FlexRAN SDK bblib_polar_rate_dematching_5gnr version #DIRTY#
FlexRAN SDK bblib_PhaseNoise_5G version #DIRTY#
FlexRAN SDK bblib_mimo_mmse_detection_5gnr version #DIRTY#
FlexRAN SDK bblib_fd_correlation version #DIRTY#
FlexRAN SDK bblib_scramble_5gnr version #DIRTY#
FlexRAN SDK bblib_pucch_equ_5gnr version #DIRTY#
FlexRAN SDK bblib_ta_compensation_version_5gnr #DIRTY#
FlexRAN SDK bblib_polar_encoder_5gnr version #DIRTY#
FlexRAN SDK bblib_prach_5gnr version #DIRTY#
FlexRAN SDK bblib_fft_ifft version #DIRTY#
FlexRAN SDK bblib_pucch_5gnr version #DIRTY#
FlexRAN SDK bblib_common version #DIRTY#
FlexRAN SDK bblib_lte_crc version #DIRTY#
FlexRAN SDK bblib_lte_dft_idft version #DIRTY#
FlexRAN SDK bblib_irc_rnn_calculation_5gnr_version #DIRTY#
FlexRAN SDK bblib_mmse_irc_mimo_5gnr_version #DIRTY#
FlexRAN SDK bblib_srs_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_srs_edge_rb_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_srs_fft_cestimate_pre_5gnr version #DIRTY#
FlexRAN SDK bblib_zf_matrix_gen version #DIRTY#
FlexRAN SDK bblib_dftcodebook_weightgen version #DIRTY#
FlexRAN SDK bblib_dl_dftcodebook_weightgen version #DIRTY#
FlexRAN SDK bblib_pusch_focompensation_5gnr_version #DIRTY#
FlexRAN SDK bblib_fec_enc_byte_concat_soft version #DIRTY#
FlexRAN SDK bblib_zc_sequence_gen version #DIRTY#
xran_lib_compander_for_isa: 2
FlexRAN SDK bblib_lte_ldpc_decoder version #DIRTY#
FlexRAN SDK bblib_lte_ldpc_encoder version #DIRTY#
FlexRAN SDK bblib_lte_LDPC_ratematch version #DIRTY#
FlexRAN SDK bblib_lte_rate_dematching_5gnr version #DIRTY#
FlexRAN SDK bblib_lte_turbo version #DIRTY#
FlexRAN SDK bblib_lte_rate_matching version #DIRTY#
FlexRAN SDK bblib_srs_fft_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_mldts_process_5gnr version #DIRTY#
=========================
5GNR PHY Application     
=========================


--------------------------------------------------------
File[phycfg_timer.xml] Version: 23.03
--------------------------------------------------------
 --version=23.03
 --successiveNoApi=15
 --wls_sema_wake_up=1
 --wls_num_instances=1
 --wls_ul_queue_depth=48
 --wls_memory_align=0
 --wls_dev_name0=wls0
 --wls_cell_mapping0=0x1FFFFF
 --wlsMacMemorySize=0x3EA80000
 --wlsPhyMemorySize=0x18000000
 --CoreDumpEnable=0
 --dlIqLog=0
 --ulIqLog=0
 --phyMlog=1
 --phyStats=0
 --maxNumPhyStatsFiles=20
 --TimePathEnable=0
 --L1LogPath=./
 --dpdkFilePrefix=gnb0
 --dpdkMemorySize=6144
 --dpdkIovaMode=0
 --dpdkBasebandFecMode=1
 --dpdkBasebandDevice=0000:f7:00.1
 --tbModeEnable=0
 --radioEnable=0
 --PiplineSPR=0
 --PiplineSPRMode=1
 --PrecodingPowerBoost=0
 --agcTarget=8192
 --Rx0DbfsRadioPower=-3781794
 --PdschSymbolSplit=0
 --PdschOfdmSplitEnable=0
 --FecEncSplit=1
 --FecEncBypass=0
 --PdschDlWeightSplit=0
 --PuschUlWeightSplit=0
 --DLDFTBfWeightAlgoType=0
 --DLBfWeightGenGranularity=1
 --DLBfWeightGenOutGranularity=1
 --DLBfIsOverSample=0
 --DLRxAntHorizontalOverSample=1
 --DLRxAntVerticalOverSample=1
 --DLBeamSelectType=0
 --DLDFTMaxRBUsed=273
 --DLDFTBeamWeightNormType=0
 --DLDFTBFOutRemapVaild=0
 --DLDFTBFOutRemapTable=28, 24, 12, 8, 29, 25, 13, 9, 30, 26, 14, 10, 31, 27, 15, 11, 20, 16, 4, 0, 21, 17, 5, 1, 22, 18, 6, 2, 23, 19, 7, 3
 --ULDFTBfWeightAlgoType=0
 --ULBfWeightGenGranularity=1
 --ULBfWeightGenOutGranularity=0
 --RxAntVertical=1
 --RxAntHorizontal=1
 --RxAntPolarization=1
 --BeamWeightFixPointQ=13
 --BeamWeightSrsBypass=0
 --BeamWeightBypass=0
 --PuschDecompSplit=0
 --PuschChanEstSplit=0
 --PuschMmseSplit=0
 --PuschLlrRxSplit=0
 --FecDecEarlyTermDisable=0
 --FecDecNumIter=12
 --FecDecSplit=1
 --FecDecBypass=0
 --llrOutDecimalDigit=2
 --llrSaturatedBits=8
 --ULLdpcLlrComp=0
 --IrcEnableThreshold=-100
 --IrcDynamicFlag=0
 --PuschNoiseScale=2
 --CEInterpMethod=0
 --CEFocEnable=0
 --CEFocGranularity=768
 --PuschLinearInterpEnable=0
 --PuschLinearInterpGranularityAll=4
 --interpTable=0
 --DMRSPwrReportEna=0
 --EnableIrc=0
 --nEnableDelaySpreadEst=0
 --PucchSplit=0
 --PucchF0NoiseEstType=1
 --PucchF0MultiUeAlgo=1
 --PucchagcTarget=8192
 --PucchF234Decoder=0
 --SrsCeSplit=0
 --srsFftEnabled=0
 --srsFftSNRestMethod=1
 --srsFftSNRestCentralPartRs=1
 --srsFftTaylorWinFilter=2
 --SrsAgcEnabled=1
 --SrsAgcTarget=8192
 --SrsDftFillFullBand=0
 --SrsAgcMethodChoose=2
 --prachDetectThreshold=0
 --prachDetectFoCheck=0
 --prachThresholdMethod=0
 --prachDTWindowShift=0
 --prachThresholdSel=1
 --prachThrOffsetFactor=1122
 --prachMaxNcombine=-1
 --prachFFTSel=0
 --UrllcPuschFecSplit=0
 --UrllcBbdevIdEnd=0
 --phyStartStop=0
 --phyMemoryType=0
 --MlogSubframes=128
 --MlogCores=40
 --MlogSize=10000
 --systemThread=0, 0, 0
 --wlsNrtThread=0, 0, 0
 --timerThread=2, 96, 0
 --FpgaDriverCpuInfo=3, 96, 0
 --FrontHaulCpuInfo=3, 96, 0
 --radioDpdkMaster=2, 99, 0
 --phyStatsLogThread=0, 0, 2
 --BbuPoolSleepEnable=1
 --BbuPoolSleepPeriod=0
 --BbuPoolSuspendPeriod=0
 --BbuPoolThreadCorePriority=94
 --BbuPoolThreadCorePolicy=0
 --BbuPoolThreadDefault_0_63=0xF0
 --BbuPoolThreadDefault_64_127=0x0
 --BbuPoolThreadDefault_128_191=0x0
 --BbuPoolThreadDefault_192_255=0x0
 --BbuPoolThreadSrs_0_63=0x0
 --BbuPoolThreadSrs_64_127=0x0
 --BbuPoolThreadSrs_128_191=0x0
 --BbuPoolThreadSrs_192_255=0x0
 --BbuPoolThreadDlbeam_0_63=0x0
 --BbuPoolThreadDlbeam_64_127=0x0
 --BbuPoolThreadDlbeam_128_191=0x0
 --BbuPoolThreadDlbeam_192_255=0x0
 --BbuPoolThreadUrllc=0x100
 --eBbuPoolNumQueue=512, 512, 512, 512
 --eBbuPoolNumContext=1
 --eBbuPoolMaxContextFetch=1
 --eBbuPoolPrintFlag=0
 --eBbuPoolFecOnlyList=0
 --eBbuPoolNumNumaNode=1
 --eBbuPoolNumaNodeAffinityMask0=0x0
 --eBbuPoolNumaNodeAffinityMask1=0x0
 --eBbuPoolPowerSavingsEnable=0
 --eBbuPoolCollectPowerStats=0
 --eBbuPoolPowerSavingsMode=0
 --eBbuPoolPowerCoreMask=0x1000000010
 --eBbuPoolAiModelMMimo=table/ai_ml/massive_mimo_model.txt
 --eBbuPoolAiModelFdd=table/ai_ml/fdd_20mhz_model.txt
 --eBbuPoolNonStopMode=0
 --FrontHaulTimeAdvance=7450
 --nEthPorts=462607
 --nPhaseCompFlag=0
 --nFecFpgaVersionMu3=0x20010900
 --nFecFpgaVersionMu0_1=0x0423D420
 --nFhFpgaVersionMu3=0x8001000F
 --nFhFpgaVersionMu0_1=0x90010008
 --StreamStats=0
 --StreamIp=127.0.0.1
 --StreamPort=2000
 --nInfoTraceToolEn=0
 --nApisDlEn=1
 --nApisUlEn=1
 --nApisPdschPayloadEn=0
 --nApisPuschPayloadEn=0
 --nApisPrintEn=0
 --InfoTraceToolThread=1, 99, 0
 --nInfoTraceToolSocketIP=127.0.0.1
 --nInfoTraceToolSocketPort=10000
 --phytracelevelmodumask=0xE1FF
 --phytracesubmodumask0=0x1
 --phytracesubmodumask1=0x1
 --phytracesubmodumask2=0x1
 --phytracesubmodumask3=0x1
 --phytracesubmodumask4=0x1
 --phytracesubmodumask5=0x1
 --phytracesubmodumask6=0x1
 --phytracesubmodumask7=0x1
 --phytracesubmodumask8=0x1
 --TracelogThread=0, 0, 0
 --dliq_fscale=1.0
 --rru_workaround=0

not found in XML: param "wls_ul_enqueue_size" set to default value 0
nNumWlsInstances[1]
sWlsDevName[0]: wls0 nWlsCellMapping[0x00000000001fffff]
not found in XML: param "dbgPrintTime" set to default value 0
not found in XML: param "dlUlIOShared" set to default value 0
dpdkFilePrefix: gnb0
not found in XML: param "numSharedResource" set to default value 0
Setting FecEncSplit to 1 to run on HW accelerator
not found in XML: param "taFiltEnable" set to default value 0
not found in XML: param "deompSDKFlag" set to default value 0
not found in XML: param "ircEnable" set to default value 0
not found in XML: param "mmseDisable" set to default value 0
Setting FecDecSplit to 1 to run on HW accelerator
not found in XML: param "CETocEnable" set to default value 1
not found in XML: param "FecDecNumHalfIter" set to default value 0
not found in XML: param "pucchFormat2DetectThreshold" set to default value 0
not found in XML: param "TimerModeFreqDomain" set to default value 1
not found in XML: param "TimerModeFreqDomainInOut" set to default value 1
not found in XML: param "isUeEmulator" set to default value 0
not found in XML: param "FlowNum" set to default value 0
flow num: 0
not found in XML: param "ciphAlgo" set to default value 0
not found in XML: param "intAlgo" set to default value 0

phycfg_set_cfg_filename: Could not find string 'runcmdfrfile' in command line. Using regular stdin
L1log path ./ already exist or cannot create L1log path!
PhyStats Log Streaming Thread created with Core 0 Priority 0 Policy 2
nr5g_gnb_bs_phy_stats_thread:   [PID: 281545] binding on [CPU  0] [PRIO:  0] [POLICY:  2]
timer_set_tsc_freq_from_clock: System clock (rdtsc) resolution 1599999890 [Hz]
                               Ticks per usec 1599
Initial TraceLevelModuMask:0xe1ff
Initial SubModuMask[0]:0x1
Initial SubModuMask[1]:0x1
Initial SubModuMask[2]:0x1
Initial SubModuMask[3]:0x1
Initial SubModuMask[4]:0x1
Initial SubModuMask[5]:0x1
Initial SubModuMask[6]:0x1
Initial SubModuMask[7]:0x1
Initial SubModuMask[8]:0x1
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1600000001 [Hz]
        Ticks per us 1600
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1600. Storing: 1600
    Mlog Open successful



 bbdev_dpdk_init:
DPDK cores mask 0x00000000000000000000000000000004
    Calling rte_eal_init: ./l1app -c 0x00000000000000000000000000000004 -n2 --file-prefix=gnb0 --socket-mem=6144 --socket-limit=6144 -a0000:00:00.0 -a0000:f7:00.1 --iova-mode=pa 
EAL: Detected CPU lcores: 40
EAL: Detected NUMA nodes: 1
EAL: Detected static linkage of DPDK
EAL: Multi-process socket /var/run/dpdk/gnb0/mp_socket
EAL: Selected IOVA mode 'PA'
EAL: VFIO support initialized
EAL: Using IOMMU type 1 (Type 1)
EAL: Probe PCI driver: intel_vran_boost_vf (8086:57c1) device: 0000:f7:00.1 (socket 0)
TELEMETRY: No legacy callbacks, legacy socket not created
DPDK cores 1


bbdev_init: nSocketId[0]
from nQueueStart 64 setting FFT queue num == 32
FEC is accelerated through BBDEV: 0000:f7:00.1
DIR_WIRELESS_TABLE_5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table
read_table: File /home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table/common/pss_table.bin of size 381 read_size: 381
read_table: File /home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table/common/sss_table.bin of size 128016 read_size: 128016
read_table: File /home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table/common/pucch_f0f1_zc_table_int16.bin of size 17280 read_size: 17280
read_table: File /home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table/common/pucch_f0_zc_table_int16.bin of size 17280 read_size: 17280
wls_layer_init: VERSION(101) Expected(101)
    nNumWlsInstances[1] nWlsMacMemSize[1051197440] nWlsPhyMemSize[402653184] nWlsHugePageAlign[0]
    nInstanceId[0] wls_device_name[wls0] nCellToWlsInstanceMap[0x00000000001fffff] nCellMapping[0x00000100001fffff]
        wls_lib: Open wls0 (DPDK memzone)
        wls_lib: WLS_Open 0x240000000
        wls_lib: link: 0 <-> 1
        wls_lib: Mode 0
        wls_lib: WLS shared management memzone: wls0
        wls_lib: Add ctx 0
        wls_lib: WLS_Alloc Size Requested [1453850624] bytes HugePageSize [0x40000000] nHugePagesMapped[2]
        wls_mem_base[0x240147a00] Phys[0x1e80147a00]
        wls_mem_size[1051197440  0x000000003ea80000]
        wls_mem_size_range[0x240147a00 -> 0x27ebc7a00] Phys[0x1e80147a00 -> 0x1ebebc7a00]
        wls_srs_mem_cells[21] wls_srs_mem_size_per_cell[19173961]
        wls_srs_mem_base[0x27ebc7a00] Phys[0x1ebebc7a00]
        wls_srs_mem_size[402653184  0x0000000018000000]
        wls_srs_mem_range[0x27ebc7a00 -> 0x296bc7a00] Phys[0x1ebebc7a00 -> 0x1e56bc7a00]
    nCellToWlsInstanceMap
        nCellId[0] -> nCellToWlsInstanceMap[0]
        nCellId[1] -> nCellToWlsInstanceMap[0]
        nCellId[2] -> nCellToWlsInstanceMap[0]
        nCellId[3] -> nCellToWlsInstanceMap[0]
        nCellId[4] -> nCellToWlsInstanceMap[0]
        nCellId[5] -> nCellToWlsInstanceMap[0]
        nCellId[6] -> nCellToWlsInstanceMap[0]
        nCellId[7] -> nCellToWlsInstanceMap[0]
        nCellId[8] -> nCellToWlsInstanceMap[0]
        nCellId[9] -> nCellToWlsInstanceMap[0]
        nCellId[10] -> nCellToWlsInstanceMap[0]
        nCellId[11] -> nCellToWlsInstanceMap[0]
        nCellId[12] -> nCellToWlsInstanceMap[0]
        nCellId[13] -> nCellToWlsInstanceMap[0]
        nCellId[14] -> nCellToWlsInstanceMap[0]
        nCellId[15] -> nCellToWlsInstanceMap[0]
        nCellId[16] -> nCellToWlsInstanceMap[0]
        nCellId[17] -> nCellToWlsInstanceMap[0]
        nCellId[18] -> nCellToWlsInstanceMap[0]
        nCellId[19] -> nCellToWlsInstanceMap[0]
        nCellId[20] -> nCellToWlsInstanceMap[0]
        nCellId[21] -> nCellToWlsInstanceMap[-1]
        nCellId[22] -> nCellToWlsInstanceMap[-1]
        nCellId[23] -> nCellToWlsInstanceMap[-1]
        nCellId[24] -> nCellToWlsInstanceMap[-1]
        nCellId[25] -> nCellToWlsInstanceMap[-1]
        nCellId[26] -> nCellToWlsInstanceMap[-1]
        nCellId[27] -> nCellToWlsInstanceMap[-1]
        nCellId[28] -> nCellToWlsInstanceMap[-1]
        nCellId[29] -> nCellToWlsInstanceMap[-1]
        nCellId[30] -> nCellToWlsInstanceMap[-1]
        nCellId[31] -> nCellToWlsInstanceMap[-1]
        nCellId[32] -> nCellToWlsInstanceMap[-1]
        nCellId[33] -> nCellToWlsInstanceMap[-1]
        nCellId[34] -> nCellToWlsInstanceMap[-1]
        nCellId[35] -> nCellToWlsInstanceMap[-1]
        nCellId[36] -> nCellToWlsInstanceMap[-1]
        nCellId[37] -> nCellToWlsInstanceMap[-1]
        nCellId[38] -> nCellToWlsInstanceMap[-1]
        nCellId[39] -> nCellToWlsInstanceMap[-1]
    nPatchCellIdToInstanceId
        nCellId[0] -> nPatchCellIdToInstanceId[0]
        nCellId[1] -> nPatchCellIdToInstanceId[1]
        nCellId[2] -> nPatchCellIdToInstanceId[2]
        nCellId[3] -> nPatchCellIdToInstanceId[3]
        nCellId[4] -> nPatchCellIdToInstanceId[4]
        nCellId[5] -> nPatchCellIdToInstanceId[5]
        nCellId[6] -> nPatchCellIdToInstanceId[6]
        nCellId[7] -> nPatchCellIdToInstanceId[7]
        nCellId[8] -> nPatchCellIdToInstanceId[8]
        nCellId[9] -> nPatchCellIdToInstanceId[9]
        nCellId[10] -> nPatchCellIdToInstanceId[10]
        nCellId[11] -> nPatchCellIdToInstanceId[11]
        nCellId[12] -> nPatchCellIdToInstanceId[12]
        nCellId[13] -> nPatchCellIdToInstanceId[13]
        nCellId[14] -> nPatchCellIdToInstanceId[14]
        nCellId[15] -> nPatchCellIdToInstanceId[15]
        nCellId[16] -> nPatchCellIdToInstanceId[16]
        nCellId[17] -> nPatchCellIdToInstanceId[17]
        nCellId[18] -> nPatchCellIdToInstanceId[18]
        nCellId[19] -> nPatchCellIdToInstanceId[19]
        nCellId[20] -> nPatchCellIdToInstanceId[20]
        nCellId[21] -> nPatchCellIdToInstanceId[0]
        nCellId[22] -> nPatchCellIdToInstanceId[0]
        nCellId[23] -> nPatchCellIdToInstanceId[0]
        nCellId[24] -> nPatchCellIdToInstanceId[0]
        nCellId[25] -> nPatchCellIdToInstanceId[0]
        nCellId[26] -> nPatchCellIdToInstanceId[0]
        nCellId[27] -> nPatchCellIdToInstanceId[0]
        nCellId[28] -> nPatchCellIdToInstanceId[0]
        nCellId[29] -> nPatchCellIdToInstanceId[0]
        nCellId[30] -> nPatchCellIdToInstanceId[0]
        nCellId[31] -> nPatchCellIdToInstanceId[0]
        nCellId[32] -> nPatchCellIdToInstanceId[0]
        nCellId[33] -> nPatchCellIdToInstanceId[0]
        nCellId[34] -> nPatchCellIdToInstanceId[0]
        nCellId[35] -> nPatchCellIdToInstanceId[0]
        nCellId[36] -> nPatchCellIdToInstanceId[0]
        nCellId[37] -> nPatchCellIdToInstanceId[0]
        nCellId[38] -> nPatchCellIdToInstanceId[0]
        nCellId[39] -> nPatchCellIdToInstanceId[0]
    nPatchInstanceIdToCellId
        nWlsInstance[0] nNumFirstCell[0] -> 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 


===========================================================================================================
PHY VERSION
===========================================================================================================
Version: #DIRTY#
IMG-date: Mar 30 2023
IMG-time: 23:01:09
Commit: 909863dea-dirty
===========================================================================================================
DPDK VERSION
===========================================================================================================
DPDK version: DPDK 22.11.1
BBDEV Patch version: BBDEV_VERSION_STRING_DIRTY
===========================================================================================================
DEPENDENCIES VERSIONS
===========================================================================================================
FlexRAN SDK bblib_layerdemapping_5gnr version #DIRTY#
FlexRAN SDK bblib_layermapping_5gnr version #DIRTY#
FlexRAN SDK bblib_cestimate_5gnr_version #DIRTY#
FlexRAN SDK bblib_pucch_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_llr_demapping version #DIRTY#
FlexRAN SDK bblib_pdcch_remapping_5gnr_version version #DIRTY#
FlexRAN SDK bblib_reed_muller version #DIRTY#
FlexRAN SDK bblib_lte_modulation version #DIRTY#
FlexRAN SDK bblib_polar_decoder_5gnr version #DIRTY#
FlexRAN SDK bblib_polar_rate_dematching_5gnr version #DIRTY#
FlexRAN SDK bblib_PhaseNoise_5G version #DIRTY#
FlexRAN SDK bblib_mimo_mmse_detection_5gnr version #DIRTY#
FlexRAN SDK bblib_fd_correlation version #DIRTY#
FlexRAN SDK bblib_scramble_5gnr version #DIRTY#
FlexRAN SDK bblib_pucch_equ_5gnr version #DIRTY#
FlexRAN SDK bblib_ta_compensation_version_5gnr #DIRTY#
FlexRAN SDK bblib_polar_encoder_5gnr version #DIRTY#
FlexRAN SDK bblib_prach_5gnr version #DIRTY#
FlexRAN SDK bblib_fft_ifft version #DIRTY#
FlexRAN SDK bblib_pucch_5gnr version #DIRTY#
FlexRAN SDK bblib_lte_crc version #DIRTY#
FlexRAN SDK bblib_fec_enc_byte_concat_soft version #DIRTY#
FlexRAN SDK bblib_common version #DIRTY#
===========================================================================================================

===========================================================================================================
Non BBU threads in application
===========================================================================================================
phy_print_thread:                      [PID: 281547] binding on [CPU  0] [PRIO:  0] [POLICY:  1]
wls_rx_handler (non-rt):               [PID: 282387] binding on [CPU  0]
Received MSG_TYPE_PHY_TEST_CONFIG_INFO
wls_nrt_mac2phy_api_recv_thread:       [PID: 281546] binding on [CPU  0] [PRIO:  0] [POLICY:  1]
===========================================================================================================

PHY>welcome to application console

    Send MSG_TYPE_PHY_TEST_CONFIG_INFO
[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                             119.35 milli-secs
      From API Arrival:                         119.36 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[1024]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 24 successfully! Pool core index is 1 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000001000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000001000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000001000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000001000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000001000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000001000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000001000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000001000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000001000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000001000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000001000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000001000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000001000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000001000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,179.60 milli-secs
      From API Arrival:                       1,179.60 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1600000159 [Hz]
        Ticks per us 1600
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1600. Storing: 1600
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000001000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(24) Idx(2)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        70 /         Size:    577,395,968
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        71 /         Size:    597,053,224
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             939.31 milli-secs
      From API Arrival:                         939.31 milli-secs
[0mtimer_main_thread:        [PID: 282423] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.55..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    215.71    390.00 |       28%       43%       78%
    UL_LINK  MU1  |     325.00    397.36    415.00 |       65%       79%       83%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,015,674     944,000 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  22.68 22.95   22.82
     Intr % :   0.39  0.39    0.39
    Spare % :   0.46  0.45    0.46
    Sleep % :  76.45 76.18   76.31
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     30    30
    TTI Max :     81    81
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.47..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    215.58    390.00 |       28%       43%       78%
    UL_LINK  MU1  |     325.00    393.53    415.00 |       65%       79%       83%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  31.31 31.70   31.50
     Intr % :   0.53  0.54    0.54
    Spare % :   0.45  0.45    0.45
    Sleep % :  67.68 67.29   67.48
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     30    31
    TTI Max :     80    80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.64..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    215.71    390.00 |       28%       43%       78%
    UL_LINK  MU1  |     325.00    393.40    415.00 |       65%       79%       83%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  31.35 31.66   31.50
     Intr % :   0.53  0.54    0.54
    Spare % :   0.45  0.45    0.45
    Sleep % :  67.65 67.34   67.50
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     30    31
    TTI Max :     81    80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.34..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    215.66    390.00 |       28%       43%       78%
    UL_LINK  MU1  |     325.00    393.62    415.00 |       65%       79%       83%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  31.32 31.71   31.52
     Intr % :   0.54  0.54    0.54
    Spare % :   0.45  0.44    0.45
    Sleep % :  67.68 67.28   67.48
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     30    31
    TTI Max :     80    80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.42..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    215.66    390.00 |       28%       43%       78%
    UL_LINK  MU1  |     330.00    393.90    415.00 |       66%       79%       83%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  31.32 31.71   31.52
     Intr % :   0.54  0.54    0.54
    Spare % :   0.45  0.44    0.45
    Sleep % :  67.67 67.29   67.48
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     30    31
    TTI Max :     82    80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.41..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    215.67    390.00 |       28%       43%       78%
    UL_LINK  MU1  |     325.00    393.27    415.00 |       65%       79%       83%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,120 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  31.32 31.70   31.51
     Intr % :   0.53  0.54    0.54
    Spare % :   0.46  0.45    0.46
    Sleep % :  67.67 67.29   67.48
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      0     0
    TTI Avg :     30    31
    TTI Max :     80    81
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872212, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1300_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1300_timer.bin
    MLog file .//l1mlog_wls0_FD_1300_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
timer_main_thread exiting [PID: 282423]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        23 /         Size:    517,493,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        24 /         Size:    537,150,760
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0     234828     234780     234780         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40      60261      60213      60213         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,041.15 milli-secs
      From API Arrival:                       1,041.26 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         7 /         Size:    194,417,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:         8 /         Size:    214,074,664
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             393.37 milli-secs
      From API Arrival:                         394.66 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         7 /         Size:    194,417,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:         8 /         Size:    214,074,664
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              96.75 milli-secs
      From API Arrival:                          96.77 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[1024]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 24 successfully! Pool core index is 1 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000001000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000001000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000001000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000001000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000001000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000001000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000001000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000001000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000001000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000001000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000001000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000001000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000001000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000001000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,162.23 milli-secs
      From API Arrival:                       1,162.24 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1600000086 [Hz]
        Ticks per us 1600
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1600. Storing: 1600
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000001000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(24) Idx(2)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        70 /         Size:    577,395,968
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        71 /         Size:    597,053,224
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             938.70 milli-secs
      From API Arrival:                         938.71 milli-secs
[0mtimer_main_thread:        [PID: 282427] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.44..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    197.93    355.00 |       26%       40%       71%
    UL_LINK  MU1  |     285.00    339.88    375.00 |       57%       68%       75%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,725,739     568,000 |     72,923 /     72,923      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  20.92 20.93   20.93
     Intr % :   0.39  0.38    0.39
    Spare % :   0.47  0.46    0.47
    Sleep % :  78.20 78.21   78.20
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     27    27
    TTI Max :     72    73
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.52..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    197.90    355.00 |       26%       40%       71%
    UL_LINK  MU1  |     285.00    335.23    370.00 |       57%       67%       74%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  28.86 28.90   28.88
     Intr % :   0.54  0.53    0.54
    Spare % :   0.46  0.45    0.46
    Sleep % :  70.13 70.10   70.11
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     28    28
    TTI Max :     72    73
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.23..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    197.93    355.00 |       26%       40%       71%
    UL_LINK  MU1  |     285.00    334.51    370.00 |       57%       67%       74%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  28.87 28.92   28.89
     Intr % :   0.54  0.53    0.54
    Spare % :   0.46  0.46    0.46
    Sleep % :  70.11 70.08   70.09
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      0     0
    TTI Avg :     28    28
    TTI Max :     72    73
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.26..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    197.87    355.00 |       26%       40%       71%
    UL_LINK  MU1  |     285.00    335.41    370.00 |       57%       67%       74%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  28.86 28.91   28.89
     Intr % :   0.54  0.53    0.54
    Spare % :   0.46  0.45    0.46
    Sleep % :  70.12 70.08   70.10
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     28    28
    TTI Max :     72    73
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.45..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    197.87    355.00 |       26%       40%       71%
    UL_LINK  MU1  |     285.00    334.52    370.00 |       57%       67%       74%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  28.81 28.94   28.88
     Intr % :   0.54  0.53    0.54
    Spare % :   0.46  0.46    0.46
    Sleep % :  70.17 70.06   70.11
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     28    28
    TTI Max :     72    72
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.66..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    197.75    355.00 |       26%       40%       71%
    UL_LINK  MU1  |     285.00    335.50    370.00 |       57%       67%       74%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,144 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  28.90 28.82   28.86
     Intr % :   0.54  0.53    0.54
    Spare % :   0.46  0.45    0.46
    Sleep % :  70.08 70.18   70.13
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10002 10002
    TTI Min :      0     0
    TTI Avg :     28    28
    TTI Max :     72    73
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872213, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1301_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1301_timer.bin
    MLog file .//l1mlog_wls0_FD_1301_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
timer_main_thread exiting [PID: 282427]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        23 /         Size:    517,493,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        24 /         Size:    537,150,760
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0     469608     469560     469560         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     120474     120426     120426         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,041.33 milli-secs
      From API Arrival:                       1,041.44 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         7 /         Size:    194,417,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:         8 /         Size:    214,074,664
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             378.87 milli-secs
      From API Arrival:                         380.23 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         7 /         Size:    194,417,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:         8 /         Size:    214,074,664
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              57.38 milli-secs
      From API Arrival:                          57.40 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[1024]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 24 successfully! Pool core index is 1 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000001000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000001000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000001000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000001000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000001000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000001000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000001000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000001000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000001000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000001000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000001000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000001000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000001000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000001000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,157.92 milli-secs
      From API Arrival:                       1,157.93 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1600000171 [Hz]
        Ticks per us 1600
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1600. Storing: 1600
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000001000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(24) Idx(2)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        70 /         Size:    577,395,968
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        71 /         Size:    597,053,224
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             938.76 milli-secs
      From API Arrival:                         938.76 milli-secs
[0mtimer_main_thread:        [PID: 282431] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.17..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    186.67    330.00 |       25%       37%       66%
    UL_LINK  MU1  |     265.00    305.44    345.00 |       53%       61%       69%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,018     367,952 |     38,073 /     38,073      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  19.46 19.69   19.57
     Intr % :   0.40  0.38    0.39
    Spare % :   0.47  0.47    0.47
    Sleep % :  79.65 79.44   79.55
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     25    26
    TTI Max :     72    70
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..501.92..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    186.62    330.00 |       25%       37%       66%
    UL_LINK  MU1  |     265.00    300.64    345.00 |       53%       60%       69%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,000 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  26.95 27.15   27.05
     Intr % :   0.55  0.53    0.54
    Spare % :   0.46  0.46    0.46
    Sleep % :  72.01 71.84   71.92
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     1
    TTI Avg :     26    26
    TTI Max :     70    71
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [495.00..501.99..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    186.50    330.00 |       25%       37%       66%
    UL_LINK  MU1  |     265.00    301.01    345.00 |       53%       60%       69%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  26.97 27.11   27.04
     Intr % :   0.55  0.53    0.54
    Spare % :   0.46  0.46    0.46
    Sleep % :  72.00 71.88   71.94
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      0     0
    TTI Avg :     26    26
    TTI Max :     71    72
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.08..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    186.44    330.00 |       25%       37%       66%
    UL_LINK  MU1  |     265.00    301.74    345.00 |       53%       60%       69%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,000 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  26.90 27.16   27.03
     Intr % :   0.55  0.53    0.54
    Spare % :   0.47  0.46    0.47
    Sleep % :  72.06 71.83   71.95
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     26    26
    TTI Max :     71    71
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [495.00..502.03..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    186.48    330.00 |       25%       37%       66%
    UL_LINK  MU1  |     265.00    301.98    350.00 |       53%       60%       70%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,000 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  26.98 27.08   27.03
     Intr % :   0.55  0.53    0.54
    Spare % :   0.46  0.46    0.46
    Sleep % :  71.99 71.92   71.95
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     26    26
    TTI Max :     72    70
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.34..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    186.54    330.00 |       25%       37%       66%
    UL_LINK  MU1  |     265.00    300.87    345.00 |       53%       60%       69%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     367,952 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  26.92 27.08   27.00
     Intr % :   0.55  0.53    0.54
    Spare % :   0.47  0.46    0.47
    Sleep % :  72.04 71.91   71.98
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     26    26
    TTI Max :     71    71
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872214, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1302_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1302_timer.bin
    MLog file .//l1mlog_wls0_FD_1302_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
timer_main_thread exiting [PID: 282431]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        23 /         Size:    517,493,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        24 /         Size:    537,150,760
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0     704388     704340     704340         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     180687     180639     180639         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,041.18 milli-secs
      From API Arrival:                       1,041.29 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         7 /         Size:    194,417,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:         8 /         Size:    214,074,664
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             364.86 milli-secs
      From API Arrival:                         366.19 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         7 /         Size:    194,417,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:         8 /         Size:    214,074,664
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              57.30 milli-secs
      From API Arrival:                          57.32 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[1024]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 24 successfully! Pool core index is 1 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000001000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000001000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000001000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000001000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000001000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000001000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000001000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000001000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000001000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000001000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000001000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000001000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000001000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000001000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,156.84 milli-secs
      From API Arrival:                       1,156.85 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1600000171 [Hz]
        Ticks per us 1600
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1600. Storing: 1600
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000001000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(24) Idx(2)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        70 /         Size:    577,395,968
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        71 /         Size:    597,053,224
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             938.38 milli-secs
      From API Arrival:                         938.38 milli-secs
[0mtimer_main_thread:        [PID: 282439] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.69..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    179.81    340.00 |       23%       36%       68%
    UL_LINK  MU1  |     285.00    317.89    350.00 |       57%       64%       70%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,121,563     743,905 |    120,051 /    120,051      0.00%      93,953 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  18.25 19.07   18.66
     Intr % :   0.41  0.35    0.38
    Spare % :   0.47  0.46    0.47
    Sleep % :  80.84 80.10   80.47
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     24    25
    TTI Max :     69    68
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.16..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    179.61    340.00 |       23%       36%       68%
    UL_LINK  MU1  |     285.00    315.01    355.00 |       57%       63%       71%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  25.15 26.31   25.73
     Intr % :   0.57  0.48    0.53
    Spare % :   0.46  0.44    0.45
    Sleep % :  73.81 72.75   73.28
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     24    25
    TTI Max :     70    70
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.95..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    179.60    340.00 |       23%       36%       68%
    UL_LINK  MU1  |     285.00    314.17    350.00 |       57%       63%       70%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,095 |    120,112 /    120,112      0.00%      94,047 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  25.16 26.34   25.75
     Intr % :   0.56  0.49    0.53
    Spare % :   0.46  0.44    0.45
    Sleep % :  73.80 72.71   73.25
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      0     0
    TTI Avg :     24    25
    TTI Max :     70    70
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.79..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    179.72    340.00 |       23%       36%       68%
    UL_LINK  MU1  |     285.00    313.58    350.00 |       57%       63%       70%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  25.17 26.35   25.76
     Intr % :   0.57  0.49    0.53
    Spare % :   0.46  0.44    0.45
    Sleep % :  73.78 72.70   73.24
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     24    25
    TTI Max :     69    69
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.00..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    179.73    340.00 |       23%       36%       68%
    UL_LINK  MU1  |     285.00    313.44    350.00 |       57%       63%       70%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     743,905 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  25.14 26.34   25.74
     Intr % :   0.57  0.48    0.53
    Spare % :   0.47  0.45    0.46
    Sleep % :  73.80 72.71   73.25
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     24    25
    TTI Max :     70    68
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.89..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    179.63    340.00 |       23%       36%       68%
    UL_LINK  MU1  |     285.00    314.26    350.00 |       57%       63%       70%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,095 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  25.20 26.31   25.75
     Intr % :   0.56  0.49    0.53
    Spare % :   0.46  0.45    0.46
    Sleep % :  73.75 72.74   73.25
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      0     0
    TTI Avg :     24    25
    TTI Max :     69    70
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872215, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1303_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1303_timer.bin
    MLog file .//l1mlog_wls0_FD_1303_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
timer_main_thread exiting [PID: 282439]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        23 /         Size:    517,493,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        24 /         Size:    537,150,760
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0     939168     939120     939120         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     240900     240852     240852         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,041.16 milli-secs
      From API Arrival:                       1,041.27 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         7 /         Size:    194,417,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:         8 /         Size:    214,074,664
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             328.08 milli-secs
      From API Arrival:                         329.43 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         7 /         Size:    194,417,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:         8 /         Size:    214,074,664
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              44.40 milli-secs
      From API Arrival:                          44.62 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[1024]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 24 successfully! Pool core index is 1 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000001000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000001000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000001000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000001000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000001000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000001000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000001000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000001000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000001000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000001000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000001000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000001000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000001000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000001000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,156.85 milli-secs
      From API Arrival:                       1,156.86 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999972 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000001000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(24) Idx(2)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        70 /         Size:    577,395,968
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        71 /         Size:    597,053,224
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             939.00 milli-secs
      From API Arrival:                         939.01 milli-secs
[0mtimer_main_thread:        [PID: 282443] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.15..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     105.00    166.00    310.00 |       21%       33%       62%
    UL_LINK  MU1  |     260.00    291.96    325.00 |       52%       58%       65%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,189,867     382,952 |     56,749 /     56,749      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  17.39 17.52   17.46
     Intr % :   0.38  0.38    0.38
    Spare % :   0.48  0.48    0.48
    Sleep % :  81.72 81.60   81.66
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     23    23
    TTI Max :     63    63
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.86..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     105.00    166.00    310.00 |       21%       33%       62%
    UL_LINK  MU1  |     255.00    286.66    325.00 |       51%       57%       65%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  24.06 24.17   24.12
     Intr % :   0.53  0.53    0.53
    Spare % :   0.48  0.48    0.48
    Sleep % :  74.91 74.80   74.86
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     23    23
    TTI Max :     63    63
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.86..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     105.00    165.95    310.00 |       21%       33%       62%
    UL_LINK  MU1  |     255.00    286.47    325.00 |       51%       57%       65%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  24.04 24.20   24.12
     Intr % :   0.53  0.53    0.53
    Spare % :   0.48  0.48    0.48
    Sleep % :  74.92 74.78   74.85
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     23    23
    TTI Max :     63    63
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.70..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     105.00    165.97    310.00 |       21%       33%       62%
    UL_LINK  MU1  |     255.00    287.03    325.00 |       51%       57%       65%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  24.07 24.20   24.14
     Intr % :   0.53  0.53    0.53
    Spare % :   0.48  0.48    0.48
    Sleep % :  74.90 74.78   74.84
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     23    23
    TTI Max :     63    63
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.13..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     105.00    165.98    310.00 |       21%       33%       62%
    UL_LINK  MU1  |     255.00    286.91    325.00 |       51%       57%       65%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,096 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  24.02 24.19   24.11
     Intr % :   0.53  0.53    0.53
    Spare % :   0.48  0.47    0.48
    Sleep % :  74.94 74.79   74.86
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10002 10002
    TTI Min :      0     0
    TTI Avg :     23    23
    TTI Max :     63    63
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.93..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     105.00    165.93    310.00 |       21%       33%       62%
    UL_LINK  MU1  |     255.00    287.88    325.00 |       51%       58%       65%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     382,904 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  24.05 24.16   24.11
     Intr % :   0.53  0.53    0.53
    Spare % :   0.48  0.48    0.48
    Sleep % :  74.92 74.81   74.86
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9998  9998
    TTI Min :      0     0
    TTI Avg :     23    23
    TTI Max :     63    63
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872216, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1304_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1304_timer.bin
    MLog file .//l1mlog_wls0_FD_1304_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
timer_main_thread exiting [PID: 282443]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        23 /         Size:    517,493,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        24 /         Size:    537,150,760
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    1173948    1173900    1173900         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     301113     301065     301065         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,041.15 milli-secs
      From API Arrival:                       1,041.26 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         7 /         Size:    194,417,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:         8 /         Size:    214,074,664
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             327.52 milli-secs
      From API Arrival:                         328.89 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         7 /         Size:    194,417,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:         8 /         Size:    214,074,664
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              50.94 milli-secs
      From API Arrival:                          50.97 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[1024]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 24 successfully! Pool core index is 1 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000001000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000001000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000001000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000001000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000001000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000001000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000001000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000001000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000001000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000001000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000001000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000001000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000001000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000001000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.04 milli-secs
      From API Arrival:                       1,154.05 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999980 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000001000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(24) Idx(2)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        70 /         Size:    577,395,968
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        71 /         Size:    597,053,224
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             938.60 milli-secs
      From API Arrival:                         938.60 milli-secs
[0mtimer_main_thread:        [PID: 282448] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.51..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     100.00    156.02    285.00 |       20%       31%       57%
    UL_LINK  MU1  |     240.00    278.07    300.00 |       48%       56%       60%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    682,832     256,000 |     29,163 /     29,163      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  16.25 16.43   16.34
     Intr % :   0.39  0.37    0.38
    Spare % :   0.50  0.49    0.49
    Sleep % :  82.84 82.68   82.76
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     21    21
    TTI Max :     62    61
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204100|     0|204100|     0|204100|130624|     0|130624|     0|130624| 40820|     0|     0| 40820| 10205|     0|     0| 10205|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.65..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     100.00    156.01    285.00 |       20%       31%       57%
    UL_LINK  MU1  |     240.00    274.15    300.00 |       48%       55%       60%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  22.44 22.72   22.58
     Intr % :   0.54  0.52    0.53
    Spare % :   0.49  0.48    0.48
    Sleep % :  76.52 76.26   76.39
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     21    22
    TTI Max :     62    61
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.92..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     100.00    156.01    285.00 |       20%       31%       57%
    UL_LINK  MU1  |     245.00    274.26    300.00 |       49%       55%       60%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,000 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  22.47 22.66   22.57
     Intr % :   0.54  0.52    0.53
    Spare % :   0.50  0.49    0.49
    Sleep % :  76.48 76.31   76.39
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     21    22
    TTI Max :     60    61
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.62..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     100.00    156.09    285.00 |       20%       31%       57%
    UL_LINK  MU1  |     240.00    273.08    300.00 |       48%       55%       60%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  22.48 22.68   22.58
     Intr % :   0.54  0.52    0.53
    Spare % :   0.49  0.49    0.49
    Sleep % :  76.46 76.30   76.38
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      0     0
    TTI Avg :     21    22
    TTI Max :     61    61
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.52..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     100.00    155.87    285.00 |       20%       31%       57%
    UL_LINK  MU1  |     240.00    274.02    300.00 |       48%       55%       60%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  22.46 22.70   22.58
     Intr % :   0.54  0.52    0.53
    Spare % :   0.49  0.49    0.49
    Sleep % :  76.49 76.28   76.39
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     21    22
    TTI Max :     62    61
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.43..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     100.00    156.03    285.00 |       20%       31%       57%
    UL_LINK  MU1  |     240.00    273.17    300.00 |       48%       55%       60%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,000 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  22.50 22.69   22.59
     Intr % :   0.53  0.52    0.53
    Spare % :   0.49  0.49    0.49
    Sleep % :  76.46 76.29   76.38
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     21    22
    TTI Max :     62    62
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872217, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1305_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1305_timer.bin
    MLog file .//l1mlog_wls0_FD_1305_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        23 /         Size:    517,493,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        24 /         Size:    537,150,760
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    1408728    1408680    1408680         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     361326     361278     361278         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,039.86 milli-secs
      From API Arrival:                       1,039.97 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         7 /         Size:    194,417,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:         8 /         Size:    214,074,664
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             340.49 milli-secs
      From API Arrival:                         341.87 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         7 /         Size:    194,417,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:         8 /         Size:    214,074,664
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              50.85 milli-secs
      From API Arrival:                          50.87 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[1024]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 24 successfully! Pool core index is 1 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000001000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000001000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000001000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000001000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000001000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000001000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000001000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000001000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000001000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000001000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000001000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000001000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000001000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000001000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.27 milli-secs
      From API Arrival:                       1,154.28 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999980 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000001000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(24) Idx(2)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        70 /         Size:    577,395,968
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        71 /         Size:    597,053,224
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             939.03 milli-secs
      From API Arrival:                         939.03 milli-secs
[0mtimer_main_thread:        [PID: 282452] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.49..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      85.00    127.30    235.00 |       17%       25%       47%
    UL_LINK  MU1  |     215.00    234.19    245.00 |       43%       47%       49%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,238     383,952 |     60,641 /     60,641      0.00%      63,968 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0
     Util % :  12.90 13.02   12.96
     Intr % :   0.38  0.37    0.38
    Spare % :   0.51  0.50    0.51
    Sleep % :  86.19 86.09   86.14
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     17    17
    TTI Max :     47    46
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|104100|     0|104100|     0|104100| 66624|     0| 66624|     0| 66624| 20820|     0|     0| 20820|  4205|     0|     0|  4205|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.16..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      85.00    127.09    235.00 |       17%       25%       47%
    UL_LINK  MU1  |     215.00    229.91    245.00 |       43%       46%       49%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,048 |     60,672 /     60,672      0.00%      64,032 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  17.82 17.97   17.89
     Intr % :   0.53  0.52    0.53
    Spare % :   0.52  0.52    0.52
    Sleep % :  81.10 80.97   81.03
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      0     0
    TTI Avg :     17    17
    TTI Max :     46    47
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.37..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      85.00    127.16    235.00 |       17%       25%       47%
    UL_LINK  MU1  |     215.00    229.69    245.00 |       43%       46%       49%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,952 |     60,672 /     60,672      0.00%      63,968 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  17.84 17.94   17.89
     Intr % :   0.53  0.52    0.53
    Spare % :   0.52  0.52    0.52
    Sleep % :  81.08 81.00   81.04
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     17    17
    TTI Max :     46    47
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.36..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      85.00    127.06    235.00 |       17%       25%       47%
    UL_LINK  MU1  |     215.00    229.55    245.00 |       43%       46%       49%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,048 |     60,672 /     60,672      0.00%      64,032 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  17.81 17.95   17.88
     Intr % :   0.53  0.52    0.53
    Spare % :   0.52  0.52    0.52
    Sleep % :  81.11 80.99   81.05
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      0     0
    TTI Avg :     17    17
    TTI Max :     47    47
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.26..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      85.00    127.16    235.00 |       17%       25%       47%
    UL_LINK  MU1  |     215.00    229.52    245.00 |       43%       46%       49%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,952 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  17.86 17.91   17.89
     Intr % :   0.53  0.52    0.53
    Spare % :   0.52  0.51    0.52
    Sleep % :  81.08 81.03   81.06
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     17    17
    TTI Max :     46    46
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.39..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      85.00    127.15    235.00 |       17%       25%       47%
    UL_LINK  MU1  |     215.00    229.42    245.00 |       43%       46%       49%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  17.84 17.91   17.88
     Intr % :   0.53  0.52    0.53
    Spare % :   0.52  0.52    0.52
    Sleep % :  81.09 81.02   81.06
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     17    17
    TTI Max :     46    46
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872218, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1306_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1306_timer.bin
    MLog file .//l1mlog_wls0_FD_1306_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
timer_main_thread exiting [PID: 282452]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        23 /         Size:    517,493,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        24 /         Size:    537,150,760
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    1643508    1643460    1643460         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     421539     421491     421491         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,039.65 milli-secs
      From API Arrival:                       1,039.75 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         7 /         Size:    194,417,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:         8 /         Size:    214,074,664
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             302.77 milli-secs
      From API Arrival:                         304.11 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         7 /         Size:    194,417,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:         8 /         Size:    214,074,664
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              50.98 milli-secs
      From API Arrival:                          51.00 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[1024]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 24 successfully! Pool core index is 1 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000001000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000001000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000001000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000001000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000001000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000001000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000001000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000001000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000001000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000001000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000001000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000001000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000001000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000001000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,153.69 milli-secs
      From API Arrival:                       1,153.69 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999937 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000001000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(24) Idx(2)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        70 /         Size:    577,395,968
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        71 /         Size:    597,053,224
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             938.71 milli-secs
      From API Arrival:                         938.72 milli-secs
[0mtimer_main_thread:        [PID: 282456] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.34..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      80.00    120.27    210.00 |       16%       24%       42%
    UL_LINK  MU1  |     205.00    222.73    240.00 |       41%       45%       48%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,548     256,000 |     28,657 /     28,657      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  12.16 12.34   12.25
     Intr % :   0.37  0.38    0.38
    Spare % :   0.52  0.52    0.52
    Sleep % :  86.92 86.74   86.83
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     16    16
    TTI Max :     43    43
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.20..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      80.00    120.16    210.00 |       16%       24%       42%
    UL_LINK  MU1  |     205.00    218.24    240.00 |       41%       44%       48%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  16.82 17.01   16.91
     Intr % :   0.52  0.52    0.52
    Spare % :   0.53  0.53    0.53
    Sleep % :  82.11 81.92   82.02
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     16    16
    TTI Max :     43    43
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.22..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      80.00    120.24    215.00 |       16%       24%       43%
    UL_LINK  MU1  |     205.00    218.00    240.00 |       41%       44%       48%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  16.83 17.01   16.92
     Intr % :   0.52  0.52    0.52
    Spare % :   0.53  0.52    0.53
    Sleep % :  82.10 81.93   82.02
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     16    16
    TTI Max :     44    43
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.88..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      80.00    120.28    215.00 |       16%       24%       43%
    UL_LINK  MU1  |     200.00    217.46    240.00 |       40%       43%       48%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  16.85 17.02   16.93
     Intr % :   0.52  0.53    0.53
    Spare % :   0.53  0.53    0.53
    Sleep % :  82.08 81.90   81.99
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     16    16
    TTI Max :     43    43
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.82..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      80.00    120.11    215.00 |       16%       24%       43%
    UL_LINK  MU1  |     205.00    217.71    240.00 |       41%       44%       48%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  16.85 17.00   16.93
     Intr % :   0.52  0.52    0.52
    Spare % :   0.53  0.53    0.53
    Sleep % :  82.07 81.93   82.00
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      0     0
    TTI Avg :     16    16
    TTI Max :     43    43
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.87..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      80.00    120.21    215.00 |       16%       24%       43%
    UL_LINK  MU1  |     200.00    217.86    240.00 |       40%       44%       48%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  16.85 17.00   16.93
     Intr % :   0.52  0.52    0.52
    Spare % :   0.54  0.53    0.54
    Sleep % :  82.07 81.92   82.00
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     16    16
    TTI Max :     43    43
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872219, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1307_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1307_timer.bin
    MLog file .//l1mlog_wls0_FD_1307_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        23 /         Size:    517,493,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        24 /         Size:    537,150,760
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    1878288    1878240    1878240         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     481752     481704     481704         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,040.06 milli-secs
      From API Arrival:                       1,040.15 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         7 /         Size:    194,417,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:         8 /         Size:    214,074,664
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             305.60 milli-secs
      From API Arrival:                         306.95 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         7 /         Size:    194,417,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:         8 /         Size:    214,074,664
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              51.33 milli-secs
      From API Arrival:                          51.35 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[1024]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 24 successfully! Pool core index is 1 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000001000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000001000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000001000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000001000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000001000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000001000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000001000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000001000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000001000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000001000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000001000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000001000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000001000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000001000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000001000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000001000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000001000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000001000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000001000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.98 milli-secs
      From API Arrival:                       1,154.98 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999976 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000001000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(24) Idx(2)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        70 /         Size:    577,395,968
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        71 /         Size:    597,053,224
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             941.30 milli-secs
      From API Arrival:                         941.30 milli-secs
[0mtimer_main_thread:        [PID: 282460] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.16..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      80.00    112.84    200.00 |       16%       23%       40%
    UL_LINK  MU1  |     195.00    216.81    230.00 |       39%       43%       46%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,794     127,984 |     14,584 /     14,584      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  11.60 11.66   11.63
     Intr % :   0.37  0.38    0.38
    Spare % :   0.53  0.53    0.53
    Sleep % :  87.48 87.41   87.45
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     15    15
    TTI Max :     41    41
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.38..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      80.00    113.17    200.00 |       16%       23%       40%
    UL_LINK  MU1  |     195.00    211.87    230.00 |       39%       42%       46%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  16.04 16.04   16.04
     Intr % :   0.51  0.53    0.52
    Spare % :   0.54  0.53    0.54
    Sleep % :  82.89 82.88   82.89
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     15    15
    TTI Max :     41    41
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.28..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      80.00    112.81    200.00 |       16%       23%       40%
    UL_LINK  MU1  |     195.00    212.27    230.00 |       39%       42%       46%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,016 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  16.06 16.04   16.05
     Intr % :   0.51  0.53    0.52
    Spare % :   0.53  0.53    0.53
    Sleep % :  82.88 82.88   82.88
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      0     0
    TTI Avg :     15    15
    TTI Max :     42    41
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.34..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      80.00    112.61    200.00 |       16%       23%       40%
    UL_LINK  MU1  |     195.00    212.21    230.00 |       39%       42%       46%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  16.04 16.05   16.05
     Intr % :   0.51  0.52    0.52
    Spare % :   0.54  0.53    0.54
    Sleep % :  82.89 82.88   82.89
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     15    15
    TTI Max :     41    41
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.10..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      80.00    112.44    200.00 |       16%       22%       40%
    UL_LINK  MU1  |     195.00    212.03    225.00 |       39%       42%       45%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  16.04 16.06   16.05
     Intr % :   0.51  0.53    0.52
    Spare % :   0.54  0.53    0.54
    Sleep % :  82.89 82.86   82.88
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     15    15
    TTI Max :     41    41
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.07..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      80.00    112.49    200.00 |       16%       22%       40%
    UL_LINK  MU1  |     195.00    211.57    230.00 |       39%       42%       46%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     127,984 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    24     Avg
  Numa Node :      0     0
     Util % :  16.06 16.05   16.05
     Intr % :   0.51  0.53    0.52
    Spare % :   0.54  0.53    0.54
    Sleep % :  82.87 82.87   82.87
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     15    15
    TTI Max :     41    41
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872220, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1308_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1308_timer.bin
    MLog file .//l1mlog_wls0_FD_1308_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
timer_main_thread exiting [PID: 282460]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        23 /         Size:    517,493,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        24 /         Size:    537,150,760
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    2113068    2113020    2113020         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     541965     541917     541917         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,039.61 milli-secs
      From API Arrival:                       1,039.71 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         7 /         Size:    194,417,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:         8 /         Size:    214,074,664
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             297.90 milli-secs
      From API Arrival:                         299.23 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         7 /         Size:    194,417,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:         8 /         Size:    214,074,664
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              50.86 milli-secs
      From API Arrival:                          50.88 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                             113.72 milli-secs
      From API Arrival:                         164.62 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[2] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[512]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[512]
    i[1] j[0] Idx[1024]
    i[1] j[1] Idx[1536]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 23 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 24 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 25 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000003800038     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000003800038     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000003800038     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000003800038     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000003800038     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000003800038     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000003800038     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000003800038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000003800038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000003800038     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000003800038     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000003800038     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000003800038     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000003800038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000003800038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000003800038     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000003800038     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000003800038     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000003800038     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000003800038     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,158.21 milli-secs
      From API Arrival:                       1,158.22 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              40.56 milli-secs
      From API Arrival:                       1,198.78 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999962 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000003800038) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(23) Idx(4)
  CoreId(24) Idx(5)
  CoreId(25) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       133 /         Size:    971,217,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       134 /         Size:    990,874,840
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[2] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [4] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             941.95 milli-secs
      From API Arrival:                         941.95 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       133 /         Size:    971,217,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       134 /         Size:    990,874,840
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               3.85 milli-secs
      From API Arrival:                         945.81 milli-secs
[0mtimer_main_thread:        [PID: 282468] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.94..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    186.74    265.00 |       28%       37%       53%
    UL_LINK  MU1  |     360.00    388.06    410.00 |       72%       78%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,015,674     944,000 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,015,674     944,000 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0
     Util % :  14.91 14.85 14.73 14.84 14.87 14.78   14.83
     Intr % :   0.52  0.53  0.53  0.53  0.53  0.53    0.53
    Spare % :   0.53  0.53  0.54  0.54  0.53  0.53    0.53
    Sleep % :  84.02 84.06 84.18 84.07 84.05 84.14   84.09
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     19    19    19    19    19    19
    TTI Max :     70    74    70    70    70    72
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|202000|     0|202000|     0|202000|129280|     0|129280|     0|129280| 40400|     0|     0| 40400| 10080|     0|     0| 10080|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.98..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    186.74    265.00 |       28%       37%       53%
    UL_LINK  MU1  |     360.00    383.91    410.00 |       72%       77%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,120 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,120 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  20.48 20.56 20.29 20.40 20.64 20.44   20.47
     Intr % :   0.73  0.74  0.74  0.74  0.73  0.74    0.74
    Spare % :   0.55  0.56  0.56  0.56  0.55  0.55    0.56
    Sleep % :  78.23 78.12 78.39 78.28 78.06 78.26   78.22
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     19    20    19    19    20    19
    TTI Max :     70    71    75    71    70    72
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.02..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    187.23    265.00 |       28%       37%       53%
    UL_LINK  MU1  |     360.00    383.12    410.00 |       72%       77%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  20.47 20.39 20.54 20.47 20.48 20.42   20.46
     Intr % :   0.73  0.74  0.74  0.74  0.74  0.75    0.74
    Spare % :   0.55  0.56  0.56  0.55  0.56  0.55    0.56
    Sleep % :  78.23 78.29 78.14 78.21 78.21 78.26   78.22
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     19    19    20    19    19    19
    TTI Max :     72    71    72    72    74    69
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.93..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    186.93    265.00 |       28%       37%       53%
    UL_LINK  MU1  |     360.00    383.65    410.00 |       72%       77%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  20.63 20.41 20.45 20.44 20.47 20.43   20.47
     Intr % :   0.73  0.74  0.73  0.74  0.74  0.74    0.74
    Spare % :   0.55  0.56  0.56  0.56  0.55  0.55    0.56
    Sleep % :  78.07 78.28 78.24 78.24 78.22 78.26   78.22
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998  9998  9998  9998
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     20    19    19    19    19    19
    TTI Max :     72    72    72    72    72    71
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.99..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    186.72    265.00 |       28%       37%       53%
    UL_LINK  MU1  |     360.00    383.84    410.00 |       72%       77%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  20.51 20.46 20.44 20.48 20.46 20.46   20.47
     Intr % :   0.73  0.73  0.74  0.74  0.73  0.74    0.73
    Spare % :   0.55  0.56  0.57  0.55  0.55  0.55    0.56
    Sleep % :  78.20 78.23 78.24 78.21 78.23 78.23   78.22
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     20    19    19    19    19    19
    TTI Max :     70    74    70    71    71    70
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.05..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    186.93    265.00 |       28%       37%       53%
    UL_LINK  MU1  |     360.00    383.63    410.00 |       72%       77%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  20.53 20.37 20.42 20.53 20.45 20.40   20.45
     Intr % :   0.73  0.73  0.73  0.74  0.74  0.74    0.73
    Spare % :   0.55  0.56  0.56  0.55  0.55  0.55    0.55
    Sleep % :  78.17 78.32 78.27 78.16 78.24 78.29   78.24
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     20    19    19    20    19    19
    TTI Max :     75    74    70    70    72    71
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536873212, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282468]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        84 /         Size:    910,789,800
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        85 /         Size:    930,447,056
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              22.02 milli-secs
      From API Arrival:                          22.16 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536873212, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_2300_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_2300_timer.bin
    MLog file .//l1mlog_wls0_FD_2300_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        41 /         Size:    869,902,400
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        42 /         Size:    889,559,656
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    2347848    2347800    2347800         48          0
   1     234828     234780     234780         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     602183     602135     602135         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                           1,035.80 milli-secs
      From API Arrival:                       1,057.97 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        25 /         Size:    546,826,304
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        26 /         Size:    566,483,560
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             367.00 milli-secs
      From API Arrival:                       1,404.47 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        25 /         Size:    546,826,304
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        26 /         Size:    566,483,560
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         9 /         Size:    223,750,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        10 /         Size:    243,407,464
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             366.07 milli-secs
      From API Arrival:                         734.86 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         9 /         Size:    223,750,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        10 /         Size:    243,407,464
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.56 milli-secs
      From API Arrival:                          31.59 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.39 milli-secs
      From API Arrival:                          62.99 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[2] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[512]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[512]
    i[1] j[0] Idx[1024]
    i[1] j[1] Idx[1536]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 23 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 24 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 25 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000003800038     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000003800038     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000003800038     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000003800038     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000003800038     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000003800038     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000003800038     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000003800038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000003800038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000003800038     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000003800038     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000003800038     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000003800038     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000003800038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000003800038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000003800038     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000003800038     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000003800038     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000003800038     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000003800038     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.57 milli-secs
      From API Arrival:                       1,154.57 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              24.82 milli-secs
      From API Arrival:                       1,179.41 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999948 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000003800038) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(23) Idx(4)
  CoreId(24) Idx(5)
  CoreId(25) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       133 /         Size:    971,217,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       134 /         Size:    990,874,840
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[2] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [4] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             942.17 milli-secs
      From API Arrival:                         942.18 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       133 /         Size:    971,217,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       134 /         Size:    990,874,840
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               4.40 milli-secs
      From API Arrival:                         946.58 milli-secs
[0mtimer_main_thread:        [PID: 282476] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.00..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    163.16    225.00 |       25%       33%       45%
    UL_LINK  MU1  |     305.00    336.70    355.00 |       61%       67%       71%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,725,739     568,000 |     72,923 /     72,923      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,725,739     568,000 |     72,923 /     72,923      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  13.82 13.64 13.63 13.78 13.66 13.72   13.71
     Intr % :   0.52  0.53  0.52  0.53  0.53  0.53    0.53
    Spare % :   0.53  0.54  0.55  0.54  0.54  0.54    0.54
    Sleep % :  85.11 85.27 85.28 85.14 85.25 85.19   85.21
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     18    17    17    18    18    18
    TTI Max :     63    62    62    63    63    62
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   1|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.00..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    163.13    225.00 |       25%       33%       45%
    UL_LINK  MU1  |     305.00    332.25    355.00 |       61%       66%       71%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  18.98 18.85 18.90 18.90 19.00 18.86   18.91
     Intr % :   0.72  0.73  0.73  0.73  0.73  0.73    0.73
    Spare % :   0.56  0.56  0.56  0.57  0.56  0.56    0.56
    Sleep % :  79.73 79.84 79.79 79.78 79.70 79.83   79.78
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     18    18    18    18    18    18
    TTI Max :     62    62    62    62    62    62
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.98..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    163.27    230.00 |       25%       33%       46%
    UL_LINK  MU1  |     300.00    332.05    355.00 |       60%       66%       71%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  18.93 18.85 18.95 18.94 18.92 18.90   18.91
     Intr % :   0.72  0.73  0.72  0.73  0.73  0.73    0.73
    Spare % :   0.56  0.57  0.57  0.57  0.56  0.57    0.57
    Sleep % :  79.77 79.83 79.73 79.74 79.77 79.78   79.77
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     18    18    18    18    18    18
    TTI Max :     63    62    62    62    62    62
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.98..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    163.20    225.00 |       25%       33%       45%
    UL_LINK  MU1  |     305.00    332.30    355.00 |       61%       66%       71%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  19.06 18.84 18.83 18.99 18.93 18.87   18.92
     Intr % :   0.72  0.73  0.73  0.73  0.73  0.73    0.73
    Spare % :   0.56  0.57  0.58  0.57  0.56  0.57    0.57
    Sleep % :  79.64 79.85 79.84 79.69 79.76 79.81   79.77
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     18    18    18    18    18    18
    TTI Max :     62    63    62    62    62    63
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.96..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    163.13    225.00 |       25%       33%       45%
    UL_LINK  MU1  |     305.00    332.09    355.00 |       61%       66%       71%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  19.07 18.90 18.84 18.92 18.90 18.90   18.92
     Intr % :   0.72  0.73  0.72  0.73  0.73  0.73    0.73
    Spare % :   0.55  0.56  0.57  0.57  0.56  0.57    0.56
    Sleep % :  79.64 79.79 79.84 79.77 79.80 79.78   79.77
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     18    18    18    18    18    18
    TTI Max :     62    62    62    62    64    62
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.98..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    163.11    225.00 |       25%       33%       45%
    UL_LINK  MU1  |     305.00    332.54    355.00 |       61%       67%       71%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  19.07 18.89 18.88 18.92 18.92 18.81   18.91
     Intr % :   0.71  0.72  0.72  0.73  0.73  0.73    0.72
    Spare % :   0.55  0.56  0.57  0.57  0.56  0.57    0.56
    Sleep % :  79.65 79.81 79.82 79.77 79.77 79.88   79.78
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     18    18    18    18    18    18
    TTI Max :     62    62    62    62    62    65
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536873213, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282476]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        84 /         Size:    910,789,800
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        85 /         Size:    930,447,056
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.79 milli-secs
      From API Arrival:                          21.89 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536873213, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_2301_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_2301_timer.bin
    MLog file .//l1mlog_wls0_FD_2301_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        41 /         Size:    869,902,400
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        42 /         Size:    889,559,656
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    2582628    2582580    2582580         48          0
   1     469608     469560     469560         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     662402     662354     662354         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                           1,041.04 milli-secs
      From API Arrival:                       1,062.95 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        25 /         Size:    546,826,304
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        26 /         Size:    566,483,560
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             367.05 milli-secs
      From API Arrival:                       1,409.63 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        25 /         Size:    546,826,304
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        26 /         Size:    566,483,560
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         9 /         Size:    223,750,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        10 /         Size:    243,407,464
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             371.56 milli-secs
      From API Arrival:                         740.57 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         9 /         Size:    223,750,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        10 /         Size:    243,407,464
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.53 milli-secs
      From API Arrival:                          31.55 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.44 milli-secs
      From API Arrival:                          63.01 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[2] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[512]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[512]
    i[1] j[0] Idx[1024]
    i[1] j[1] Idx[1536]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 23 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 24 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 25 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000003800038     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000003800038     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000003800038     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000003800038     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000003800038     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000003800038     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000003800038     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000003800038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000003800038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000003800038     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000003800038     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000003800038     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000003800038     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000003800038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000003800038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000003800038     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000003800038     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000003800038     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000003800038     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000003800038     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,156.93 milli-secs
      From API Arrival:                       1,156.94 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              22.00 milli-secs
      From API Arrival:                       1,178.95 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1600000005 [Hz]
        Ticks per us 1600
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1600. Storing: 1600
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000003800038) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(23) Idx(4)
  CoreId(24) Idx(5)
  CoreId(25) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       133 /         Size:    971,217,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       134 /         Size:    990,874,840
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[2] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [4] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             941.90 milli-secs
      From API Arrival:                         941.90 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       133 /         Size:    971,217,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       134 /         Size:    990,874,840
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               3.84 milli-secs
      From API Arrival:                         945.76 milli-secs
[0mtimer_main_thread:        [PID: 282485] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.53..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    154.06    210.00 |       24%       31%       42%
    UL_LINK  MU1  |     270.00    305.21    320.00 |       54%       61%       64%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,018     367,952 |     38,073 /     38,073      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,018     367,952 |     38,073 /     38,073      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  12.84 12.86 12.88 12.89 12.86 12.88   12.87
     Intr % :   0.52  0.53  0.53  0.53  0.53  0.54    0.53
    Spare % :   0.54  0.55  0.55  0.55  0.54  0.55    0.55
    Sleep % :  86.07 86.05 86.02 86.01 86.05 86.01   86.03
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     16    16    16    16    16    16
    TTI Max :     56    55    59    58    57    56
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   1|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.43..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    154.10    210.00 |       24%       31%       42%
    UL_LINK  MU1  |     270.00    300.31    320.00 |       54%       60%       64%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,000 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,000 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  17.84 17.62 17.85 17.68 17.81 17.78   17.76
     Intr % :   0.72  0.73  0.74  0.74  0.73  0.74    0.73
    Spare % :   0.57  0.58  0.57  0.58  0.57  0.58    0.58
    Sleep % :  80.84 81.05 80.82 80.97 80.86 80.89   80.91
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     17    17    17    17    17    17
    TTI Max :     56    55    57    55    55    55
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.47..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    153.82    210.00 |       24%       31%       42%
    UL_LINK  MU1  |     270.00    300.95    320.00 |       54%       60%       64%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  17.76 17.76 17.77 17.65 17.77 17.75   17.74
     Intr % :   0.72  0.73  0.74  0.74  0.73  0.74    0.73
    Spare % :   0.57  0.58  0.57  0.58  0.58  0.58    0.58
    Sleep % :  80.93 80.91 80.90 81.01 80.91 80.91   80.93
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     17    17    17    17    17    17
    TTI Max :     57    55    56    57    55    57
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.48..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    153.83    210.00 |       24%       31%       42%
    UL_LINK  MU1  |     270.00    300.16    320.00 |       54%       60%       64%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  17.76 17.74 17.76 17.65 17.83 17.77   17.75
     Intr % :   0.72  0.73  0.74  0.74  0.73  0.74    0.73
    Spare % :   0.57  0.58  0.57  0.58  0.57  0.57    0.57
    Sleep % :  80.92 80.93 80.91 81.01 80.84 80.90   80.92
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     17    17    17    17    17    17
    TTI Max :     57    56    55    55    56    58
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.47..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    153.95    210.00 |       24%       31%       42%
    UL_LINK  MU1  |     270.00    300.29    320.00 |       54%       60%       64%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     367,904 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     367,904 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  17.75 17.66 17.77 17.72 17.73 17.85   17.75
     Intr % :   0.73  0.73  0.73  0.73  0.74  0.73    0.73
    Spare % :   0.57  0.57  0.57  0.57  0.57  0.57    0.57
    Sleep % :  80.93 81.02 80.90 80.96 80.94 80.82   80.93
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998  9998  9998  9998
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     17    17    17    17    17    17
    TTI Max :     57    57    58    57    57    57
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [495.00..503.42..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    154.07    210.00 |       24%       31%       42%
    UL_LINK  MU1  |     270.00    300.37    320.00 |       54%       60%       64%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  17.77 17.80 17.68 17.72 17.89 17.72   17.76
     Intr % :   0.72  0.73  0.74  0.73  0.73  0.73    0.73
    Spare % :   0.57  0.58  0.59  0.58  0.58  0.58    0.58
    Sleep % :  80.91 80.87 80.98 80.94 80.78 80.94   80.90
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     17    17    17    17    17    17
    TTI Max :     57    58    57    56    56    56
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536873214, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282485]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        84 /         Size:    910,789,800
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        85 /         Size:    930,447,056
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.71 milli-secs
      From API Arrival:                          21.72 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536873214, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_2302_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_2302_timer.bin
    MLog file .//l1mlog_wls0_FD_2302_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        41 /         Size:    869,902,400
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        42 /         Size:    889,559,656
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    2817408    2817360    2817360         48          0
   1     704388     704340     704340         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     722621     722573     722573         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                           1,034.90 milli-secs
      From API Arrival:                       1,056.64 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        25 /         Size:    546,826,304
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        26 /         Size:    566,483,560
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             355.69 milli-secs
      From API Arrival:                       1,391.95 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        25 /         Size:    546,826,304
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        26 /         Size:    566,483,560
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         9 /         Size:    223,750,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        10 /         Size:    243,407,464
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             354.78 milli-secs
      From API Arrival:                         711.96 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         9 /         Size:    223,750,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        10 /         Size:    243,407,464
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.00 milli-secs
      From API Arrival:                          31.02 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.01 milli-secs
      From API Arrival:                          62.05 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[2] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[512]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[512]
    i[1] j[0] Idx[1024]
    i[1] j[1] Idx[1536]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 23 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 24 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 25 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000003800038     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000003800038     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000003800038     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000003800038     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000003800038     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000003800038     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000003800038     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000003800038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000003800038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000003800038     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000003800038     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000003800038     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000003800038     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000003800038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000003800038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000003800038     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000003800038     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000003800038     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000003800038     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000003800038     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,153.81 milli-secs
      From API Arrival:                       1,153.82 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
Using ORAN Config for RU 0 from config file......
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.05 milli-secs
      From API Arrival:                       1,174.88 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1600000139 [Hz]
        Ticks per us 1600
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1600. Storing: 1600
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000003800038) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(23) Idx(4)
  CoreId(24) Idx(5)
  CoreId(25) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       133 /         Size:    971,217,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       134 /         Size:    990,874,840
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[2] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [4] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             941.91 milli-secs
      From API Arrival:                         941.91 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       133 /         Size:    971,217,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       134 /         Size:    990,874,840
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               3.85 milli-secs
      From API Arrival:                         945.77 milli-secs
[0mtimer_main_thread:        [PID: 282493] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [495.00..503.59..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     110.00    146.43    210.00 |       22%       29%       42%
    UL_LINK  MU1  |     295.00    331.40    350.00 |       59%       66%       70%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,121,563     744,000 |    120,051 /    120,051      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,121,563     744,000 |    120,051 /    120,051      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  12.30 12.30 12.35 12.28 12.40 12.30   12.32
     Intr % :   0.54  0.54  0.54  0.54  0.54  0.54    0.54
    Spare % :   0.55  0.55  0.56  0.56  0.55  0.56    0.56
    Sleep % :  86.59 86.59 86.52 86.60 86.49 86.58   86.56
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     16    16    16    16    16    16
    TTI Max :     61    64    63    62    60    60
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   1|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [495.00..503.62..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     110.00    146.48    205.00 |       22%       29%       41%
    UL_LINK  MU1  |     295.00    327.47    350.00 |       59%       65%       70%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  17.01 17.00 17.01 17.00 17.03 17.01   17.01
     Intr % :   0.74  0.75  0.75  0.75  0.75  0.76    0.75
    Spare % :   0.58  0.58  0.59  0.59  0.58  0.58    0.58
    Sleep % :  81.64 81.66 81.63 81.64 81.63 81.63   81.64
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     16    16    16    16    16    16
    TTI Max :     62    63    62    62    61    61
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [495.00..503.58..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     110.00    146.55    205.00 |       22%       29%       41%
    UL_LINK  MU1  |     295.00    327.39    350.00 |       59%       65%       70%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  17.07 16.93 17.00 17.03 16.99 17.08   17.02
     Intr % :   0.74  0.75  0.76  0.76  0.75  0.75    0.75
    Spare % :   0.58  0.59  0.59  0.59  0.58  0.58    0.58
    Sleep % :  81.59 81.71 81.63 81.60 81.66 81.56   81.62
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     16    16    16    16    16    16
    TTI Max :     60    61    60    62    61    62
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [495.00..503.57..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    146.37    205.00 |       23%       29%       41%
    UL_LINK  MU1  |     295.00    327.10    350.00 |       59%       65%       70%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  17.03 16.99 16.88 17.03 17.14 17.00   17.01
     Intr % :   0.74  0.75  0.76  0.75  0.75  0.76    0.75
    Spare % :   0.57  0.59  0.58  0.59  0.58  0.58    0.58
    Sleep % :  81.64 81.65 81.76 81.61 81.51 81.64   81.64
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     16    16    16    16    16    16
    TTI Max :     61    62    62    60    60    62
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [495.00..503.57..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    146.32    205.00 |       23%       29%       41%
    UL_LINK  MU1  |     295.00    327.32    350.00 |       59%       65%       70%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     743,905 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     743,905 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  17.05 16.89 17.10 17.06 16.99 16.99   17.01
     Intr % :   0.74  0.75  0.75  0.75  0.75  0.75    0.75
    Spare % :   0.57  0.59  0.58  0.59  0.58  0.58    0.58
    Sleep % :  81.61 81.75 81.55 81.57 81.66 81.66   81.63
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     16    16    16    16    16    16
    TTI Max :     63    65    61    62    60    62
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [495.00..503.60..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    146.55    205.00 |       23%       29%       41%
    UL_LINK  MU1  |     295.00    327.46    350.00 |       59%       65%       70%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,095 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,095 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  17.07 16.98 17.01 16.95 17.03 17.02   17.01
     Intr % :   0.74  0.75  0.75  0.75  0.75  0.76    0.75
    Spare % :   0.58  0.58  0.59  0.59  0.58  0.59    0.58
    Sleep % :  81.59 81.67 81.63 81.69 81.63 81.61   81.64
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     16    16    16    16    16    16
    TTI Max :     63    60    60    64    62    62
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536873215, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282493]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        84 /         Size:    910,789,800
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        85 /         Size:    930,447,056
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.63 milli-secs
      From API Arrival:                          21.73 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536873215, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_2303_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_2303_timer.bin
    MLog file .//l1mlog_wls0_FD_2303_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        41 /         Size:    869,902,400
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        42 /         Size:    889,559,656
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    3052188    3052140    3052140         48          0
   1     939168     939120     939120         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     782840     782792     782792         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                           1,034.84 milli-secs
      From API Arrival:                       1,056.59 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        25 /         Size:    546,826,304
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        26 /         Size:    566,483,560
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             344.20 milli-secs
      From API Arrival:                       1,380.38 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        25 /         Size:    546,826,304
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        26 /         Size:    566,483,560
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         9 /         Size:    223,750,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        10 /         Size:    243,407,464
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             345.24 milli-secs
      From API Arrival:                         690.89 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         9 /         Size:    223,750,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        10 /         Size:    243,407,464
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.57 milli-secs
      From API Arrival:                          31.59 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.60 milli-secs
      From API Arrival:                          63.22 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[2] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[512]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[512]
    i[1] j[0] Idx[1024]
    i[1] j[1] Idx[1536]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 23 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 24 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 25 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000003800038     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000003800038     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000003800038     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000003800038     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000003800038     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000003800038     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000003800038     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000003800038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000003800038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000003800038     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000003800038     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000003800038     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000003800038     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000003800038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000003800038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000003800038     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000003800038     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000003800038     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000003800038     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000003800038     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.60 milli-secs
      From API Arrival:                       1,154.61 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.01 milli-secs
      From API Arrival:                       1,175.62 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1600000157 [Hz]
        Ticks per us 1600
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1600. Storing: 1600
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000003800038) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(23) Idx(4)
  CoreId(24) Idx(5)
  CoreId(25) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       133 /         Size:    971,217,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       134 /         Size:    990,874,840
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[2] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [4] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             945.05 milli-secs
      From API Arrival:                         945.05 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       133 /         Size:    971,217,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       134 /         Size:    990,874,840
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               3.86 milli-secs
      From API Arrival:                         948.92 milli-secs
[0mtimer_main_thread:        [PID: 282502] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.59..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     105.00    134.70    185.00 |       21%       27%       37%
    UL_LINK  MU1  |     265.00    296.80    310.00 |       53%       59%       62%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,189,867     382,952 |     56,749 /     56,749      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,189,867     382,952 |     56,749 /     56,749      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  11.51 11.47 11.42 11.50 11.45 11.45   11.47
     Intr % :   0.55  0.55  0.56  0.56  0.56  0.56    0.56
    Spare % :   0.55  0.56  0.56  0.56  0.56  0.56    0.56
    Sleep % :  87.37 87.40 87.43 87.37 87.41 87.41   87.40
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     15    15    14    15    15    15
    TTI Max :     56    55    54    53    55    54
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   1|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [495.00..503.60..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     105.00    134.68    185.00 |       21%       27%       37%
    UL_LINK  MU1  |     270.00    292.77    305.00 |       54%       59%       61%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,048 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,048 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0
     Util % :  15.88 15.84 15.73 15.82 15.81 15.83   15.82
     Intr % :   0.76  0.77  0.77  0.77  0.77  0.78    0.77
    Spare % :   0.58  0.59  0.59  0.59  0.59  0.59    0.59
    Sleep % :  82.76 82.78 82.89 82.79 82.80 82.79   82.80
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     15    15    15    15    15    15
    TTI Max :     54    54    53    53    53    53
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.59..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     105.00    134.69    185.00 |       21%       27%       37%
    UL_LINK  MU1  |     270.00    292.48    305.00 |       54%       58%       61%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0
     Util % :  15.87 15.74 15.77 15.86 15.81 15.85   15.82
     Intr % :   0.76  0.77  0.77  0.77  0.77  0.78    0.77
    Spare % :   0.57  0.59  0.59  0.59  0.59  0.59    0.59
    Sleep % :  82.78 82.89 82.85 82.77 82.81 82.77   82.81
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     15    15    15    15    15    15
    TTI Max :     54    53    53    53    54    53
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.57..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     105.00    134.61    185.00 |       21%       27%       37%
    UL_LINK  MU1  |     275.00    292.69    310.00 |       55%       59%       62%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  15.85 15.83 15.74 15.85 15.83 15.79   15.81
     Intr % :   0.76  0.77  0.77  0.77  0.77  0.77    0.77
    Spare % :   0.57  0.59  0.60  0.59  0.59  0.59    0.59
    Sleep % :  82.80 82.80 82.87 82.78 82.79 82.82   82.81
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     15    15    15    15    15    15
    TTI Max :     53    55    53    53    54    55
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [495.00..503.62..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     105.00    134.70    185.00 |       21%       27%       37%
    UL_LINK  MU1  |     270.00    292.15    310.00 |       54%       58%       62%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  15.82 15.79 15.81 15.76 15.85 15.87   15.82
     Intr % :   0.76  0.77  0.77  0.77  0.77  0.78    0.77
    Spare % :   0.57  0.59  0.59  0.59  0.58  0.59    0.58
    Sleep % :  82.83 82.83 82.80 82.86 82.78 82.75   82.81
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     15    15    15    15    15    15
    TTI Max :     55    53    54    53    53    53
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [495.00..503.60..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     105.00    134.73    185.00 |       21%       27%       37%
    UL_LINK  MU1  |     270.00    292.51    305.00 |       54%       59%       61%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  15.91 15.70 15.81 15.88 15.83 15.77   15.82
     Intr % :   0.76  0.77  0.77  0.77  0.77  0.77    0.77
    Spare % :   0.57  0.59  0.59  0.59  0.59  0.59    0.59
    Sleep % :  82.74 82.93 82.81 82.73 82.80 82.85   82.81
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     15    15    15    15    15    15
    TTI Max :     53    53    54    55    53    53
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536873216, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282502]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        84 /         Size:    910,789,800
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        85 /         Size:    930,447,056
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.59 milli-secs
      From API Arrival:                          21.70 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536873216, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_2304_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_2304_timer.bin
    MLog file .//l1mlog_wls0_FD_2304_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        41 /         Size:    869,902,400
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        42 /         Size:    889,559,656
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    3286968    3286920    3286920         48          0
   1    1173948    1173900    1173900         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     843059     843011     843011         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                           1,035.27 milli-secs
      From API Arrival:                       1,056.98 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        25 /         Size:    546,826,304
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        26 /         Size:    566,483,560
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             343.11 milli-secs
      From API Arrival:                       1,379.70 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        25 /         Size:    546,826,304
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        26 /         Size:    566,483,560
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         9 /         Size:    223,750,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        10 /         Size:    243,407,464
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             344.57 milli-secs
      From API Arrival:                         689.29 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         9 /         Size:    223,750,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        10 /         Size:    243,407,464
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.40 milli-secs
      From API Arrival:                          31.41 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.35 milli-secs
      From API Arrival:                          62.78 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[2] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[512]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[512]
    i[1] j[0] Idx[1024]
    i[1] j[1] Idx[1536]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 23 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 24 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 25 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000003800038     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000003800038     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000003800038     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000003800038     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000003800038     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000003800038     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000003800038     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000003800038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000003800038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000003800038     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000003800038     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000003800038     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000003800038     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000003800038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000003800038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000003800038     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000003800038     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000003800038     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000003800038     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000003800038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000003800038     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000003800038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000003800038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.05 milli-secs
      From API Arrival:                       1,154.06 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.15 milli-secs
      From API Arrival:                       1,175.22 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999984 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000003800038) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(23) Idx(4)
  CoreId(24) Idx(5)
  CoreId(25) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       133 /         Size:    971,217,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       134 /         Size:    990,874,840
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[2] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [4] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             946.55 milli-secs
      From API Arrival:                         946.55 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       133 /         Size:    971,217,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       134 /         Size:    990,874,840
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               3.87 milli-secs
      From API Arrival:                         950.43 milli-secs
[0mtimer_main_thread:        [PID: 282510] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.63..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     100.00    129.86    185.00 |       20%       26%       37%
    UL_LINK  MU1  |     250.00    270.57    280.00 |       50%       54%       56%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    682,832     256,000 |     29,163 /     29,163      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    682,832     256,000 |     29,163 /     29,163      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  10.85 10.77 10.80 10.84 10.81 10.81   10.81
     Intr % :   0.56  0.56  0.56  0.57  0.56  0.57    0.56
    Spare % :   0.55  0.56  0.56  0.56  0.56  0.56    0.56
    Sleep % :  88.02 88.09 88.05 88.02 88.05 88.04   88.05
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     14    14    14    14    14    14
    TTI Max :     50    49    48    49    50    49
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   1|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.72..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     100.00    129.75    185.00 |       20%       26%       37%
    UL_LINK  MU1  |     250.00    266.26    280.00 |       50%       53%       56%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  14.94 14.85 14.91 15.02 14.89 14.93   14.92
     Intr % :   0.77  0.78  0.78  0.78  0.78  0.78    0.78
    Spare % :   0.58  0.59  0.59  0.59  0.59  0.59    0.59
    Sleep % :  83.69 83.76 83.70 83.59 83.72 83.68   83.69
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     14    14    14    14    14    14
    TTI Max :     49    50    48    50    49    49
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.66..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     100.00    129.78    185.00 |       20%       26%       37%
    UL_LINK  MU1  |     250.00    266.12    280.00 |       50%       53%       56%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,000 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  14.95 14.87 14.89 14.98 14.92 14.89   14.92
     Intr % :   0.77  0.78  0.78  0.78  0.78  0.78    0.78
    Spare % :   0.58  0.59  0.60  0.59  0.59  0.60    0.59
    Sleep % :  83.68 83.74 83.71 83.63 83.69 83.71   83.69
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     14    14    14    14    14    14
    TTI Max :     50    50    49    48    50    49
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.64..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     100.00    129.80    185.00 |       20%       26%       37%
    UL_LINK  MU1  |     250.00    266.17    280.00 |       50%       53%       56%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,000 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  14.94 14.86 14.81 15.05 14.86 14.95   14.91
     Intr % :   0.77  0.78  0.78  0.79  0.79  0.78    0.78
    Spare % :   0.59  0.59  0.60  0.59  0.59  0.59    0.59
    Sleep % :  83.68 83.76 83.79 83.55 83.74 83.66   83.70
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     14    14    14    14    14    14
    TTI Max :     50    49    48    49    48    49
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.62..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     100.00    129.79    185.00 |       20%       26%       37%
    UL_LINK  MU1  |     250.00    266.12    280.00 |       50%       53%       56%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,000 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,000 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  14.97 14.84 14.91 14.95 14.87 14.95   14.92
     Intr % :   0.77  0.78  0.78  0.78  0.79  0.78    0.78
    Spare % :   0.59  0.59  0.59  0.60  0.59  0.58    0.59
    Sleep % :  83.64 83.77 83.70 83.65 83.72 83.67   83.69
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     14    14    14    14    14    14
    TTI Max :     49    50    49    48    51    50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..503.65..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     100.00    129.73    185.00 |       20%       26%       37%
    UL_LINK  MU1  |     250.00    266.05    280.00 |       50%       53%       56%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,032 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    23    24    25     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  14.89 14.85 14.91 14.94 14.89 14.97   14.91
     Intr % :   0.77  0.78  0.78  0.78  0.78  0.78    0.78
    Spare % :   0.59  0.59  0.60  0.60  0.59  0.59    0.59
    Sleep % :  83.72 83.76 83.69 83.65 83.72 83.63   83.70
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     14    14    14    14    14    14
    TTI Max :     49    49    49    49    49    48
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536873217, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        84 /         Size:    910,789,800
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        85 /         Size:    930,447,056
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.61 milli-secs
      From API Arrival:                          21.71 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536873217, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_2305_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_2305_timer.bin
    MLog file .//l1mlog_wls0_FD_2305_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        41 /         Size:    869,902,400
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        42 /         Size:    889,559,656
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    3521748    3521700    3521700         48          0
   1    1408728    1408680    1408680         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     903278     903230     903230         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                           1,034.90 milli-secs
      From API Arrival:                       1,056.63 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        25 /         Size:    546,826,304
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        26 /         Size:    566,483,560
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             339.20 milli-secs
      From API Arrival:                       1,375.46 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        25 /         Size:    546,826,304
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        26 /         Size:    566,483,560
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         9 /         Size:    223,750,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        10 /         Size:    243,407,464
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             339.97 milli-secs
      From API Arrival:                         680.69 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         9 /         Size:    223,750,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        10 /         Size:    243,407,464
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.06 milli-secs
      From API Arrival:                          31.08 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.05 milli-secs
      From API Arrival:                          62.15 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[2] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[512]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[512]
    i[1] j[0] Idx[1024]
    i[1] j[1] Idx[1536]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 23 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 24 successfully! Pool core index is 2 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000001800010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000001800010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000001800010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000001800010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000001800010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000001800010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000001800010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000001800010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000001800010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000001800010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000001800010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000001800010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000001800010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000001800010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000001800010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000001800010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000001800010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000001800010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000001800010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000001800010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000001800010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000001800010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000001800010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000001800010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000001800010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000001800010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000001800010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000001800010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000001800010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.20 milli-secs
      From API Arrival:                       1,154.20 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.57 milli-secs
      From API Arrival:                       1,175.79 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999954 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000001800010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(23) Idx(2)
  CoreId(24) Idx(3)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       133 /         Size:    971,217,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       134 /         Size:    990,874,840
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[2] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [4] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             936.88 milli-secs
      From API Arrival:                         936.88 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       133 /         Size:    971,217,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       134 /         Size:    990,874,840
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               3.77 milli-secs
      From API Arrival:                         940.66 milli-secs
[0mtimer_main_thread:        [PID: 282516] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..503.54..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      95.00    149.40    280.00 |       19%       30%       56%
    UL_LINK  MU1  |     255.00    273.48    290.00 |       51%       55%       58%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,238     384,000 |     60,641 /     60,641      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,238     384,000 |     60,641 /     60,641      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    23    24     Avg
  Numa Node :      0     0     0
     Util % :  15.66 15.79 15.70   15.72
     Intr % :   0.60  0.77  0.61    0.66
    Spare % :   0.53  0.46  0.53    0.51
    Sleep % :  83.19 82.95 83.14   83.09
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      0     0     0
    TTI Avg :     20    20    20
    TTI Max :     57    55    57
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|104000|     0|104000|     0|104000| 66560|     0| 66560|     0| 66560| 20800|     0|     0| 20800|  4200|     0|     0|  4200|     0|     0|     0|     0|
   1|104000|     0|104000|     0|104000| 66560|     0| 66560|     0| 66560| 20800|     0|     0| 20800|  4200|     0|     0|  4200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..503.56..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      95.00    148.53    280.00 |       19%       30%       56%
    UL_LINK  MU1  |     250.00    268.26    290.00 |       50%       54%       58%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    23    24     Avg
  Numa Node :      0     0     0
     Util % :  21.47 21.69 21.56   21.57
     Intr % :   0.83  1.07  0.84    0.91
    Spare % :   0.53  0.44  0.53    0.50
    Sleep % :  77.15 76.78 77.05   76.99
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      0     0     0
    TTI Avg :     20    21    21
    TTI Max :     55    55    56
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..503.50..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      95.00    148.55    280.00 |       19%       30%       56%
    UL_LINK  MU1  |     250.00    267.81    290.00 |       50%       54%       58%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    23    24     Avg
  Numa Node :      0     0     0
     Util % :  21.52 21.67 21.57   21.59
     Intr % :   0.83  1.08  0.84    0.92
    Spare % :   0.53  0.44  0.53    0.50
    Sleep % :  77.10 76.79 77.03   76.97
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      0     0     0
    TTI Avg :     21    21    21
    TTI Max :     57    55    55
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..503.75..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      95.00    148.52    280.00 |       19%       30%       56%
    UL_LINK  MU1  |     250.00    268.21    290.00 |       50%       54%       58%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,952 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,952 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    23    24     Avg
  Numa Node :      0     0     0
     Util % :  21.51 21.62 21.60   21.58
     Intr % :   0.83  1.07  0.84    0.91
    Spare % :   0.53  0.44  0.53    0.50
    Sleep % :  77.10 76.84 77.01   76.98
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999
    TTI Min :      0     0     0
    TTI Avg :     21    21    21
    TTI Max :     56    54    56
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..503.74..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      95.00    148.57    280.00 |       19%       30%       56%
    UL_LINK  MU1  |     250.00    268.09    290.00 |       50%       54%       58%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,096 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,096 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    23    24     Avg
  Numa Node :      0     0     0
     Util % :  21.50 21.67 21.59   21.59
     Intr % :   0.83  1.07  0.84    0.91
    Spare % :   0.53  0.44  0.53    0.50
    Sleep % :  77.12 76.80 77.02   76.98
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002
    TTI Min :      0     0     0
    TTI Avg :     21    21    21
    TTI Max :     56    55    56
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..503.90..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      95.00    148.46    280.00 |       19%       30%       56%
    UL_LINK  MU1  |     250.00    268.43    290.00 |       50%       54%       58%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,904 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,904 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    23    24     Avg
  Numa Node :      0     0     0
     Util % :  21.49 21.66 21.54   21.56
     Intr % :   0.84  1.07  0.84    0.92
    Spare % :   0.54  0.45  0.53    0.51
    Sleep % :  77.11 76.80 77.06   76.99
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998
    TTI Min :      0     0     0
    TTI Avg :     20    21    21
    TTI Max :     55    54    55
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536873218, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282516]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        84 /         Size:    910,789,800
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        85 /         Size:    930,447,056
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              22.12 milli-secs
      From API Arrival:                          22.13 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536873218, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_2306_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_2306_timer.bin
    MLog file .//l1mlog_wls0_FD_2306_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        41 /         Size:    869,902,400
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        42 /         Size:    889,559,656
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    3756528    3756480    3756480         48          0
   1    1643508    1643460    1643460         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     963497     963449     963449         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                           1,031.89 milli-secs
      From API Arrival:                       1,054.03 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        25 /         Size:    546,826,304
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        26 /         Size:    566,483,560
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             298.41 milli-secs
      From API Arrival:                       1,332.18 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        25 /         Size:    546,826,304
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        26 /         Size:    566,483,560
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         9 /         Size:    223,750,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        10 /         Size:    243,407,464
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             294.79 milli-secs
      From API Arrival:                         595.05 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         9 /         Size:    223,750,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        10 /         Size:    243,407,464
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.16 milli-secs
      From API Arrival:                          31.38 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.02 milli-secs
      From API Arrival:                          62.41 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[2] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[512]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[512]
    i[1] j[0] Idx[1024]
    i[1] j[1] Idx[1536]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 23 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 24 successfully! Pool core index is 2 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000001800010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000001800010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000001800010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000001800010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000001800010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000001800010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000001800010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000001800010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000001800010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000001800010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000001800010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000001800010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000001800010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000001800010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000001800010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000001800010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000001800010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000001800010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000001800010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000001800010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000001800010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000001800010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000001800010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000001800010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000001800010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000001800010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000001800010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000001800010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000001800010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.20 milli-secs
      From API Arrival:                       1,154.20 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.90 milli-secs
      From API Arrival:                       1,176.12 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1600000177 [Hz]
        Ticks per us 1600
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1600. Storing: 1600
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000001800010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(23) Idx(2)
  CoreId(24) Idx(3)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       133 /         Size:    971,217,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       134 /         Size:    990,874,840
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[2] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [4] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             942.06 milli-secs
      From API Arrival:                         942.06 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       133 /         Size:    971,217,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       134 /         Size:    990,874,840
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               4.46 milli-secs
      From API Arrival:                         946.53 milli-secs
[0mtimer_main_thread:        [PID: 282521] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [495.00..503.55..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      90.00    142.03    260.00 |       18%       28%       52%
    UL_LINK  MU1  |     230.00    251.20    270.00 |       46%       50%       54%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,548     256,000 |     28,657 /     28,657      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,548     256,000 |     28,657 /     28,657      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    23    24     Avg
  Numa Node :      0     0     0
     Util % :  14.84 14.87 14.89   14.87
     Intr % :   0.60  0.77  0.61    0.66
    Spare % :   0.53  0.46  0.53    0.51
    Sleep % :  84.01 83.88 83.95   83.95
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      0     0     0
    TTI Avg :     19    19    19
    TTI Max :     53    52    55
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
   1|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [495.00..503.54..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      90.00    141.06    255.00 |       18%       28%       51%
    UL_LINK  MU1  |     230.00    245.52    265.00 |       46%       49%       53%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    23    24     Avg
  Numa Node :      0     0     0
     Util % :  20.37 20.41 20.40   20.39
     Intr % :   0.83  1.06  0.84    0.91
    Spare % :   0.53  0.45  0.53    0.50
    Sleep % :  78.24 78.07 78.21   78.17
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999
    TTI Min :      0     0     0
    TTI Avg :     19    19    19
    TTI Max :     51    51    53
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   1| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [495.00..503.54..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      90.00    140.73    255.00 |       18%       28%       51%
    UL_LINK  MU1  |     230.00    245.22    265.00 |       46%       49%       53%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    23    24     Avg
  Numa Node :      0     0     0
     Util % :  20.32 20.37 20.37   20.35
     Intr % :   0.83  1.06  0.84    0.91
    Spare % :   0.54  0.44  0.54    0.51
    Sleep % :  78.29 78.11 78.23   78.21
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001
    TTI Min :      0     0     0
    TTI Avg :     19    19    19
    TTI Max :     51    50    51
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   1|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [495.00..503.58..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      90.00    141.87    260.00 |       18%       28%       52%
    UL_LINK  MU1  |     230.00    246.49    270.00 |       46%       49%       54%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    23    24     Avg
  Numa Node :      0     0     0
     Util % :  20.49 20.49 20.53   20.50
     Intr % :   0.83  1.05  0.84    0.91
    Spare % :   0.54  0.45  0.54    0.51
    Sleep % :  78.12 77.98 78.07   78.06
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999
    TTI Min :      0     1     0
    TTI Avg :     19    19    20
    TTI Max :     55    55    55
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   1| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [495.00..503.58..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      90.00    141.07    255.00 |       18%       28%       51%
    UL_LINK  MU1  |     230.00    244.91    265.00 |       46%       49%       53%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    23    24     Avg
  Numa Node :      0     0     0
     Util % :  20.36 20.38 20.38   20.37
     Intr % :   0.83  1.06  0.84    0.91
    Spare % :   0.54  0.45  0.54    0.51
    Sleep % :  78.25 78.10 78.23   78.19
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      0     0     0
    TTI Avg :     19    19    19
    TTI Max :     53    51    51
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [495.00..503.53..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      90.00    140.97    255.00 |       18%       28%       51%
    UL_LINK  MU1  |     230.00    245.25    270.00 |       46%       49%       54%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    23    24     Avg
  Numa Node :      0     0     0
     Util % :  20.35 20.37 20.42   20.38
     Intr % :   0.82  1.05  0.84    0.90
    Spare % :   0.54  0.44  0.54    0.51
    Sleep % :  78.27 78.11 78.18   78.19
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      0     0     0
    TTI Avg :     19    19    19
    TTI Max :     51    50    51
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536873219, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        84 /         Size:    910,789,800
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        85 /         Size:    930,447,056
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.73 milli-secs
      From API Arrival:                          21.84 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536873219, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_2307_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_2307_timer.bin
    MLog file .//l1mlog_wls0_FD_2307_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        41 /         Size:    869,902,400
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        42 /         Size:    889,559,656
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    3991308    3991260    3991260         48          0
   1    1878288    1878240    1878240         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1023716    1023668    1023668         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                           1,031.43 milli-secs
      From API Arrival:                       1,053.28 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        25 /         Size:    546,826,304
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        26 /         Size:    566,483,560
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             298.60 milli-secs
      From API Arrival:                       1,331.37 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        25 /         Size:    546,826,304
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        26 /         Size:    566,483,560
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         9 /         Size:    223,750,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        10 /         Size:    243,407,464
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             298.81 milli-secs
      From API Arrival:                         598.96 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         9 /         Size:    223,750,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        10 /         Size:    243,407,464
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.40 milli-secs
      From API Arrival:                          31.43 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.37 milli-secs
      From API Arrival:                          62.82 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[2] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[512]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[512]
    i[1] j[0] Idx[1024]
    i[1] j[1] Idx[1536]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 23 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 24 successfully! Pool core index is 2 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000001800010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000001800010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000001800010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000001800010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000001800010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000001800010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000001800010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000001800010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000001800010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000001800010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000001800010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000001800010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000001800010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000001800010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000001800010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000001800010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000001800010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000001800010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000001800010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000001800010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000001800010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000001800010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000001800010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000001800010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000001800010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000001800010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000001800010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000001800010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000001800010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000001800010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.09 milli-secs
      From API Arrival:                       1,154.09 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.17 milli-secs
      From API Arrival:                       1,175.27 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999933 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000001800010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(23) Idx(2)
  CoreId(24) Idx(3)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       133 /         Size:    971,217,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       134 /         Size:    990,874,840
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[2] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [4] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             937.83 milli-secs
      From API Arrival:                         937.83 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       133 /         Size:    971,217,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       134 /         Size:    990,874,840
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               3.80 milli-secs
      From API Arrival:                         941.65 milli-secs
[0mtimer_main_thread:        [PID: 282526] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..503.78..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      90.00    136.44    245.00 |       18%       27%       49%
    UL_LINK  MU1  |     215.00    236.31    255.00 |       43%       47%       51%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,794     127,984 |     14,584 /     14,584      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,794     127,984 |     14,584 /     14,584      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    23    24     Avg
  Numa Node :      0     0     0
     Util % :  14.21 14.11 14.26   14.19
     Intr % :   0.60  0.76  0.61    0.66
    Spare % :   0.53  0.46  0.53    0.51
    Sleep % :  84.64 84.66 84.58   84.63
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999
    TTI Min :      0     0     0
    TTI Avg :     18    18    18
    TTI Max :     52    52    52
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|102050|     0|102050|     0|102050| 65312|     0| 65312|     0| 65312| 20410|     0|     0| 20410|  4082|     0|     0|  4082|     0|     0|     0|     0|
   1|102050|     0|102050|     0|102050| 65312|     0| 65312|     0| 65312| 20410|     0|     0| 20410|  4082|     0|     0|  4082|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.03..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      90.00    135.29    240.00 |       18%       27%       48%
    UL_LINK  MU1  |     215.00    231.05    255.00 |       43%       46%       51%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,016 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,016 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    23    24     Avg
  Numa Node :      0     0     0
     Util % :  19.48 19.31 19.54   19.44
     Intr % :   0.83  1.04  0.84    0.90
    Spare % :   0.54  0.45  0.54    0.51
    Sleep % :  79.12 79.18 79.06   79.12
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001
    TTI Min :      0     1     0
    TTI Avg :     19    18    19
    TTI Max :     50    50    53
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..503.93..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      90.00    134.96    240.00 |       18%       27%       48%
    UL_LINK  MU1  |     215.00    231.39    255.00 |       43%       46%       51%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    23    24     Avg
  Numa Node :      0     0     0
     Util % :  19.43 19.29 19.51   19.41
     Intr % :   0.83  1.05  0.83    0.90
    Spare % :   0.55  0.45  0.54    0.51
    Sleep % :  79.18 79.19 79.09   79.15
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      0     0     0
    TTI Avg :     18    18    19
    TTI Max :     49    48    48
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..503.72..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      90.00    136.32    245.00 |       18%       27%       49%
    UL_LINK  MU1  |     215.00    231.72    255.00 |       43%       46%       51%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    23    24     Avg
  Numa Node :      0     0     0
     Util % :  19.64 19.46 19.68   19.59
     Intr % :   0.84  1.05  0.84    0.91
    Spare % :   0.55  0.46  0.55    0.52
    Sleep % :  78.95 79.02 78.92   78.96
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001
    TTI Min :      0     1     0
    TTI Avg :     19    18    19
    TTI Max :     53    50    52
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..503.86..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      90.00    134.95    240.00 |       18%       27%       48%
    UL_LINK  MU1  |     215.00    230.90    255.00 |       43%       46%       51%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,016 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,016 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    23    24     Avg
  Numa Node :      0     0     0
     Util % :  19.43 19.30 19.50   19.41
     Intr % :   0.83  1.04  0.84    0.90
    Spare % :   0.55  0.46  0.54    0.52
    Sleep % :  79.18 79.18 79.10   79.15
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      0     0     0
    TTI Avg :     18    18    19
    TTI Max :     49    49    50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..503.92..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      90.00    135.01    240.00 |       18%       27%       48%
    UL_LINK  MU1  |     215.00    230.92    255.00 |       43%       46%       51%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     127,968 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     127,968 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    23    24     Avg
  Numa Node :      0     0     0
     Util % :  19.42 19.27 19.50   19.40
     Intr % :   0.83  1.04  0.84    0.90
    Spare % :   0.55  0.45  0.54    0.51
    Sleep % :  79.18 79.22 79.11   79.17
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998
    TTI Min :      0     0     0
    TTI Avg :     18    18    19
    TTI Max :     48    47    48
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536873220, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282526]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        84 /         Size:    910,789,800
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        85 /         Size:    930,447,056
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.63 milli-secs
      From API Arrival:                          21.73 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536873220, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_2308_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_2308_timer.bin
    MLog file .//l1mlog_wls0_FD_2308_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        41 /         Size:    869,902,400
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        42 /         Size:    889,559,656
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    4226088    4226040    4226040         48          0
   1    2113068    2113020    2113020         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1083935    1083887    1083887         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                           1,030.97 milli-secs
      From API Arrival:                       1,052.71 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        25 /         Size:    546,826,304
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        26 /         Size:    566,483,560
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             290.99 milli-secs
      From API Arrival:                       1,323.29 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        25 /         Size:    546,826,304
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        26 /         Size:    566,483,560
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         9 /         Size:    223,750,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        10 /         Size:    243,407,464
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             289.22 milli-secs
      From API Arrival:                         581.71 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         9 /         Size:    223,750,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        10 /         Size:    243,407,464
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.07 milli-secs
      From API Arrival:                          31.10 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.00 milli-secs
      From API Arrival:                          62.12 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                             108.98 milli-secs
      From API Arrival:                         171.11 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                             119.98 milli-secs
      From API Arrival:                         291.10 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[4] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[256]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[256]
    i[1] j[0] Idx[512]
    i[1] j[1] Idx[768]
    i[2] j[0] Idx[1024]
    i[2] j[1] Idx[1280]
    i[3] j[0] Idx[1536]
    i[3] j[1] Idx[1792]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 6 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 7 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 8 successfully! Pool core index is 5 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 23 successfully! Pool core index is 6 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 24 successfully! Pool core index is 7 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_8 in core 25 successfully! Pool core index is 8 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_9 in core 26 successfully! Pool core index is 9 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_10 in core 27 successfully! Pool core index is 10 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_11 in core 28 successfully! Pool core index is 11 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x000000001f8001f8     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x000000001f8001f8     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x000000001f8001f8     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x000000001f8001f8     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x000000001f8001f8     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x000000001f8001f8     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,157.26 milli-secs
      From API Arrival:                       1,157.27 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              29.60 milli-secs
      From API Arrival:                       1,186.88 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              42.55 milli-secs
      From API Arrival:                       1,229.45 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              42.93 milli-secs
      From API Arrival:                       1,272.39 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999952 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x000000001f8001f8) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(6) Idx(4)
  CoreId(7) Idx(5)
  CoreId(8) Idx(6)
  CoreId(23) Idx(7)
  CoreId(24) Idx(8)
  CoreId(25) Idx(9)
  CoreId(26) Idx(10)
  CoreId(27) Idx(11)
  CoreId(28) Idx(12)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[4] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [8] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             948.15 milli-secs
      From API Arrival:                         948.16 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.60 milli-secs
      From API Arrival:                         948.77 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.40 milli-secs
      From API Arrival:                         949.18 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               3.70 milli-secs
      From API Arrival:                         952.88 milli-secs
[0mtimer_main_thread:        [PID: 282540] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.62..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    223.38    325.00 |       34%       45%       65%
    UL_LINK  MU1  |     410.00    431.51    445.00 |       82%       86%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,015,674     944,000 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,015,674     944,120 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,015,674     944,000 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,015,674     944,000 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  15.94 15.82 15.82 15.24 15.25 15.25 15.93 15.90 15.86 15.27 15.28 15.27   15.57
     Intr % :   1.00  1.01  1.00  0.97  0.96  0.97  1.01  1.00  1.00  0.97  0.97  0.98    0.99
    Spare % :   0.54  0.54  0.55  0.52  0.51  0.51  0.53  0.53  0.53  0.50  0.50  0.50    0.52
    Sleep % :  82.51 82.61 82.61 83.25 83.25 83.24 82.51 82.55 82.58 83.24 83.23 83.22   82.90
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     21    20    20    20    20    20    21    21    21    20    20    20
    TTI Max :     72    74    75    71    76    76    73    76    76    71    81    71
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|202000|     0|202000|     0|202000|129280|     0|129280|     0|129280| 40400|     0|     0| 40400| 10080|     0|     0| 10080|     0|     0|     0|     0|
   1|202000|     0|202000|     0|202000|129280|     0|129280|     0|129280| 40400|     0|     0| 40400| 10080|     0|     0| 10080|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.63..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    223.47    325.00 |       34%       45%       65%
    UL_LINK  MU1  |     410.00    426.52    445.00 |       82%       85%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,760 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  21.90 21.76 21.90 21.11 20.96 21.05 21.89 22.01 21.96 21.24 21.15 21.14   21.51
     Intr % :   1.38  1.40  1.39  1.34  1.34  1.35  1.38  1.39  1.39  1.34  1.35  1.35    1.37
    Spare % :   0.57  0.57  0.57  0.55  0.54  0.53  0.56  0.55  0.54  0.51  0.52  0.52    0.54
    Sleep % :  76.14 76.26 76.12 76.98 77.14 77.05 76.15 76.04 76.08 76.89 76.97 76.98   76.57
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998  9998  9998  9998  9998  9998  9998  9998  9998  9998
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     21    21    21    20    20    20    21    21    21    20    20    20
    TTI Max :     74    73    76    75    76    74    74    80    77    75    73    78
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.61..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    223.55    325.00 |       34%       45%       65%
    UL_LINK  MU1  |     410.00    426.62    445.00 |       82%       85%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,120 |    158,976 /    158,976      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,120 |    158,976 /    158,976      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,120 |    158,976 /    158,976      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,120 |    158,976 /    158,976      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  21.98 21.85 21.88 21.11 21.02 21.10 22.07 21.96 22.00 21.13 21.05 20.99   21.51
     Intr % :   1.38  1.39  1.39  1.35  1.34  1.35  1.39  1.39  1.38  1.34  1.34  1.36    1.37
    Spare % :   0.56  0.56  0.58  0.54  0.53  0.53  0.56  0.55  0.54  0.51  0.52  0.52    0.54
    Sleep % :  76.05 76.17 76.13 76.98 77.08 76.99 75.97 76.09 76.05 77.00 77.07 77.11   76.56
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     21    21    21    20    20    20    21    21    21    20    20    20
    TTI Max :     75    73    76    74    78    73    76    72    74    75    76    78
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.60..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    223.41    325.00 |       34%       45%       65%
    UL_LINK  MU1  |     410.00    426.75    445.00 |       82%       85%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  21.93 21.80 21.91 21.14 21.14 21.16 21.82 22.02 21.92 21.10 21.12 21.05   21.51
     Intr % :   1.38  1.39  1.40  1.34  1.34  1.35  1.38  1.38  1.39  1.34  1.34  1.35    1.36
    Spare % :   0.57  0.56  0.58  0.55  0.53  0.53  0.56  0.55  0.55  0.52  0.52  0.52    0.55
    Sleep % :  76.10 76.23 76.10 76.95 76.97 76.94 76.22 76.03 76.12 77.03 77.00 77.07   76.56
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     21    21    21    20    20    20    21    21    21    20    20    20
    TTI Max :     74    76    76    72    71    71    76    74    76    72    75    74
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.56..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    223.33    320.00 |       34%       45%       64%
    UL_LINK  MU1  |     410.00    426.43    445.00 |       82%       85%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0
     Util % :  21.95 21.81 21.74 21.05 21.04 21.20 21.91 21.86 22.01 21.21 21.00 21.19   21.50
     Intr % :   1.39  1.39  1.40  1.35  1.35  1.34  1.39  1.38  1.38  1.33  1.34  1.34    1.36
    Spare % :   0.56  0.56  0.58  0.55  0.54  0.53  0.56  0.55  0.55  0.52  0.52  0.52    0.55
    Sleep % :  76.08 76.22 76.26 77.03 77.06 76.91 76.13 76.18 76.03 76.92 77.12 76.93   76.57
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     21    21    21    20    20    20    21    21    21    20    20    20
    TTI Max :     74    74    72    76    76    78    76    76    74    74    74    78
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.57..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    223.25    325.00 |       34%       45%       65%
    UL_LINK  MU1  |     410.00    426.92    450.00 |       82%       85%       90%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  21.90 21.77 21.85 21.16 21.01 21.03 22.01 21.95 22.08 21.22 20.96 21.15   21.51
     Intr % :   1.38  1.39  1.39  1.35  1.35  1.36  1.39  1.39  1.39  1.33  1.34  1.35    1.37
    Spare % :   0.57  0.56  0.59  0.55  0.54  0.53  0.56  0.55  0.55  0.52  0.52  0.52    0.55
    Sleep % :  76.13 76.26 76.14 76.93 77.09 77.06 76.03 76.10 75.96 76.91 77.16 76.96   76.56
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     21    21    21    20    20    20    21    21    21    20    20    20
    TTI Max :     79    75    74    74    76    75    74    74    74    73    75    74
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536875212, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282540]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       206 /         Size:  1,697,382,392
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       207 /         Size:  1,717,039,648
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              22.25 milli-secs
      From API Arrival:                          22.36 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536875212, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       163 /         Size:  1,656,494,992
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       164 /         Size:  1,676,152,248
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                               8.16 milli-secs
      From API Arrival:                          30.53 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536875212, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       120 /         Size:  1,615,607,592
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       121 /         Size:  1,635,264,848
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                               8.00 milli-secs
      From API Arrival:                          38.54 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536875212, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 8 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 8 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 9 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 10 in core 27 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 11 in core 28 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_4300_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_4300_timer.bin
    MLog file .//l1mlog_wls0_FD_4300_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        77 /         Size:  1,574,720,192
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        78 /         Size:  1,594,377,448
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    4460868    4460820    4460820         48          0
   1    2347848    2347800    2347800         48          0
   2     234828     234780     234780         48          0
   3     234828     234780     234780         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1144164    1144116    1144116         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                           1,052.12 milli-secs
      From API Arrival:                       1,090.67 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        61 /         Size:  1,251,644,096
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        62 /         Size:  1,271,301,352
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             367.39 milli-secs
      From API Arrival:                       1,437.65 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        61 /         Size:  1,251,644,096
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        62 /         Size:  1,271,301,352
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        45 /         Size:    928,568,000
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        46 /         Size:    948,225,256
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             375.78 milli-secs
      From API Arrival:                       1,805.07 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        45 /         Size:    928,568,000
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        46 /         Size:    948,225,256
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        29 /         Size:    605,491,904
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        30 /         Size:    625,149,160
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             363.00 milli-secs
      From API Arrival:                       2,160.30 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        29 /         Size:    605,491,904
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        30 /         Size:    625,149,160
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        13 /         Size:    282,415,808
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        14 /         Size:    302,073,064
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             366.75 milli-secs
      From API Arrival:                       1,475.72 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        13 /         Size:    282,415,808
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        14 /         Size:    302,073,064
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.97 milli-secs
      From API Arrival:                          32.32 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.67 milli-secs
      From API Arrival:                          64.01 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              32.04 milli-secs
      From API Arrival:                          96.06 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              31.68 milli-secs
      From API Arrival:                         127.75 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[4] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[256]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[256]
    i[1] j[0] Idx[512]
    i[1] j[1] Idx[768]
    i[2] j[0] Idx[1024]
    i[2] j[1] Idx[1280]
    i[3] j[0] Idx[1536]
    i[3] j[1] Idx[1792]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 6 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 7 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 8 successfully! Pool core index is 5 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 23 successfully! Pool core index is 6 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 24 successfully! Pool core index is 7 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_8 in core 25 successfully! Pool core index is 8 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_9 in core 26 successfully! Pool core index is 9 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_10 in core 27 successfully! Pool core index is 10 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_11 in core 28 successfully! Pool core index is 11 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x000000001f8001f8     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x000000001f8001f8     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x000000001f8001f8     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x000000001f8001f8     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x000000001f8001f8     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x000000001f8001f8     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,155.40 milli-secs
      From API Arrival:                       1,155.41 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.11 milli-secs
      From API Arrival:                       1,176.53 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              21.82 milli-secs
      From API Arrival:                       1,198.35 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              23.40 milli-secs
      From API Arrival:                       1,221.77 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999965 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x000000001f8001f8) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(6) Idx(4)
  CoreId(7) Idx(5)
  CoreId(8) Idx(6)
  CoreId(23) Idx(7)
  CoreId(24) Idx(8)
  CoreId(25) Idx(9)
  CoreId(26) Idx(10)
  CoreId(27) Idx(11)
  CoreId(28) Idx(12)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[4] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [8] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             948.07 milli-secs
      From API Arrival:                         948.08 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.89 milli-secs
      From API Arrival:                         948.98 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.56 milli-secs
      From API Arrival:                         949.55 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               4.04 milli-secs
      From API Arrival:                         953.60 milli-secs
[0mtimer_main_thread:        [PID: 282557] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.68..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    190.57    275.00 |       28%       38%       55%
    UL_LINK  MU1  |     350.00    368.85    380.00 |       70%       74%       76%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,725,739     568,072 |     72,923 /     72,923      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,725,739     568,072 |     72,923 /     72,923      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,725,739     568,072 |     72,923 /     72,923      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,725,739     568,072 |     72,923 /     72,923      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  14.71 14.59 14.67 14.25 14.21 14.27 14.71 14.61 14.64 14.32 14.23 14.23   14.45
     Intr % :   0.93  0.94  0.94  0.91  0.91  0.90  0.94  0.94  0.94  0.91  0.91  0.91    0.92
    Spare % :   0.54  0.54  0.56  0.52  0.51  0.51  0.54  0.53  0.54  0.50  0.50  0.50    0.52
    Sleep % :  83.80 83.91 83.82 84.29 84.35 84.30 83.80 83.91 83.87 84.26 84.34 84.34   84.08
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     19    19    19    18    18    18    19    19    19    18    18    18
    TTI Max :     68    67    67    68    67    66    67    69    68    69    71    68
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   1|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   2|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   3|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.57..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    190.65    275.00 |       28%       38%       55%
    UL_LINK  MU1  |     345.00    364.31    380.00 |       69%       73%       76%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     567,856 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     567,856 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     567,856 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     567,856 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  20.27 20.24 20.14 19.73 19.58 19.68 20.33 20.24 20.28 19.77 19.68 19.62   19.96
     Intr % :   1.29  1.29  1.31  1.26  1.26  1.26  1.29  1.30  1.30  1.25  1.26  1.26    1.28
    Spare % :   0.56  0.56  0.58  0.54  0.53  0.53  0.55  0.54  0.55  0.51  0.51  0.52    0.54
    Sleep % :  77.85 77.88 77.96 78.45 78.61 78.51 77.80 77.90 77.85 78.44 78.53 78.58   78.20
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998  9998  9998  9998  9998  9998  9998  9998  9998  9998
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     19    19    19    19    19    19    19    19    19    19    19    19
    TTI Max :     66    68    68    70    68    69    67    66    70    69    69    69
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|127953|     0|127953|     0|127953| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.62..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    190.58    280.00 |       28%       38%       56%
    UL_LINK  MU1  |     350.00    364.17    380.00 |       70%       73%       76%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  20.25 20.25 20.11 19.82 19.62 19.53 20.31 20.23 20.14 19.80 19.80 19.58   19.95
     Intr % :   1.29  1.30  1.30  1.25  1.26  1.26  1.29  1.29  1.30  1.25  1.25  1.26    1.28
    Spare % :   0.56  0.56  0.58  0.54  0.53  0.53  0.55  0.55  0.55  0.51  0.51  0.52    0.54
    Sleep % :  77.87 77.87 77.99 78.37 78.57 78.66 77.82 77.91 77.98 78.42 78.41 78.62   78.21
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     19    19    19    19    19    19    19    19    19    19    19    19
    TTI Max :     67    67    69    69    69    69    67    69    68    69    69    66
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127948|     0|127948|     0|127948| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|200099|     0|200099|     0|200099|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.69..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    190.70    275.00 |       28%       38%       55%
    UL_LINK  MU1  |     350.00    364.31    380.00 |       70%       73%       76%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  20.24 20.02 20.22 19.74 19.69 19.72 20.17 20.18 20.17 19.68 19.82 19.80   19.95
     Intr % :   1.28  1.30  1.30  1.26  1.25  1.26  1.30  1.29  1.30  1.25  1.25  1.25    1.27
    Spare % :   0.56  0.56  0.58  0.54  0.53  0.53  0.56  0.55  0.55  0.51  0.51  0.52    0.54
    Sleep % :  77.90 78.09 77.88 78.44 78.51 78.47 77.95 77.96 77.95 78.53 78.39 78.41   78.21
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     19    19    19    19    19    19    19    19    19    19    19    19
    TTI Max :     69    67    67    68    69    69    69    69    69    69    69    69
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.65..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    190.65    275.00 |       28%       38%       55%
    UL_LINK  MU1  |     345.00    364.27    380.00 |       69%       73%       76%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  20.31 20.16 20.12 19.72 19.59 19.70 20.39 20.24 20.14 19.72 19.66 19.73   19.96
     Intr % :   1.29  1.29  1.30  1.25  1.26  1.26  1.29  1.29  1.31  1.25  1.27  1.25    1.28
    Spare % :   0.56  0.56  0.58  0.54  0.53  0.53  0.55  0.54  0.55  0.51  0.52  0.51    0.54
    Sleep % :  77.82 77.97 77.98 78.46 78.59 78.49 77.75 77.91 77.98 78.50 78.54 78.48   78.21
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     19    19    19    19    19    19    19    19    19    19    19    19
    TTI Max :     69    67    72    68    71    67    67    68    70    69    68    69
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.67..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    190.47    275.00 |       28%       38%       55%
    UL_LINK  MU1  |     345.00    364.15    380.00 |       69%       73%       76%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  20.31 20.07 20.19 19.72 19.72 19.69 20.29 20.10 20.18 19.71 19.75 19.73   19.96
     Intr % :   1.29  1.29  1.30  1.25  1.25  1.26  1.30  1.29  1.30  1.25  1.25  1.26    1.27
    Spare % :   0.56  0.57  0.58  0.54  0.53  0.53  0.55  0.55  0.55  0.51  0.52  0.52    0.54
    Sleep % :  77.82 78.05 77.91 78.47 78.48 78.50 77.84 78.04 77.95 78.51 78.47 78.47   78.21
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     19    19    19    19    19    19    19    19    19    19    19    19
    TTI Max :     68    70    69    69    66    70    70    69    67    67    69    71
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536875213, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282557]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       206 /         Size:  1,697,382,392
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       207 /         Size:  1,717,039,648
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              22.10 milli-secs
      From API Arrival:                          22.10 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536875213, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       163 /         Size:  1,656,494,992
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       164 /         Size:  1,676,152,248
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                               7.52 milli-secs
      From API Arrival:                          29.64 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536875213, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       120 /         Size:  1,615,607,592
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       121 /         Size:  1,635,264,848
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                               7.46 milli-secs
      From API Arrival:                          37.11 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536875213, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 8 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 8 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 9 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 10 in core 27 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 11 in core 28 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_4301_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_4301_timer.bin
    MLog file .//l1mlog_wls0_FD_4301_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        77 /         Size:  1,574,720,192
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        78 /         Size:  1,594,377,448
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    4695648    4695600    4695600         48          0
   1    2582628    2582580    2582580         48          0
   2     469608     469560     469560         48          0
   3     469608     469560     469560         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1204395    1204347    1204347         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                           1,050.42 milli-secs
      From API Arrival:                       1,087.54 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        61 /         Size:  1,251,644,096
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        62 /         Size:  1,271,301,352
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             371.93 milli-secs
      From API Arrival:                       1,439.21 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        61 /         Size:  1,251,644,096
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        62 /         Size:  1,271,301,352
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        45 /         Size:    928,568,000
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        46 /         Size:    948,225,256
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             372.79 milli-secs
      From API Arrival:                       1,803.98 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        45 /         Size:    928,568,000
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        46 /         Size:    948,225,256
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        29 /         Size:    605,491,904
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        30 /         Size:    625,149,160
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             366.55 milli-secs
      From API Arrival:                       2,163.30 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        29 /         Size:    605,491,904
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        30 /         Size:    625,149,160
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        13 /         Size:    282,415,808
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        14 /         Size:    302,073,064
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             366.91 milli-secs
      From API Arrival:                       1,480.31 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        13 /         Size:    282,415,808
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        14 /         Size:    302,073,064
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.32 milli-secs
      From API Arrival:                          31.56 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.03 milli-secs
      From API Arrival:                          62.60 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              31.06 milli-secs
      From API Arrival:                          93.68 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              31.06 milli-secs
      From API Arrival:                         124.74 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[4] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[256]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[256]
    i[1] j[0] Idx[512]
    i[1] j[1] Idx[768]
    i[2] j[0] Idx[1024]
    i[2] j[1] Idx[1280]
    i[3] j[0] Idx[1536]
    i[3] j[1] Idx[1792]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 6 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 7 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 8 successfully! Pool core index is 5 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 23 successfully! Pool core index is 6 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 24 successfully! Pool core index is 7 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_8 in core 25 successfully! Pool core index is 8 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_9 in core 26 successfully! Pool core index is 9 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_10 in core 27 successfully! Pool core index is 10 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_11 in core 28 successfully! Pool core index is 11 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x000000001f8001f8     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x000000001f8001f8     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x000000001f8001f8     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x000000001f8001f8     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x000000001f8001f8     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x000000001f8001f8     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,153.88 milli-secs
      From API Arrival:                       1,153.89 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              22.24 milli-secs
      From API Arrival:                       1,176.14 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              21.90 milli-secs
      From API Arrival:                       1,198.05 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              21.71 milli-secs
      From API Arrival:                       1,219.77 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999998 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x000000001f8001f8) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(6) Idx(4)
  CoreId(7) Idx(5)
  CoreId(8) Idx(6)
  CoreId(23) Idx(7)
  CoreId(24) Idx(8)
  CoreId(25) Idx(9)
  CoreId(26) Idx(10)
  CoreId(27) Idx(11)
  CoreId(28) Idx(12)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[4] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [8] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             953.06 milli-secs
      From API Arrival:                         953.06 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.82 milli-secs
      From API Arrival:                         953.90 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.56 milli-secs
      From API Arrival:                         954.46 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               4.30 milli-secs
      From API Arrival:                         958.77 milli-secs
[0mtimer_main_thread:        [PID: 282571] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.82..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    168.81    260.00 |       26%       34%       52%
    UL_LINK  MU1  |     310.00    331.43    345.00 |       62%       66%       69%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,018     367,952 |     38,073 /     38,073      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,018     367,952 |     38,073 /     38,073      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,018     367,952 |     38,073 /     38,073      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,018     367,952 |     38,073 /     38,073      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  13.96 13.91 14.04 13.43 13.40 13.40 13.97 13.94 14.02 13.39 13.36 13.43   13.69
     Intr % :   0.93  0.94  0.94  0.92  0.92  0.92  0.93  0.94  0.94  0.92  0.92  0.92    0.93
    Spare % :   0.54  0.54  0.54  0.52  0.51  0.51  0.54  0.53  0.53  0.50  0.50  0.50    0.52
    Sleep % :  84.55 84.58 84.46 85.11 85.15 85.15 84.54 84.57 84.49 85.18 85.20 85.14   84.84
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     18    18    18    17    17    17    18    18    18    17    17    17
    TTI Max :     65    62    61    61    61    61    61    60    61    61    64    62
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   1|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   2|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   3|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.79..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    168.82    260.00 |       26%       34%       52%
    UL_LINK  MU1  |     310.00    326.56    345.00 |       62%       65%       69%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  19.22 19.26 19.23 18.44 18.53 18.55 19.29 19.29 19.33 18.49 18.64 18.61   18.91
     Intr % :   1.30  1.29  1.30  1.28  1.27  1.27  1.29  1.30  1.30  1.27  1.26  1.26    1.28
    Spare % :   0.56  0.56  0.57  0.54  0.54  0.53  0.55  0.54  0.55  0.52  0.52  0.52    0.54
    Sleep % :  78.91 78.87 78.88 79.72 79.64 79.64 78.85 78.84 78.81 79.71 79.56 79.59   79.25
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     18    18    18    17    18    18    18    18    18    17    18    18
    TTI Max :     62    62    61    63    61    62    61    61    61    61    61    61
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.82..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    168.78    260.00 |       26%       34%       52%
    UL_LINK  MU1  |     310.00    326.66    345.00 |       62%       65%       69%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0
     Util % :  19.42 19.19 19.33 18.43 18.55 18.46 19.33 19.29 19.34 18.47 18.54 18.53   18.91
     Intr % :   1.28  1.30  1.30  1.28  1.27  1.28  1.28  1.30  1.29  1.28  1.27  1.27    1.28
    Spare % :   0.55  0.56  0.57  0.54  0.54  0.53  0.56  0.54  0.55  0.52  0.52  0.52    0.54
    Sleep % :  78.73 78.93 78.78 79.73 79.62 79.71 78.81 78.85 78.81 79.71 79.65 79.66   79.25
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     18    18    18    17    18    17    18    18    18    17    18    18
    TTI Max :     61    62    61    63    61    62    62    62    60    61    61    61
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.90..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    168.75    260.00 |       26%       34%       52%
    UL_LINK  MU1  |     310.00    326.56    345.00 |       62%       65%       69%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  19.28 19.31 19.24 18.46 18.48 18.38 19.23 19.38 19.33 18.52 18.54 18.56   18.89
     Intr % :   1.28  1.29  1.30  1.27  1.27  1.27  1.29  1.29  1.29  1.27  1.27  1.26    1.28
    Spare % :   0.56  0.56  0.57  0.54  0.54  0.53  0.55  0.54  0.55  0.52  0.52  0.52    0.54
    Sleep % :  78.86 78.82 78.87 79.70 79.70 79.80 78.90 78.77 78.80 79.67 79.64 79.64   79.26
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     18    18    18    17    17    17    18    18    18    18    18    18
    TTI Max :     62    60    60    61    63    60    60    62    60    61    62    61
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.84..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    168.70    260.00 |       26%       34%       52%
    UL_LINK  MU1  |     310.00    327.14    345.00 |       62%       65%       69%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0
     Util % :  19.35 19.22 19.31 18.46 18.43 18.46 19.34 19.25 19.25 18.54 18.50 18.52   18.89
     Intr % :   1.29  1.30  1.30  1.28  1.27  1.26  1.28  1.30  1.30  1.27  1.26  1.27    1.28
    Spare % :   0.56  0.56  0.57  0.54  0.54  0.53  0.55  0.54  0.55  0.52  0.52  0.52    0.54
    Sleep % :  78.78 78.91 78.80 79.69 79.73 79.72 78.81 78.88 78.87 79.65 79.69 79.67   79.27
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     18    18    18    17    17    17    18    18    18    18    18    18
    TTI Max :     62    64    64    61    61    62    60    61    63    62    61    61
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.83..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    168.82    260.00 |       26%       34%       52%
    UL_LINK  MU1  |     310.00    326.65    345.00 |       62%       65%       69%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  19.36 19.31 19.31 18.37 18.47 18.54 19.36 19.31 19.22 18.52 18.44 18.61   18.90
     Intr % :   1.28  1.30  1.30  1.29  1.28  1.27  1.28  1.29  1.30  1.27  1.27  1.27    1.28
    Spare % :   0.56  0.56  0.57  0.54  0.54  0.53  0.55  0.54  0.55  0.52  0.52  0.52    0.54
    Sleep % :  78.78 78.82 78.79 79.78 79.69 79.63 78.79 78.84 78.91 79.67 79.74 79.58   79.25
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     18    18    18    17    17    18    18    18    18    18    17    18
    TTI Max :     61    62    61    62    63    64    62    63    60    63    63    62
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536875214, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       206 /         Size:  1,697,382,392
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       207 /         Size:  1,717,039,648
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.78 milli-secs
      From API Arrival:                          21.89 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536875214, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       163 /         Size:  1,656,494,992
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       164 /         Size:  1,676,152,248
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                               7.61 milli-secs
      From API Arrival:                          29.51 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536875214, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       120 /         Size:  1,615,607,592
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       121 /         Size:  1,635,264,848
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                               7.54 milli-secs
      From API Arrival:                          37.05 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536875214, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 8 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 8 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 9 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 10 in core 27 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 11 in core 28 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_4302_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_4302_timer.bin
    MLog file .//l1mlog_wls0_FD_4302_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        77 /         Size:  1,574,720,192
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        78 /         Size:  1,594,377,448
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    4930428    4930380    4930380         48          0
   1    2817408    2817360    2817360         48          0
   2     704388     704340     704340         48          0
   3     704388     704340     704340         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1264626    1264578    1264578         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                           1,050.40 milli-secs
      From API Arrival:                       1,087.46 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        61 /         Size:  1,251,644,096
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        62 /         Size:  1,271,301,352
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             357.36 milli-secs
      From API Arrival:                       1,424.33 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        61 /         Size:  1,251,644,096
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        62 /         Size:  1,271,301,352
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        45 /         Size:    928,568,000
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        46 /         Size:    948,225,256
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             355.40 milli-secs
      From API Arrival:                       1,772.02 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        45 /         Size:    928,568,000
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        46 /         Size:    948,225,256
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        29 /         Size:    605,491,904
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        30 /         Size:    625,149,160
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             355.69 milli-secs
      From API Arrival:                       2,120.45 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        29 /         Size:    605,491,904
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        30 /         Size:    625,149,160
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        13 /         Size:    282,415,808
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        14 /         Size:    302,073,064
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             355.49 milli-secs
      From API Arrival:                       1,426.07 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        13 /         Size:    282,415,808
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        14 /         Size:    302,073,064
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.60 milli-secs
      From API Arrival:                          31.94 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.37 milli-secs
      From API Arrival:                          63.33 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              31.14 milli-secs
      From API Arrival:                          94.49 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              31.07 milli-secs
      From API Arrival:                         125.58 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[4] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[256]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[256]
    i[1] j[0] Idx[512]
    i[1] j[1] Idx[768]
    i[2] j[0] Idx[1024]
    i[2] j[1] Idx[1280]
    i[3] j[0] Idx[1536]
    i[3] j[1] Idx[1792]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 6 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 7 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 8 successfully! Pool core index is 5 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 23 successfully! Pool core index is 6 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 24 successfully! Pool core index is 7 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_8 in core 25 successfully! Pool core index is 8 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_9 in core 26 successfully! Pool core index is 9 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_10 in core 27 successfully! Pool core index is 10 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_11 in core 28 successfully! Pool core index is 11 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x000000001f8001f8     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x000000001f8001f8     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x000000001f8001f8     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x000000001f8001f8     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x000000001f8001f8     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x000000001f8001f8     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.05 milli-secs
      From API Arrival:                       1,154.06 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.20 milli-secs
      From API Arrival:                       1,175.27 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              21.15 milli-secs
      From API Arrival:                       1,196.43 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              21.17 milli-secs
      From API Arrival:                       1,217.60 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1600000008 [Hz]
        Ticks per us 1600
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1600. Storing: 1600
    Mlog Open successful

MLogSetup nCoreMask0(0x000000001f8001f8) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(6) Idx(4)
  CoreId(7) Idx(5)
  CoreId(8) Idx(6)
  CoreId(23) Idx(7)
  CoreId(24) Idx(8)
  CoreId(25) Idx(9)
  CoreId(26) Idx(10)
  CoreId(27) Idx(11)
  CoreId(28) Idx(12)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[4] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [8] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             948.14 milli-secs
      From API Arrival:                         948.14 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.64 milli-secs
      From API Arrival:                         948.79 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.41 milli-secs
      From API Arrival:                         949.21 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               4.19 milli-secs
      From API Arrival:                         953.41 milli-secs
[0mtimer_main_thread:        [PID: 282585] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..503.16..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    174.13    245.00 |       25%       35%       49%
    UL_LINK  MU1  |     345.00    368.74    385.00 |       69%       74%       77%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,121,563     743,905 |    120,051 /    120,051      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,121,563     743,905 |    120,051 /    120,051      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,121,563     743,905 |    120,051 /    120,051      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,121,563     743,905 |    120,051 /    120,051      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  13.23 13.25 13.23 12.74 12.75 12.74 13.19 13.28 13.17 12.74 12.73 12.74   12.98
     Intr % :   0.96  0.97  0.97  0.95  0.95  0.95  0.97  0.96  0.96  0.94  0.94  0.96    0.96
    Spare % :   0.55  0.55  0.56  0.52  0.52  0.52  0.55  0.53  0.53  0.51  0.51  0.51    0.53
    Sleep % :  85.24 85.22 85.22 85.76 85.76 85.77 85.27 85.21 85.31 85.79 85.80 85.77   85.51
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     17    17    17    16    16    16    17    17    17    16    16    16
    TTI Max :     67    66    67    67    69    68    65    69    67    68    65    71
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   1|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   2|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   3|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..503.13..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    174.26    245.00 |       25%       35%       49%
    UL_LINK  MU1  |     345.00    364.29    385.00 |       69%       73%       77%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,095 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,095 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,095 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,095 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  18.28 18.23 18.30 17.62 17.48 17.60 18.34 18.36 18.42 17.60 17.50 17.59   17.94
     Intr % :   1.32  1.33  1.34  1.31  1.31  1.31  1.33  1.34  1.33  1.31  1.31  1.32    1.32
    Spare % :   0.57  0.57  0.59  0.55  0.55  0.54  0.57  0.55  0.55  0.53  0.53  0.53    0.55
    Sleep % :  79.80 79.85 79.75 80.50 80.64 80.53 79.74 79.73 79.68 80.55 80.64 80.53   80.16
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     17    17    17    17    16    17    17    17    17    17    17    17
    TTI Max :     67    69    65    67    66    65    68    68    67    66    68    67
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..503.13..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    174.01    245.00 |       25%       35%       49%
    UL_LINK  MU1  |     345.00    364.10    385.00 |       69%       73%       77%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  18.30 18.21 18.25 17.62 17.57 17.61 18.32 18.32 18.29 17.61 17.60 17.53   17.94
     Intr % :   1.32  1.34  1.35  1.32  1.32  1.31  1.33  1.34  1.33  1.31  1.31  1.32    1.32
    Spare % :   0.57  0.58  0.59  0.55  0.54  0.54  0.57  0.56  0.55  0.53  0.53  0.53    0.55
    Sleep % :  79.79 79.86 79.79 80.50 80.55 80.51 79.77 79.77 79.80 80.54 80.55 80.60   80.17
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     17    17    17    17    17    17    17    17    17    17    17    17
    TTI Max :     67    67    70    66    65    66    66    65    67    66    68    68
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..503.20..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    174.05    245.00 |       25%       35%       49%
    UL_LINK  MU1  |     345.00    364.22    385.00 |       69%       73%       77%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  18.34 18.19 18.27 17.62 17.57 17.59 18.29 18.37 18.29 17.60 17.66 17.47   17.94
     Intr % :   1.32  1.33  1.34  1.31  1.32  1.32  1.33  1.32  1.33  1.31  1.31  1.32    1.32
    Spare % :   0.56  0.58  0.59  0.55  0.55  0.55  0.57  0.56  0.56  0.53  0.53  0.54    0.56
    Sleep % :  79.76 79.89 79.78 80.50 80.54 80.52 79.80 79.73 79.81 80.54 80.48 80.66   80.17
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     17    17    17    17    17    17    17    17    17    17    17    16
    TTI Max :     63    68    69    71    68    67    65    68    66    68    68    68
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..503.17..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    174.18    250.00 |       25%       35%       50%
    UL_LINK  MU1  |     345.00    363.87    380.00 |       69%       73%       76%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  18.35 18.15 18.22 17.62 17.58 17.60 18.37 18.22 18.29 17.61 17.56 17.59   17.93
     Intr % :   1.32  1.33  1.34  1.32  1.31  1.32  1.33  1.33  1.33  1.31  1.32  1.33    1.32
    Spare % :   0.56  0.58  0.59  0.55  0.55  0.54  0.56  0.56  0.55  0.53  0.53  0.53    0.55
    Sleep % :  79.75 79.92 79.82 80.49 80.54 80.52 79.72 79.87 79.81 80.53 80.57 80.53   80.17
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     17    17    17    17    17    17    17    17    17    17    17    17
    TTI Max :     67    65    66    66    70    68    67    68    65    67    68    65
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..503.17..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    174.07    245.00 |       25%       35%       49%
    UL_LINK  MU1  |     345.00    364.44    385.00 |       69%       73%       77%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     743,905 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     743,905 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     743,905 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     743,905 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  18.29 18.20 18.35 17.61 17.50 17.65 18.21 18.37 18.30 17.60 17.64 17.54   17.94
     Intr % :   1.33  1.35  1.33  1.31  1.32  1.32  1.33  1.33  1.33  1.31  1.31  1.32    1.32
    Spare % :   0.56  0.58  0.59  0.55  0.55  0.54  0.57  0.55  0.56  0.53  0.53  0.53    0.55
    Sleep % :  79.80 79.85 79.71 80.50 80.62 80.46 79.87 79.73 79.79 80.54 80.50 80.59   80.16
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     17    17    17    17    17    17    17    17    17    17    17    17
    TTI Max :     66    65    65    70    63    69    65    67    64    64    66    66
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536875215, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282585]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       206 /         Size:  1,697,382,392
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       207 /         Size:  1,717,039,648
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.81 milli-secs
      From API Arrival:                          21.88 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536875215, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       163 /         Size:  1,656,494,992
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       164 /         Size:  1,676,152,248
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                               7.70 milli-secs
      From API Arrival:                          29.59 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536875215, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       120 /         Size:  1,615,607,592
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       121 /         Size:  1,635,264,848
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                               7.55 milli-secs
      From API Arrival:                          37.14 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536875215, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 8 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 8 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 9 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 10 in core 27 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 11 in core 28 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_4303_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_4303_timer.bin
    MLog file .//l1mlog_wls0_FD_4303_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        77 /         Size:  1,574,720,192
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        78 /         Size:  1,594,377,448
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    5165208    5165160    5165160         48          0
   1    3052188    3052140    3052140         48          0
   2     939168     939120     939120         48          0
   3     939168     939120     939120         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1324857    1324809    1324809         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                           1,050.80 milli-secs
      From API Arrival:                       1,087.95 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        61 /         Size:  1,251,644,096
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        62 /         Size:  1,271,301,352
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             345.86 milli-secs
      From API Arrival:                       1,413.35 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        61 /         Size:  1,251,644,096
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        62 /         Size:  1,271,301,352
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        45 /         Size:    928,568,000
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        46 /         Size:    948,225,256
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             367.20 milli-secs
      From API Arrival:                       1,772.77 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        45 /         Size:    928,568,000
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        46 /         Size:    948,225,256
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        29 /         Size:    605,491,904
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        30 /         Size:    625,149,160
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             344.90 milli-secs
      From API Arrival:                       2,110.34 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        29 /         Size:    605,491,904
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        30 /         Size:    625,149,160
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        13 /         Size:    282,415,808
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        14 /         Size:    302,073,064
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             344.78 milli-secs
      From API Arrival:                       1,404.82 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        13 /         Size:    282,415,808
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        14 /         Size:    302,073,064
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.75 milli-secs
      From API Arrival:                          31.77 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.15 milli-secs
      From API Arrival:                          62.94 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              31.20 milli-secs
      From API Arrival:                          94.15 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              31.19 milli-secs
      From API Arrival:                         125.35 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[4] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[256]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[256]
    i[1] j[0] Idx[512]
    i[1] j[1] Idx[768]
    i[2] j[0] Idx[1024]
    i[2] j[1] Idx[1280]
    i[3] j[0] Idx[1536]
    i[3] j[1] Idx[1792]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 6 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 7 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 8 successfully! Pool core index is 5 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 23 successfully! Pool core index is 6 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 24 successfully! Pool core index is 7 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_8 in core 25 successfully! Pool core index is 8 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_9 in core 26 successfully! Pool core index is 9 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_10 in core 27 successfully! Pool core index is 10 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_11 in core 28 successfully! Pool core index is 11 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x000000001f8001f8     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x000000001f8001f8     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x000000001f8001f8     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x000000001f8001f8     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x000000001f8001f8     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x000000001f8001f8     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,155.03 milli-secs
      From API Arrival:                       1,155.04 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              22.16 milli-secs
      From API Arrival:                       1,177.21 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              21.08 milli-secs
      From API Arrival:                       1,198.29 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              21.07 milli-secs
      From API Arrival:                       1,219.37 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999999 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x000000001f8001f8) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(6) Idx(4)
  CoreId(7) Idx(5)
  CoreId(8) Idx(6)
  CoreId(23) Idx(7)
  CoreId(24) Idx(8)
  CoreId(25) Idx(9)
  CoreId(26) Idx(10)
  CoreId(27) Idx(11)
  CoreId(28) Idx(12)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[4] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [8] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             950.24 milli-secs
      From API Arrival:                         950.24 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.66 milli-secs
      From API Arrival:                         950.92 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.43 milli-secs
      From API Arrival:                         951.36 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               4.06 milli-secs
      From API Arrival:                         955.43 milli-secs
[0mtimer_main_thread:        [PID: 282599] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.72..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    146.08    220.00 |       23%       29%       44%
    UL_LINK  MU1  |     305.00    327.00    340.00 |       61%       65%       68%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,189,867     383,000 |     56,749 /     56,749      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,189,867     383,048 |     56,749 /     56,749      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,189,867     383,048 |     56,749 /     56,749      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,189,867     383,000 |     56,749 /     56,749      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  12.41 12.39 12.42 11.95 11.88 11.90 12.42 12.44 12.46 11.92 11.89 11.91   12.17
     Intr % :   1.01  1.00  1.01  0.99  0.98  0.98  1.01  1.00  1.01  0.98  0.98  0.98    0.99
    Spare % :   0.55  0.55  0.56  0.52  0.52  0.52  0.55  0.54  0.53  0.51  0.51  0.51    0.53
    Sleep % :  86.01 86.03 85.99 86.52 86.60 86.59 86.00 85.99 85.99 86.58 86.60 86.58   86.29
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     16    16    16    15    15    15    16    16    16    15    15    15
    TTI Max :     60    58    57    58    61    58    57    60    59    60    58    61
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   1|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   2|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   3|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.75..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    146.14    220.00 |       23%       29%       44%
    UL_LINK  MU1  |     305.00    322.36    340.00 |       61%       64%       68%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     382,952 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     382,952 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  17.12 17.10 17.12 16.44 16.39 16.49 17.12 17.24 17.24 16.43 16.50 16.54   16.81
     Intr % :   1.38  1.39  1.40  1.37  1.36  1.35  1.39  1.39  1.38  1.36  1.35  1.36    1.37
    Spare % :   0.58  0.58  0.58  0.55  0.55  0.54  0.58  0.56  0.55  0.53  0.54  0.53    0.56
    Sleep % :  80.90 80.91 80.88 81.62 81.67 81.59 80.89 80.79 80.81 81.66 81.59 81.55   81.24
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     16    16    16    15    15    15    16    16    16    15    16    16
    TTI Max :     60    59    60    60    60    61    57    58    58    58    59    58
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.78..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    146.08    215.00 |       23%       29%       43%
    UL_LINK  MU1  |     305.00    323.18    340.00 |       61%       65%       68%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  17.13 17.07 17.17 16.45 16.52 16.42 17.21 17.16 17.23 16.42 16.53 16.37   16.81
     Intr % :   1.38  1.39  1.39  1.36  1.36  1.36  1.38  1.39  1.39  1.35  1.35  1.36    1.37
    Spare % :   0.58  0.59  0.58  0.56  0.55  0.54  0.58  0.57  0.55  0.53  0.53  0.53    0.56
    Sleep % :  80.88 80.93 80.83 81.61 81.55 81.66 80.81 80.86 80.80 81.68 81.56 81.72   81.24
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     16    16    16    15    16    15    16    16    16    15    16    15
    TTI Max :     59    59    59    60    59    59    58    58    60    59    58    62
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.74..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    145.96    215.00 |       23%       29%       43%
    UL_LINK  MU1  |     305.00    322.75    340.00 |       61%       65%       68%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  17.18 17.09 17.15 16.42 16.46 16.35 17.27 17.13 17.27 16.43 16.45 16.45   16.80
     Intr % :   1.39  1.40  1.40  1.37  1.38  1.36  1.39  1.39  1.38  1.36  1.36  1.37    1.38
    Spare % :   0.58  0.58  0.59  0.55  0.55  0.54  0.57  0.57  0.56  0.53  0.53  0.53    0.56
    Sleep % :  80.83 80.90 80.84 81.64 81.60 81.73 80.75 80.89 80.76 81.66 81.64 81.64   81.24
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     16    16    16    15    15    15    16    16    16    15    15    15
    TTI Max :     58    60    61    60    59    59    60    59    61    60    58    59
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.69..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    146.04    215.00 |       23%       29%       43%
    UL_LINK  MU1  |     305.00    322.58    340.00 |       61%       65%       68%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  17.16 17.15 17.14 16.41 16.46 16.44 17.17 17.25 17.22 16.42 16.44 16.45   16.81
     Intr % :   1.39  1.39  1.39  1.36  1.36  1.36  1.39  1.38  1.39  1.36  1.36  1.36    1.37
    Spare % :   0.58  0.58  0.59  0.56  0.55  0.54  0.57  0.57  0.56  0.53  0.53  0.53    0.56
    Sleep % :  80.84 80.85 80.86 81.65 81.62 81.64 80.84 80.79 80.81 81.67 81.65 81.64   81.24
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     16    16    16    15    15    15    16    16    16    15    15    15
    TTI Max :     59    59    59    58    61    59    63    64    59    58    58    63
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.69..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    146.07    215.00 |       23%       29%       43%
    UL_LINK  MU1  |     305.00    322.09    340.00 |       61%       64%       68%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  17.17 17.16 17.15 16.38 16.37 16.44 17.22 17.21 17.23 16.45 16.38 16.53   16.81
     Intr % :   1.39  1.38  1.39  1.36  1.35  1.36  1.39  1.39  1.38  1.35  1.36  1.36    1.37
    Spare % :   0.58  0.58  0.58  0.56  0.55  0.55  0.57  0.57  0.56  0.53  0.53  0.53    0.56
    Sleep % :  80.85 80.86 80.85 81.68 81.71 81.64 80.80 80.81 80.81 81.66 81.71 81.55   81.24
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10000 10000 10000 10000 10000 10000 10000 10000 10001 10001 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     16    16    16    15    15    15    16    16    16    15    15    16
    TTI Max :     59    57    58    59    57    60    60    59    59    61    58    62
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536875216, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282599]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       206 /         Size:  1,697,382,392
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       207 /         Size:  1,717,039,648
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.80 milli-secs
      From API Arrival:                          21.81 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536875216, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       163 /         Size:  1,656,494,992
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       164 /         Size:  1,676,152,248
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                               7.62 milli-secs
      From API Arrival:                          29.44 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536875216, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       120 /         Size:  1,615,607,592
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       121 /         Size:  1,635,264,848
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                               7.57 milli-secs
      From API Arrival:                          37.02 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536875216, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 8 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 8 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 9 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 10 in core 27 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 11 in core 28 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_4304_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_4304_timer.bin
    MLog file .//l1mlog_wls0_FD_4304_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        77 /         Size:  1,574,720,192
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        78 /         Size:  1,594,377,448
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    5399988    5399940    5399940         48          0
   1    3286968    3286920    3286920         48          0
   2    1173948    1173900    1173900         48          0
   3    1173948    1173900    1173900         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1385088    1385040    1385040         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                           1,050.51 milli-secs
      From API Arrival:                       1,087.54 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        61 /         Size:  1,251,644,096
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        62 /         Size:  1,271,301,352
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             346.91 milli-secs
      From API Arrival:                       1,414.11 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        61 /         Size:  1,251,644,096
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        62 /         Size:  1,271,301,352
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        45 /         Size:    928,568,000
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        46 /         Size:    948,225,256
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             343.94 milli-secs
      From API Arrival:                       1,750.32 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        45 /         Size:    928,568,000
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        46 /         Size:    948,225,256
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        29 /         Size:    605,491,904
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        30 /         Size:    625,149,160
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             348.30 milli-secs
      From API Arrival:                       2,091.32 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        29 /         Size:    605,491,904
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        30 /         Size:    625,149,160
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        13 /         Size:    282,415,808
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        14 /         Size:    302,073,064
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             350.02 milli-secs
      From API Arrival:                       1,391.34 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        13 /         Size:    282,415,808
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        14 /         Size:    302,073,064
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.22 milli-secs
      From API Arrival:                          31.25 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.13 milli-secs
      From API Arrival:                          62.40 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              31.10 milli-secs
      From API Arrival:                          93.51 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              31.06 milli-secs
      From API Arrival:                         124.58 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[4] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[256]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[256]
    i[1] j[0] Idx[512]
    i[1] j[1] Idx[768]
    i[2] j[0] Idx[1024]
    i[2] j[1] Idx[1280]
    i[3] j[0] Idx[1536]
    i[3] j[1] Idx[1792]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 6 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 7 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 8 successfully! Pool core index is 5 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 23 successfully! Pool core index is 6 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 24 successfully! Pool core index is 7 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_8 in core 25 successfully! Pool core index is 8 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_9 in core 26 successfully! Pool core index is 9 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_10 in core 27 successfully! Pool core index is 10 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_11 in core 28 successfully! Pool core index is 11 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x000000001f8001f8     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x000000001f8001f8     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x000000001f8001f8     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x000000001f8001f8     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x000000001f8001f8     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x000000001f8001f8     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.79 milli-secs
      From API Arrival:                       1,154.79 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.35 milli-secs
      From API Arrival:                       1,176.15 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              21.23 milli-secs
      From API Arrival:                       1,197.40 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              21.23 milli-secs
      From API Arrival:                       1,218.64 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999956 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x000000001f8001f8) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(6) Idx(4)
  CoreId(7) Idx(5)
  CoreId(8) Idx(6)
  CoreId(23) Idx(7)
  CoreId(24) Idx(8)
  CoreId(25) Idx(9)
  CoreId(26) Idx(10)
  CoreId(27) Idx(11)
  CoreId(28) Idx(12)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[4] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [8] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             952.77 milli-secs
      From API Arrival:                         952.78 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.66 milli-secs
      From API Arrival:                         953.45 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.43 milli-secs
      From API Arrival:                         953.88 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               3.96 milli-secs
      From API Arrival:                         957.85 milli-secs
[0mtimer_main_thread:        [PID: 282613] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.84..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     110.00    139.00    195.00 |       22%       28%       39%
    UL_LINK  MU1  |     275.00    293.31    305.00 |       55%       59%       61%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    682,832     255,968 |     29,163 /     29,163      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    682,832     255,968 |     29,163 /     29,163      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    682,832     255,968 |     29,163 /     29,163      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    682,832     255,968 |     29,163 /     29,163      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  11.76 11.70 11.71 11.25 11.32 11.34 11.75 11.76 11.74 11.29 11.34 11.32   11.52
     Intr % :   1.05  1.05  1.05  1.02  1.01  1.01  1.05  1.05  1.05  1.01  1.01  1.02    1.03
    Spare % :   0.55  0.56  0.56  0.53  0.53  0.52  0.55  0.55  0.55  0.51  0.52  0.51    0.54
    Sleep % :  86.62 86.68 86.66 87.19 87.12 87.11 86.62 86.62 86.65 87.17 87.12 87.13   86.89
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     15    15    15    14    14    14    15    15    15    14    14    14
    TTI Max :     54    54    54    52    54    54    55    53    54    53    53    56
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   1|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   2|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   3|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.88..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     110.00    138.83    190.00 |       22%       28%       38%
    UL_LINK  MU1  |     275.00    288.85    305.00 |       55%       58%       61%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,064 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,064 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,064 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,064 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  16.13 16.12 16.15 15.60 15.64 15.60 16.24 16.18 16.25 15.62 15.73 15.72   15.92
     Intr % :   1.44  1.45  1.47  1.39  1.40  1.40  1.44  1.46  1.45  1.41  1.41  1.41    1.43
    Spare % :   0.58  0.59  0.60  0.55  0.55  0.54  0.58  0.58  0.58  0.54  0.54  0.53    0.56
    Sleep % :  81.82 81.82 81.76 82.44 82.39 82.44 81.72 81.77 81.70 82.42 82.31 82.31   82.08
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002 10002 10002 10002 10002 10002 10002 10002 10002 10002
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     15    15    15    15    15    15    15    15    15    15    15    15
    TTI Max :     54    55    55    53    56    55    54    56    56    54    55    53
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.86..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     110.00    139.06    195.00 |       22%       28%       39%
    UL_LINK  MU1  |     275.00    288.84    305.00 |       55%       58%       61%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,936 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,936 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,936 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,936 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  16.14 16.17 16.16 15.62 15.67 15.56 16.24 16.20 16.23 15.63 15.68 15.74   15.92
     Intr % :   1.46  1.46  1.45  1.41  1.40  1.40  1.45  1.45  1.46  1.40  1.39  1.40    1.43
    Spare % :   0.58  0.59  0.60  0.55  0.55  0.55  0.58  0.57  0.58  0.54  0.54  0.53    0.56
    Sleep % :  81.80 81.77 81.78 82.40 82.35 82.47 81.72 81.75 81.72 82.41 82.37 82.31   82.07
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998  9998  9998  9998  9998  9998  9998  9998  9998  9998
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     15    15    15    15    15    15    15    15    15    15    15    15
    TTI Max :     54    53    55    56    54    54    55    53    54    55    55    55
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.88..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     110.00    139.03    190.00 |       22%       28%       38%
    UL_LINK  MU1  |     275.00    288.64    305.00 |       55%       58%       61%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,032 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,032 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  16.21 16.20 16.17 15.57 15.60 15.58 16.12 16.22 16.23 15.63 15.70 15.72   15.91
     Intr % :   1.45  1.46  1.46  1.40  1.40  1.40  1.46  1.45  1.46  1.41  1.41  1.41    1.43
    Spare % :   0.58  0.59  0.59  0.55  0.55  0.55  0.58  0.58  0.57  0.54  0.54  0.53    0.56
    Sleep % :  81.75 81.73 81.77 82.45 82.43 82.46 81.82 81.73 81.72 82.40 82.33 82.32   82.08
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     15    15    15    15    15    15    15    15    15    15    15    15
    TTI Max :     54    54    55    54    53    53    55    56    55    55    55    54
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.87..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     110.00    138.84    190.00 |       22%       28%       38%
    UL_LINK  MU1  |     275.00    288.66    305.00 |       55%       58%       61%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  16.17 16.14 16.24 15.59 15.63 15.65 16.17 16.17 16.17 15.62 15.67 15.70   15.91
     Intr % :   1.46  1.46  1.45  1.40  1.40  1.40  1.45  1.46  1.45  1.40  1.41  1.40    1.43
    Spare % :   0.58  0.59  0.59  0.55  0.55  0.55  0.58  0.58  0.57  0.54  0.54  0.54    0.56
    Sleep % :  81.77 81.78 81.69 82.44 82.40 82.38 81.79 81.77 81.78 82.43 82.36 82.34   82.08
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     15    15    15    15    15    15    15    15    15    15    15    15
    TTI Max :     56    54    54    55    54    55    55    55    53    53    55    54
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..503.89..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     110.00    138.84    190.00 |       22%       28%       38%
    UL_LINK  MU1  |     275.00    288.63    305.00 |       55%       58%       61%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  16.17 16.18 16.19 15.56 15.60 15.63 16.26 16.15 16.26 15.62 15.63 15.74   15.92
     Intr % :   1.44  1.46  1.45  1.41  1.40  1.39  1.46  1.46  1.46  1.40  1.40  1.40    1.43
    Spare % :   0.58  0.59  0.59  0.56  0.55  0.55  0.58  0.58  0.57  0.54  0.54  0.53    0.56
    Sleep % :  81.78 81.75 81.75 82.45 82.43 82.41 81.69 81.79 81.69 82.42 82.40 82.30   82.07
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     15    15    15    15    15    15    15    15    15    15    15    15
    TTI Max :     54    53    54    54    54    54    54    55    52    54    54    55
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536875217, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282613]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       206 /         Size:  1,697,382,392
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       207 /         Size:  1,717,039,648
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.69 milli-secs
      From API Arrival:                          21.80 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536875217, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       163 /         Size:  1,656,494,992
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       164 /         Size:  1,676,152,248
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                               7.58 milli-secs
      From API Arrival:                          29.39 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536875217, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       120 /         Size:  1,615,607,592
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       121 /         Size:  1,635,264,848
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                               7.48 milli-secs
      From API Arrival:                          36.88 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536875217, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 8 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 8 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 9 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 10 in core 27 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 11 in core 28 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_4305_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_4305_timer.bin
    MLog file .//l1mlog_wls0_FD_4305_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        77 /         Size:  1,574,720,192
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        78 /         Size:  1,594,377,448
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    5634768    5634720    5634720         48          0
   1    3521748    3521700    3521700         48          0
   2    1408728    1408680    1408680         48          0
   3    1408728    1408680    1408680         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1445319    1445271    1445271         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                           1,050.53 milli-secs
      From API Arrival:                       1,087.42 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        61 /         Size:  1,251,644,096
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        62 /         Size:  1,271,301,352
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             333.78 milli-secs
      From API Arrival:                       1,400.84 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        61 /         Size:  1,251,644,096
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        62 /         Size:  1,271,301,352
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        45 /         Size:    928,568,000
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        46 /         Size:    948,225,256
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             335.36 milli-secs
      From API Arrival:                       1,728.51 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        45 /         Size:    928,568,000
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        46 /         Size:    948,225,256
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        29 /         Size:    605,491,904
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        30 /         Size:    625,149,160
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             335.53 milli-secs
      From API Arrival:                       2,056.81 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        29 /         Size:    605,491,904
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        30 /         Size:    625,149,160
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        13 /         Size:    282,415,808
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        14 /         Size:    302,073,064
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             335.35 milli-secs
      From API Arrival:                       1,342.18 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        13 /         Size:    282,415,808
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        14 /         Size:    302,073,064
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.19 milli-secs
      From API Arrival:                          31.22 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.00 milli-secs
      From API Arrival:                          62.23 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              31.03 milli-secs
      From API Arrival:                          93.27 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              31.21 milli-secs
      From API Arrival:                         124.49 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[4] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[256]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[256]
    i[1] j[0] Idx[512]
    i[1] j[1] Idx[768]
    i[2] j[0] Idx[1024]
    i[2] j[1] Idx[1280]
    i[3] j[0] Idx[1536]
    i[3] j[1] Idx[1792]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 6 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 24 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 25 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 26 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000007000070     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000007000070     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000007000070     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000007000070     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000007000070     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000007000070     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000007000070     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000007000070     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000007000070     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000007000070     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000007000070     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000007000070     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000007000070     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000007000070     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000007000070     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000007000070     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000007000070     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000007000070     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000007000070     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000007000070     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,153.94 milli-secs
      From API Arrival:                       1,153.95 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.28 milli-secs
      From API Arrival:                       1,175.24 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              21.14 milli-secs
      From API Arrival:                       1,196.38 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              21.04 milli-secs
      From API Arrival:                       1,217.43 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999991 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000007000070) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(6) Idx(3)
  CoreId(24) Idx(4)
  CoreId(25) Idx(5)
  CoreId(26) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[4] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [8] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             943.58 milli-secs
      From API Arrival:                         943.58 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.65 milli-secs
      From API Arrival:                         944.25 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.40 milli-secs
      From API Arrival:                         944.65 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               4.03 milli-secs
      From API Arrival:                         948.69 milli-secs
[0mtimer_main_thread:        [PID: 282622] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..503.68..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    186.41    340.00 |       24%       37%       68%
    UL_LINK  MU1  |     305.00    329.76    345.00 |       61%       66%       69%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,238     384,000 |     60,641 /     60,641      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,238     384,000 |     60,641 /     60,641      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,238     384,000 |     60,641 /     60,641      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,238     384,000 |     60,641 /     60,641      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  19.14 19.12 19.13 19.17 19.16 19.10   19.14
     Intr % :   1.02  1.03  1.05  1.04  1.03  1.06    1.04
    Spare % :   0.50  0.50  0.47  0.50  0.50  0.47    0.49
    Sleep % :  79.32 79.33 79.33 79.27 79.29 79.35   79.31
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25
    TTI Max :     68    68    68    68    68    68
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|104100|     0|104100|     0|104100| 66624|     0| 66624|     0| 66624| 20820|     0|     0| 20820|  4205|     0|     0|  4205|     0|     0|     0|     0|
   1|104100|     0|104100|     0|104100| 66624|     0| 66624|     0| 66624| 20820|     0|     0| 20820|  4205|     0|     0|  4205|     0|     0|     0|     0|
   2|104100|     0|104100|     0|104100| 66624|     0| 66624|     0| 66624| 20820|     0|     0| 20820|  4205|     0|     0|  4205|     0|     0|     0|     0|
   3|104100|     0|104100|     0|104100| 66624|     0| 66624|     0| 66624| 20820|     0|     0| 20820|  4205|     0|     0|  4205|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..503.69..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    186.40    340.00 |       24%       37%       68%
    UL_LINK  MU1  |     305.00    324.75    345.00 |       61%       65%       69%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  26.40 26.44 26.43 26.47 26.45 26.41   26.43
     Intr % :   1.42  1.42  1.45  1.44  1.42  1.45    1.43
    Spare % :   0.50  0.51  0.47  0.51  0.51  0.47    0.49
    Sleep % :  71.65 71.61 71.63 71.56 71.59 71.64   71.61
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25
    TTI Max :     69    68    68    69    68    71
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..503.73..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    186.43    340.00 |       24%       37%       68%
    UL_LINK  MU1  |     305.00    325.14    345.00 |       61%       65%       69%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,952 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,952 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,952 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,952 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  26.40 26.44 26.49 26.43 26.48 26.45   26.45
     Intr % :   1.41  1.42  1.45  1.44  1.42  1.46    1.43
    Spare % :   0.50  0.51  0.47  0.51  0.51  0.46    0.49
    Sleep % :  71.67 71.62 71.57 71.61 71.57 71.60   71.61
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25
    TTI Max :     69    68    68    68    69    68
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..503.66..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    186.28    340.00 |       24%       37%       68%
    UL_LINK  MU1  |     305.00    325.12    340.00 |       61%       65%       68%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  26.40 26.44 26.46 26.42 26.45 26.44   26.44
     Intr % :   1.41  1.42  1.45  1.44  1.43  1.46    1.44
    Spare % :   0.50  0.51  0.47  0.51  0.51  0.47    0.49
    Sleep % :  71.67 71.61 71.61 71.61 71.59 71.62   71.62
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     1     0     0     0
    TTI Avg :     25    25    25    25    25    25
    TTI Max :     68    68    68    69    72    68
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..503.64..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    186.43    340.00 |       24%       37%       68%
    UL_LINK  MU1  |     305.00    324.89    340.00 |       61%       65%       68%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,096 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,096 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,096 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,096 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  26.44 26.44 26.40 26.46 26.46 26.44   26.44
     Intr % :   1.41  1.43  1.46  1.43  1.43  1.46    1.44
    Spare % :   0.51  0.51  0.47  0.51  0.51  0.47    0.50
    Sleep % :  71.63 71.60 71.65 71.59 71.58 71.62   71.61
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002 10002 10002 10002
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25
    TTI Max :     68    68    68    69    69    68
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..503.66..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    186.47    340.00 |       24%       37%       68%
    UL_LINK  MU1  |     305.00    324.55    340.00 |       61%       65%       68%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,952 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,952 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,952 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,952 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  26.43 26.44 26.40 26.45 26.48 26.42   26.44
     Intr % :   1.41  1.42  1.46  1.43  1.43  1.46    1.44
    Spare % :   0.51  0.51  0.47  0.50  0.51  0.47    0.49
    Sleep % :  71.63 71.60 71.66 71.60 71.57 71.63   71.61
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25
    TTI Max :     69    68    69    69    68    68
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536875218, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282622]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       206 /         Size:  1,697,382,392
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       207 /         Size:  1,717,039,648
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.72 milli-secs
      From API Arrival:                          21.73 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536875218, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       163 /         Size:  1,656,494,992
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       164 /         Size:  1,676,152,248
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                               7.72 milli-secs
      From API Arrival:                          29.47 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536875218, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       120 /         Size:  1,615,607,592
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       121 /         Size:  1,635,264,848
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                               7.53 milli-secs
      From API Arrival:                          37.01 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536875218, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_4306_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_4306_timer.bin
    MLog file .//l1mlog_wls0_FD_4306_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        77 /         Size:  1,574,720,192
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        78 /         Size:  1,594,377,448
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    5869548    5869500    5869500         48          0
   1    3756528    3756480    3756480         48          0
   2    1643508    1643460    1643460         48          0
   3    1643508    1643460    1643460         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1505550    1505502    1505502         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                           1,043.14 milli-secs
      From API Arrival:                       1,080.16 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        61 /         Size:  1,251,644,096
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        62 /         Size:  1,271,301,352
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             298.79 milli-secs
      From API Arrival:                       1,358.62 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        61 /         Size:  1,251,644,096
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        62 /         Size:  1,271,301,352
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        45 /         Size:    928,568,000
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        46 /         Size:    948,225,256
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             295.76 milli-secs
      From API Arrival:                       1,646.66 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        45 /         Size:    928,568,000
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        46 /         Size:    948,225,256
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        29 /         Size:    605,491,904
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        30 /         Size:    625,149,160
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             292.90 milli-secs
      From API Arrival:                       1,932.22 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        29 /         Size:    605,491,904
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        30 /         Size:    625,149,160
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        13 /         Size:    282,415,808
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        14 /         Size:    302,073,064
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             307.39 milli-secs
      From API Arrival:                       1,196.98 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        13 /         Size:    282,415,808
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        14 /         Size:    302,073,064
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.25 milli-secs
      From API Arrival:                          31.28 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.10 milli-secs
      From API Arrival:                          62.39 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              31.10 milli-secs
      From API Arrival:                          93.52 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              31.09 milli-secs
      From API Arrival:                         124.61 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[4] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[256]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[256]
    i[1] j[0] Idx[512]
    i[1] j[1] Idx[768]
    i[2] j[0] Idx[1024]
    i[2] j[1] Idx[1280]
    i[3] j[0] Idx[1536]
    i[3] j[1] Idx[1792]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 6 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 24 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 25 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 26 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000007000070     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000007000070     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000007000070     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000007000070     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000007000070     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000007000070     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000007000070     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000007000070     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000007000070     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000007000070     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000007000070     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000007000070     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000007000070     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000007000070     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000007000070     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000007000070     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000007000070     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000007000070     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000007000070     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000007000070     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.48 milli-secs
      From API Arrival:                       1,154.48 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.27 milli-secs
      From API Arrival:                       1,175.77 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              21.04 milli-secs
      From API Arrival:                       1,196.82 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              21.14 milli-secs
      From API Arrival:                       1,217.97 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1600000171 [Hz]
        Ticks per us 1600
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1600. Storing: 1600
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000007000070) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(6) Idx(3)
  CoreId(24) Idx(4)
  CoreId(25) Idx(5)
  CoreId(26) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[4] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [8] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             942.39 milli-secs
      From API Arrival:                         942.40 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.65 milli-secs
      From API Arrival:                         943.07 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.42 milli-secs
      From API Arrival:                         943.49 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               4.01 milli-secs
      From API Arrival:                         947.52 milli-secs
[0mtimer_main_thread:        [PID: 282631] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [495.00..503.28..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    175.14    315.00 |       24%       35%       63%
    UL_LINK  MU1  |     270.00    295.24    310.00 |       54%       59%       62%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,548     255,968 |     28,657 /     28,657      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,548     255,968 |     28,657 /     28,657      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,548     255,968 |     28,657 /     28,657      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,548     255,968 |     28,657 /     28,657      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  18.06 18.04 18.05 18.10 18.05 18.06   18.06
     Intr % :   1.02  1.03  1.04  1.03  1.03  1.04    1.03
    Spare % :   0.51  0.51  0.48  0.51  0.51  0.48    0.50
    Sleep % :  80.39 80.40 80.41 80.33 80.40 80.41   80.39
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     24    23    23    24    23    24
    TTI Max :     63    64    63    63    63    63
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
   1|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
   2|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
   3|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..503.24..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    174.86    315.00 |       24%       35%       63%
    UL_LINK  MU1  |     270.00    290.61    310.00 |       54%       58%       62%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  24.94 24.93 24.92 24.93 24.97 24.99   24.95
     Intr % :   1.41  1.42  1.44  1.43  1.43  1.44    1.43
    Spare % :   0.52  0.52  0.48  0.52  0.51  0.48    0.51
    Sleep % :  73.12 73.12 73.13 73.10 73.07 73.08   73.10
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24
    TTI Max :     63    62    63    62    62    63
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..503.25..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    174.80    315.00 |       24%       35%       63%
    UL_LINK  MU1  |     275.00    290.83    310.00 |       55%       58%       62%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  24.92 24.92 24.95 24.95 24.93 24.92   24.93
     Intr % :   1.41  1.42  1.44  1.43  1.42  1.44    1.43
    Spare % :   0.52  0.51  0.48  0.52  0.51  0.48    0.50
    Sleep % :  73.13 73.13 73.11 73.08 73.11 73.14   73.12
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24
    TTI Max :     62    62    63    62    63    63
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   1| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   2| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   3| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..503.21..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    175.00    315.00 |       24%       35%       63%
    UL_LINK  MU1  |     275.00    291.03    310.00 |       55%       58%       62%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  24.93 24.94 24.97 24.93 24.99 24.94   24.95
     Intr % :   1.41  1.41  1.44  1.43  1.41  1.44    1.42
    Spare % :   0.52  0.52  0.48  0.52  0.52  0.48    0.51
    Sleep % :  73.11 73.12 73.09 73.10 73.06 73.12   73.10
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24
    TTI Max :     63    62    63    62    62    63
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   1|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   2|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   3|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..503.25..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    174.94    315.00 |       24%       35%       63%
    UL_LINK  MU1  |     275.00    290.89    310.00 |       55%       58%       62%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  24.96 24.89 24.95 24.96 24.96 24.95   24.95
     Intr % :   1.41  1.41  1.44  1.43  1.43  1.45    1.43
    Spare % :   0.52  0.52  0.48  0.52  0.52  0.48    0.51
    Sleep % :  73.09 73.15 73.11 73.07 73.08 73.10   73.10
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24
    TTI Max :     66    62    63    62    63    63
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..503.29..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    174.91    315.00 |       24%       35%       63%
    UL_LINK  MU1  |     270.00    290.94    310.00 |       54%       58%       62%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  24.94 24.92 24.93 24.94 24.99 24.93   24.94
     Intr % :   1.41  1.42  1.44  1.43  1.42  1.45    1.43
    Spare % :   0.53  0.52  0.48  0.53  0.52  0.48    0.51
    Sleep % :  73.11 73.12 73.13 73.09 73.06 73.12   73.11
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24
    TTI Max :     62    62    63    63    62    63
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536875219, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282631]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       206 /         Size:  1,697,382,392
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       207 /         Size:  1,717,039,648
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.83 milli-secs
      From API Arrival:                          21.93 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536875219, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       163 /         Size:  1,656,494,992
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       164 /         Size:  1,676,152,248
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                               7.63 milli-secs
      From API Arrival:                          29.58 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536875219, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       120 /         Size:  1,615,607,592
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       121 /         Size:  1,635,264,848
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                               7.50 milli-secs
      From API Arrival:                          37.09 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536875219, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_4307_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_4307_timer.bin
    MLog file .//l1mlog_wls0_FD_4307_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        77 /         Size:  1,574,720,192
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        78 /         Size:  1,594,377,448
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    6104328    6104280    6104280         48          0
   1    3991308    3991260    3991260         48          0
   2    1878288    1878240    1878240         48          0
   3    1878288    1878240    1878240         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1565781    1565733    1565733         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                           1,042.86 milli-secs
      From API Arrival:                       1,079.95 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        61 /         Size:  1,251,644,096
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        62 /         Size:  1,271,301,352
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             297.44 milli-secs
      From API Arrival:                       1,356.88 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        61 /         Size:  1,251,644,096
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        62 /         Size:  1,271,301,352
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        45 /         Size:    928,568,000
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        46 /         Size:    948,225,256
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             297.64 milli-secs
      From API Arrival:                       1,646.78 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        45 /         Size:    928,568,000
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        46 /         Size:    948,225,256
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        29 /         Size:    605,491,904
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        30 /         Size:    625,149,160
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             296.29 milli-secs
      From API Arrival:                       1,935.84 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        29 /         Size:    605,491,904
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        30 /         Size:    625,149,160
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        13 /         Size:    282,415,808
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        14 /         Size:    302,073,064
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             303.92 milli-secs
      From API Arrival:                       1,197.45 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        13 /         Size:    282,415,808
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        14 /         Size:    302,073,064
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.46 milli-secs
      From API Arrival:                          31.70 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.22 milli-secs
      From API Arrival:                          62.94 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              31.33 milli-secs
      From API Arrival:                          94.27 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              31.15 milli-secs
      From API Arrival:                         125.43 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[4] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[256]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[256]
    i[1] j[0] Idx[512]
    i[1] j[1] Idx[768]
    i[2] j[0] Idx[1024]
    i[2] j[1] Idx[1280]
    i[3] j[0] Idx[1536]
    i[3] j[1] Idx[1792]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 6 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 24 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 25 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 26 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000007000070     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000007000070     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000007000070     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000007000070     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000007000070     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000007000070     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000007000070     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000007000070     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000007000070     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000007000070     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000007000070     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000007000070     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000007000070     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000007000070     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000007000070     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000007000070     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000007000070     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000007000070     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000007000070     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000007000070     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,155.07 milli-secs
      From API Arrival:                       1,155.07 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.18 milli-secs
      From API Arrival:                       1,176.26 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              21.12 milli-secs
      From API Arrival:                       1,197.39 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              21.11 milli-secs
      From API Arrival:                       1,218.51 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999969 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000007000070) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(6) Idx(3)
  CoreId(24) Idx(4)
  CoreId(25) Idx(5)
  CoreId(26) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[4] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [8] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             942.42 milli-secs
      From API Arrival:                         942.43 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.64 milli-secs
      From API Arrival:                         943.08 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.41 milli-secs
      From API Arrival:                         943.49 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       259 /         Size:  1,758,860,816
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       260 /         Size:  1,778,518,072
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               3.64 milli-secs
      From API Arrival:                         947.14 milli-secs
[0mtimer_main_thread:        [PID: 282639] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..503.64..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    166.03    295.00 |       23%       33%       59%
    UL_LINK  MU1  |     255.00    274.91    290.00 |       51%       55%       58%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,794     127,984 |     14,584 /     14,584      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,794     127,984 |     14,584 /     14,584      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,794     127,984 |     14,584 /     14,584      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,794     127,984 |     14,584 /     14,584      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  17.12 17.14 17.10 17.15 17.15 17.14   17.13
     Intr % :   1.04  1.04  1.06  1.05  1.04  1.07    1.05
    Spare % :   0.53  0.53  0.49  0.52  0.53  0.49    0.52
    Sleep % :  81.30 81.27 81.33 81.26 81.26 81.29   81.28
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     22    22    22    22    22    22
    TTI Max :     59    59    59    59    59    59
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|101950|     0|101950|     0|101950| 65248|     0| 65248|     0| 65248| 20390|     0|     0| 20390|  4078|     0|     0|  4078|     0|     0|     0|     0|
   1|101950|     0|101950|     0|101950| 65248|     0| 65248|     0| 65248| 20390|     0|     0| 20390|  4078|     0|     0|  4078|     0|     0|     0|     0|
   2|101950|     0|101950|     0|101950| 65248|     0| 65248|     0| 65248| 20390|     0|     0| 20390|  4078|     0|     0|  4078|     0|     0|     0|     0|
   3|101950|     0|101950|     0|101950| 65248|     0| 65248|     0| 65248| 20390|     0|     0| 20390|  4078|     0|     0|  4078|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..503.64..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     110.00    165.99    295.00 |       22%       33%       59%
    UL_LINK  MU1  |     250.00    270.24    290.00 |       50%       54%       58%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,016 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,016 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,016 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,016 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  23.66 23.67 23.64 23.66 23.72 23.64   23.66
     Intr % :   1.44  1.43  1.46  1.45  1.45  1.48    1.45
    Spare % :   0.54  0.54  0.50  0.54  0.54  0.50    0.53
    Sleep % :  74.34 74.34 74.38 74.33 74.28 74.36   74.34
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     23    23    23    23    23    23
    TTI Max :     61    58    58    59    59    59
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   1|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   2|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   3|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..503.70..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    166.08    295.00 |       23%       33%       59%
    UL_LINK  MU1  |     250.00    269.59    290.00 |       50%       54%       58%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     127,984 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     127,984 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     127,984 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     127,984 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  23.64 23.67 23.62 23.69 23.68 23.68   23.66
     Intr % :   1.43  1.43  1.47  1.45  1.44  1.48    1.45
    Spare % :   0.54  0.54  0.50  0.54  0.54  0.50    0.53
    Sleep % :  74.38 74.34 74.38 74.30 74.32 74.32   74.34
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     23    23    23    23    23    23
    TTI Max :     58    58    58    58    58    60
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..503.68..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    165.98    295.00 |       23%       33%       59%
    UL_LINK  MU1  |     250.00    269.88    290.00 |       50%       54%       58%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  23.68 23.63 23.62 23.67 23.68 23.67   23.66
     Intr % :   1.43  1.44  1.47  1.45  1.44  1.46    1.45
    Spare % :   0.54  0.54  0.50  0.54  0.54  0.50    0.53
    Sleep % :  74.34 74.37 74.40 74.32 74.32 74.35   74.35
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     23    23    23    23    23    23
    TTI Max :     59    58    59    59    58    59
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..503.71..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    166.03    295.00 |       23%       33%       59%
    UL_LINK  MU1  |     250.00    269.65    290.00 |       50%       54%       58%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  23.68 23.65 23.61 23.67 23.69 23.64   23.66
     Intr % :   1.42  1.43  1.47  1.45  1.44  1.48    1.45
    Spare % :   0.54  0.54  0.50  0.54  0.54  0.49    0.53
    Sleep % :  74.34 74.36 74.40 74.32 74.31 74.36   74.35
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10001 10001 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     23    23    23    23    23    23
    TTI Max :     59    60    61    60    59    59
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..503.72..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     115.00    165.98    295.00 |       23%       33%       59%
    UL_LINK  MU1  |     255.00    270.28    290.00 |       51%       54%       58%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  23.65 23.66 23.62 23.65 23.67 23.67   23.65
     Intr % :   1.43  1.43  1.47  1.45  1.45  1.48    1.45
    Spare % :   0.54  0.54  0.50  0.54  0.54  0.49    0.53
    Sleep % :  74.36 74.35 74.40 74.34 74.33 74.34   74.35
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000  9999  9999 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     23    23    23    23    23    23
    TTI Max :     58    59    58    59    58    59
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   3| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536875220, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282639]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       206 /         Size:  1,697,382,392
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       207 /         Size:  1,717,039,648
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.89 milli-secs
      From API Arrival:                          21.90 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536875220, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       163 /         Size:  1,656,494,992
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       164 /         Size:  1,676,152,248
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                               7.65 milli-secs
      From API Arrival:                          29.56 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536875220, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       120 /         Size:  1,615,607,592
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       121 /         Size:  1,635,264,848
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                               7.58 milli-secs
      From API Arrival:                          37.15 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536875220, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_4308_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_4308_timer.bin
    MLog file .//l1mlog_wls0_FD_4308_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        77 /         Size:  1,574,720,192
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        78 /         Size:  1,594,377,448
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    6339108    6339060    6339060         48          0
   1    4226088    4226040    4226040         48          0
   2    2113068    2113020    2113020         48          0
   3    2113068    2113020    2113020         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1626012    1625964    1625964         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                           1,042.53 milli-secs
      From API Arrival:                       1,079.69 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        61 /         Size:  1,251,644,096
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        62 /         Size:  1,271,301,352
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             291.33 milli-secs
      From API Arrival:                       1,350.57 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        61 /         Size:  1,251,644,096
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        62 /         Size:  1,271,301,352
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        45 /         Size:    928,568,000
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        46 /         Size:    948,225,256
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             288.54 milli-secs
      From API Arrival:                       1,631.35 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        45 /         Size:    928,568,000
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        46 /         Size:    948,225,256
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        29 /         Size:    605,491,904
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        30 /         Size:    625,149,160
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             298.30 milli-secs
      From API Arrival:                       1,922.33 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        29 /         Size:    605,491,904
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        30 /         Size:    625,149,160
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        13 /         Size:    282,415,808
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        14 /         Size:    302,073,064
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             291.13 milli-secs
      From API Arrival:                       1,171.46 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        13 /         Size:    282,415,808
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        14 /         Size:    302,073,064
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[3]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.26 milli-secs
      From API Arrival:                          31.30 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.08 milli-secs
      From API Arrival:                          62.39 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              31.08 milli-secs
      From API Arrival:                          93.48 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              31.52 milli-secs
      From API Arrival:                         125.01 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[4] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[4]
      Processed in:                              94.15 milli-secs
      From API Arrival:                         219.18 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[5] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[5]
      Processed in:                             117.94 milli-secs
      From API Arrival:                         337.13 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[6] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[170]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[170]
    i[1] j[0] Idx[340]
    i[1] j[1] Idx[510]
    i[2] j[0] Idx[680]
    i[2] j[1] Idx[850]
    i[3] j[0] Idx[1020]
    i[3] j[1] Idx[1190]
    i[4] j[0] Idx[1360]
    i[4] j[1] Idx[1530]
    i[5] j[0] Idx[1700]
    i[5] j[1] Idx[1870]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 3, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 6 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 7 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 8 successfully! Pool core index is 5 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 23 successfully! Pool core index is 6 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 24 successfully! Pool core index is 7 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_8 in core 25 successfully! Pool core index is 8 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_9 in core 26 successfully! Pool core index is 9 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_10 in core 27 successfully! Pool core index is 10 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_11 in core 28 successfully! Pool core index is 11 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x000000001f8001f8     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x000000001f8001f8     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x000000001f8001f8     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x000000001f8001f8     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x000000001f8001f8     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x000000001f8001f8     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,157.16 milli-secs
      From API Arrival:                       1,157.17 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              27.85 milli-secs
      From API Arrival:                       1,185.03 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              31.80 milli-secs
      From API Arrival:                       1,216.84 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              33.53 milli-secs
      From API Arrival:                       1,250.39 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[4] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [4]:
    nCarrierIdx: 4
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 4 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_4 mz_len 1,501,440 bytes!
[intsId: 4] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 4 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 4 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_4 mz_len 121,472 bytes!
[intsId: 4] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 4 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 4 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 4 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_4 mz_len 35,273,088 bytes!
[intsId: 4] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 4 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 4 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_4 mz_len 5,939,456 bytes!
[intsId: 4] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 4 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 4 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_4 mz_len 3,673,856 bytes!
[intsId: 4] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 4 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 4

nCell 4 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[4]
      Processed in:                              43.62 milli-secs
      From API Arrival:                       1,294.02 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[5] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [5]:
    nCarrierIdx: 5
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 5 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_5 mz_len 1,501,440 bytes!
[intsId: 5] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 5 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 5 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_5 mz_len 121,472 bytes!
[intsId: 5] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 5 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 5 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 5 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_5 mz_len 35,273,088 bytes!
[intsId: 5] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 5 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 5 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_5 mz_len 5,939,456 bytes!
[intsId: 5] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 5 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 5 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_5 mz_len 3,673,856 bytes!
[intsId: 5] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 5 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 5

nCell 5 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[5]
      Processed in:                              43.94 milli-secs
      From API Arrival:                       1,337.96 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999999 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x000000001f8001f8) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(6) Idx(4)
  CoreId(7) Idx(5)
  CoreId(8) Idx(6)
  CoreId(23) Idx(7)
  CoreId(24) Idx(8)
  CoreId(25) Idx(9)
  CoreId(26) Idx(10)
  CoreId(27) Idx(11)
  CoreId(28) Idx(12)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[6] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [12] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             951.61 milli-secs
      From API Arrival:                         951.61 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.61 milli-secs
      From API Arrival:                         952.24 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.41 milli-secs
      From API Arrival:                         952.65 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               0.37 milli-secs
      From API Arrival:                         953.04 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[4] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 4, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[4]
      Processed in:                               0.37 milli-secs
      From API Arrival:                         953.41 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[5] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 5, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[5]
      Processed in:                               4.42 milli-secs
      From API Arrival:                         957.84 milli-secs
[0mtimer_main_thread:        [PID: 282653] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..504.19..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     200.00    290.84    485.00 |       40%       58%       97%
    UL_LINK  MU1  |     505.00    530.18    550.00 |      101%      106%      110%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,015,674     944,000 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,015,674     944,000 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,015,674     944,000 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,015,674     944,000 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,015,674     944,000 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,015,674     944,000 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  25.76 25.76 25.77 24.67 24.71 24.71 25.83 25.90 25.84 24.72 24.77 24.68   25.26
     Intr % :   1.46  1.47  1.49  1.47  1.46  1.47  1.47  1.46  1.46  1.46  1.46  1.47    1.47
    Spare % :   0.51  0.52  0.52  0.49  0.49  0.49  0.52  0.51  0.51  0.48  0.48  0.48    0.50
    Sleep % :  72.25 72.22 72.20 73.35 73.32 73.31 72.16 72.12 72.17 73.32 73.27 73.35   72.75
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     34    34    34    32    32    32    34    34    34    32    33    32
    TTI Max :     99    99    99    99    98    99    99    99    99    99    99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|202000|     0|202000|     0|202000|129280|     0|129280|     0|129280| 40400|     0|     0| 40400| 10080|     0|     0| 10080|     0|     0|     0|     0|
   1|202000|     0|202000|     0|202000|129280|     0|129280|     0|129280| 40400|     0|     0| 40400| 10080|     0|     0| 10080|     0|     0|     0|     0|
   2|202050|     0|202050|     0|202050|129312|     0|129312|     0|129312| 40410|     0|     0| 40410| 10082|     0|     0| 10082|     0|     0|     0|     0|
   3|202050|     0|202050|     0|202050|129312|     0|129312|     0|129312| 40410|     0|     0| 40410| 10082|     0|     0| 10082|     0|     0|     0|     0|
   4|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   5|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..504.22..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     200.00    290.84    485.00 |       40%       58%       97%
    UL_LINK  MU1  |     505.00    525.62    550.00 |      101%      105%      110%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  35.65 35.53 35.55 34.07 34.17 34.06 35.65 35.65 35.73 34.07 34.25 34.22   34.88
     Intr % :   2.02  2.04  2.05  2.01  2.01  2.02  2.04  2.03  2.02  2.01  2.01  2.02    2.02
    Spare % :   0.50  0.50  0.50  0.48  0.49  0.48  0.50  0.49  0.49  0.47  0.48  0.47    0.49
    Sleep % :  61.81 61.90 61.88 63.41 63.31 63.42 61.79 61.81 61.74 63.43 63.24 63.27   62.58
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     35    34    35    33    33    33    35    35    35    33    33    33
    TTI Max :     99    99    99    99    98    99    99    99    99    99    99    98
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   4|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   5|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..504.14..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     200.00    290.75    485.00 |       40%       58%       97%
    UL_LINK  MU1  |     505.00    524.92    550.00 |      101%      105%      110%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  35.70 35.63 35.53 34.12 34.04 34.15 35.73 35.66 35.69 34.17 34.08 34.22   34.89
     Intr % :   2.02  2.03  2.05  2.02  2.01  2.02  2.03  2.02  2.04  2.01  2.01  2.02    2.02
    Spare % :   0.50  0.50  0.51  0.48  0.49  0.48  0.50  0.49  0.49  0.47  0.48  0.47    0.49
    Sleep % :  61.76 61.82 61.89 63.36 63.44 63.33 61.72 61.80 61.76 63.33 63.41 63.27   62.57
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     35    35    34    33    33    33    35    35    35    33    33    33
    TTI Max :     99    99    99    99    99    98    99    98    99    99    99    98
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   4|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   5|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..504.15..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     200.00    290.74    485.00 |       40%       58%       97%
    UL_LINK  MU1  |     505.00    525.32    550.00 |      101%      105%      110%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,240 |    158,976 /    158,976      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,240 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,240 |    158,976 /    158,976      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,240 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,240 |    158,976 /    158,976      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     944,240 |    158,976 /    158,976      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  35.63 35.61 35.69 34.03 34.00 34.14 35.68 35.79 35.66 33.99 34.15 34.20   34.88
     Intr % :   2.02  2.03  2.03  2.02  2.03  2.02  2.02  2.03  2.03  2.02  2.01  2.02    2.02
    Spare % :   0.50  0.51  0.51  0.48  0.48  0.48  0.50  0.49  0.50  0.47  0.47  0.47    0.49
    Sleep % :  61.83 61.84 61.75 63.44 63.47 63.34 61.77 61.67 61.79 63.51 63.34 63.28   62.59
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002 10002 10002 10002 10002 10002 10002 10002 10002 10002
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     35    35    35    33    33    33    35    35    35    33    33    33
    TTI Max :     99    99    99    99    99    99    99    99    99    99    99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   4|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   5|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..504.19..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     200.00    290.84    485.00 |       40%       58%       97%
    UL_LINK  MU1  |     505.00    524.67    550.00 |      101%      105%      110%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  35.58 35.65 35.67 34.01 34.05 34.02 35.72 35.69 35.70 34.08 34.14 34.18   34.87
     Intr % :   2.04  2.04  2.05  2.03  2.02  2.03  2.03  2.03  2.04  2.01  2.01  2.03    2.03
    Spare % :   0.50  0.51  0.50  0.48  0.48  0.48  0.50  0.49  0.50  0.47  0.47  0.47    0.49
    Sleep % :  61.86 61.79 61.76 63.45 63.43 63.45 61.73 61.76 61.74 63.43 63.36 63.30   62.59
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999 10000  9999  9999  9999  9999  9999  9999  9999 10000  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     35    35    35    33    33    33    35    35    35    33    33    33
    TTI Max :     99    99    99    99    99    98    99    99    99    99    99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   4|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   5|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..504.17..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     200.00    290.87    485.00 |       40%       58%       97%
    UL_LINK  MU1  |     505.00    525.13    550.00 |      101%      105%      110%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,016,448     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  35.62 35.57 35.58 34.00 34.18 34.06 35.64 35.71 35.67 34.11 34.11 34.22   34.87
     Intr % :   2.03  2.03  2.05  2.03  2.01  2.02  2.02  2.03  2.03  2.01  2.03  2.02    2.03
    Spare % :   0.50  0.50  0.50  0.49  0.48  0.48  0.50  0.49  0.49  0.47  0.48  0.47    0.49
    Sleep % :  61.83 61.88 61.84 63.47 63.30 63.42 61.82 61.75 61.78 63.39 63.36 63.27   62.59
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9998  9999  9999  9999  9999  9999  9999  9999  9998  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     35    35    35    33    33    33    35    35    35    33    33    33
    TTI Max :     99    99    99    99    98    99    99    99    99    99    99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 39982|     0|     0| 39982|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   4|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   5|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[4] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[5] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
    Send MSG_TYPE_PHY_STOP_RESP[4]
    Send MSG_TYPE_PHY_STOP_RESP[5]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536877212, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282653]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       328 /         Size:  2,483,974,984
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       329 /         Size:  2,503,632,240
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.78 milli-secs
      From API Arrival:                          21.90 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536877212, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       285 /         Size:  2,443,087,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       286 /         Size:  2,462,744,840
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                               7.65 milli-secs
      From API Arrival:                          29.55 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536877212, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       242 /         Size:  2,402,200,184
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       243 /         Size:  2,421,857,440
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                               7.55 milli-secs
      From API Arrival:                          37.11 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536877212, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       199 /         Size:  2,361,312,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       200 /         Size:  2,380,970,040
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                               7.51 milli-secs
      From API Arrival:                          44.63 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[4] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 4, sendStop: 9, testFileName: 536877212, phyIdStart: 4, phyIdStop: 5
    PHY_SHUTDOWN PhyInstance[4] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 4] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[4]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       156 /         Size:  2,320,425,384
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       157 /         Size:  2,340,082,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[4]
      Processed in:                               7.46 milli-secs
      From API Arrival:                          52.10 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[5] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 5, sendStop: 9, testFileName: 536877212, phyIdStart: 5, phyIdStop: 6
    PHY_SHUTDOWN PhyInstance[5] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 8 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 8 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 9 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 10 in core 27 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 11 in core 28 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_6300_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_6300_timer.bin
    MLog file .//l1mlog_wls0_FD_6300_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 5] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[5]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       113 /         Size:  2,279,537,984
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       114 /         Size:  2,299,195,240
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    6573888    6573840    6573840         48          0
   1    4460868    4460820    4460820         48          0
   2    2347848    2347800    2347800         48          0
   3    2347848    2347800    2347800         48          0
   4     234828     234780     234780         48          0
   5     234828     234780     234780         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1686253    1686205    1686205         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[5]
      Processed in:                           1,058.85 milli-secs
      From API Arrival:                       1,110.96 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        97 /         Size:  1,956,461,888
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        98 /         Size:  1,976,119,144
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             366.80 milli-secs
      From API Arrival:                       1,457.34 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        97 /         Size:  1,956,461,888
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        98 /         Size:  1,976,119,144
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        81 /         Size:  1,633,385,792
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        82 /         Size:  1,653,043,048
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             366.58 milli-secs
      From API Arrival:                       1,816.16 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        81 /         Size:  1,633,385,792
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        82 /         Size:  1,653,043,048
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        65 /         Size:  1,310,309,696
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        66 /         Size:  1,329,966,952
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             366.83 milli-secs
      From API Arrival:                       2,175.70 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        65 /         Size:  1,310,309,696
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        66 /         Size:  1,329,966,952
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        49 /         Size:    987,233,600
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        50 /         Size:  1,006,890,856
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             366.08 milli-secs
      From API Arrival:                       2,534.63 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        49 /         Size:    987,233,600
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        50 /         Size:  1,006,890,856
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[4] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        33 /         Size:    664,157,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        34 /         Size:    683,814,760
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[4]
      Processed in:                             366.49 milli-secs
      From API Arrival:                       2,894.01 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        33 /         Size:    664,157,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        34 /         Size:    683,814,760
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[5] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    341,081,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    360,738,664
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[5]
      Processed in:                             371.66 milli-secs
      From API Arrival:                       2,207.35 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    341,081,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    360,738,664
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[3]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.36 milli-secs
      From API Arrival:                          31.60 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.07 milli-secs
      From API Arrival:                          62.68 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              31.05 milli-secs
      From API Arrival:                          93.74 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              31.11 milli-secs
      From API Arrival:                         124.86 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[4] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[4]
      Processed in:                              31.15 milli-secs
      From API Arrival:                         156.02 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[5] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[5]
      Processed in:                              31.02 milli-secs
      From API Arrival:                         187.06 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[6] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[170]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[170]
    i[1] j[0] Idx[340]
    i[1] j[1] Idx[510]
    i[2] j[0] Idx[680]
    i[2] j[1] Idx[850]
    i[3] j[0] Idx[1020]
    i[3] j[1] Idx[1190]
    i[4] j[0] Idx[1360]
    i[4] j[1] Idx[1530]
    i[5] j[0] Idx[1700]
    i[5] j[1] Idx[1870]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 3, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 6 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 7 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 8 successfully! Pool core index is 5 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 23 successfully! Pool core index is 6 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 24 successfully! Pool core index is 7 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_8 in core 25 successfully! Pool core index is 8 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_9 in core 26 successfully! Pool core index is 9 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_10 in core 27 successfully! Pool core index is 10 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_11 in core 28 successfully! Pool core index is 11 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x000000001f8001f8     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x000000001f8001f8     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x000000001f8001f8     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x000000001f8001f8     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x000000001f8001f8     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x000000001f8001f8     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.07 milli-secs
      From API Arrival:                       1,154.08 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.12 milli-secs
      From API Arrival:                       1,175.21 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              21.10 milli-secs
      From API Arrival:                       1,196.31 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              21.07 milli-secs
      From API Arrival:                       1,217.39 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[4] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [4]:
    nCarrierIdx: 4
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 4 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_4 mz_len 1,501,440 bytes!
[intsId: 4] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 4 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 4 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_4 mz_len 121,472 bytes!
[intsId: 4] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 4 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 4 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 4 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_4 mz_len 35,273,088 bytes!
[intsId: 4] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 4 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 4 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_4 mz_len 5,939,456 bytes!
[intsId: 4] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 4 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 4 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_4 mz_len 3,673,856 bytes!
[intsId: 4] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 4 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 4

nCell 4 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[4]
      Processed in:                              21.08 milli-secs
      From API Arrival:                       1,238.48 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[5] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [5]:
    nCarrierIdx: 5
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 5 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_5 mz_len 1,501,440 bytes!
[intsId: 5] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 5 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 5 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_5 mz_len 121,472 bytes!
[intsId: 5] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 5 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 5 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 5 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_5 mz_len 35,273,088 bytes!
[intsId: 5] succeed to allocate total memory size 36,896,000 bytes!
Using ORAN Config for RU 0 from config file......
[intsId: 5 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 5 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_5 mz_len 5,939,456 bytes!
[intsId: 5] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 5 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 5 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_5 mz_len 3,673,856 bytes!
[intsId: 5] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 5 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 5

nCell 5 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[5]
      Processed in:                              24.30 milli-secs
      From API Arrival:                       1,262.78 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999968 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x000000001f8001f8) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(6) Idx(4)
  CoreId(7) Idx(5)
  CoreId(8) Idx(6)
  CoreId(23) Idx(7)
  CoreId(24) Idx(8)
  CoreId(25) Idx(9)
  CoreId(26) Idx(10)
  CoreId(27) Idx(11)
  CoreId(28) Idx(12)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[6] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [12] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             947.96 milli-secs
      From API Arrival:                         947.96 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.63 milli-secs
      From API Arrival:                         948.61 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.42 milli-secs
      From API Arrival:                         949.04 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               0.38 milli-secs
      From API Arrival:                         949.42 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[4] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 4, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[4]
      Processed in:                               0.39 milli-secs
      From API Arrival:                         949.82 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[5] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 5, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[5]
      Processed in:                               4.35 milli-secs
      From API Arrival:                         954.17 milli-secs
[0mtimer_main_thread:        [PID: 282667] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [500.00..503.72..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    258.36    445.00 |       34%       52%       89%
    UL_LINK  MU1  |     425.00    441.75    450.00 |       85%       88%       90%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,725,739     567,928 |     72,923 /     72,923      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,725,739     567,928 |     72,923 /     72,923      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,725,739     567,928 |     72,923 /     72,923      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,725,739     567,928 |     72,923 /     72,923      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,725,739     567,928 |     72,923 /     72,923      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,725,739     567,928 |     72,923 /     72,923      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  23.71 23.60 23.62 23.42 23.39 23.41 23.70 23.70 23.68 23.46 23.39 23.38   23.54
     Intr % :   1.38  1.38  1.38  1.38  1.38  1.38  1.38  1.38  1.38  1.38  1.38  1.38    1.38
    Spare % :   0.52  0.52  0.53  0.49  0.49  0.48  0.52  0.51  0.51  0.48  0.48  0.48    0.50
    Sleep % :  74.37 74.49 74.45 74.69 74.72 74.71 74.38 74.39 74.42 74.66 74.72 74.75   74.56
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     31    31    31    31    31    31    31    31    31    31    31    31
    TTI Max :     89    89    89    88    90    88    89    89    89    88    88    88
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40783|     0|     0| 40784| 10195|     0|     0| 10195|     0|     0|     0|     0|
   1|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   2|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 20195|     0|     0| 10200|     0|     0|     0|     0|
   3|204000|     0|204000|     0|204000|130525|     0|130525|     0|130525| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
   4|204011|     0|204011|     0|204011|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   5|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [500.00..503.73..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    258.21    445.00 |       34%       52%       89%
    UL_LINK  MU1  |     425.00    437.19    450.00 |       85%       87%       90%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  32.70 32.68 32.63 32.32 32.29 32.19 32.67 32.77 32.72 32.35 32.30 32.31   32.49
     Intr % :   1.90  1.91  1.90  1.91  1.90  1.91  1.90  1.90  1.90  1.89  1.91  1.90    1.90
    Spare % :   0.51  0.50  0.51  0.48  0.48  0.48  0.50  0.49  0.49  0.46  0.47  0.46    0.49
    Sleep % :  64.87 64.89 64.93 65.27 65.31 65.40 64.92 64.82 64.87 65.28 65.30 65.30   65.10
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     32    32    32    31    31    31    32    32    32    31    31    31
    TTI Max :     89    89    89    89    88    88    89    89    90    90    88    88
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39994|     0|     0| 39994| 10000|     0|     0| 10000|     0|     0|     0|     0|
   4|404000|     0|199977|     0|199978|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   5|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [500.00..503.78..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    258.39    445.00 |       34%       52%       89%
    UL_LINK  MU1  |     425.00    437.26    450.00 |       85%       87%       90%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  32.80 32.65 32.62 32.33 32.29 32.31 32.74 32.68 32.71 32.33 32.26 32.33   32.50
     Intr % :   1.90  1.90  1.91  1.90  1.89  1.90  1.91  1.91  1.90  1.89  1.90  1.90    1.90
    Spare % :   0.50  0.51  0.51  0.48  0.48  0.48  0.50  0.50  0.50  0.46  0.47  0.47    0.49
    Sleep % :  64.78 64.92 64.94 65.27 65.32 65.29 64.83 64.89 64.87 65.30 65.35 65.29   65.09
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     32    32    32    31    31    31    32    32    32    31    31    31
    TTI Max :     89    89    91    91    90    89    89    89    89    89    88    88
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   4|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   5|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [500.00..503.73..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    258.24    445.00 |       34%       52%       89%
    UL_LINK  MU1  |     425.00    437.12    450.00 |       85%       87%       90%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  32.68 32.65 32.65 32.39 32.27 32.31 32.74 32.74 32.70 32.29 32.25 32.33   32.50
     Intr % :   1.91  1.91  1.90  1.91  1.92  1.91  1.91  1.89  1.88  1.90  1.91  1.90    1.90
    Spare % :   0.51  0.51  0.52  0.48  0.48  0.47  0.50  0.49  0.50  0.46  0.47  0.46    0.49
    Sleep % :  64.87 64.92 64.91 65.21 65.31 65.29 64.83 64.86 64.91 65.32 65.34 65.28   65.09
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     32    32    32    31    31    31    32    32    32    31    31    31
    TTI Max :     89    89    91    90    88    88    91    88    89    90    88    91
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   4|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   5|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [500.00..503.75..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    258.24    445.00 |       34%       52%       89%
    UL_LINK  MU1  |     425.00    437.00    450.00 |       85%       87%       90%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  32.74 32.62 32.64 32.30 32.32 32.33 32.70 32.64 32.73 32.28 32.29 32.36   32.50
     Intr % :   1.91  1.90  1.90  1.92  1.90  1.91  1.90  1.91  1.90  1.90  1.91  1.89    1.90
    Spare % :   0.51  0.51  0.51  0.48  0.48  0.47  0.50  0.50  0.50  0.46  0.47  0.47    0.49
    Sleep % :  64.82 64.95 64.92 65.29 65.28 65.27 64.87 64.93 64.85 65.34 65.31 65.26   65.09
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998  9998  9998  9998  9998  9998  9998  9998  9998  9998
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     32    32    32    31    31    31    32    32    32    31    31    31
    TTI Max :     91    91    89    91    90    88    90    89    88    88    88    88
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   4|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   5|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [500.00..503.70..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    258.41    445.00 |       34%       52%       89%
    UL_LINK  MU1  |     425.00    437.31    450.00 |       85%       87%       90%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,726,182     568,000 |     72,960 /     72,960      0.00%      64,013 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  32.72 32.70 32.60 32.32 32.25 32.33 32.73 32.73 32.72 32.42 32.26 32.35   32.51
     Intr % :   1.90  1.90  1.91  1.92  1.91  1.92  1.90  1.90  1.90  1.89  1.91  1.90    1.91
    Spare % :   0.51  0.51  0.51  0.48  0.48  0.47  0.50  0.50  0.49  0.46  0.47  0.46    0.49
    Sleep % :  64.86 64.87 64.96 65.27 65.34 65.26 64.85 64.85 64.86 65.22 65.34 65.26   65.08
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     32    32    32    31    31    31    32    32    32    31    31    31
    TTI Max :     89    89    89    88    88    88    88    89    89    90    88    91
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   4|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   5|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[4] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[5] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
    Send MSG_TYPE_PHY_STOP_RESP[4]
    Send MSG_TYPE_PHY_STOP_RESP[5]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536877213, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282667]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       328 /         Size:  2,483,974,984
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       329 /         Size:  2,503,632,240
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.84 milli-secs
      From API Arrival:                          21.85 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536877213, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       285 /         Size:  2,443,087,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       286 /         Size:  2,462,744,840
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                               7.69 milli-secs
      From API Arrival:                          29.55 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536877213, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       242 /         Size:  2,402,200,184
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       243 /         Size:  2,421,857,440
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                               7.62 milli-secs
      From API Arrival:                          37.17 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536877213, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       199 /         Size:  2,361,312,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       200 /         Size:  2,380,970,040
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                               7.98 milli-secs
      From API Arrival:                          45.16 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[4] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 4, sendStop: 9, testFileName: 536877213, phyIdStart: 4, phyIdStop: 5
    PHY_SHUTDOWN PhyInstance[4] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 4] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[4]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       156 /         Size:  2,320,425,384
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       157 /         Size:  2,340,082,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[4]
      Processed in:                               7.51 milli-secs
      From API Arrival:                          52.68 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[5] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 5, sendStop: 9, testFileName: 536877213, phyIdStart: 5, phyIdStop: 6
    PHY_SHUTDOWN PhyInstance[5] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 8 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 8 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 9 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 10 in core 27 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 11 in core 28 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_6301_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_6301_timer.bin
    MLog file .//l1mlog_wls0_FD_6301_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 5] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[5]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       113 /         Size:  2,279,537,984
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       114 /         Size:  2,299,195,240
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    6808668    6808620    6808620         48          0
   1    4695648    4695600    4695600         48          0
   2    2582628    2582580    2582580         48          0
   3    2582628    2582580    2582580         48          0
   4     469608     469560     469560         48          0
   5     469608     469560     469560         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1746496    1746448    1746448         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[5]
      Processed in:                           1,058.57 milli-secs
      From API Arrival:                       1,111.26 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        97 /         Size:  1,956,461,888
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        98 /         Size:  1,976,119,144
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             368.05 milli-secs
      From API Arrival:                       1,458.97 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        97 /         Size:  1,956,461,888
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        98 /         Size:  1,976,119,144
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        81 /         Size:  1,633,385,792
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        82 /         Size:  1,653,043,048
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             367.84 milli-secs
      From API Arrival:                       1,819.01 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        81 /         Size:  1,633,385,792
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        82 /         Size:  1,653,043,048
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        65 /         Size:  1,310,309,696
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        66 /         Size:  1,329,966,952
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             368.53 milli-secs
      From API Arrival:                       2,180.22 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        65 /         Size:  1,310,309,696
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        66 /         Size:  1,329,966,952
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        49 /         Size:    987,233,600
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        50 /         Size:  1,006,890,856
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             367.68 milli-secs
      From API Arrival:                       2,540.24 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        49 /         Size:    987,233,600
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        50 /         Size:  1,006,890,856
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[4] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        33 /         Size:    664,157,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        34 /         Size:    683,814,760
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[4]
      Processed in:                             367.63 milli-secs
      From API Arrival:                       2,900.70 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        33 /         Size:    664,157,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        34 /         Size:    683,814,760
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[5] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    341,081,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    360,738,664
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[5]
      Processed in:                             364.16 milli-secs
      From API Arrival:                       2,206.83 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    341,081,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    360,738,664
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[3]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.39 milli-secs
      From API Arrival:                          31.63 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.07 milli-secs
      From API Arrival:                          62.72 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              31.11 milli-secs
      From API Arrival:                          93.84 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              31.13 milli-secs
      From API Arrival:                         124.99 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[4] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[4]
      Processed in:                              31.17 milli-secs
      From API Arrival:                         156.17 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[5] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[5]
      Processed in:                              31.15 milli-secs
      From API Arrival:                         187.33 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[6] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[170]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[170]
    i[1] j[0] Idx[340]
    i[1] j[1] Idx[510]
    i[2] j[0] Idx[680]
    i[2] j[1] Idx[850]
    i[3] j[0] Idx[1020]
    i[3] j[1] Idx[1190]
    i[4] j[0] Idx[1360]
    i[4] j[1] Idx[1530]
    i[5] j[0] Idx[1700]
    i[5] j[1] Idx[1870]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 3, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 6 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 7 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 8 successfully! Pool core index is 5 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 23 successfully! Pool core index is 6 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 24 successfully! Pool core index is 7 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_8 in core 25 successfully! Pool core index is 8 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_9 in core 26 successfully! Pool core index is 9 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_10 in core 27 successfully! Pool core index is 10 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_11 in core 28 successfully! Pool core index is 11 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x000000001f8001f8     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x000000001f8001f8     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x000000001f8001f8     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x000000001f8001f8     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x000000001f8001f8     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x000000001f8001f8     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.20 milli-secs
      From API Arrival:                       1,154.20 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.25 milli-secs
      From API Arrival:                       1,175.47 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              21.14 milli-secs
      From API Arrival:                       1,196.62 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              21.26 milli-secs
      From API Arrival:                       1,217.88 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[4] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [4]:
    nCarrierIdx: 4
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 4 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_4 mz_len 1,501,440 bytes!
[intsId: 4] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 4 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 4 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_4 mz_len 121,472 bytes!
[intsId: 4] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 4 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 4 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 4 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_4 mz_len 35,273,088 bytes!
[intsId: 4] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 4 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 4 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_4 mz_len 5,939,456 bytes!
[intsId: 4] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 4 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 4 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_4 mz_len 3,673,856 bytes!
[intsId: 4] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 4 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 4

nCell 4 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[4]
      Processed in:                              21.21 milli-secs
      From API Arrival:                       1,239.10 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[5] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [5]:
    nCarrierIdx: 5
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 5 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_5 mz_len 1,501,440 bytes!
[intsId: 5] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 5 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 5 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_5 mz_len 121,472 bytes!
[intsId: 5] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 5 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 5 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 5 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_5 mz_len 35,273,088 bytes!
[intsId: 5] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 5 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 5 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_5 mz_len 5,939,456 bytes!
[intsId: 5] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 5 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 5 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_5 mz_len 3,673,856 bytes!
[intsId: 5] succeed to allocate total memory size 46,509,312 bytes!
Using ORAN Config for RU 0 from config file......
[intsId: 5 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 5

nCell 5 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[5]
      Processed in:                              21.19 milli-secs
      From API Arrival:                       1,260.30 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1600000000 [Hz]
        Ticks per us 1600
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1600. Storing: 1600
    Mlog Open successful

MLogSetup nCoreMask0(0x000000001f8001f8) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(6) Idx(4)
  CoreId(7) Idx(5)
  CoreId(8) Idx(6)
  CoreId(23) Idx(7)
  CoreId(24) Idx(8)
  CoreId(25) Idx(9)
  CoreId(26) Idx(10)
  CoreId(27) Idx(11)
  CoreId(28) Idx(12)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[6] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [12] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             950.53 milli-secs
      From API Arrival:                         950.53 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.63 milli-secs
      From API Arrival:                         951.17 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.42 milli-secs
      From API Arrival:                         951.60 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               0.39 milli-secs
      From API Arrival:                         951.99 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[4] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 4, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[4]
      Processed in:                               0.37 milli-secs
      From API Arrival:                         952.37 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[5] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 5, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[5]
      Processed in:                               3.87 milli-secs
      From API Arrival:                         956.24 milli-secs
[0mtimer_main_thread:        [PID: 282681] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..503.34..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    232.23    410.00 |       29%       46%       82%
    UL_LINK  MU1  |     370.00    393.40    410.00 |       74%       79%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,018     367,952 |     38,073 /     38,073      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,018     367,952 |     38,073 /     38,073      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,018     367,952 |     38,073 /     38,073      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,018     367,952 |     38,073 /     38,073      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,018     367,952 |     38,073 /     38,073      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,018     367,952 |     38,073 /     38,073      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  22.24 22.21 22.17 22.02 22.02 22.01 22.25 22.19 22.18 22.06 22.07 22.03   22.12
     Intr % :   1.34  1.35  1.36  1.34  1.34  1.35  1.34  1.34  1.36  1.34  1.34  1.35    1.35
    Spare % :   0.53  0.53  0.53  0.50  0.50  0.50  0.53  0.52  0.52  0.48  0.50  0.49    0.51
    Sleep % :  75.87 75.89 75.92 76.12 76.12 76.12 75.86 75.92 75.92 76.10 76.08 76.11   76.00
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     29    29    29    29    29    29    29    29    29    29    29    29
    TTI Max :     84    82    82    83    83    83    82    84    81    83    85    83
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
   1|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
   2|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
   3|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
   4|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
   5|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..503.39..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    232.30    410.00 |       29%       46%       82%
    UL_LINK  MU1  |     370.00    388.27    410.00 |       74%       78%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,000 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,000 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,000 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,000 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,000 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,000 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  30.75 30.70 30.65 30.45 30.46 30.37 30.73 30.71 30.70 30.52 30.43 30.39   30.57
     Intr % :   1.85  1.87  1.88  1.86  1.86  1.87  1.87  1.86  1.88  1.84  1.86  1.87    1.86
    Spare % :   0.52  0.52  0.53  0.49  0.50  0.49  0.52  0.51  0.51  0.47  0.49  0.48    0.50
    Sleep % :  66.86 66.89 66.92 67.18 67.17 67.25 66.87 66.89 66.90 67.14 67.20 67.24   67.04
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     30    30    30    29    29    29    30    30    30    30    29    29
    TTI Max :     83    84    82    83    82    81    82    83    81    83    83    83
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   4|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   5|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..503.40..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    232.26    410.00 |       29%       46%       82%
    UL_LINK  MU1  |     370.00    388.97    410.00 |       74%       78%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  30.70 30.66 30.67 30.46 30.41 30.42 30.66 30.66 30.69 30.48 30.48 30.44   30.56
     Intr % :   1.85  1.87  1.87  1.87  1.86  1.87  1.87  1.89  1.87  1.85  1.85  1.87    1.87
    Spare % :   0.52  0.53  0.53  0.49  0.49  0.49  0.52  0.51  0.51  0.47  0.48  0.48    0.50
    Sleep % :  66.91 66.93 66.91 67.16 67.22 67.20 66.94 66.92 66.91 67.17 67.16 67.19   67.05
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002 10002 10002 10002 10002 10002 10002 10002 10002 10002
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     30    30    30    29    29    29    30    30    30    29    29    29
    TTI Max :     82    83    81    83    83    83    82    84    82    83    81    81
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   4|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   5|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..503.36..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    232.42    410.00 |       29%       46%       82%
    UL_LINK  MU1  |     370.00    387.85    410.00 |       74%       78%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  30.72 30.60 30.66 30.42 30.43 30.36 30.71 30.69 30.70 30.45 30.40 30.42   30.55
     Intr % :   1.87  1.88  1.88  1.86  1.85  1.89  1.86  1.87  1.87  1.84  1.86  1.88    1.87
    Spare % :   0.52  0.53  0.52  0.49  0.49  0.49  0.51  0.52  0.51  0.47  0.48  0.48    0.50
    Sleep % :  66.88 66.97 66.92 67.21 67.20 67.24 66.89 66.91 66.91 67.21 67.24 67.20   67.06
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998  9998  9998  9998  9998  9998  9998  9998  9998  9998
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     30    30    30    29    29    29    30    30    30    29    29    29
    TTI Max :     82    81    81    83    83    83    84    81    82    81    81    83
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   4|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   5|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..503.34..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    232.32    410.00 |       29%       46%       82%
    UL_LINK  MU1  |     370.00    388.13    410.00 |       74%       78%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  30.75 30.66 30.66 30.47 30.39 30.46 30.64 30.67 30.70 30.46 30.46 30.41   30.56
     Intr % :   1.85  1.87  1.89  1.87  1.86  1.87  1.87  1.88  1.87  1.86  1.85  1.87    1.87
    Spare % :   0.52  0.52  0.52  0.49  0.49  0.49  0.52  0.51  0.51  0.48  0.48  0.48    0.50
    Sleep % :  66.86 66.92 66.91 67.15 67.23 67.15 66.95 66.93 66.91 67.19 67.19 67.21   67.05
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002 10002 10002 10002 10002 10002 10002 10002 10002 10002
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     30    30    30    29    29    29    30    30    30    29    29    29
    TTI Max :     83    82    82    81    83    83    84    82    82    82    83    81
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   4|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   5|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..503.35..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    232.27    410.00 |       29%       46%       82%
    UL_LINK  MU1  |     370.00    388.34    410.00 |       74%       78%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,000 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,000 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,000 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,000 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,000 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    983,270     368,000 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  30.67 30.70 30.70 30.42 30.43 30.44 30.73 30.71 30.72 30.40 30.41 30.43   30.56
     Intr % :   1.86  1.87  1.88  1.87  1.86  1.86  1.86  1.86  1.87  1.87  1.87  1.87    1.87
    Spare % :   0.52  0.52  0.52  0.49  0.50  0.49  0.52  0.51  0.50  0.48  0.49  0.48    0.50
    Sleep % :  66.93 66.89 66.88 67.20 67.20 67.19 66.87 66.90 66.89 67.23 67.22 67.20   67.05
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     30    30    30    29    29    29    30    30    30    29    29    29
    TTI Max :     83    81    81    82    82    85    87    81    81    83    83    83
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   4|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   5|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[4] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[5] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
    Send MSG_TYPE_PHY_STOP_RESP[4]
    Send MSG_TYPE_PHY_STOP_RESP[5]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536877214, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282681]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       328 /         Size:  2,483,974,984
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       329 /         Size:  2,503,632,240
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              22.29 milli-secs
      From API Arrival:                          22.30 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536877214, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       285 /         Size:  2,443,087,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       286 /         Size:  2,462,744,840
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                               7.71 milli-secs
      From API Arrival:                          30.03 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536877214, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       242 /         Size:  2,402,200,184
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       243 /         Size:  2,421,857,440
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                               7.60 milli-secs
      From API Arrival:                          37.64 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536877214, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       199 /         Size:  2,361,312,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       200 /         Size:  2,380,970,040
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                               7.56 milli-secs
      From API Arrival:                          45.21 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[4] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 4, sendStop: 9, testFileName: 536877214, phyIdStart: 4, phyIdStop: 5
    PHY_SHUTDOWN PhyInstance[4] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 4] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[4]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       156 /         Size:  2,320,425,384
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       157 /         Size:  2,340,082,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[4]
      Processed in:                               7.50 milli-secs
      From API Arrival:                          52.72 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[5] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 5, sendStop: 9, testFileName: 536877214, phyIdStart: 5, phyIdStop: 6
    PHY_SHUTDOWN PhyInstance[5] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 8 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 8 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 9 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 10 in core 27 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 11 in core 28 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_6302_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_6302_timer.bin
    MLog file .//l1mlog_wls0_FD_6302_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 5] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[5]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       113 /         Size:  2,279,537,984
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       114 /         Size:  2,299,195,240
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    7043448    7043400    7043400         48          0
   1    4930428    4930380    4930380         48          0
   2    2817408    2817360    2817360         48          0
   3    2817408    2817360    2817360         48          0
   4     704388     704340     704340         48          0
   5     704388     704340     704340         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1806739    1806691    1806691         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[5]
      Processed in:                           1,058.74 milli-secs
      From API Arrival:                       1,111.46 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        97 /         Size:  1,956,461,888
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        98 /         Size:  1,976,119,144
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             356.14 milli-secs
      From API Arrival:                       1,446.79 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        97 /         Size:  1,956,461,888
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        98 /         Size:  1,976,119,144
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        81 /         Size:  1,633,385,792
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        82 /         Size:  1,653,043,048
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             355.83 milli-secs
      From API Arrival:                       1,794.80 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        81 /         Size:  1,633,385,792
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        82 /         Size:  1,653,043,048
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        65 /         Size:  1,310,309,696
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        66 /         Size:  1,329,966,952
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             356.72 milli-secs
      From API Arrival:                       2,144.15 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        65 /         Size:  1,310,309,696
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        66 /         Size:  1,329,966,952
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        49 /         Size:    987,233,600
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        50 /         Size:  1,006,890,856
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             355.89 milli-secs
      From API Arrival:                       2,492.81 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        49 /         Size:    987,233,600
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        50 /         Size:  1,006,890,856
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[4] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        33 /         Size:    664,157,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        34 /         Size:    683,814,760
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[4]
      Processed in:                             355.89 milli-secs
      From API Arrival:                       2,841.54 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        33 /         Size:    664,157,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        34 /         Size:    683,814,760
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[5] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    341,081,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    360,738,664
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[5]
      Processed in:                             356.41 milli-secs
      From API Arrival:                       2,139.75 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    341,081,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    360,738,664
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[3]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.48 milli-secs
      From API Arrival:                          31.71 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.21 milli-secs
      From API Arrival:                          62.94 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              31.24 milli-secs
      From API Arrival:                          94.19 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              31.26 milli-secs
      From API Arrival:                         125.46 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[4] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[4]
      Processed in:                              31.17 milli-secs
      From API Arrival:                         156.64 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[5] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[5]
      Processed in:                              31.20 milli-secs
      From API Arrival:                         187.84 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[6] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[170]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[170]
    i[1] j[0] Idx[340]
    i[1] j[1] Idx[510]
    i[2] j[0] Idx[680]
    i[2] j[1] Idx[850]
    i[3] j[0] Idx[1020]
    i[3] j[1] Idx[1190]
    i[4] j[0] Idx[1360]
    i[4] j[1] Idx[1530]
    i[5] j[0] Idx[1700]
    i[5] j[1] Idx[1870]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 3, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 6 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 7 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 8 successfully! Pool core index is 5 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 23 successfully! Pool core index is 6 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 24 successfully! Pool core index is 7 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_8 in core 25 successfully! Pool core index is 8 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_9 in core 26 successfully! Pool core index is 9 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_10 in core 27 successfully! Pool core index is 10 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_11 in core 28 successfully! Pool core index is 11 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x000000001f8001f8     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x000000001f8001f8     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x000000001f8001f8     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x000000001f8001f8     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x000000001f8001f8     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x000000001f8001f8     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.24 milli-secs
      From API Arrival:                       1,154.24 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.14 milli-secs
      From API Arrival:                       1,175.40 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              21.08 milli-secs
      From API Arrival:                       1,196.49 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              21.15 milli-secs
      From API Arrival:                       1,217.64 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[4] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [4]:
    nCarrierIdx: 4
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 4 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_4 mz_len 1,501,440 bytes!
[intsId: 4] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 4 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 4 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_4 mz_len 121,472 bytes!
[intsId: 4] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 4 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 4 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 4 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_4 mz_len 35,273,088 bytes!
[intsId: 4] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 4 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 4 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_4 mz_len 5,939,456 bytes!
[intsId: 4] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 4 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 4 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_4 mz_len 3,673,856 bytes!
[intsId: 4] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 4 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 4

nCell 4 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[4]
      Processed in:                              22.20 milli-secs
      From API Arrival:                       1,239.85 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[5] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [5]:
    nCarrierIdx: 5
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 5 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_5 mz_len 1,501,440 bytes!
[intsId: 5] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 5 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 5 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_5 mz_len 121,472 bytes!
[intsId: 5] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 5 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 5 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 5 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_5 mz_len 35,273,088 bytes!
[intsId: 5] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 5 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 5 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_5 mz_len 5,939,456 bytes!
[intsId: 5] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 5 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 5 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_5 mz_len 3,673,856 bytes!
[intsId: 5] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 5 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 5

nCell 5 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[5]
      Processed in:                              21.24 milli-secs
      From API Arrival:                       1,261.10 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999996 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x000000001f8001f8) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(6) Idx(4)
  CoreId(7) Idx(5)
  CoreId(8) Idx(6)
  CoreId(23) Idx(7)
  CoreId(24) Idx(8)
  CoreId(25) Idx(9)
  CoreId(26) Idx(10)
  CoreId(27) Idx(11)
  CoreId(28) Idx(12)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[6] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [12] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             949.39 milli-secs
      From API Arrival:                         949.39 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.65 milli-secs
      From API Arrival:                         950.05 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.41 milli-secs
      From API Arrival:                         950.47 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               0.37 milli-secs
      From API Arrival:                         950.84 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[4] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 4, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[4]
      Processed in:                               0.38 milli-secs
      From API Arrival:                         951.23 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[5] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 5, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[5]
      Processed in:                               4.22 milli-secs
      From API Arrival:                         955.45 milli-secs
[0mtimer_main_thread:        [PID: 282695] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [500.00..503.86..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    236.01    410.00 |       31%       47%       82%
    UL_LINK  MU1  |     435.00    451.87    465.00 |       87%       90%       93%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,121,563     744,000 |    120,051 /    120,051      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,121,563     744,000 |    120,051 /    120,051      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,121,563     744,000 |    120,051 /    120,051      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,121,563     744,000 |    120,051 /    120,051      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,121,563     744,000 |    120,051 /    120,051      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,121,563     744,000 |    120,051 /    120,051      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  21.31 21.30 21.34 20.97 20.95 20.94 21.34 21.31 21.33 21.00 20.96 20.93   21.14
     Intr % :   1.43  1.43  1.43  1.44  1.43  1.43  1.43  1.44  1.44  1.43  1.43  1.44    1.43
    Spare % :   0.55  0.56  0.55  0.52  0.52  0.52  0.55  0.55  0.53  0.51  0.51  0.51    0.53
    Sleep % :  76.70 76.69 76.66 77.06 77.07 77.10 76.66 76.68 76.68 77.05 77.08 77.11   76.88
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     28    28    28    27    27    27    28    28    28    28    27    27
    TTI Max :     86    86    86    86    87    87    88    86    86    88    87    86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   1|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   2|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   3|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   4|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   5|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [500.00..503.80..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    235.89    410.00 |       31%       47%       82%
    UL_LINK  MU1  |     430.00    446.86    465.00 |       86%       89%       93%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  29.47 29.41 29.40 28.97 29.00 28.86 29.40 29.44 29.39 29.03 29.10 28.95   29.20
     Intr % :   1.98  1.99  1.99  1.99  1.97  1.99  1.97  1.97  1.97  1.97  1.97  1.99    1.98
    Spare % :   0.55  0.56  0.55  0.52  0.52  0.52  0.54  0.54  0.52  0.50  0.51  0.51    0.53
    Sleep % :  67.98 68.02 68.05 68.50 68.49 68.61 68.07 68.02 68.09 68.48 68.40 68.52   68.27
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     28    28    28    28    28    28    28    28    28    28    28    28
    TTI Max :     86    86    86    88    88    85    86    88    86    85    85    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   4|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   5|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [500.00..503.80..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    235.96    410.00 |       31%       47%       82%
    UL_LINK  MU1  |     435.00    446.57    460.00 |       87%       89%       92%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     743,905 |    120,112 /    120,112      0.00%      93,953 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     743,905 |    120,112 /    120,112      0.00%      93,953 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     743,905 |    120,112 /    120,112      0.00%      93,953 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     743,905 |    120,112 /    120,112      0.00%      93,953 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     743,905 |    120,112 /    120,112      0.00%      93,953 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     743,905 |    120,112 /    120,112      0.00%      93,953 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0
     Util % :  29.45 29.40 29.42 28.92 28.98 28.99 29.42 29.41 29.48 29.03 28.98 28.87   29.20
     Intr % :   1.97  1.98  2.00  1.98  1.97  1.97  1.98  1.98  1.97  1.97  1.98  1.99    1.98
    Spare % :   0.55  0.55  0.54  0.52  0.52  0.52  0.54  0.54  0.52  0.50  0.51  0.51    0.53
    Sleep % :  68.02 68.05 68.01 68.56 68.50 68.50 68.04 68.05 68.01 68.48 68.50 68.61   68.28
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     28    28    28    28    28    28    28    28    28    28    28    28
    TTI Max :     86    86    88    87    88    85    86    86    87    88    87    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   4|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   5|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [500.00..503.76..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    236.08    410.00 |       31%       47%       82%
    UL_LINK  MU1  |     435.00    446.92    465.00 |       87%       89%       93%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,047 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,047 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,047 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,047 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,047 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,047 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  29.43 29.41 29.39 29.05 28.88 28.93 29.48 29.53 29.46 29.03 29.04 28.94   29.21
     Intr % :   1.96  1.99  1.99  1.97  1.97  1.98  1.99  1.97  1.97  1.98  1.97  1.98    1.98
    Spare % :   0.55  0.55  0.54  0.52  0.52  0.52  0.54  0.54  0.52  0.50  0.51  0.51    0.53
    Sleep % :  68.04 68.02 68.06 68.44 68.61 68.55 67.98 67.93 68.02 68.46 68.46 68.55   68.26
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     28    28    28    28    28    28    28    29    28    28    28    28
    TTI Max :     86    88    86    90    87    87    87    86    86    88    85    86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   4|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   5|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [500.00..503.85..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    235.87    410.00 |       31%       47%       82%
    UL_LINK  MU1  |     430.00    447.04    465.00 |       86%       89%       93%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,095 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,095 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,095 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,095 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,095 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,095 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  29.49 29.44 29.39 28.90 28.90 28.93 29.48 29.51 29.31 29.00 28.90 29.01   29.19
     Intr % :   1.96  1.98  1.98  1.99  1.97  1.99  1.98  1.97  1.98  1.97  1.97  1.97    1.98
    Spare % :   0.54  0.56  0.55  0.52  0.52  0.52  0.54  0.54  0.53  0.51  0.51  0.51    0.53
    Sleep % :  67.98 68.01 68.06 68.57 68.59 68.53 67.98 67.97 68.16 68.51 68.60 68.49   68.29
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     29    28    28    28    28    28    28    29    28    28    28    28
    TTI Max :     86    86    85    88    88    86    86    86    86    87    86    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   4|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   5|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [500.00..503.84..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    236.06    410.00 |       31%       47%       82%
    UL_LINK  MU1  |     435.00    447.08    465.00 |       87%       89%       93%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,122,108     744,000 |    120,112 /    120,112      0.00%      94,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  29.49 29.36 29.38 28.94 28.97 29.01 29.46 29.48 29.49 28.97 28.99 28.91   29.20
     Intr % :   1.96  1.99  1.98  1.99  1.98  1.97  1.97  1.97  1.98  1.98  1.97  1.98    1.98
    Spare % :   0.54  0.55  0.55  0.52  0.53  0.52  0.53  0.54  0.52  0.50  0.51  0.51    0.53
    Sleep % :  67.99 68.08 68.07 68.53 68.50 68.48 68.02 67.99 67.99 68.52 68.50 68.57   68.27
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     28    28    28    28    28    28    28    28    28    28    28    28
    TTI Max :     86    86    86    87    86    86    86    86    86    88    87    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   4|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   5|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[4] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[5] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
    Send MSG_TYPE_PHY_STOP_RESP[4]
    Send MSG_TYPE_PHY_STOP_RESP[5]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536877215, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282695]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       328 /         Size:  2,483,974,984
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       329 /         Size:  2,503,632,240
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.83 milli-secs
      From API Arrival:                          21.84 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536877215, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       285 /         Size:  2,443,087,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       286 /         Size:  2,462,744,840
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                               7.72 milli-secs
      From API Arrival:                          29.57 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536877215, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       242 /         Size:  2,402,200,184
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       243 /         Size:  2,421,857,440
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                               7.56 milli-secs
      From API Arrival:                          37.13 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536877215, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       199 /         Size:  2,361,312,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       200 /         Size:  2,380,970,040
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                               7.54 milli-secs
      From API Arrival:                          44.68 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[4] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 4, sendStop: 9, testFileName: 536877215, phyIdStart: 4, phyIdStop: 5
    PHY_SHUTDOWN PhyInstance[4] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 4] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[4]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       156 /         Size:  2,320,425,384
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       157 /         Size:  2,340,082,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[4]
      Processed in:                               7.49 milli-secs
      From API Arrival:                          52.18 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[5] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 5, sendStop: 9, testFileName: 536877215, phyIdStart: 5, phyIdStop: 6
    PHY_SHUTDOWN PhyInstance[5] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 8 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 8 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 9 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 10 in core 27 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 11 in core 28 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_6303_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_6303_timer.bin
    MLog file .//l1mlog_wls0_FD_6303_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 5] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[5]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       113 /         Size:  2,279,537,984
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       114 /         Size:  2,299,195,240
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    7278228    7278180    7278180         48          0
   1    5165208    5165160    5165160         48          0
   2    3052188    3052140    3052140         48          0
   3    3052188    3052140    3052140         48          0
   4     939168     939120     939120         48          0
   5     939168     939120     939120         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1866982    1866934    1866934         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[5]
      Processed in:                           1,059.35 milli-secs
      From API Arrival:                       1,111.53 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        97 /         Size:  1,956,461,888
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        98 /         Size:  1,976,119,144
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             347.59 milli-secs
      From API Arrival:                       1,438.76 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        97 /         Size:  1,956,461,888
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        98 /         Size:  1,976,119,144
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        81 /         Size:  1,633,385,792
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        82 /         Size:  1,653,043,048
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             347.49 milli-secs
      From API Arrival:                       1,778.46 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        81 /         Size:  1,633,385,792
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        82 /         Size:  1,653,043,048
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        65 /         Size:  1,310,309,696
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        66 /         Size:  1,329,966,952
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             344.80 milli-secs
      From API Arrival:                       2,115.97 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        65 /         Size:  1,310,309,696
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        66 /         Size:  1,329,966,952
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        49 /         Size:    987,233,600
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        50 /         Size:  1,006,890,856
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             345.09 milli-secs
      From API Arrival:                       2,453.84 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        49 /         Size:    987,233,600
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        50 /         Size:  1,006,890,856
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[4] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        33 /         Size:    664,157,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        34 /         Size:    683,814,760
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[4]
      Processed in:                             348.70 milli-secs
      From API Arrival:                       2,795.40 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        33 /         Size:    664,157,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        34 /         Size:    683,814,760
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[5] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    341,081,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    360,738,664
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[5]
      Processed in:                             343.87 milli-secs
      From API Arrival:                       2,080.51 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    341,081,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    360,738,664
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[3]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.37 milli-secs
      From API Arrival:                          31.60 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.08 milli-secs
      From API Arrival:                          62.70 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              31.08 milli-secs
      From API Arrival:                          93.80 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              31.15 milli-secs
      From API Arrival:                         124.96 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[4] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[4]
      Processed in:                              31.14 milli-secs
      From API Arrival:                         156.12 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[5] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[5]
      Processed in:                              31.23 milli-secs
      From API Arrival:                         187.36 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[6] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[170]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[170]
    i[1] j[0] Idx[340]
    i[1] j[1] Idx[510]
    i[2] j[0] Idx[680]
    i[2] j[1] Idx[850]
    i[3] j[0] Idx[1020]
    i[3] j[1] Idx[1190]
    i[4] j[0] Idx[1360]
    i[4] j[1] Idx[1530]
    i[5] j[0] Idx[1700]
    i[5] j[1] Idx[1870]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 3, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 6 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 7 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 8 successfully! Pool core index is 5 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 23 successfully! Pool core index is 6 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 24 successfully! Pool core index is 7 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_8 in core 25 successfully! Pool core index is 8 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_9 in core 26 successfully! Pool core index is 9 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_10 in core 27 successfully! Pool core index is 10 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_11 in core 28 successfully! Pool core index is 11 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x000000001f8001f8     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x000000001f8001f8     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x000000001f8001f8     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x000000001f8001f8     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x000000001f8001f8     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x000000001f8001f8     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.32 milli-secs
      From API Arrival:                       1,154.33 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.19 milli-secs
      From API Arrival:                       1,175.53 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              21.16 milli-secs
      From API Arrival:                       1,196.70 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              21.04 milli-secs
      From API Arrival:                       1,217.74 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[4] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [4]:
    nCarrierIdx: 4
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 4 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_4 mz_len 1,501,440 bytes!
[intsId: 4] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 4 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 4 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_4 mz_len 121,472 bytes!
[intsId: 4] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 4 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 4 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 4 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_4 mz_len 35,273,088 bytes!
[intsId: 4] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 4 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 4 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_4 mz_len 5,939,456 bytes!
[intsId: 4] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 4 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 4 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_4 mz_len 3,673,856 bytes!
[intsId: 4] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 4 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 4

nCell 4 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[4]
      Processed in:                              21.08 milli-secs
      From API Arrival:                       1,238.83 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[5] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [5]:
    nCarrierIdx: 5
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 5 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_5 mz_len 1,501,440 bytes!
[intsId: 5] succeed to allocate total memory size 1,501,440 bytes!
Using ORAN Config for RU 0 from config file......
[intsId: 5 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 5 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_5 mz_len 121,472 bytes!
[intsId: 5] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 5 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 5 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 5 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_5 mz_len 35,273,088 bytes!
[intsId: 5] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 5 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 5 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_5 mz_len 5,939,456 bytes!
[intsId: 5] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 5 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 5 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_5 mz_len 3,673,856 bytes!
[intsId: 5] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 5 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 5

nCell 5 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[5]
      Processed in:                              21.09 milli-secs
      From API Arrival:                       1,259.92 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1600000140 [Hz]
        Ticks per us 1600
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1600. Storing: 1600
    Mlog Open successful

MLogSetup nCoreMask0(0x000000001f8001f8) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(6) Idx(4)
  CoreId(7) Idx(5)
  CoreId(8) Idx(6)
  CoreId(23) Idx(7)
  CoreId(24) Idx(8)
  CoreId(25) Idx(9)
  CoreId(26) Idx(10)
  CoreId(27) Idx(11)
  CoreId(28) Idx(12)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[6] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [12] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             951.11 milli-secs
      From API Arrival:                         951.11 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.63 milli-secs
      From API Arrival:                         951.76 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.41 milli-secs
      From API Arrival:                         952.18 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               0.39 milli-secs
      From API Arrival:                         952.58 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[4] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 4, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[4]
      Processed in:                               0.37 milli-secs
      From API Arrival:                         952.96 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[5] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 5, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[5]
      Processed in:                               4.08 milli-secs
      From API Arrival:                         957.05 milli-secs
[0mtimer_main_thread:        [PID: 282709] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..503.36..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    205.15    375.00 |       26%       41%       75%
    UL_LINK  MU1  |     380.00    396.53    405.00 |       76%       79%       81%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,189,867     382,952 |     56,749 /     56,749      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,189,867     382,952 |     56,749 /     56,749      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,189,867     382,952 |     56,749 /     56,749      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,189,867     382,952 |     56,749 /     56,749      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,189,867     382,952 |     56,749 /     56,749      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,189,867     382,952 |     56,749 /     56,749      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  20.05 20.03 20.01 19.82 19.79 19.81 20.04 20.05 20.05 19.84 19.85 19.78   19.93
     Intr % :   1.40  1.41  1.43  1.41  1.41  1.43  1.41  1.42  1.42  1.40  1.42  1.42    1.42
    Spare % :   0.55  0.56  0.55  0.52  0.53  0.52  0.55  0.55  0.54  0.51  0.52  0.52    0.54
    Sleep % :  77.97 77.97 77.99 78.23 78.25 78.22 77.98 77.95 77.97 78.23 78.20 78.26   78.10
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     26    26    26    26    26    26    26    26    26    26    26    26
    TTI Max :     78    78    78    78    76    80    77    78    77    79    79    77
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
   1|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
   2|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
   3|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
   4|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
   5|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..503.39..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    205.13    375.00 |       26%       41%       75%
    UL_LINK  MU1  |     375.00    392.15    410.00 |       75%       78%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,000 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  27.73 27.69 27.64 27.33 27.38 27.37 27.73 27.65 27.69 27.48 27.32 27.36   27.53
     Intr % :   1.93  1.96  1.97  1.96  1.95  1.97  1.95  1.96  1.98  1.94  1.97  1.98    1.96
    Spare % :   0.55  0.56  0.55  0.52  0.53  0.52  0.54  0.55  0.53  0.51  0.52  0.52    0.53
    Sleep % :  69.77 69.77 69.81 70.16 70.12 70.12 69.77 69.82 69.78 70.05 70.17 70.13   69.96
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     27    27    27    26    26    26    27    27    27    26    26    26
    TTI Max :     79    78    77    77    77    78    78    77    78    78    78    78
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   4|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   5|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..503.36..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    204.97    375.00 |       26%       41%       75%
    UL_LINK  MU1  |     375.00    391.85    410.00 |       75%       78%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,048 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,048 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,048 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,048 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,048 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,048 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  27.71 27.64 27.68 27.42 27.34 27.34 27.72 27.68 27.68 27.44 27.39 27.33   27.53
     Intr % :   1.95  1.95  1.97  1.97  1.96  1.97  1.95  1.95  1.97  1.95  1.96  1.98    1.96
    Spare % :   0.55  0.56  0.55  0.52  0.53  0.53  0.54  0.54  0.53  0.51  0.52  0.52    0.53
    Sleep % :  69.78 69.83 69.78 70.07 70.15 70.14 69.77 69.80 69.80 70.08 70.12 70.16   69.96
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     27    27    27    26    26    26    27    27    27    26    26    26
    TTI Max :     77    77    77    78    78    78    77    77    77    78    78    78
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   4|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   5|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..503.35..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    205.05    375.00 |       26%       41%       75%
    UL_LINK  MU1  |     375.00    391.86    410.00 |       75%       78%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     382,952 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     382,952 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     382,952 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     382,952 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     382,952 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     382,952 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  27.73 27.60 27.57 27.36 27.34 27.31 27.74 27.64 27.71 27.46 27.39 27.37   27.52
     Intr % :   1.94  1.97  2.00  1.95  1.95  1.98  1.95  1.95  1.96  1.94  1.96  1.97    1.96
    Spare % :   0.55  0.56  0.55  0.53  0.53  0.52  0.54  0.55  0.53  0.51  0.52  0.51    0.53
    Sleep % :  69.76 69.85 69.86 70.14 70.16 70.17 69.75 69.84 69.78 70.08 70.12 70.12   69.97
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     27    27    27    26    26    26    27    27    27    26    26    26
    TTI Max :     77    77    77    78    77    77    81    77    77    78    78    77
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   4|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   5|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..503.36..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    205.18    375.00 |       26%       41%       75%
    UL_LINK  MU1  |     375.00    391.93    410.00 |       75%       78%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,096 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,096 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,096 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,096 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,096 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     383,096 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  27.66 27.72 27.67 27.35 27.35 27.32 27.74 27.65 27.70 27.44 27.36 27.40   27.53
     Intr % :   1.94  1.95  1.97  1.95  1.96  1.99  1.96  1.96  1.97  1.94  1.96  1.97    1.96
    Spare % :   0.55  0.56  0.55  0.53  0.53  0.52  0.54  0.55  0.53  0.51  0.52  0.51    0.53
    Sleep % :  69.83 69.76 69.79 70.16 70.15 70.15 69.75 69.83 69.78 70.08 70.15 70.10   69.96
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002 10002 10002 10002 10002 10002 10002 10002 10002 10002
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     27    27    27    26    26    26    27    27    27    26    26    26
    TTI Max :     77    79    78    75    78    78    79    77    79    78    77    78
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   4|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   5|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..503.35..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     130.00    205.00    375.00 |       26%       41%       75%
    UL_LINK  MU1  |     375.00    392.05    410.00 |       75%       78%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     382,904 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     382,904 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     382,904 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     382,904 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     382,904 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,190,172     382,904 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  27.78 27.56 27.69 27.35 27.33 27.32 27.68 27.67 27.70 27.42 27.45 27.35   27.53
     Intr % :   1.93  1.97  1.98  1.95  1.96  1.97  1.95  1.96  1.98  1.95  1.95  1.97    1.96
    Spare % :   0.54  0.56  0.55  0.52  0.53  0.52  0.54  0.55  0.53  0.51  0.51  0.52    0.53
    Sleep % :  69.72 69.90 69.76 70.15 70.16 70.16 69.82 69.80 69.77 70.10 70.07 70.14   69.96
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     27    27    27    26    26    26    27    27    27    26    26    26
    TTI Max :     78    77    78    78    78    78    78    79    78    77    78    78
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   4|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   5|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[4] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[5] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
    Send MSG_TYPE_PHY_STOP_RESP[4]
    Send MSG_TYPE_PHY_STOP_RESP[5]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536877216, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282709]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       328 /         Size:  2,483,974,984
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       329 /         Size:  2,503,632,240
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              22.58 milli-secs
      From API Arrival:                          22.59 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536877216, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       285 /         Size:  2,443,087,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       286 /         Size:  2,462,744,840
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                               9.23 milli-secs
      From API Arrival:                          31.83 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536877216, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       242 /         Size:  2,402,200,184
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       243 /         Size:  2,421,857,440
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                               8.12 milli-secs
      From API Arrival:                          39.96 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536877216, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       199 /         Size:  2,361,312,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       200 /         Size:  2,380,970,040
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                               8.51 milli-secs
      From API Arrival:                          48.49 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[4] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 4, sendStop: 9, testFileName: 536877216, phyIdStart: 4, phyIdStop: 5
    PHY_SHUTDOWN PhyInstance[4] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 4] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[4]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       156 /         Size:  2,320,425,384
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       157 /         Size:  2,340,082,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[4]
      Processed in:                               8.28 milli-secs
      From API Arrival:                          56.78 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[5] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 5, sendStop: 9, testFileName: 536877216, phyIdStart: 5, phyIdStop: 6
    PHY_SHUTDOWN PhyInstance[5] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 8 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 8 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 9 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 10 in core 27 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 11 in core 28 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_6304_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_6304_timer.bin
    MLog file .//l1mlog_wls0_FD_6304_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 5] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[5]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       113 /         Size:  2,279,537,984
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       114 /         Size:  2,299,195,240
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    7513008    7512960    7512960         48          0
   1    5399988    5399940    5399940         48          0
   2    3286968    3286920    3286920         48          0
   3    3286968    3286920    3286920         48          0
   4    1173948    1173900    1173900         48          0
   5    1173948    1173900    1173900         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1927225    1927177    1927177         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[5]
      Processed in:                           1,062.00 milli-secs
      From API Arrival:                       1,118.79 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        97 /         Size:  1,956,461,888
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        98 /         Size:  1,976,119,144
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             366.70 milli-secs
      From API Arrival:                       1,465.16 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        97 /         Size:  1,956,461,888
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        98 /         Size:  1,976,119,144
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        81 /         Size:  1,633,385,792
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        82 /         Size:  1,653,043,048
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             345.20 milli-secs
      From API Arrival:                       1,800.98 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        81 /         Size:  1,633,385,792
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        82 /         Size:  1,653,043,048
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        65 /         Size:  1,310,309,696
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        66 /         Size:  1,329,966,952
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             344.78 milli-secs
      From API Arrival:                       2,137.70 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        65 /         Size:  1,310,309,696
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        66 /         Size:  1,329,966,952
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        49 /         Size:    987,233,600
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        50 /         Size:  1,006,890,856
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             344.01 milli-secs
      From API Arrival:                       2,473.55 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        49 /         Size:    987,233,600
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        50 /         Size:  1,006,890,856
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[4] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        33 /         Size:    664,157,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        34 /         Size:    683,814,760
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[4]
      Processed in:                             343.90 milli-secs
      From API Arrival:                       2,809.45 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        33 /         Size:    664,157,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        34 /         Size:    683,814,760
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[5] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    341,081,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    360,738,664
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[5]
      Processed in:                             344.16 milli-secs
      From API Arrival:                       2,092.43 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    341,081,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    360,738,664
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[3]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.50 milli-secs
      From API Arrival:                          31.52 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.10 milli-secs
      From API Arrival:                          62.64 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              31.07 milli-secs
      From API Arrival:                          93.72 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              31.14 milli-secs
      From API Arrival:                         124.88 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[4] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[4]
      Processed in:                              31.07 milli-secs
      From API Arrival:                         155.97 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[5] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[5]
      Processed in:                              31.04 milli-secs
      From API Arrival:                         187.02 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[6] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[170]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[170]
    i[1] j[0] Idx[340]
    i[1] j[1] Idx[510]
    i[2] j[0] Idx[680]
    i[2] j[1] Idx[850]
    i[3] j[0] Idx[1020]
    i[3] j[1] Idx[1190]
    i[4] j[0] Idx[1360]
    i[4] j[1] Idx[1530]
    i[5] j[0] Idx[1700]
    i[5] j[1] Idx[1870]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 3, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 6 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 7 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 8 successfully! Pool core index is 5 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 23 successfully! Pool core index is 6 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 24 successfully! Pool core index is 7 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_8 in core 25 successfully! Pool core index is 8 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_9 in core 26 successfully! Pool core index is 9 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_10 in core 27 successfully! Pool core index is 10 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_11 in core 28 successfully! Pool core index is 11 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x000000001f8001f8     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x000000001f8001f8     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x000000001f8001f8     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x000000001f8001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x000000001f8001f8     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x000000001f8001f8     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x000000001f8001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x000000001f8001f8     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x000000001f8001f8     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x000000001f8001f8     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x000000001f8001f8     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x000000001f8001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x000000001f8001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.03 milli-secs
      From API Arrival:                       1,154.03 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.77 milli-secs
      From API Arrival:                       1,175.81 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              22.60 milli-secs
      From API Arrival:                       1,198.43 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              22.50 milli-secs
      From API Arrival:                       1,220.94 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[4] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [4]:
    nCarrierIdx: 4
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 4 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_4 mz_len 1,501,440 bytes!
[intsId: 4] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 4 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 4 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_4 mz_len 121,472 bytes!
[intsId: 4] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 4 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 4 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 4 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_4 mz_len 35,273,088 bytes!
[intsId: 4] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 4 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 4 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_4 mz_len 5,939,456 bytes!
[intsId: 4] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 4 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 4 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_4 mz_len 3,673,856 bytes!
[intsId: 4] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 4 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 4

nCell 4 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[4]
      Processed in:                              22.58 milli-secs
      From API Arrival:                       1,243.52 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[5] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [5]:
    nCarrierIdx: 5
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 5 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_5 mz_len 1,501,440 bytes!
[intsId: 5] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 5 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 5 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_5 mz_len 121,472 bytes!
[intsId: 5] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 5 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 5 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 5 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_5 mz_len 35,273,088 bytes!
[intsId: 5] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 5 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 5 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_5 mz_len 5,939,456 bytes!
[intsId: 5] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 5 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 5 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_5 mz_len 3,673,856 bytes!
[intsId: 5] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 5 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 5

nCell 5 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[5]
      Processed in:                              22.13 milli-secs
      From API Arrival:                       1,265.66 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1600000198 [Hz]
        Ticks per us 1600
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1600. Storing: 1600
    Mlog Open successful

MLogSetup nCoreMask0(0x000000001f8001f8) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(6) Idx(4)
  CoreId(7) Idx(5)
  CoreId(8) Idx(6)
  CoreId(23) Idx(7)
  CoreId(24) Idx(8)
  CoreId(25) Idx(9)
  CoreId(26) Idx(10)
  CoreId(27) Idx(11)
  CoreId(28) Idx(12)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[6] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [12] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             950.61 milli-secs
      From API Arrival:                         950.61 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.97 milli-secs
      From API Arrival:                         951.60 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.61 milli-secs
      From API Arrival:                         952.22 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               0.46 milli-secs
      From API Arrival:                         952.69 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[4] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 4, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[4]
      Processed in:                               0.46 milli-secs
      From API Arrival:                         953.16 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[5] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 5, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[5]
      Processed in:                               4.70 milli-secs
      From API Arrival:                         957.87 milli-secs
[0mtimer_main_thread:        [PID: 282723] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..503.53..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    191.24    350.00 |       25%       38%       70%
    UL_LINK  MU1  |     335.00    353.86    365.00 |       67%       71%       73%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    682,832     256,000 |     29,163 /     29,163      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    682,832     256,000 |     29,163 /     29,163      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    682,832     256,000 |     29,163 /     29,163      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    682,832     256,000 |     29,163 /     29,163      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    682,832     256,000 |     29,163 /     29,163      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    682,832     256,000 |     29,163 /     29,163      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  18.97 18.91 18.93 18.73 18.67 18.72 18.96 19.01 18.93 18.71 18.72 18.70   18.83
     Intr % :   1.46  1.47  1.48  1.46  1.48  1.46  1.47  1.46  1.48  1.47  1.46  1.49    1.47
    Spare % :   0.56  0.56  0.57  0.54  0.54  0.53  0.56  0.55  0.55  0.52  0.53  0.53    0.55
    Sleep % :  79.00 79.03 79.01 79.26 79.30 79.26 79.00 78.96 79.02 79.28 79.26 79.26   79.14
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     25    25    25    24    24    24    25    25    25    24    24    24
    TTI Max :     73    71    71    71    71    71    72    71    71    71    71    71
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   1|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   2|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   3|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   4|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   5|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..503.56..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    191.47    350.00 |       25%       38%       70%
    UL_LINK  MU1  |     335.00    348.12    365.00 |       67%       70%       73%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  26.10 26.11 26.14 25.84 25.80 25.76 26.13 26.17 26.15 25.88 25.84 25.84   25.98
     Intr % :   2.00  2.03  2.05  2.03  2.02  2.04  2.02  2.04  2.03  2.02  2.03  2.04    2.03
    Spare % :   0.57  0.57  0.57  0.54  0.55  0.54  0.56  0.56  0.55  0.53  0.54  0.53    0.55
    Sleep % :  71.31 71.27 71.23 71.57 71.61 71.64 71.28 71.22 71.25 71.55 71.58 71.57   71.42
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25    25    25    25    25    25    25
    TTI Max :     70    72    71    71    71    73    70    71    70    71    72    72
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   4|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   5|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..503.54..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    191.17    350.00 |       25%       38%       70%
    UL_LINK  MU1  |     335.00    348.30    365.00 |       67%       70%       73%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  26.18 26.10 26.11 25.87 25.78 25.77 26.17 26.14 26.16 25.87 25.81 25.83   25.98
     Intr % :   2.00  2.03  2.05  2.01  2.03  2.04  2.02  2.03  2.03  2.02  2.03  2.04    2.03
    Spare % :   0.56  0.57  0.57  0.54  0.55  0.54  0.56  0.56  0.55  0.53  0.54  0.53    0.55
    Sleep % :  71.23 71.27 71.25 71.56 71.63 71.62 71.23 71.25 71.24 71.56 71.60 71.57   71.42
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25    25    25    25    25    25    25
    TTI Max :     71    71    71    71    74    73    74    71    72    72    71    72
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   4|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   5|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..503.56..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    191.31    350.00 |       25%       38%       70%
    UL_LINK  MU1  |     335.00    348.50    365.00 |       67%       70%       73%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  26.16 26.13 26.12 25.83 25.76 25.78 26.18 26.15 26.19 25.85 25.82 25.85   25.98
     Intr % :   2.02  2.03  2.04  2.02  2.03  2.03  2.03  2.04  2.04  2.02  2.04  2.04    2.03
    Spare % :   0.56  0.57  0.57  0.54  0.55  0.54  0.56  0.56  0.55  0.53  0.54  0.53    0.55
    Sleep % :  71.24 71.24 71.25 71.59 71.64 71.63 71.22 71.23 71.20 71.58 71.59 71.55   71.41
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25    25    25    25    25    25    25
    TTI Max :     72    71    71    71    71    71    71    71    71    71    72    71
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   4|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   5|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..503.54..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    UL_LINK  MU1  |     335.00    348.23    365.00 |       67%       70%       73%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     255,968 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  26.12 26.12 26.09 25.86 25.86 25.76 26.16 26.14 26.16 25.81 25.84 25.82   25.98
     Intr % :   2.02  2.03  2.06  2.03  2.01  2.03  2.02  2.03  2.04  2.01  2.03  2.04    2.03
    Spare % :   0.57  0.57  0.57  0.54  0.55  0.54  0.56  0.56  0.55  0.53  0.53  0.53    0.55
    Sleep % :  71.28 71.25 71.26 71.55 71.57 71.65 71.24 71.24 71.23 71.63 71.57 71.59   71.42
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25    25    25    25    25    25    25
    TTI Max :     73    71    70    70    70    70    71    71    71    71    71    71
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   4|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   5|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 6 NumBbuCores: 12. Tti2Tti Time: [495.00..503.52..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    191.31    350.00 |       25%       38%       70%
    UL_LINK  MU1  |     335.00    348.55    365.00 |       67%       70%       73%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    683,008     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    23    24    25    26    27    28     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  26.21 26.09 26.15 25.82 25.79 25.83 26.20 26.18 26.16 25.83 25.81 25.83   25.99
     Intr % :   2.01  2.03  2.04  2.01  2.03  2.03  2.02  2.04  2.05  2.02  2.04  2.04    2.03
    Spare % :   0.57  0.56  0.57  0.54  0.54  0.54  0.56  0.56  0.55  0.53  0.53  0.53    0.55
    Sleep % :  71.20 71.29 71.22 71.60 71.61 71.59 71.20 71.20 71.22 71.61 71.60 71.58   71.41
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25    25    25    25    25    25    25
    TTI Max :     71    71    72    72    72    71    71    71    70    71    71    71
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   4|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   5|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[4] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[5] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
    Send MSG_TYPE_PHY_STOP_RESP[4]
    Send MSG_TYPE_PHY_STOP_RESP[5]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536877217, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       328 /         Size:  2,483,974,984
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       329 /         Size:  2,503,632,240
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.81 milli-secs
      From API Arrival:                          21.92 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536877217, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       285 /         Size:  2,443,087,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       286 /         Size:  2,462,744,840
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                               7.70 milli-secs
      From API Arrival:                          29.63 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536877217, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       242 /         Size:  2,402,200,184
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       243 /         Size:  2,421,857,440
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                               7.61 milli-secs
      From API Arrival:                          37.25 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536877217, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       199 /         Size:  2,361,312,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       200 /         Size:  2,380,970,040
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                               7.58 milli-secs
      From API Arrival:                          44.84 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[4] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 4, sendStop: 9, testFileName: 536877217, phyIdStart: 4, phyIdStop: 5
    PHY_SHUTDOWN PhyInstance[4] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 4] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[4]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       156 /         Size:  2,320,425,384
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       157 /         Size:  2,340,082,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[4]
      Processed in:                               7.49 milli-secs
      From API Arrival:                          52.35 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[5] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 5, sendStop: 9, testFileName: 536877217, phyIdStart: 5, phyIdStop: 6
    PHY_SHUTDOWN PhyInstance[5] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 8 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 23 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 8 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 9 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 10 in core 27 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 11 in core 28 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_6305_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_6305_timer.bin
    MLog file .//l1mlog_wls0_FD_6305_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 5] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[5]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       113 /         Size:  2,279,537,984
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       114 /         Size:  2,299,195,240
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    7747788    7747740    7747740         48          0
   1    5634768    5634720    5634720         48          0
   2    3521748    3521700    3521700         48          0
   3    3521748    3521700    3521700         48          0
   4    1408728    1408680    1408680         48          0
   5    1408728    1408680    1408680         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1987468    1987420    1987420         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[5]
      Processed in:                           1,058.65 milli-secs
      From API Arrival:                       1,111.01 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        97 /         Size:  1,956,461,888
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        98 /         Size:  1,976,119,144
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             336.34 milli-secs
      From API Arrival:                       1,426.91 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        97 /         Size:  1,956,461,888
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        98 /         Size:  1,976,119,144
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        81 /         Size:  1,633,385,792
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        82 /         Size:  1,653,043,048
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             336.08 milli-secs
      From API Arrival:                       1,755.20 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        81 /         Size:  1,633,385,792
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        82 /         Size:  1,653,043,048
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        65 /         Size:  1,310,309,696
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        66 /         Size:  1,329,966,952
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             336.29 milli-secs
      From API Arrival:                       2,084.14 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        65 /         Size:  1,310,309,696
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        66 /         Size:  1,329,966,952
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        49 /         Size:    987,233,600
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        50 /         Size:  1,006,890,856
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             336.21 milli-secs
      From API Arrival:                       2,413.18 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        49 /         Size:    987,233,600
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        50 /         Size:  1,006,890,856
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[4] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        33 /         Size:    664,157,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        34 /         Size:    683,814,760
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[4]
      Processed in:                             335.94 milli-secs
      From API Arrival:                       2,741.90 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        33 /         Size:    664,157,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        34 /         Size:    683,814,760
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[5] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    341,081,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    360,738,664
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[5]
      Processed in:                             335.46 milli-secs
      From API Arrival:                       2,019.31 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    341,081,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    360,738,664
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[3]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.32 milli-secs
      From API Arrival:                          31.36 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.08 milli-secs
      From API Arrival:                          62.46 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              31.09 milli-secs
      From API Arrival:                          93.57 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              31.61 milli-secs
      From API Arrival:                         125.19 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[4] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[4]
      Processed in:                              31.16 milli-secs
      From API Arrival:                         156.37 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[5] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[5]
      Processed in:                              31.16 milli-secs
      From API Arrival:                         187.54 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[6] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[170]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[170]
    i[1] j[0] Idx[340]
    i[1] j[1] Idx[510]
    i[2] j[0] Idx[680]
    i[2] j[1] Idx[850]
    i[3] j[0] Idx[1020]
    i[3] j[1] Idx[1190]
    i[4] j[0] Idx[1360]
    i[4] j[1] Idx[1530]
    i[5] j[0] Idx[1700]
    i[5] j[1] Idx[1870]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 3, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 6 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 24 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 25 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 26 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000007000070     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000007000070     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000007000070     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000007000070     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000007000070     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000007000070     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000007000070     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000007000070     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000007000070     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000007000070     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000007000070     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000007000070     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000007000070     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000007000070     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000007000070     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000007000070     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000007000070     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000007000070     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000007000070     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000007000070     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.17 milli-secs
      From API Arrival:                       1,154.18 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.11 milli-secs
      From API Arrival:                       1,175.30 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
Using ORAN Config for RU 0 from config file......
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              21.13 milli-secs
      From API Arrival:                       1,196.44 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              21.11 milli-secs
      From API Arrival:                       1,217.56 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[4] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [4]:
    nCarrierIdx: 4
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 4 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_4 mz_len 1,501,440 bytes!
[intsId: 4] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 4 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 4 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_4 mz_len 121,472 bytes!
[intsId: 4] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 4 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 4 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 4 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_4 mz_len 35,273,088 bytes!
[intsId: 4] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 4 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 4 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_4 mz_len 5,939,456 bytes!
[intsId: 4] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 4 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 4 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_4 mz_len 3,673,856 bytes!
[intsId: 4] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 4 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 4

nCell 4 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[4]
      Processed in:                              21.06 milli-secs
      From API Arrival:                       1,238.63 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[5] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [5]:
    nCarrierIdx: 5
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 5 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_5 mz_len 1,501,440 bytes!
[intsId: 5] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 5 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 5 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_5 mz_len 121,472 bytes!
[intsId: 5] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 5 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 5 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 5 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_5 mz_len 35,273,088 bytes!
[intsId: 5] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 5 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 5 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_5 mz_len 5,939,456 bytes!
[intsId: 5] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 5 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 5 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_5 mz_len 3,673,856 bytes!
[intsId: 5] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 5 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
Using ORAN Config for RU 0 from config file......
PHYDI-INIT[from 0] PhyInstance: 5

nCell 5 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[5]
      Processed in:                              21.03 milli-secs
      From API Arrival:                       1,259.66 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999968 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000007000070) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(6) Idx(3)
  CoreId(24) Idx(4)
  CoreId(25) Idx(5)
  CoreId(26) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[6] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [12] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             944.85 milli-secs
      From API Arrival:                         944.85 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.62 milli-secs
      From API Arrival:                         945.48 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.41 milli-secs
      From API Arrival:                         945.90 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               0.37 milli-secs
      From API Arrival:                         946.27 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[4] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 4, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[4]
      Processed in:                               0.38 milli-secs
      From API Arrival:                         946.66 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[5] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 5, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[5]
      Processed in:                               4.24 milli-secs
      From API Arrival:                         950.91 milli-secs
[0mtimer_main_thread:        [PID: 282732] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 6 NumBbuCores: 6. Tti2Tti Time: [500.00..503.47..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     175.00    271.44    500.00 |       35%       54%      100%
    UL_LINK  MU1  |     400.00    424.62    440.00 |       80%       85%       88%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,238     384,000 |     60,641 /     60,641      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,238     384,000 |     60,641 /     60,641      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,238     384,000 |     60,641 /     60,641      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,238     384,000 |     60,641 /     60,641      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,238     384,000 |     60,641 /     60,641      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,238     384,000 |     60,641 /     60,641      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  29.90 29.87 29.82 29.93 29.93 29.83   29.88
     Intr % :   1.78  1.79  1.78  1.79  1.80  1.80    1.79
    Spare % :   0.49  0.49  0.47  0.49  0.49  0.46    0.48
    Sleep % :  67.81 67.82 67.91 67.76 67.77 67.90   67.83
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     40    40    39    40    40    39
    TTI Max :     99    98    99    98    98    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|104000|     0|104000|     0|104000| 66560|     0| 66560|     0| 66560| 20800|     0|     0| 20800|  4200|     0|     0|  4200|     0|     0|     0|     0|
   1|104000|     0|104000|     0|104000| 66560|     0| 66560|     0| 66560| 20800|     0|     0| 20800|  4200|     0|     0|  4200|     0|     0|     0|     0|
   2|104000|     0|104000|     0|104000| 66560|     0| 66560|     0| 66560| 20800|     0|     0| 20800|  4200|     0|     0|  4200|     0|     0|     0|     0|
   3|104000|     0|104000|     0|104000| 66560|     0| 66560|     0| 66560| 20800|     0|     0| 20800|  4200|     0|     0|  4200|     0|     0|     0|     0|
   4|104000|     0|104000|     0|104000| 66560|     0| 66560|     0| 66560| 20800|     0|     0| 20800|  4200|     0|     0|  4200|     0|     0|     0|     0|
   5|104000|     0|104000|     0|104000| 66560|     0| 66560|     0| 66560| 20800|     0|     0| 20800|  4200|     0|     0|  4200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 6 NumBbuCores: 6. Tti2Tti Time: [500.00..503.57..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     175.00    271.48    500.00 |       35%       54%      100%
    UL_LINK  MU1  |     400.00    420.21    445.00 |       80%       84%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,952 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,952 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,952 |     60,672 /     60,672      0.00%      63,968 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,952 |     60,672 /     60,672      0.00%      63,968 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,952 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     383,952 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  41.24 41.26 41.16 41.33 41.34 41.21   41.26
     Intr % :   2.47  2.48  2.47  2.50  2.48  2.47    2.48
    Spare % :   0.46  0.46  0.43  0.46  0.46  0.43    0.45
    Sleep % :  55.81 55.78 55.91 55.69 55.71 55.87   55.80
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      2     2     2     2     2     2
    TTI Avg :     40    40    40    40    40    40
    TTI Max :     98    98    99    99    99    98
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   4|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   5|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 6 NumBbuCores: 6. Tti2Tti Time: [500.00..503.52..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     175.00    271.34    500.00 |       35%       54%      100%
    UL_LINK  MU1  |     395.00    419.88    440.00 |       79%       84%       88%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,032 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,032 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  41.27 41.24 41.18 41.34 41.33 41.19   41.26
     Intr % :   2.46  2.48  2.47  2.48  2.48  2.48    2.48
    Spare % :   0.46  0.46  0.43  0.46  0.46  0.43    0.45
    Sleep % :  55.79 55.80 55.90 55.70 55.71 55.88   55.80
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      2     2     2     2     2     2
    TTI Avg :     40    40    40    40    40    40
    TTI Max :     99    99    99    98    98    98
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   4|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   5|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 6 NumBbuCores: 6. Tti2Tti Time: [500.00..503.49..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     175.00    271.34    500.00 |       35%       54%      100%
    UL_LINK  MU1  |     400.00    420.26    445.00 |       80%       84%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      63,968 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      63,968 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      63,968 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      63,968 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      63,968 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      63,968 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  41.29 41.25 41.16 41.32 41.32 41.20   41.26
     Intr % :   2.45  2.48  2.47  2.48  2.48  2.48    2.47
    Spare % :   0.46  0.46  0.43  0.46  0.46  0.43    0.45
    Sleep % :  55.78 55.79 55.92 55.71 55.71 55.88   55.80
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      2     2     2     2     2     2
    TTI Avg :     40    40    40    40    40    40
    TTI Max :     99    99    99    99    99    98
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   1| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   2| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   3| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   4| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   5| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 6 NumBbuCores: 6. Tti2Tti Time: [500.00..503.50..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     175.00    271.46    500.00 |       35%       54%      100%
    UL_LINK  MU1  |     400.00    420.16    440.00 |       80%       84%       88%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,032 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,032 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,000 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  41.27 41.26 41.20 41.36 41.33 41.21   41.27
     Intr % :   2.45  2.48  2.47  2.49  2.48  2.47    2.47
    Spare % :   0.46  0.46  0.43  0.46  0.46  0.43    0.45
    Sleep % :  55.80 55.77 55.89 55.68 55.70 55.87   55.79
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      2     2     2     2     2     2
    TTI Avg :     40    40    40    40    40    40
    TTI Max :     99    99    99    98    98    98
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   1|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   2|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   3|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   4|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   5|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 6 NumBbuCores: 6. Tti2Tti Time: [500.00..503.46..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     175.00    271.50    505.00 |       35%       54%      101%
    UL_LINK  MU1  |     395.00    419.85    445.00 |       79%       84%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,048 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,048 |     60,672 /     60,672      0.00%      64,000 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,048 |     60,672 /     60,672      0.00%      64,032 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,048 |     60,672 /     60,672      0.00%      64,032 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,048 |     60,672 /     60,672      0.00%      64,032 |      2   2.50      3  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,071,513     384,048 |     60,672 /     60,672      0.00%      64,032 |      2   2.50      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  41.27 41.27 41.18 41.34 41.33 41.21   41.27
     Intr % :   2.46  2.48  2.46  2.48  2.48  2.48    2.47
    Spare % :   0.46  0.46  0.43  0.46  0.46  0.43    0.45
    Sleep % :  55.79 55.77 55.91 55.70 55.71 55.86   55.79
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      2     2     2     2     2     2
    TTI Avg :     40    40    40    40    40    40
    TTI Max :     98    99    98    99    98    98
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   4|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   5|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[4] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[5] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
    Send MSG_TYPE_PHY_STOP_RESP[4]
    Send MSG_TYPE_PHY_STOP_RESP[5]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536877218, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282732]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       328 /         Size:  2,483,974,984
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       329 /         Size:  2,503,632,240
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.78 milli-secs
      From API Arrival:                          21.89 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536877218, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       285 /         Size:  2,443,087,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       286 /         Size:  2,462,744,840
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                               7.72 milli-secs
      From API Arrival:                          29.61 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536877218, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       242 /         Size:  2,402,200,184
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       243 /         Size:  2,421,857,440
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                               7.50 milli-secs
      From API Arrival:                          37.12 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536877218, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       199 /         Size:  2,361,312,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       200 /         Size:  2,380,970,040
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                               7.50 milli-secs
      From API Arrival:                          44.63 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[4] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 4, sendStop: 9, testFileName: 536877218, phyIdStart: 4, phyIdStop: 5
    PHY_SHUTDOWN PhyInstance[4] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 4] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[4]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       156 /         Size:  2,320,425,384
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       157 /         Size:  2,340,082,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[4]
      Processed in:                               7.50 milli-secs
      From API Arrival:                          52.13 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[5] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 5, sendStop: 9, testFileName: 536877218, phyIdStart: 5, phyIdStop: 6
    PHY_SHUTDOWN PhyInstance[5] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_6306_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_6306_timer.bin
    MLog file .//l1mlog_wls0_FD_6306_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 5] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[5]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       113 /         Size:  2,279,537,984
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       114 /         Size:  2,299,195,240
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    7982568    7982520    7982520         48          0
   1    5869548    5869500    5869500         48          0
   2    3756528    3756480    3756480         48          0
   3    3756528    3756480    3756480         48          0
   4    1643508    1643460    1643460         48          0
   5    1643508    1643460    1643460         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    2047711    2047663    2047663         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[5]
      Processed in:                           1,050.52 milli-secs
      From API Arrival:                       1,102.66 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        97 /         Size:  1,956,461,888
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        98 /         Size:  1,976,119,144
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             296.44 milli-secs
      From API Arrival:                       1,378.71 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        97 /         Size:  1,956,461,888
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        98 /         Size:  1,976,119,144
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        81 /         Size:  1,633,385,792
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        82 /         Size:  1,653,043,048
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             296.30 milli-secs
      From API Arrival:                       1,667.19 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        81 /         Size:  1,633,385,792
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        82 /         Size:  1,653,043,048
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        65 /         Size:  1,310,309,696
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        66 /         Size:  1,329,966,952
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             305.05 milli-secs
      From API Arrival:                       1,965.00 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        65 /         Size:  1,310,309,696
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        66 /         Size:  1,329,966,952
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        49 /         Size:    987,233,600
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        50 /         Size:  1,006,890,856
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             292.26 milli-secs
      From API Arrival:                       2,250.09 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        49 /         Size:    987,233,600
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        50 /         Size:  1,006,890,856
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[4] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        33 /         Size:    664,157,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        34 /         Size:    683,814,760
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[4]
      Processed in:                             294.47 milli-secs
      From API Arrival:                       2,537.44 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        33 /         Size:    664,157,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        34 /         Size:    683,814,760
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[5] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    341,081,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    360,738,664
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[5]
      Processed in:                             295.93 milli-secs
      From API Arrival:                       1,783.40 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    341,081,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    360,738,664
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[3]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.34 milli-secs
      From API Arrival:                          31.37 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.13 milli-secs
      From API Arrival:                          62.52 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              31.17 milli-secs
      From API Arrival:                          93.70 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              31.26 milli-secs
      From API Arrival:                         124.96 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[4] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[4]
      Processed in:                              31.22 milli-secs
      From API Arrival:                         156.20 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[5] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[5]
      Processed in:                              31.18 milli-secs
      From API Arrival:                         187.39 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[6] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[170]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[170]
    i[1] j[0] Idx[340]
    i[1] j[1] Idx[510]
    i[2] j[0] Idx[680]
    i[2] j[1] Idx[850]
    i[3] j[0] Idx[1020]
    i[3] j[1] Idx[1190]
    i[4] j[0] Idx[1360]
    i[4] j[1] Idx[1530]
    i[5] j[0] Idx[1700]
    i[5] j[1] Idx[1870]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 3, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 6 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 24 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 25 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 26 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000007000070     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000007000070     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000007000070     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000007000070     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000007000070     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000007000070     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000007000070     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000007000070     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000007000070     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000007000070     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000007000070     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000007000070     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000007000070     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000007000070     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000007000070     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000007000070     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000007000070     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000007000070     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000007000070     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000007000070     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.20 milli-secs
      From API Arrival:                       1,154.21 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.18 milli-secs
      From API Arrival:                       1,175.40 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              20.97 milli-secs
      From API Arrival:                       1,196.39 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              21.06 milli-secs
      From API Arrival:                       1,217.45 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[4] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [4]:
    nCarrierIdx: 4
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 4 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_4 mz_len 1,501,440 bytes!
[intsId: 4] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 4 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 4 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_4 mz_len 121,472 bytes!
[intsId: 4] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 4 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 4 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 4 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_4 mz_len 35,273,088 bytes!
[intsId: 4] succeed to allocate total memory size 36,896,000 bytes!
Using ORAN Config for RU 0 from config file......
[intsId: 4 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 4 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_4 mz_len 5,939,456 bytes!
[intsId: 4] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 4 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 4 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_4 mz_len 3,673,856 bytes!
[intsId: 4] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 4 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 4

nCell 4 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[4]
      Processed in:                              21.07 milli-secs
      From API Arrival:                       1,238.53 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[5] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [5]:
    nCarrierIdx: 5
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 5 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_5 mz_len 1,501,440 bytes!
[intsId: 5] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 5 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 5 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_5 mz_len 121,472 bytes!
[intsId: 5] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 5 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 5 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 5 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_5 mz_len 35,273,088 bytes!
[intsId: 5] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 5 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 5 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_5 mz_len 5,939,456 bytes!
[intsId: 5] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 5 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 5 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_5 mz_len 3,673,856 bytes!
[intsId: 5] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 5 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 5

nCell 5 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[5]
      Processed in:                              21.05 milli-secs
      From API Arrival:                       1,259.58 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999992 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000007000070) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(6) Idx(3)
  CoreId(24) Idx(4)
  CoreId(25) Idx(5)
  CoreId(26) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[6] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [12] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             944.34 milli-secs
      From API Arrival:                         944.35 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.62 milli-secs
      From API Arrival:                         944.98 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.49 milli-secs
      From API Arrival:                         945.48 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               0.37 milli-secs
      From API Arrival:                         945.86 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[4] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 4, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[4]
      Processed in:                               0.38 milli-secs
      From API Arrival:                         946.24 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[5] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 5, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[5]
      Processed in:                               4.27 milli-secs
      From API Arrival:                         950.52 milli-secs
[0mtimer_main_thread:        [PID: 282740] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 6 NumBbuCores: 6. Tti2Tti Time: [500.00..503.54..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    256.20    465.00 |       34%       51%       93%
    UL_LINK  MU1  |     355.00    379.15    395.00 |       71%       76%       79%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,548     255,968 |     28,657 /     28,657      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,548     255,968 |     28,657 /     28,657      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,548     255,968 |     28,657 /     28,657      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,548     255,968 |     28,657 /     28,657      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,548     255,968 |     28,657 /     28,657      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,548     255,968 |     28,657 /     28,657      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  28.18 28.14 28.21 28.22 28.19 28.21   28.19
     Intr % :   1.76  1.78  1.77  1.78  1.79  1.78    1.78
    Spare % :   0.51  0.51  0.48  0.51  0.51  0.48    0.50
    Sleep % :  69.53 69.54 69.52 69.47 69.49 69.51   69.51
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     37    37    37    37    37    37
    TTI Max :     93    95    95    95    95    94
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
   1|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
   2|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
   3|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
   4|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
   5|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 6 NumBbuCores: 6. Tti2Tti Time: [500.00..503.55..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    256.18    465.00 |       34%       51%       93%
    UL_LINK  MU1  |     355.00    374.44    395.00 |       71%       75%       79%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  38.95 38.88 38.95 38.97 38.99 38.97   38.95
     Intr % :   2.44  2.46  2.44  2.46  2.46  2.46    2.45
    Spare % :   0.49  0.50  0.46  0.49  0.49  0.45    0.48
    Sleep % :  58.10 58.15 58.13 58.07 58.04 58.09   58.10
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      2     2     2     2     2     2
    TTI Avg :     38    38    38    38    38    38
    TTI Max :     95    95    95    94    95    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   4|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   5|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 6 NumBbuCores: 6. Tti2Tti Time: [500.00..503.57..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    256.18    465.00 |       34%       51%       93%
    UL_LINK  MU1  |     355.00    374.80    395.00 |       71%       75%       79%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  38.94 38.88 38.96 38.98 38.96 38.95   38.95
     Intr % :   2.43  2.46  2.44  2.46  2.46  2.46    2.45
    Spare % :   0.49  0.49  0.46  0.49  0.49  0.46    0.48
    Sleep % :  58.12 58.14 58.11 58.05 58.06 58.11   58.10
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      2     2     2     2     2     1
    TTI Avg :     38    38    38    38    38    38
    TTI Max :     95    95    95    95    97    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   1| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   2| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   3| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   4| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   5| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 6 NumBbuCores: 6. Tti2Tti Time: [500.00..503.57..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    256.06    465.00 |       34%       51%       93%
    UL_LINK  MU1  |     355.00    374.32    395.00 |       71%       75%       79%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,000 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  38.93 38.86 38.93 38.98 38.96 38.97   38.94
     Intr % :   2.43  2.45  2.44  2.45  2.46  2.46    2.45
    Spare % :   0.49  0.49  0.46  0.49  0.49  0.45    0.48
    Sleep % :  58.14 58.18 58.15 58.07 58.07 58.10   58.12
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10000 10000 10001 10001 10000
    TTI Min :      2     2     2     2     2     2
    TTI Avg :     38    38    38    38    38    38
    TTI Max :     95    95    95    95    95    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   1|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   2|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   3|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   4|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   5|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 6 NumBbuCores: 6. Tti2Tti Time: [500.00..503.55..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    256.13    465.00 |       34%       51%       93%
    UL_LINK  MU1  |     355.00    374.54    395.00 |       71%       75%       79%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  38.94 38.90 38.96 38.97 38.97 38.95   38.95
     Intr % :   2.45  2.46  2.44  2.46  2.47  2.46    2.46
    Spare % :   0.49  0.49  0.46  0.49  0.49  0.45    0.48
    Sleep % :  58.10 58.12 58.13 58.06 58.05 58.12   58.10
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10001 10001 10000 10000 10001
    TTI Min :      2     2     2     2     2     2
    TTI Avg :     38    38    38    38    38    38
    TTI Max :     95    94    94    95    95    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   4|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   5|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 6 NumBbuCores: 6. Tti2Tti Time: [500.00..503.52..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    256.12    465.00 |       34%       51%       93%
    UL_LINK  MU1  |     355.00    374.67    395.00 |       71%       75%       79%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    601,702     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  38.95 38.89 38.93 38.97 38.97 38.96   38.95
     Intr % :   2.44  2.46  2.44  2.46  2.47  2.45    2.45
    Spare % :   0.49  0.49  0.46  0.49  0.49  0.45    0.48
    Sleep % :  58.10 58.14 58.15 58.06 58.05 58.12   58.10
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      2     2     2     2     2     2
    TTI Avg :     38    38    38    38    38    38
    TTI Max :     95    94    95    95    94    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   4|100000|     0|100000|     0|100000| 63989|     0| 63989|     0| 63989| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   5| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[4] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[5] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
    Send MSG_TYPE_PHY_STOP_RESP[4]
    Send MSG_TYPE_PHY_STOP_RESP[5]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536877219, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 282740]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       328 /         Size:  2,483,974,984
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       329 /         Size:  2,503,632,240
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.86 milli-secs
      From API Arrival:                          21.97 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536877219, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       285 /         Size:  2,443,087,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       286 /         Size:  2,462,744,840
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                               7.66 milli-secs
      From API Arrival:                          29.64 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536877219, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       242 /         Size:  2,402,200,184
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       243 /         Size:  2,421,857,440
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                               7.52 milli-secs
      From API Arrival:                          37.17 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536877219, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       199 /         Size:  2,361,312,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       200 /         Size:  2,380,970,040
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                               7.49 milli-secs
      From API Arrival:                          44.67 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[4] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 4, sendStop: 9, testFileName: 536877219, phyIdStart: 4, phyIdStop: 5
    PHY_SHUTDOWN PhyInstance[4] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 4] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[4]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       156 /         Size:  2,320,425,384
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       157 /         Size:  2,340,082,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[4]
      Processed in:                               7.47 milli-secs
      From API Arrival:                          52.14 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[5] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 5, sendStop: 9, testFileName: 536877219, phyIdStart: 5, phyIdStop: 6
    PHY_SHUTDOWN PhyInstance[5] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_6307_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_6307_timer.bin
    MLog file .//l1mlog_wls0_FD_6307_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 5] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[5]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       113 /         Size:  2,279,537,984
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       114 /         Size:  2,299,195,240
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    8217348    8217300    8217300         48          0
   1    6104328    6104280    6104280         48          0
   2    3991308    3991260    3991260         48          0
   3    3991308    3991260    3991260         48          0
   4    1878288    1878240    1878240         48          0
   5    1878288    1878240    1878240         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    2107954    2107906    2107906         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[5]
      Processed in:                           1,050.66 milli-secs
      From API Arrival:                       1,102.81 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        97 /         Size:  1,956,461,888
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        98 /         Size:  1,976,119,144
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             296.39 milli-secs
      From API Arrival:                       1,378.70 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        97 /         Size:  1,956,461,888
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        98 /         Size:  1,976,119,144
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        81 /         Size:  1,633,385,792
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        82 /         Size:  1,653,043,048
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             296.37 milli-secs
      From API Arrival:                       1,667.33 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        81 /         Size:  1,633,385,792
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        82 /         Size:  1,653,043,048
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        65 /         Size:  1,310,309,696
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        66 /         Size:  1,329,966,952
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             304.49 milli-secs
      From API Arrival:                       1,964.55 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        65 /         Size:  1,310,309,696
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        66 /         Size:  1,329,966,952
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        49 /         Size:    987,233,600
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        50 /         Size:  1,006,890,856
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             295.97 milli-secs
      From API Arrival:                       2,253.36 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        49 /         Size:    987,233,600
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        50 /         Size:  1,006,890,856
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[4] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        33 /         Size:    664,157,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        34 /         Size:    683,814,760
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[4]
      Processed in:                             295.49 milli-secs
      From API Arrival:                       2,541.73 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        33 /         Size:    664,157,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        34 /         Size:    683,814,760
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[5] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    341,081,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    360,738,664
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[5]
      Processed in:                             295.85 milli-secs
      From API Arrival:                       1,787.64 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    341,081,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    360,738,664
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[3]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              31.43 milli-secs
      From API Arrival:                          31.67 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              31.20 milli-secs
      From API Arrival:                          62.89 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              31.19 milli-secs
      From API Arrival:                          94.09 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              31.20 milli-secs
      From API Arrival:                         125.31 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[4] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[4]
      Processed in:                              31.19 milli-secs
      From API Arrival:                         156.51 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[5] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[5]
      Processed in:                              31.23 milli-secs
      From API Arrival:                         187.74 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[6] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[170]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[170]
    i[1] j[0] Idx[340]
    i[1] j[1] Idx[510]
    i[2] j[0] Idx[680]
    i[2] j[1] Idx[850]
    i[3] j[0] Idx[1020]
    i[3] j[1] Idx[1190]
    i[4] j[0] Idx[1360]
    i[4] j[1] Idx[1530]
    i[5] j[0] Idx[1700]
    i[5] j[1] Idx[1870]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f140dc79b40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 3, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 6 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 24 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 25 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 26 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000007000070     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000007000070     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000007000070     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000007000070     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000007000070     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000007000070     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000007000070     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000007000070     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000007000070     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000007000070     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000007000070     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000007000070     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000007000070     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000007000070     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000007000070     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000007000070     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000000007000070     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000000007000070     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000007000070     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000007000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000007000070     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000007000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000007000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,154.26 milli-secs
      From API Arrival:                       1,154.27 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.20 milli-secs
      From API Arrival:                       1,175.48 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              21.13 milli-secs
      From API Arrival:                       1,196.62 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              21.10 milli-secs
      From API Arrival:                       1,217.74 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[4] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [4]:
    nCarrierIdx: 4
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 4 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_4 mz_len 1,501,440 bytes!
[intsId: 4] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 4 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 4 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_4 mz_len 121,472 bytes!
[intsId: 4] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 4 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 4 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 4 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_4 mz_len 35,273,088 bytes!
[intsId: 4] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 4 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 4 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_4 mz_len 5,939,456 bytes!
[intsId: 4] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 4 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 4 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 4 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_4 mz_len 3,673,856 bytes!
[intsId: 4] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 4 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 4

nCell 4 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[4]
      Processed in:                              21.09 milli-secs
      From API Arrival:                       1,238.83 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[5] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [5]:
    nCarrierIdx: 5
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 5
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 5 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_5 mz_len 1,501,440 bytes!
[intsId: 5] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 5 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 5 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_5 mz_len 121,472 bytes!
[intsId: 5] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 5 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 5 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 5 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_5 mz_len 35,273,088 bytes!
[intsId: 5] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 5 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 5 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_5 mz_len 5,939,456 bytes!
[intsId: 5] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 5 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 5 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 5 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_5 mz_len 3,673,856 bytes!
[intsId: 5] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 5 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 5

nCell 5 nSlotTick 799500 nDlAliveTick 1599000 nUlAliveTick 3198000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[5]
      Processed in:                              21.11 milli-secs
      From API Arrival:                       1,259.94 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999981 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f1468171100 -> 0x7f146b247830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000007000070) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(6) Idx(3)
  CoreId(24) Idx(4)
  CoreId(25) Idx(5)
  CoreId(26) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[6] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [12] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             942.18 milli-secs
      From API Arrival:                         942.19 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.62 milli-secs
      From API Arrival:                         942.82 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.40 milli-secs
      From API Arrival:                         943.22 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               0.39 milli-secs
      From API Arrival:                         943.62 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[4] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 4, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[4]
      Processed in:                               0.36 milli-secs
      From API Arrival:                         943.99 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[5] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       385 /         Size:  2,546,504,048
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       386 /         Size:  2,566,161,304
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 5, Mode: 1, Count: 60207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[5]
      Processed in:                               4.24 milli-secs
      From API Arrival:                         948.23 milli-secs
[0mtimer_main_thread:        [PID: 282752] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 6 NumBbuCores: 6. Tti2Tti Time: [500.00..503.54..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    243.85    440.00 |       32%       49%       88%
    UL_LINK  MU1  |     315.00    347.87    370.00 |       63%       70%       74%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,794     128,000 |     14,584 /     14,584      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,794     128,000 |     14,584 /     14,584      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,794     128,000 |     14,584 /     14,584      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,794     128,000 |     14,584 /     14,584      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,794     128,000 |     14,584 /     14,584      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,794     128,000 |     14,584 /     14,584      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  26.74 26.70 26.70 26.76 26.75 26.74   26.73
     Intr % :   1.74  1.75  1.74  1.75  1.76  1.75    1.75
    Spare % :   0.53  0.53  0.50  0.53  0.53  0.50    0.52
    Sleep % :  70.97 71.00 71.03 70.94 70.94 71.00   70.98
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     35    35    35    35    35    35
    TTI Max :     88    88    88    89    88    89
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
   1|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
   2|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
   3|102050|     0|102050|     0|102050| 65312|     0| 65312|     0| 65312| 20410|     0|     0| 20410|  4082|     0|     0|  4082|     0|     0|     0|     0|
   4|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 40400|     0|     0| 20405|  4082|     0|     0|  4082|     0|     0|     0|     0|
   5|102050|     0|102050|     0|102050| 65312|     0| 65312|     0| 65312| 20410|     0|     0| 20410|  4082|     0|     0|  4082|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 6 NumBbuCores: 6. Tti2Tti Time: [500.00..503.47..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    243.81    440.00 |       32%       49%       88%
    UL_LINK  MU1  |     315.00    342.58    365.00 |       63%       69%       73%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  36.95 36.90 36.90 36.94 36.93 36.94   36.93
     Intr % :   2.40  2.42  2.41  2.43  2.44  2.42    2.42
    Spare % :   0.51  0.51  0.48  0.51  0.51  0.47    0.50
    Sleep % :  60.12 60.15 60.19 60.10 60.09 60.15   60.13
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      2     2     2     2     2     2
    TTI Avg :     36    36    36    36    36    36
    TTI Max :     90    89    89    88    89    89
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   4|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   5|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 6 NumBbuCores: 6. Tti2Tti Time: [500.00..503.57..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    243.76    440.00 |       32%       49%       88%
    UL_LINK  MU1  |     315.00    343.11    370.00 |       63%       69%       74%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  36.90 36.89 36.89 36.94 36.95 36.93   36.92
     Intr % :   2.41  2.42  2.40  2.43  2.43  2.41    2.42
    Spare % :   0.51  0.51  0.48  0.51  0.51  0.48    0.50
    Sleep % :  60.17 60.16 60.21 60.10 60.09 60.16   60.15
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      2     2     2     2     2     2
    TTI Avg :     36    36    36    36    36    36
    TTI Max :     88    88    90    88    88    89
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   4|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   5|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 6 NumBbuCores: 6. Tti2Tti Time: [500.00..503.56..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    243.84    440.00 |       32%       49%       88%
    UL_LINK  MU1  |     315.00    343.32    370.00 |       63%       69%       74%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     127,984 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     127,984 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     127,984 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     127,984 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     127,984 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     127,984 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  36.93 36.90 36.91 36.95 36.94 36.94   36.93
     Intr % :   2.39  2.42  2.41  2.43  2.44  2.42    2.42
    Spare % :   0.51  0.52  0.48  0.51  0.51  0.47    0.50
    Sleep % :  60.16 60.15 60.18 60.10 60.08 60.14   60.13
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      2     2     2     2     2     2
    TTI Avg :     36    36    36    36    36    36
    TTI Max :     90    88    90    89    91    90
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   4|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   5|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 6 NumBbuCores: 6. Tti2Tti Time: [500.00..503.53..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    243.82    440.00 |       32%       49%       88%
    UL_LINK  MU1  |     310.00    342.61    370.00 |       62%       69%       74%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  36.93 36.88 36.88 36.98 36.93 36.95   36.93
     Intr % :   2.41  2.42  2.40  2.42  2.43  2.42    2.42
    Spare % :   0.50  0.52  0.48  0.51  0.51  0.48    0.50
    Sleep % :  60.13 60.17 60.22 60.07 60.11 60.13   60.14
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      2     2     2     2     2     2
    TTI Avg :     36    36    36    36    36    36
    TTI Max :     89    88    89    88    90    89
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   4|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   5|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 6 NumBbuCores: 6. Tti2Tti Time: [500.00..503.55..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    243.79    440.00 |       32%       49%       88%
    UL_LINK  MU1  |     310.00    342.73    365.00 |       62%       69%       73%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,016 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,016 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,016 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       4 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       5 (MU 1 / 100,100, 50) |   0  | -1,-1 |    344,883     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  36.94 36.89 36.89 36.97 36.94 36.89   36.92
     Intr % :   2.40  2.42  2.40  2.42  2.44  2.42    2.42
    Spare % :   0.50  0.52  0.48  0.51  0.51  0.47    0.50
    Sleep % :  60.14 60.16 60.21 60.08 60.09 60.20   60.15
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      2     2     2     2     2     2
    TTI Avg :     36    36    36    36    36    36
    TTI Max :     88    88    89    88    88    89
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   4|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   5|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 60207 nPhyDiStartCount 60207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[4] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[5] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
    Send MSG_TYPE_PHY_STOP_RESP[4]
    Send MSG_TYPE_PHY_STOP_RESP[5]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536877220, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       328 /         Size:  2,483,974,984
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       329 /         Size:  2,503,632,240
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.89 milli-secs
      From API Arrival:                          21.99 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536877220, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       285 /         Size:  2,443,087,584
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       286 /         Size:  2,462,744,840
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                               7.74 milli-secs
      From API Arrival:                          29.74 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536877220, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       242 /         Size:  2,402,200,184
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       243 /         Size:  2,421,857,440
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                               7.59 milli-secs
      From API Arrival:                          37.33 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536877220, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       199 /         Size:  2,361,312,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       200 /         Size:  2,380,970,040
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                               7.54 milli-secs
      From API Arrival:                          44.87 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[4] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 4, sendStop: 9, testFileName: 536877220, phyIdStart: 4, phyIdStop: 5
    PHY_SHUTDOWN PhyInstance[4] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 4] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[4]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       156 /         Size:  2,320,425,384
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       157 /         Size:  2,340,082,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[4]
      Processed in:                               7.58 milli-secs
      From API Arrival:                          52.46 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[5] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 5, sendStop: 9, testFileName: 536877220, phyIdStart: 5, phyIdStop: 6
    PHY_SHUTDOWN PhyInstance[5] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_6308_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_6308_timer.bin
    MLog file .//l1mlog_wls0_FD_6308_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 5] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[5]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       113 /         Size:  2,279,537,984
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       114 /         Size:  2,299,195,240
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    8452128    8452080    8452080         48          0
   1    6339108    6339060    6339060         48          0
   2    4226088    4226040    4226040         48          0
   3    4226088    4226040    4226040         48          0
   4    2113068    2113020    2113020         48          0
   5    2113068    2113020    2113020         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    2168197    2168149    2168149         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[5]
      Processed in:                           1,050.53 milli-secs
      From API Arrival:                       1,103.00 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        97 /         Size:  1,956,461,888
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        98 /         Size:  1,976,119,144
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             292.67 milli-secs
      From API Arrival:                       1,375.18 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        97 /         Size:  1,956,461,888
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        98 /         Size:  1,976,119,144
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        81 /         Size:  1,633,385,792
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        82 /         Size:  1,653,043,048
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             289.96 milli-secs
      From API Arrival:                       1,657.30 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        81 /         Size:  1,633,385,792
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        82 /         Size:  1,653,043,048
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        65 /         Size:  1,310,309,696
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        66 /         Size:  1,329,966,952
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             300.01 milli-secs
      From API Arrival:                       1,950.00 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        65 /         Size:  1,310,309,696
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        66 /         Size:  1,329,966,952
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        49 /         Size:    987,233,600
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        50 /         Size:  1,006,890,856
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             292.06 milli-secs
      From API Arrival:                       2,234.86 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        49 /         Size:    987,233,600
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        50 /         Size:  1,006,890,856
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[4] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        33 /         Size:    664,157,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        34 /         Size:    683,814,760
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[4]
      Processed in:                             292.06 milli-secs
      From API Arrival:                       2,519.69 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        33 /         Size:    664,157,504
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        34 /         Size:    683,814,760
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[5] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    341,081,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    360,738,664
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[5]
      Processed in:                             291.78 milli-secs
      From API Arrival:                       1,761.49 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    341,081,408
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    360,738,664
----------------------------------------------------------------------------


