# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do spj_riscv_core_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/spjac/OneDrive/Documents/School\ Work/721\ ATDCS\ Projects/RISC-V-CORE/spj_riscv_core {C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:29 on Feb 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core" C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v 
# -- Compiling module Float_Add
# 
# Top level modules:
# 	Float_Add
# End time: 19:07:29 on Feb 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/spjac/OneDrive/Documents/School\ Work/721\ ATDCS\ Projects/RISC-V-CORE/spj_riscv_core {C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:29 on Feb 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core" C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v 
# -- Compiling module spj_riscv_core
# 
# Top level modules:
# 	spj_riscv_core
# End time: 19:07:29 on Feb 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/spjac/OneDrive/Documents/School\ Work/721\ ATDCS\ Projects/RISC-V-CORE/spj_riscv_core {C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_CAM_v2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:29 on Feb 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core" C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_CAM_v2.v 
# -- Compiling module spj_CAM_v2
# 
# Top level modules:
# 	spj_CAM_v2
# End time: 19:07:29 on Feb 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/spjac/OneDrive/Documents/School\ Work/721\ ATDCS\ Projects/RISC-V-CORE/spj_riscv_core {C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:29 on Feb 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core" C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_v.v 
# -- Compiling module spj_cache_v
# 
# Top level modules:
# 	spj_cache_v
# End time: 19:07:29 on Feb 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/spjac/OneDrive/Documents/School\ Work/721\ ATDCS\ Projects/RISC-V-CORE/spj_riscv_core {C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:29 on Feb 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core" C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v 
# -- Compiling module spj_cache_4w_v2
# 
# Top level modules:
# 	spj_cache_4w_v2
# End time: 19:07:29 on Feb 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/spjac/OneDrive/Documents/School\ Work/721\ ATDCS\ Projects/RISC-V-CORE/spj_riscv_core {C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:29 on Feb 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core" C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v 
# -- Compiling module spj_riscv_ram1
# 
# Top level modules:
# 	spj_riscv_ram1
# End time: 19:07:29 on Feb 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/spjac/OneDrive/Documents/School\ Work/721\ ATDCS\ Projects/RISC-V-CORE/spj_riscv_core {C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_risc_core_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:29 on Feb 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core" C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_risc_core_tb.v 
# -- Compiling module spj_ir2assembly_v
# -- Compiling module spj_risc_core_tb
# 
# Top level modules:
# 	spj_risc_core_tb
# End time: 19:07:29 on Feb 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  spj_risc_core_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" spj_risc_core_tb 
# Start time: 19:07:29 on Feb 21,2024
# Loading work.spj_risc_core_tb
# Loading work.spj_riscv_core
# Loading work.spj_cache_4w_v2
# Loading work.spj_CAM_v2
# Loading work.spj_riscv_ram1
# Loading altera_mf_ver.altsyncram
# Loading work.spj_cache_v
# Loading work.Float_Add
# Loading work.spj_ir2assembly_v
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v(124): [PCDPC] - Port size (16) does not match connection size (32) for port 'address'. The port definition is at: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /spj_risc_core_tb/dut/pm_cache/main_mem File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v
# ** Warning: (vsim-3015) C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v(124): [PCDPC] - Port size (16) does not match connection size (32) for port 'address'. The port definition is at: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /spj_risc_core_tb/dut/dm_cache/main_mem File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: spjac  Hostname: SEAN-LAPTOP  ProcessID: 27032
#           Attempting to use alternate WLF file "./wlftxy47k9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxy47k9
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_risc_core_tb.v(66)
#    Time: 2210 ns  Iteration: 1  Instance: /spj_risc_core_tb
# Break in Module spj_risc_core_tb at C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_risc_core_tb.v line 66
do {C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/simulation/modelsim/wave.do}
restart
# ** Warning: (vsim-3015) C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v(124): [PCDPC] - Port size (16) does not match connection size (32) for port 'address'. The port definition is at: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /spj_risc_core_tb/dut/pm_cache/main_mem File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v
# ** Warning: (vsim-3015) C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v(124): [PCDPC] - Port size (16) does not match connection size (32) for port 'address'. The port definition is at: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /spj_risc_core_tb/dut/dm_cache/main_mem File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v
run -all
# ** Note: $stop    : C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_risc_core_tb.v(66)
#    Time: 2210 ns  Iteration: 1  Instance: /spj_risc_core_tb
# Break in Module spj_risc_core_tb at C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_risc_core_tb.v line 66
restart
# ** Warning: (vsim-3015) C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v(124): [PCDPC] - Port size (16) does not match connection size (32) for port 'address'. The port definition is at: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /spj_risc_core_tb/dut/pm_cache/main_mem File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v
# ** Warning: (vsim-3015) C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v(124): [PCDPC] - Port size (16) does not match connection size (32) for port 'address'. The port definition is at: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /spj_risc_core_tb/dut/dm_cache/main_mem File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v
run -all
# Break in NamedBeginStat Cache_Controller at C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v line 240
step
step
step
step
run -all
# Break in NamedBeginStat Cache_Controller at C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v line 240
run -all
# Break in NamedBeginStat Cache_Controller at C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v line 240
run -all
# Break in NamedBeginStat Cache_Controller at C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v line 240
run -all
# Break in NamedBeginStat Cache_Controller at C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v line 240
run -all
# Break in NamedBeginStat Cache_Controller at C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v line 240
do spj_riscv_core_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/spjac/OneDrive/Documents/School\ Work/721\ ATDCS\ Projects/RISC-V-CORE/spj_riscv_core {C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:31 on Feb 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core" C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v 
# -- Compiling module Float_Add
# 
# Top level modules:
# 	Float_Add
# End time: 19:13:31 on Feb 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/spjac/OneDrive/Documents/School\ Work/721\ ATDCS\ Projects/RISC-V-CORE/spj_riscv_core {C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:31 on Feb 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core" C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v 
# -- Compiling module spj_riscv_core
# 
# Top level modules:
# 	spj_riscv_core
# End time: 19:13:31 on Feb 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/spjac/OneDrive/Documents/School\ Work/721\ ATDCS\ Projects/RISC-V-CORE/spj_riscv_core {C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_CAM_v2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:31 on Feb 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core" C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_CAM_v2.v 
# -- Compiling module spj_CAM_v2
# 
# Top level modules:
# 	spj_CAM_v2
# End time: 19:13:31 on Feb 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/spjac/OneDrive/Documents/School\ Work/721\ ATDCS\ Projects/RISC-V-CORE/spj_riscv_core {C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:31 on Feb 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core" C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_v.v 
# -- Compiling module spj_cache_v
# 
# Top level modules:
# 	spj_cache_v
# End time: 19:13:31 on Feb 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/spjac/OneDrive/Documents/School\ Work/721\ ATDCS\ Projects/RISC-V-CORE/spj_riscv_core {C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:31 on Feb 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core" C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v 
# -- Compiling module spj_cache_4w_v2
# 
# Top level modules:
# 	spj_cache_4w_v2
# End time: 19:13:31 on Feb 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/spjac/OneDrive/Documents/School\ Work/721\ ATDCS\ Projects/RISC-V-CORE/spj_riscv_core {C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:31 on Feb 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core" C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v 
# -- Compiling module spj_riscv_ram1
# 
# Top level modules:
# 	spj_riscv_ram1
# End time: 19:13:32 on Feb 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/spjac/OneDrive/Documents/School\ Work/721\ ATDCS\ Projects/RISC-V-CORE/spj_riscv_core {C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_risc_core_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:32 on Feb 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core" C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_risc_core_tb.v 
# -- Compiling module spj_ir2assembly_v
# -- Compiling module spj_risc_core_tb
# 
# Top level modules:
# 	spj_risc_core_tb
# End time: 19:13:32 on Feb 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  spj_risc_core_tb
# End time: 19:13:34 on Feb 21,2024, Elapsed time: 0:06:05
# Errors: 0, Warnings: 8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" spj_risc_core_tb 
# Start time: 19:13:34 on Feb 21,2024
# Loading work.spj_risc_core_tb
# Loading work.spj_riscv_core
# Loading work.spj_cache_4w_v2
# Loading work.spj_CAM_v2
# Loading work.spj_riscv_ram1
# Loading altera_mf_ver.altsyncram
# Loading work.spj_cache_v
# Loading work.Float_Add
# Loading work.spj_ir2assembly_v
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v(124): [PCDPC] - Port size (16) does not match connection size (32) for port 'address'. The port definition is at: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /spj_risc_core_tb/dut/pm_cache/main_mem File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v
# ** Warning: (vsim-3015) C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v(124): [PCDPC] - Port size (16) does not match connection size (32) for port 'address'. The port definition is at: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /spj_risc_core_tb/dut/dm_cache/main_mem File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v
# WARNING: No extended dataflow license exists
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: spjac  Hostname: SEAN-LAPTOP  ProcessID: 27032
#           Attempting to use alternate WLF file "./wlft0cwvq2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0cwvq2
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_risc_core_tb.v(66)
#    Time: 2210 ns  Iteration: 1  Instance: /spj_risc_core_tb
# Break in Module spj_risc_core_tb at C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_risc_core_tb.v line 66
do {C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/simulation/modelsim/wave.do}
restart
# ** Warning: (vsim-3015) C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v(124): [PCDPC] - Port size (16) does not match connection size (32) for port 'address'. The port definition is at: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /spj_risc_core_tb/dut/pm_cache/main_mem File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v
# ** Warning: (vsim-3015) C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v(124): [PCDPC] - Port size (16) does not match connection size (32) for port 'address'. The port definition is at: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /spj_risc_core_tb/dut/dm_cache/main_mem File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v
run -all
# ** Note: $stop    : C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_risc_core_tb.v(66)
#    Time: 2210 ns  Iteration: 1  Instance: /spj_risc_core_tb
# Break in Module spj_risc_core_tb at C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_risc_core_tb.v line 66
# End time: 21:23:45 on Feb 21,2024, Elapsed time: 2:10:11
# Errors: 0, Warnings: 7
