INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MipsCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/PCreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/signextension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/to10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/zeroextension_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroextension_1
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/zeroextension_1.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/zeroextension_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroextension_2
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/zeroextension_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/fzMips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fzMips
