<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h' l='143' type='bool llvm::AMDGPULegalizerInfo::getImplicitArgPtr(llvm::Register DstReg, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineIRBuilder &amp; B) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1085' u='c' c='_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3459' ll='3476' type='bool llvm::AMDGPULegalizerInfo::getImplicitArgPtr(llvm::Register DstReg, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineIRBuilder &amp; B) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3488' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeImplicitArgPtrERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
