

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_112_1'
================================================================
* Date:           Tue Nov 12 11:52:53 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dataflow
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      191|      191|  1.910 us|  1.910 us|   87|   87|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%channel_i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %channel_i"   --->   Operation 7 'read' 'channel_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = trunc i3 %channel_i_read"   --->   Operation 8 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_r_c = alloca i64 1"   --->   Operation 9 'alloca' 'output_r_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_buf = alloca i64 1" [dataflow_ex_5.cpp:104]   --->   Operation 10 'alloca' 'input_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_buf_1 = alloca i64 1" [dataflow_ex_5.cpp:104]   --->   Operation 11 'alloca' 'input_buf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weight_buf = alloca i64 1" [dataflow_ex_5.cpp:105]   --->   Operation 12 'alloca' 'weight_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weight_buf_1 = alloca i64 1" [dataflow_ex_5.cpp:105]   --->   Operation 13 'alloca' 'weight_buf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_buf = alloca i64 1" [dataflow_ex_5.cpp:106]   --->   Operation 14 'alloca' 'output_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.16ns)   --->   "%tmp = call i2 @readDram, i8 %gmem0, i8 %input_buf, i8 %input_buf_1, i2 %empty" [dataflow_ex_5.cpp:121]   --->   Operation 15 'call' 'tmp' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 16 [2/2] (2.16ns)   --->   "%call_ln122 = call void @weightDram, i8 %gmem2, i8 %weight_buf, i8 %weight_buf_1, i2 %empty" [dataflow_ex_5.cpp:122]   --->   Operation 16 'call' 'call_ln122' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%tmp = call i2 @readDram, i8 %gmem0, i8 %input_buf, i8 %input_buf_1, i2 %empty" [dataflow_ex_5.cpp:121]   --->   Operation 17 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln122 = call void @weightDram, i8 %gmem2, i8 %weight_buf, i8 %weight_buf_1, i2 %empty" [dataflow_ex_5.cpp:122]   --->   Operation 18 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.16>
ST_3 : Operation 19 [2/2] (2.16ns)   --->   "%call_ln125 = call void @run_PE, i8 %input_buf, i8 %input_buf_1, i8 %weight_buf, i8 %weight_buf_1, i32 %output_buf, i2 %tmp" [dataflow_ex_5.cpp:125]   --->   Operation 19 'call' 'call_ln125' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.16>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 20 'read' 'output_r_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (2.16ns)   --->   "%call_ln0 = call void @entry_proc, i64 %output_r_read, i64 %output_r_c"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln125 = call void @run_PE, i8 %input_buf, i8 %input_buf_1, i8 %weight_buf, i8 %weight_buf_1, i32 %output_buf, i2 %tmp" [dataflow_ex_5.cpp:125]   --->   Operation 22 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln128 = call void @writeDram, i32 %output_buf, i64 %gmem1, i64 %output_r_c" [dataflow_ex_5.cpp:128]   --->   Operation 23 'call' 'call_ln128' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @output_r_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %output_r_c, i64 %output_r_c"   --->   Operation 24 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 64, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 64, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 64, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln114 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [dataflow_ex_5.cpp:114]   --->   Operation 29 'specdataflowpipeline' 'specdataflowpipeline_ln114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specstablecontent_ln115 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %input_buf, void " [dataflow_ex_5.cpp:115]   --->   Operation 30 'specstablecontent' 'specstablecontent_ln115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specstablecontent_ln115 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %input_buf_1, void " [dataflow_ex_5.cpp:115]   --->   Operation 31 'specstablecontent' 'specstablecontent_ln115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specstablecontent_ln116 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %weight_buf, void " [dataflow_ex_5.cpp:116]   --->   Operation 32 'specstablecontent' 'specstablecontent_ln116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specstablecontent_ln116 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %weight_buf_1, void " [dataflow_ex_5.cpp:116]   --->   Operation 33 'specstablecontent' 'specstablecontent_ln116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specstablecontent_ln117 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %output_buf, void " [dataflow_ex_5.cpp:117]   --->   Operation 34 'specstablecontent' 'specstablecontent_ln117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln128 = call void @writeDram, i32 %output_buf, i64 %gmem1, i64 %output_r_c" [dataflow_ex_5.cpp:128]   --->   Operation 35 'call' 'call_ln128' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln128 = ret" [dataflow_ex_5.cpp:128]   --->   Operation 36 'ret' 'ret_ln128' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.17ns
The critical path consists of the following:
	wire read operation ('channel_i_read') on port 'channel_i' [7]  (0 ns)
	'call' operation ('tmp', dataflow_ex_5.cpp:121) to 'readDram' [27]  (2.17 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 2.17ns
The critical path consists of the following:
	'call' operation ('call_ln125', dataflow_ex_5.cpp:125) to 'run_PE' [29]  (2.17 ns)

 <State 4>: 2.17ns
The critical path consists of the following:
	wire read operation ('output_r_read') on port 'output_r' [6]  (0 ns)
	'call' operation ('call_ln0') to 'entry_proc' [26]  (2.17 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
