#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1645.in[2] (.names)                                         0.339    16.876
new_n1645.out[0] (.names)                                        0.261    17.137
new_n1657.in[0] (.names)                                         0.473    17.611
new_n1657.out[0] (.names)                                        0.261    17.872
new_n1674.in[1] (.names)                                         0.626    18.497
new_n1674.out[0] (.names)                                        0.261    18.758
new_n1687.in[1] (.names)                                         0.100    18.858
new_n1687.out[0] (.names)                                        0.261    19.119
new_n1704.in[1] (.names)                                         0.478    19.597
new_n1704.out[0] (.names)                                        0.261    19.858
new_n1717.in[0] (.names)                                         0.485    20.343
new_n1717.out[0] (.names)                                        0.261    20.604
new_n1735.in[1] (.names)                                         0.334    20.937
new_n1735.out[0] (.names)                                        0.261    21.198
new_n1748.in[1] (.names)                                         0.332    21.531
new_n1748.out[0] (.names)                                        0.261    21.792
new_n1751.in[1] (.names)                                         0.334    22.125
new_n1751.out[0] (.names)                                        0.261    22.386
n1230.in[1] (.names)                                             0.100    22.486
n1230.out[0] (.names)                                            0.261    22.747
$sdffe~3^Q~31.D[0] (.latch)                                      0.000    22.747
data arrival time                                                         22.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.771


#Path 2
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1645.in[2] (.names)                                         0.339    16.876
new_n1645.out[0] (.names)                                        0.261    17.137
new_n1657.in[0] (.names)                                         0.473    17.611
new_n1657.out[0] (.names)                                        0.261    17.872
new_n1674.in[1] (.names)                                         0.626    18.497
new_n1674.out[0] (.names)                                        0.261    18.758
new_n1687.in[1] (.names)                                         0.100    18.858
new_n1687.out[0] (.names)                                        0.261    19.119
new_n1704.in[1] (.names)                                         0.478    19.597
new_n1704.out[0] (.names)                                        0.261    19.858
new_n1717.in[0] (.names)                                         0.485    20.343
new_n1717.out[0] (.names)                                        0.261    20.604
new_n1735.in[1] (.names)                                         0.334    20.937
new_n1735.out[0] (.names)                                        0.261    21.198
new_n1734.in[1] (.names)                                         0.332    21.531
new_n1734.out[0] (.names)                                        0.235    21.766
new_n1739.in[1] (.names)                                         0.100    21.866
new_n1739.out[0] (.names)                                        0.235    22.101
n1220.in[2] (.names)                                             0.100    22.201
n1220.out[0] (.names)                                            0.261    22.462
$sdffe~3^Q~29.D[0] (.latch)                                      0.000    22.462
data arrival time                                                         22.462

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.462
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.485


#Path 3
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1645.in[2] (.names)                                         0.339    16.876
new_n1645.out[0] (.names)                                        0.261    17.137
new_n1657.in[0] (.names)                                         0.473    17.611
new_n1657.out[0] (.names)                                        0.261    17.872
new_n1674.in[1] (.names)                                         0.626    18.497
new_n1674.out[0] (.names)                                        0.261    18.758
new_n1687.in[1] (.names)                                         0.100    18.858
new_n1687.out[0] (.names)                                        0.261    19.119
new_n1704.in[1] (.names)                                         0.478    19.597
new_n1704.out[0] (.names)                                        0.261    19.858
new_n1717.in[0] (.names)                                         0.485    20.343
new_n1717.out[0] (.names)                                        0.261    20.604
new_n1735.in[1] (.names)                                         0.334    20.937
new_n1735.out[0] (.names)                                        0.261    21.198
new_n1734.in[1] (.names)                                         0.332    21.531
new_n1734.out[0] (.names)                                        0.235    21.766
new_n1733.in[2] (.names)                                         0.100    21.866
new_n1733.out[0] (.names)                                        0.235    22.101
n1215.in[1] (.names)                                             0.100    22.201
n1215.out[0] (.names)                                            0.261    22.462
$sdffe~3^Q~28.D[0] (.latch)                                      0.000    22.462
data arrival time                                                         22.462

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.462
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.485


#Path 4
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1645.in[2] (.names)                                         0.339    16.876
new_n1645.out[0] (.names)                                        0.261    17.137
new_n1657.in[0] (.names)                                         0.473    17.611
new_n1657.out[0] (.names)                                        0.261    17.872
new_n1674.in[1] (.names)                                         0.626    18.497
new_n1674.out[0] (.names)                                        0.261    18.758
new_n1687.in[1] (.names)                                         0.100    18.858
new_n1687.out[0] (.names)                                        0.261    19.119
new_n1704.in[1] (.names)                                         0.478    19.597
new_n1704.out[0] (.names)                                        0.261    19.858
new_n1717.in[0] (.names)                                         0.485    20.343
new_n1717.out[0] (.names)                                        0.261    20.604
new_n1721.in[1] (.names)                                         0.100    20.704
new_n1721.out[0] (.names)                                        0.235    20.939
new_n1727.in[0] (.names)                                         0.337    21.276
new_n1727.out[0] (.names)                                        0.235    21.511
n1210.in[1] (.names)                                             0.616    22.126
n1210.out[0] (.names)                                            0.261    22.387
$sdffe~3^Q~27.D[0] (.latch)                                      0.000    22.387
data arrival time                                                         22.387

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.411


#Path 5
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1645.in[2] (.names)                                         0.339    16.876
new_n1645.out[0] (.names)                                        0.261    17.137
new_n1657.in[0] (.names)                                         0.473    17.611
new_n1657.out[0] (.names)                                        0.261    17.872
new_n1674.in[1] (.names)                                         0.626    18.497
new_n1674.out[0] (.names)                                        0.261    18.758
new_n1687.in[1] (.names)                                         0.100    18.858
new_n1687.out[0] (.names)                                        0.261    19.119
new_n1704.in[1] (.names)                                         0.478    19.597
new_n1704.out[0] (.names)                                        0.261    19.858
new_n1717.in[0] (.names)                                         0.485    20.343
new_n1717.out[0] (.names)                                        0.261    20.604
new_n1735.in[1] (.names)                                         0.334    20.937
new_n1735.out[0] (.names)                                        0.261    21.198
new_n1748.in[1] (.names)                                         0.332    21.531
new_n1748.out[0] (.names)                                        0.261    21.792
n1225.in[3] (.names)                                             0.334    22.125
n1225.out[0] (.names)                                            0.261    22.386
$sdffe~3^Q~30.D[0] (.latch)                                      0.000    22.386
data arrival time                                                         22.386

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.410


#Path 6
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1645.in[2] (.names)                                         0.339    16.876
new_n1645.out[0] (.names)                                        0.261    17.137
new_n1657.in[0] (.names)                                         0.473    17.611
new_n1657.out[0] (.names)                                        0.261    17.872
new_n1674.in[1] (.names)                                         0.626    18.497
new_n1674.out[0] (.names)                                        0.261    18.758
new_n1687.in[1] (.names)                                         0.100    18.858
new_n1687.out[0] (.names)                                        0.261    19.119
new_n1704.in[1] (.names)                                         0.478    19.597
new_n1704.out[0] (.names)                                        0.261    19.858
new_n1717.in[0] (.names)                                         0.485    20.343
new_n1717.out[0] (.names)                                        0.261    20.604
new_n1721.in[1] (.names)                                         0.100    20.704
new_n1721.out[0] (.names)                                        0.235    20.939
new_n1720.in[1] (.names)                                         0.337    21.276
new_n1720.out[0] (.names)                                        0.261    21.537
n1205.in[2] (.names)                                             0.332    21.869
n1205.out[0] (.names)                                            0.235    22.104
$sdffe~3^Q~26.D[0] (.latch)                                      0.000    22.104
data arrival time                                                         22.104

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.104
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.128


#Path 7
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1645.in[2] (.names)                                         0.339    16.876
new_n1645.out[0] (.names)                                        0.261    17.137
new_n1657.in[0] (.names)                                         0.473    17.611
new_n1657.out[0] (.names)                                        0.261    17.872
new_n1674.in[1] (.names)                                         0.626    18.497
new_n1674.out[0] (.names)                                        0.261    18.758
new_n1687.in[1] (.names)                                         0.100    18.858
new_n1687.out[0] (.names)                                        0.261    19.119
new_n1704.in[1] (.names)                                         0.478    19.597
new_n1704.out[0] (.names)                                        0.261    19.858
new_n1703.in[0] (.names)                                         0.100    19.958
new_n1703.out[0] (.names)                                        0.235    20.193
new_n1702.in[3] (.names)                                         0.480    20.673
new_n1702.out[0] (.names)                                        0.261    20.934
n1190.in[2] (.names)                                             0.486    21.420
n1190.out[0] (.names)                                            0.235    21.655
$sdffe~3^Q~23.D[0] (.latch)                                      0.000    21.655
data arrival time                                                         21.655

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.655
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.679


#Path 8
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1645.in[2] (.names)                                         0.339    16.876
new_n1645.out[0] (.names)                                        0.261    17.137
new_n1657.in[0] (.names)                                         0.473    17.611
new_n1657.out[0] (.names)                                        0.261    17.872
new_n1674.in[1] (.names)                                         0.626    18.497
new_n1674.out[0] (.names)                                        0.261    18.758
new_n1687.in[1] (.names)                                         0.100    18.858
new_n1687.out[0] (.names)                                        0.261    19.119
new_n1704.in[1] (.names)                                         0.478    19.597
new_n1704.out[0] (.names)                                        0.261    19.858
new_n1703.in[0] (.names)                                         0.100    19.958
new_n1703.out[0] (.names)                                        0.235    20.193
new_n1709.in[0] (.names)                                         0.480    20.673
new_n1709.out[0] (.names)                                        0.235    20.908
n1195.in[1] (.names)                                             0.337    21.245
n1195.out[0] (.names)                                            0.261    21.506
$sdffe~3^Q~24.D[0] (.latch)                                      0.000    21.506
data arrival time                                                         21.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.530


#Path 9
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1645.in[2] (.names)                                         0.339    16.876
new_n1645.out[0] (.names)                                        0.261    17.137
new_n1657.in[0] (.names)                                         0.473    17.611
new_n1657.out[0] (.names)                                        0.261    17.872
new_n1674.in[1] (.names)                                         0.626    18.497
new_n1674.out[0] (.names)                                        0.261    18.758
new_n1687.in[1] (.names)                                         0.100    18.858
new_n1687.out[0] (.names)                                        0.261    19.119
new_n1704.in[1] (.names)                                         0.478    19.597
new_n1704.out[0] (.names)                                        0.261    19.858
new_n1717.in[0] (.names)                                         0.485    20.343
new_n1717.out[0] (.names)                                        0.261    20.604
new_n1713.in[2] (.names)                                         0.100    20.704
new_n1713.out[0] (.names)                                        0.235    20.939
n1200.in[1] (.names)                                             0.100    21.039
n1200.out[0] (.names)                                            0.261    21.300
$sdffe~3^Q~25.D[0] (.latch)                                      0.000    21.300
data arrival time                                                         21.300

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.300
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.323


#Path 10
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1645.in[2] (.names)                                         0.339    16.876
new_n1645.out[0] (.names)                                        0.261    17.137
new_n1657.in[0] (.names)                                         0.473    17.611
new_n1657.out[0] (.names)                                        0.261    17.872
new_n1674.in[1] (.names)                                         0.626    18.497
new_n1674.out[0] (.names)                                        0.261    18.758
new_n1687.in[1] (.names)                                         0.100    18.858
new_n1687.out[0] (.names)                                        0.261    19.119
new_n1697.in[0] (.names)                                         0.766    19.885
new_n1697.out[0] (.names)                                        0.235    20.120
new_n1696.in[2] (.names)                                         0.336    20.456
new_n1696.out[0] (.names)                                        0.235    20.691
n1185.in[1] (.names)                                             0.100    20.791
n1185.out[0] (.names)                                            0.261    21.052
$sdffe~3^Q~22.D[0] (.latch)                                      0.000    21.052
data arrival time                                                         21.052

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.052
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.075


#Path 11
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1645.in[2] (.names)                                         0.339    16.876
new_n1645.out[0] (.names)                                        0.261    17.137
new_n1657.in[0] (.names)                                         0.473    17.611
new_n1657.out[0] (.names)                                        0.261    17.872
new_n1674.in[1] (.names)                                         0.626    18.497
new_n1674.out[0] (.names)                                        0.261    18.758
new_n1687.in[1] (.names)                                         0.100    18.858
new_n1687.out[0] (.names)                                        0.261    19.119
new_n1690.in[0] (.names)                                         0.766    19.885
new_n1690.out[0] (.names)                                        0.235    20.120
n1180.in[1] (.names)                                             0.485    20.604
n1180.out[0] (.names)                                            0.261    20.865
$sdffe~3^Q~21.D[0] (.latch)                                      0.000    20.865
data arrival time                                                         20.865

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.889


#Path 12
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1645.in[2] (.names)                                         0.339    16.876
new_n1645.out[0] (.names)                                        0.261    17.137
new_n1657.in[0] (.names)                                         0.473    17.611
new_n1657.out[0] (.names)                                        0.261    17.872
new_n1674.in[1] (.names)                                         0.626    18.497
new_n1674.out[0] (.names)                                        0.261    18.758
new_n1673.in[0] (.names)                                         0.100    18.858
new_n1673.out[0] (.names)                                        0.235    19.093
new_n1680.in[1] (.names)                                         0.339    19.432
new_n1680.out[0] (.names)                                        0.235    19.667
new_n1679.in[1] (.names)                                         0.100    19.767
new_n1679.out[0] (.names)                                        0.261    20.028
n1170.in[2] (.names)                                             0.466    20.494
n1170.out[0] (.names)                                            0.235    20.729
$sdffe~3^Q~19.D[0] (.latch)                                      0.000    20.729
data arrival time                                                         20.729

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.729
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.753


#Path 13
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1645.in[2] (.names)                                         0.339    16.876
new_n1645.out[0] (.names)                                        0.261    17.137
new_n1657.in[0] (.names)                                         0.473    17.611
new_n1657.out[0] (.names)                                        0.261    17.872
new_n1674.in[1] (.names)                                         0.626    18.497
new_n1674.out[0] (.names)                                        0.261    18.758
new_n1673.in[0] (.names)                                         0.100    18.858
new_n1673.out[0] (.names)                                        0.235    19.093
new_n1672.in[3] (.names)                                         0.766    19.859
new_n1672.out[0] (.names)                                        0.261    20.120
n1165.in[2] (.names)                                             0.332    20.452
n1165.out[0] (.names)                                            0.235    20.687
$sdffe~3^Q~18.D[0] (.latch)                                      0.000    20.687
data arrival time                                                         20.687

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.687
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.711


#Path 14
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1645.in[2] (.names)                                         0.339    16.876
new_n1645.out[0] (.names)                                        0.261    17.137
new_n1657.in[0] (.names)                                         0.473    17.611
new_n1657.out[0] (.names)                                        0.261    17.872
new_n1674.in[1] (.names)                                         0.626    18.497
new_n1674.out[0] (.names)                                        0.261    18.758
new_n1687.in[1] (.names)                                         0.100    18.858
new_n1687.out[0] (.names)                                        0.261    19.119
new_n1683.in[3] (.names)                                         0.478    19.597
new_n1683.out[0] (.names)                                        0.261    19.858
n1175.in[2] (.names)                                             0.100    19.958
n1175.out[0] (.names)                                            0.235    20.193
$sdffe~3^Q~20.D[0] (.latch)                                      0.000    20.193
data arrival time                                                         20.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.217


#Path 15
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1645.in[2] (.names)                                         0.339    16.876
new_n1645.out[0] (.names)                                        0.261    17.137
new_n1657.in[0] (.names)                                         0.473    17.611
new_n1657.out[0] (.names)                                        0.261    17.872
new_n1661.in[1] (.names)                                         0.100    17.972
new_n1661.out[0] (.names)                                        0.235    18.207
new_n1667.in[0] (.names)                                         0.337    18.543
new_n1667.out[0] (.names)                                        0.235    18.778
n1160.in[1] (.names)                                             0.332    19.111
n1160.out[0] (.names)                                            0.261    19.372
$sdffe~3^Q~17.D[0] (.latch)                                      0.000    19.372
data arrival time                                                         19.372

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.372
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.395


#Path 16
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1645.in[2] (.names)                                         0.339    16.876
new_n1645.out[0] (.names)                                        0.261    17.137
new_n1657.in[0] (.names)                                         0.473    17.611
new_n1657.out[0] (.names)                                        0.261    17.872
new_n1661.in[1] (.names)                                         0.100    17.972
new_n1661.out[0] (.names)                                        0.235    18.207
new_n1660.in[0] (.names)                                         0.482    18.689
new_n1660.out[0] (.names)                                        0.235    18.924
n1155.in[1] (.names)                                             0.100    19.024
n1155.out[0] (.names)                                            0.261    19.285
$sdffe~3^Q~16.D[0] (.latch)                                      0.000    19.285
data arrival time                                                         19.285

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.285
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.309


#Path 17
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1645.in[2] (.names)                                         0.339    16.876
new_n1645.out[0] (.names)                                        0.261    17.137
new_n1644_1.in[0] (.names)                                       0.475    17.612
new_n1644_1.out[0] (.names)                                      0.235    17.847
new_n1643_1.in[3] (.names)                                       0.483    18.330
new_n1643_1.out[0] (.names)                                      0.261    18.591
n1140.in[2] (.names)                                             0.338    18.929
n1140.out[0] (.names)                                            0.235    19.164
$sdffe~3^Q~13.D[0] (.latch)                                      0.000    19.164
data arrival time                                                         19.164

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.164
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.188


#Path 18
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1645.in[2] (.names)                                         0.339    16.876
new_n1645.out[0] (.names)                                        0.261    17.137
new_n1644_1.in[0] (.names)                                       0.475    17.612
new_n1644_1.out[0] (.names)                                      0.235    17.847
new_n1650.in[0] (.names)                                         0.483    18.330
new_n1650.out[0] (.names)                                        0.235    18.565
n1145.in[1] (.names)                                             0.337    18.902
n1145.out[0] (.names)                                            0.261    19.163
$sdffe~3^Q~14.D[0] (.latch)                                      0.000    19.163
data arrival time                                                         19.163

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.163
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.187


#Path 19
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1645.in[2] (.names)                                         0.339    16.876
new_n1645.out[0] (.names)                                        0.261    17.137
new_n1657.in[0] (.names)                                         0.473    17.611
new_n1657.out[0] (.names)                                        0.261    17.872
new_n1654.in[2] (.names)                                         0.100    17.972
new_n1654.out[0] (.names)                                        0.235    18.207
n1150.in[1] (.names)                                             0.100    18.307
n1150.out[0] (.names)                                            0.261    18.568
$sdffe~3^Q~15.D[0] (.latch)                                      0.000    18.568
data arrival time                                                         18.568

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.568
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.591


#Path 20
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1628_1.in[1] (.names)                                       0.100    16.302
new_n1628_1.out[0] (.names)                                      0.235    16.537
new_n1631_1.in[0] (.names)                                       0.100    16.637
new_n1631_1.out[0] (.names)                                      0.235    16.872
new_n1638.in[0] (.names)                                         0.100    16.972
new_n1638.out[0] (.names)                                        0.235    17.207
n1135.in[1] (.names)                                             0.485    17.692
n1135.out[0] (.names)                                            0.261    17.953
$sdffe~3^Q~12.D[0] (.latch)                                      0.000    17.953
data arrival time                                                         17.953

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.953
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.976


#Path 21
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1628_1.in[1] (.names)                                       0.100    16.302
new_n1628_1.out[0] (.names)                                      0.235    16.537
new_n1631_1.in[0] (.names)                                       0.100    16.637
new_n1631_1.out[0] (.names)                                      0.235    16.872
new_n1630.in[2] (.names)                                         0.336    17.208
new_n1630.out[0] (.names)                                        0.235    17.443
n1130.in[1] (.names)                                             0.100    17.543
n1130.out[0] (.names)                                            0.261    17.804
$sdffe~3^Q~11.D[0] (.latch)                                      0.000    17.804
data arrival time                                                         17.804

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.804
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.827


#Path 22
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1619_1.in[1] (.names)                                       0.482    15.967
new_n1619_1.out[0] (.names)                                      0.235    16.202
new_n1621.in[0] (.names)                                         0.100    16.302
new_n1621.out[0] (.names)                                        0.235    16.537
n1120.in[1] (.names)                                             0.476    17.013
n1120.out[0] (.names)                                            0.261    17.274
$sdffe~3^Q~9.D[0] (.latch)                                       0.000    17.274
data arrival time                                                         17.274

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.274
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.297


#Path 23
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1626.in[0] (.names)                                         0.482    15.967
new_n1626.out[0] (.names)                                        0.235    16.202
new_n1625.in[0] (.names)                                         0.100    16.302
new_n1625.out[0] (.names)                                        0.235    16.537
new_n1624_1.in[1] (.names)                                       0.100    16.637
new_n1624_1.out[0] (.names)                                      0.261    16.898
n1125.in[2] (.names)                                             0.100    16.998
n1125.out[0] (.names)                                            0.235    17.233
$sdffe~3^Q~10.D[0] (.latch)                                      0.000    17.233
data arrival time                                                         17.233

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.233
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.257


#Path 24
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1617.in[5] (.names)                                         0.100    15.224
new_n1617.out[0] (.names)                                        0.261    15.485
new_n1616_1.in[0] (.names)                                       0.482    15.967
new_n1616_1.out[0] (.names)                                      0.235    16.202
new_n1615_1.in[0] (.names)                                       0.100    16.302
new_n1615_1.out[0] (.names)                                      0.235    16.537
n1115.in[1] (.names)                                             0.330    16.867
n1115.out[0] (.names)                                            0.261    17.128
$sdffe~3^Q~8.D[0] (.latch)                                       0.000    17.128
data arrival time                                                         17.128

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.128
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.152


#Path 25
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1612_1.in[2] (.names)                                       0.100    15.224
new_n1612_1.out[0] (.names)                                      0.235    15.459
new_n1611_1.in[3] (.names)                                       0.481    15.940
new_n1611_1.out[0] (.names)                                      0.261    16.201
n1110.in[1] (.names)                                             0.620    16.821
n1110.out[0] (.names)                                            0.261    17.082
$sdffe~3^Q~7.D[0] (.latch)                                       0.000    17.082
data arrival time                                                         17.082

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.082
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.106


#Path 26
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1589.in[4] (.names)                                         2.483    14.124
new_n1589.out[0] (.names)                                        0.261    14.385
new_n1597.in[1] (.names)                                         0.100    14.485
new_n1597.out[0] (.names)                                        0.261    14.746
new_n1596_1.in[0] (.names)                                       0.471    15.217
new_n1596_1.out[0] (.names)                                      0.235    15.452
n1095.in[1] (.names)                                             0.478    15.930
n1095.out[0] (.names)                                            0.261    16.191
$sdffe~3^Q~4.D[0] (.latch)                                       0.000    16.191
data arrival time                                                         16.191

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~4.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.191
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.215


#Path 27
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1594.in[1] (.names)                                         2.483    14.124
new_n1594.out[0] (.names)                                        0.261    14.385
new_n1606.in[0] (.names)                                         0.478    14.863
new_n1606.out[0] (.names)                                        0.261    15.124
new_n1605.in[0] (.names)                                         0.100    15.224
new_n1605.out[0] (.names)                                        0.235    15.459
new_n1604_1.in[0] (.names)                                       0.100    15.559
new_n1604_1.out[0] (.names)                                      0.235    15.794
n1105.in[1] (.names)                                             0.100    15.894
n1105.out[0] (.names)                                            0.261    16.155
$sdffe~3^Q~6.D[0] (.latch)                                       0.000    16.155
data arrival time                                                         16.155

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.155
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.178


#Path 28
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[2] (multiply)                                     1.523    11.641
new_n1589.in[4] (.names)                                         2.483    14.124
new_n1589.out[0] (.names)                                        0.261    14.385
new_n1597.in[1] (.names)                                         0.100    14.485
new_n1597.out[0] (.names)                                        0.261    14.746
new_n1600_1.in[0] (.names)                                       0.471    15.217
new_n1600_1.out[0] (.names)                                      0.261    15.478
n1100.in[1] (.names)                                             0.330    15.808
n1100.out[0] (.names)                                            0.261    16.069
$sdffe~3^Q~5.D[0] (.latch)                                       0.000    16.069
data arrival time                                                         16.069

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.069
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.093


#Path 29
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[1] (multiply)                                     1.523    11.641
new_n1590.in[4] (.names)                                         2.456    14.097
new_n1590.out[0] (.names)                                        0.261    14.358
new_n1588_1.in[1] (.names)                                       0.608    14.966
new_n1588_1.out[0] (.names)                                      0.235    15.201
n1085.in[1] (.names)                                             0.481    15.682
n1085.out[0] (.names)                                            0.261    15.943
$sdffe~3^Q~2.D[0] (.latch)                                       0.000    15.943
data arrival time                                                         15.943

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.943
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.967


#Path 30
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[1] (multiply)                                     1.523    11.641
new_n1590.in[4] (.names)                                         2.456    14.097
new_n1590.out[0] (.names)                                        0.261    14.358
new_n1592_1.in[1] (.names)                                       0.608    14.966
new_n1592_1.out[0] (.names)                                      0.261    15.227
n1090.in[1] (.names)                                             0.332    15.559
n1090.out[0] (.names)                                            0.261    15.820
$sdffe~3^Q~3.D[0] (.latch)                                       0.000    15.820
data arrival time                                                         15.820

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~3.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.820
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.844


#Path 31
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[0] (multiply)                                     1.523    11.641
new_n1584_1.in[2] (.names)                                       2.485    14.126
new_n1584_1.out[0] (.names)                                      0.261    14.387
n1075.in[2] (.names)                                             0.480    14.867
n1075.out[0] (.names)                                            0.235    15.102
$sdffe~3^Q~0.D[0] (.latch)                                       0.000    15.102
data arrival time                                                         15.102

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.102
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.126


#Path 32
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~3^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[21] (multiply)                                    1.523     2.790
$mul~15[0].a[21] (multiply)                                      2.951     5.741
$mul~15[0].out[11] (multiply)                                    1.523     7.264
$mul~16[0].a[11] (multiply)                                      2.854    10.118
$mul~16[0].out[0] (multiply)                                     1.523    11.641
new_n1586.in[1] (.names)                                         2.485    14.126
new_n1586.out[0] (.names)                                        0.261    14.387
n1080.in[1] (.names)                                             0.332    14.720
n1080.out[0] (.names)                                            0.261    14.981
$sdffe~3^Q~1.D[0] (.latch)                                       0.000    14.981
data arrival time                                                         14.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~1.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -14.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.004


#Path 33
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1818.in[0] (.names)                                         0.337     7.352
new_n1818.out[0] (.names)                                        0.261     7.613
new_n1826.in[2] (.names)                                         0.100     7.713
new_n1826.out[0] (.names)                                        0.261     7.974
new_n1832.in[0] (.names)                                         0.100     8.074
new_n1832.out[0] (.names)                                        0.235     8.309
new_n1842.in[0] (.names)                                         0.622     8.931
new_n1842.out[0] (.names)                                        0.261     9.192
new_n1849.in[5] (.names)                                         0.100     9.292
new_n1849.out[0] (.names)                                        0.261     9.553
new_n1857.in[0] (.names)                                         0.100     9.653
new_n1857.out[0] (.names)                                        0.261     9.914
new_n1865.in[2] (.names)                                         0.100    10.014
new_n1865.out[0] (.names)                                        0.261    10.275
new_n1870.in[0] (.names)                                         0.619    10.894
new_n1870.out[0] (.names)                                        0.235    11.129
new_n1872.in[0] (.names)                                         0.100    11.229
new_n1872.out[0] (.names)                                        0.261    11.490
n1513.in[4] (.names)                                             0.100    11.590
n1513.out[0] (.names)                                            0.261    11.851
$sdffe~4^Q~30.D[0] (.latch)                                      0.000    11.851
data arrival time                                                         11.851

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.851
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.875


#Path 34
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1818.in[0] (.names)                                         0.337     7.352
new_n1818.out[0] (.names)                                        0.261     7.613
new_n1826.in[2] (.names)                                         0.100     7.713
new_n1826.out[0] (.names)                                        0.261     7.974
new_n1832.in[0] (.names)                                         0.100     8.074
new_n1832.out[0] (.names)                                        0.235     8.309
new_n1842.in[0] (.names)                                         0.622     8.931
new_n1842.out[0] (.names)                                        0.261     9.192
new_n1849.in[5] (.names)                                         0.100     9.292
new_n1849.out[0] (.names)                                        0.261     9.553
new_n1857.in[0] (.names)                                         0.100     9.653
new_n1857.out[0] (.names)                                        0.261     9.914
new_n1865.in[2] (.names)                                         0.100    10.014
new_n1865.out[0] (.names)                                        0.261    10.275
new_n1870.in[0] (.names)                                         0.619    10.894
new_n1870.out[0] (.names)                                        0.235    11.129
new_n1874.in[0] (.names)                                         0.100    11.229
new_n1874.out[0] (.names)                                        0.235    11.464
n1518.in[2] (.names)                                             0.100    11.564
n1518.out[0] (.names)                                            0.261    11.825
$sdffe~4^Q~31.D[0] (.latch)                                      0.000    11.825
data arrival time                                                         11.825

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.825
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.849


#Path 35
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1818.in[0] (.names)                                         0.337     7.352
new_n1818.out[0] (.names)                                        0.261     7.613
new_n1826.in[2] (.names)                                         0.100     7.713
new_n1826.out[0] (.names)                                        0.261     7.974
new_n1832.in[0] (.names)                                         0.100     8.074
new_n1832.out[0] (.names)                                        0.235     8.309
new_n1842.in[0] (.names)                                         0.622     8.931
new_n1842.out[0] (.names)                                        0.261     9.192
new_n1849.in[5] (.names)                                         0.100     9.292
new_n1849.out[0] (.names)                                        0.261     9.553
new_n1857.in[0] (.names)                                         0.100     9.653
new_n1857.out[0] (.names)                                        0.261     9.914
new_n1865.in[2] (.names)                                         0.100    10.014
new_n1865.out[0] (.names)                                        0.261    10.275
new_n1870.in[0] (.names)                                         0.619    10.894
new_n1870.out[0] (.names)                                        0.235    11.129
new_n1869.in[1] (.names)                                         0.100    11.229
new_n1869.out[0] (.names)                                        0.261    11.490
n1508.in[2] (.names)                                             0.100    11.590
n1508.out[0] (.names)                                            0.235    11.825
$sdffe~4^Q~29.D[0] (.latch)                                      0.000    11.825
data arrival time                                                         11.825

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.825
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.849


#Path 36
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1818.in[0] (.names)                                         0.337     7.352
new_n1818.out[0] (.names)                                        0.261     7.613
new_n1826.in[2] (.names)                                         0.100     7.713
new_n1826.out[0] (.names)                                        0.261     7.974
new_n1832.in[0] (.names)                                         0.100     8.074
new_n1832.out[0] (.names)                                        0.235     8.309
new_n1842.in[0] (.names)                                         0.622     8.931
new_n1842.out[0] (.names)                                        0.261     9.192
new_n1849.in[5] (.names)                                         0.100     9.292
new_n1849.out[0] (.names)                                        0.261     9.553
new_n1857.in[0] (.names)                                         0.100     9.653
new_n1857.out[0] (.names)                                        0.261     9.914
new_n1862.in[2] (.names)                                         0.100    10.014
new_n1862.out[0] (.names)                                        0.235    10.249
new_n1861.in[1] (.names)                                         0.482    10.732
new_n1861.out[0] (.names)                                        0.261    10.993
n1493.in[2] (.names)                                             0.334    11.326
n1493.out[0] (.names)                                            0.235    11.561
$sdffe~4^Q~26.D[0] (.latch)                                      0.000    11.561
data arrival time                                                         11.561

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.561
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.585


#Path 37
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1818.in[0] (.names)                                         0.337     7.352
new_n1818.out[0] (.names)                                        0.261     7.613
new_n1826.in[2] (.names)                                         0.100     7.713
new_n1826.out[0] (.names)                                        0.261     7.974
new_n1832.in[0] (.names)                                         0.100     8.074
new_n1832.out[0] (.names)                                        0.235     8.309
new_n1842.in[0] (.names)                                         0.622     8.931
new_n1842.out[0] (.names)                                        0.261     9.192
new_n1849.in[5] (.names)                                         0.100     9.292
new_n1849.out[0] (.names)                                        0.261     9.553
new_n1857.in[0] (.names)                                         0.100     9.653
new_n1857.out[0] (.names)                                        0.261     9.914
new_n1865.in[2] (.names)                                         0.100    10.014
new_n1865.out[0] (.names)                                        0.261    10.275
new_n1864.in[0] (.names)                                         0.619    10.894
new_n1864.out[0] (.names)                                        0.235    11.129
n1498.in[1] (.names)                                             0.100    11.229
n1498.out[0] (.names)                                            0.261    11.490
$sdffe~4^Q~27.D[0] (.latch)                                      0.000    11.490
data arrival time                                                         11.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.514


#Path 38
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1818.in[0] (.names)                                         0.337     7.352
new_n1818.out[0] (.names)                                        0.261     7.613
new_n1826.in[2] (.names)                                         0.100     7.713
new_n1826.out[0] (.names)                                        0.261     7.974
new_n1832.in[0] (.names)                                         0.100     8.074
new_n1832.out[0] (.names)                                        0.235     8.309
new_n1842.in[0] (.names)                                         0.622     8.931
new_n1842.out[0] (.names)                                        0.261     9.192
new_n1849.in[5] (.names)                                         0.100     9.292
new_n1849.out[0] (.names)                                        0.261     9.553
new_n1857.in[0] (.names)                                         0.100     9.653
new_n1857.out[0] (.names)                                        0.261     9.914
new_n1865.in[2] (.names)                                         0.100    10.014
new_n1865.out[0] (.names)                                        0.261    10.275
new_n1867.in[0] (.names)                                         0.619    10.894
new_n1867.out[0] (.names)                                        0.235    11.129
n1503.in[1] (.names)                                             0.100    11.229
n1503.out[0] (.names)                                            0.261    11.490
$sdffe~4^Q~28.D[0] (.latch)                                      0.000    11.490
data arrival time                                                         11.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.514


#Path 39
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1818.in[0] (.names)                                         0.337     7.352
new_n1818.out[0] (.names)                                        0.261     7.613
new_n1826.in[2] (.names)                                         0.100     7.713
new_n1826.out[0] (.names)                                        0.261     7.974
new_n1832.in[0] (.names)                                         0.100     8.074
new_n1832.out[0] (.names)                                        0.235     8.309
new_n1842.in[0] (.names)                                         0.622     8.931
new_n1842.out[0] (.names)                                        0.261     9.192
new_n1841.in[0] (.names)                                         0.619     9.811
new_n1841.out[0] (.names)                                        0.235    10.046
new_n1846.in[0] (.names)                                         0.100    10.146
new_n1846.out[0] (.names)                                        0.235    10.381
n1468.in[1] (.names)                                             0.600    10.982
n1468.out[0] (.names)                                            0.261    11.243
$sdffe~4^Q~21.D[0] (.latch)                                      0.000    11.243
data arrival time                                                         11.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.266


#Path 40
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1818.in[0] (.names)                                         0.337     7.352
new_n1818.out[0] (.names)                                        0.261     7.613
new_n1826.in[2] (.names)                                         0.100     7.713
new_n1826.out[0] (.names)                                        0.261     7.974
new_n1832.in[0] (.names)                                         0.100     8.074
new_n1832.out[0] (.names)                                        0.235     8.309
new_n1842.in[0] (.names)                                         0.622     8.931
new_n1842.out[0] (.names)                                        0.261     9.192
new_n1849.in[5] (.names)                                         0.100     9.292
new_n1849.out[0] (.names)                                        0.261     9.553
new_n1852.in[0] (.names)                                         0.336     9.889
new_n1852.out[0] (.names)                                        0.235    10.124
new_n1851.in[1] (.names)                                         0.100    10.224
new_n1851.out[0] (.names)                                        0.261    10.485
n1478.in[2] (.names)                                             0.330    10.815
n1478.out[0] (.names)                                            0.235    11.050
$sdffe~4^Q~23.D[0] (.latch)                                      0.000    11.050
data arrival time                                                         11.050

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.050
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.074


#Path 41
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1818.in[0] (.names)                                         0.337     7.352
new_n1818.out[0] (.names)                                        0.261     7.613
new_n1826.in[2] (.names)                                         0.100     7.713
new_n1826.out[0] (.names)                                        0.261     7.974
new_n1832.in[0] (.names)                                         0.100     8.074
new_n1832.out[0] (.names)                                        0.235     8.309
new_n1842.in[0] (.names)                                         0.622     8.931
new_n1842.out[0] (.names)                                        0.261     9.192
new_n1841.in[0] (.names)                                         0.619     9.811
new_n1841.out[0] (.names)                                        0.235    10.046
new_n1840.in[1] (.names)                                         0.100    10.146
new_n1840.out[0] (.names)                                        0.261    10.407
n1463.in[2] (.names)                                             0.337    10.744
n1463.out[0] (.names)                                            0.235    10.979
$sdffe~4^Q~20.D[0] (.latch)                                      0.000    10.979
data arrival time                                                         10.979

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.003


#Path 42
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1818.in[0] (.names)                                         0.337     7.352
new_n1818.out[0] (.names)                                        0.261     7.613
new_n1826.in[2] (.names)                                         0.100     7.713
new_n1826.out[0] (.names)                                        0.261     7.974
new_n1832.in[0] (.names)                                         0.100     8.074
new_n1832.out[0] (.names)                                        0.235     8.309
new_n1842.in[0] (.names)                                         0.622     8.931
new_n1842.out[0] (.names)                                        0.261     9.192
new_n1849.in[5] (.names)                                         0.100     9.292
new_n1849.out[0] (.names)                                        0.261     9.553
new_n1848.in[0] (.names)                                         0.336     9.889
new_n1848.out[0] (.names)                                        0.235    10.124
n1473.in[1] (.names)                                             0.480    10.604
n1473.out[0] (.names)                                            0.261    10.865
$sdffe~4^Q~22.D[0] (.latch)                                      0.000    10.865
data arrival time                                                         10.865

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.889


#Path 43
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1818.in[0] (.names)                                         0.337     7.352
new_n1818.out[0] (.names)                                        0.261     7.613
new_n1826.in[2] (.names)                                         0.100     7.713
new_n1826.out[0] (.names)                                        0.261     7.974
new_n1832.in[0] (.names)                                         0.100     8.074
new_n1832.out[0] (.names)                                        0.235     8.309
new_n1842.in[0] (.names)                                         0.622     8.931
new_n1842.out[0] (.names)                                        0.261     9.192
new_n1849.in[5] (.names)                                         0.100     9.292
new_n1849.out[0] (.names)                                        0.261     9.553
new_n1852.in[0] (.names)                                         0.336     9.889
new_n1852.out[0] (.names)                                        0.235    10.124
new_n1854.in[0] (.names)                                         0.100    10.224
new_n1854.out[0] (.names)                                        0.235    10.459
n1483.in[1] (.names)                                             0.100    10.559
n1483.out[0] (.names)                                            0.261    10.820
$sdffe~4^Q~24.D[0] (.latch)                                      0.000    10.820
data arrival time                                                         10.820

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.820
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.844


#Path 44
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1818.in[0] (.names)                                         0.337     7.352
new_n1818.out[0] (.names)                                        0.261     7.613
new_n1826.in[2] (.names)                                         0.100     7.713
new_n1826.out[0] (.names)                                        0.261     7.974
new_n1832.in[0] (.names)                                         0.100     8.074
new_n1832.out[0] (.names)                                        0.235     8.309
new_n1842.in[0] (.names)                                         0.622     8.931
new_n1842.out[0] (.names)                                        0.261     9.192
new_n1849.in[5] (.names)                                         0.100     9.292
new_n1849.out[0] (.names)                                        0.261     9.553
new_n1857.in[0] (.names)                                         0.100     9.653
new_n1857.out[0] (.names)                                        0.261     9.914
new_n1856.in[0] (.names)                                         0.100    10.014
new_n1856.out[0] (.names)                                        0.235    10.249
n1488.in[1] (.names)                                             0.100    10.349
n1488.out[0] (.names)                                            0.261    10.610
$sdffe~4^Q~25.D[0] (.latch)                                      0.000    10.610
data arrival time                                                         10.610

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.610
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.634


#Path 45
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1818.in[0] (.names)                                         0.337     7.352
new_n1818.out[0] (.names)                                        0.261     7.613
new_n1826.in[2] (.names)                                         0.100     7.713
new_n1826.out[0] (.names)                                        0.261     7.974
new_n1832.in[0] (.names)                                         0.100     8.074
new_n1832.out[0] (.names)                                        0.235     8.309
new_n1835.in[0] (.names)                                         0.100     8.409
new_n1835.out[0] (.names)                                        0.235     8.644
new_n1834.in[1] (.names)                                         0.337     8.981
new_n1834.out[0] (.names)                                        0.261     9.242
n1453.in[2] (.names)                                             0.619     9.861
n1453.out[0] (.names)                                            0.235    10.096
$sdffe~4^Q~18.D[0] (.latch)                                      0.000    10.096
data arrival time                                                         10.096

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.096
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.119


#Path 46
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1818.in[0] (.names)                                         0.337     7.352
new_n1818.out[0] (.names)                                        0.261     7.613
new_n1826.in[2] (.names)                                         0.100     7.713
new_n1826.out[0] (.names)                                        0.261     7.974
new_n1832.in[0] (.names)                                         0.100     8.074
new_n1832.out[0] (.names)                                        0.235     8.309
new_n1835.in[0] (.names)                                         0.100     8.409
new_n1835.out[0] (.names)                                        0.235     8.644
new_n1838.in[0] (.names)                                         0.337     8.981
new_n1838.out[0] (.names)                                        0.235     9.216
new_n1837.in[1] (.names)                                         0.100     9.316
new_n1837.out[0] (.names)                                        0.261     9.577
n1458.in[2] (.names)                                             0.100     9.677
n1458.out[0] (.names)                                            0.235     9.912
$sdffe~4^Q~19.D[0] (.latch)                                      0.000     9.912
data arrival time                                                          9.912

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.912
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.935


#Path 47
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1818.in[0] (.names)                                         0.337     7.352
new_n1818.out[0] (.names)                                        0.261     7.613
new_n1826.in[2] (.names)                                         0.100     7.713
new_n1826.out[0] (.names)                                        0.261     7.974
new_n1829.in[0] (.names)                                         0.335     8.309
new_n1829.out[0] (.names)                                        0.235     8.544
new_n1828.in[1] (.names)                                         0.100     8.644
new_n1828.out[0] (.names)                                        0.261     8.905
n1443.in[2] (.names)                                             0.337     9.241
n1443.out[0] (.names)                                            0.235     9.476
$sdffe~4^Q~16.D[0] (.latch)                                      0.000     9.476
data arrival time                                                          9.476

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.476
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.500


#Path 48
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1818.in[0] (.names)                                         0.337     7.352
new_n1818.out[0] (.names)                                        0.261     7.613
new_n1823.in[2] (.names)                                         0.337     7.950
new_n1823.out[0] (.names)                                        0.235     8.185
new_n1822.in[1] (.names)                                         0.337     8.522
new_n1822.out[0] (.names)                                        0.261     8.783
n1433.in[2] (.names)                                             0.330     9.113
n1433.out[0] (.names)                                            0.235     9.348
$sdffe~4^Q~14.D[0] (.latch)                                      0.000     9.348
data arrival time                                                          9.348

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.371


#Path 49
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1818.in[0] (.names)                                         0.337     7.352
new_n1818.out[0] (.names)                                        0.261     7.613
new_n1826.in[2] (.names)                                         0.100     7.713
new_n1826.out[0] (.names)                                        0.261     7.974
new_n1832.in[0] (.names)                                         0.100     8.074
new_n1832.out[0] (.names)                                        0.235     8.309
new_n1831.in[0] (.names)                                         0.100     8.409
new_n1831.out[0] (.names)                                        0.235     8.644
n1448.in[1] (.names)                                             0.100     8.744
n1448.out[0] (.names)                                            0.261     9.005
$sdffe~4^Q~17.D[0] (.latch)                                      0.000     9.005
data arrival time                                                          9.005

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.028


#Path 50
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1818.in[0] (.names)                                         0.337     7.352
new_n1818.out[0] (.names)                                        0.261     7.613
new_n1817.in[0] (.names)                                         0.337     7.950
new_n1817.out[0] (.names)                                        0.235     8.185
n1428.in[1] (.names)                                             0.331     8.516
n1428.out[0] (.names)                                            0.261     8.777
$sdffe~4^Q~13.D[0] (.latch)                                      0.000     8.777
data arrival time                                                          8.777

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.777
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.801


#Path 51
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1818.in[0] (.names)                                         0.337     7.352
new_n1818.out[0] (.names)                                        0.261     7.613
new_n1826.in[2] (.names)                                         0.100     7.713
new_n1826.out[0] (.names)                                        0.261     7.974
new_n1825.in[0] (.names)                                         0.100     8.074
new_n1825.out[0] (.names)                                        0.235     8.309
n1438.in[1] (.names)                                             0.100     8.409
n1438.out[0] (.names)                                            0.261     8.670
$sdffe~4^Q~15.D[0] (.latch)                                      0.000     8.670
data arrival time                                                          8.670

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.670
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.693


#Path 52
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              1.203     1.370
new_n1436.out[0] (.names)                                                                                                             0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                            0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.301
new_n1432.in[2] (.names)                                                                                                              0.100     2.401
new_n1432.out[0] (.names)                                                                                                             0.235     2.636
new_n1431.in[2] (.names)                                                                                                              0.100     2.736
new_n1431.out[0] (.names)                                                                                                             0.261     2.997
new_n1430.in[0] (.names)                                                                                                              0.338     3.335
new_n1430.out[0] (.names)                                                                                                             0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.318
new_n1427.in[1] (.names)                                                                                                              0.100     4.418
new_n1427.out[0] (.names)                                                                                                             0.261     4.679
n1070.in[0] (.names)                                                                                                                  1.182     5.861
n1070.out[0] (.names)                                                                                                                 0.235     6.096
new_n1507.in[5] (.names)                                                                                                              0.914     7.010
new_n1507.out[0] (.names)                                                                                                             0.261     7.271
n872.in[2] (.names)                                                                                                                   0.623     7.895
n872.out[0] (.names)                                                                                                                  0.235     8.130
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch)                         0.000     8.130
data arrival time                                                                                                                               8.130

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.130
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.153


#Path 53
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1815.in[0] (.names)                                         0.100     7.115
new_n1815.out[0] (.names)                                        0.235     7.350
new_n1814.in[1] (.names)                                         0.100     7.450
new_n1814.out[0] (.names)                                        0.261     7.711
n1423.in[2] (.names)                                             0.100     7.811
n1423.out[0] (.names)                                            0.235     8.046
$sdffe~4^Q~12.D[0] (.latch)                                      0.000     8.046
data arrival time                                                          8.046

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.046
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.070


#Path 54
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              1.203     1.370
new_n1436.out[0] (.names)                                                                                                             0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                            0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.301
new_n1432.in[2] (.names)                                                                                                              0.100     2.401
new_n1432.out[0] (.names)                                                                                                             0.235     2.636
new_n1431.in[2] (.names)                                                                                                              0.100     2.736
new_n1431.out[0] (.names)                                                                                                             0.261     2.997
new_n1430.in[0] (.names)                                                                                                              0.338     3.335
new_n1430.out[0] (.names)                                                                                                             0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.318
new_n1427.in[1] (.names)                                                                                                              0.100     4.418
new_n1427.out[0] (.names)                                                                                                             0.261     4.679
n1070.in[0] (.names)                                                                                                                  1.182     5.861
n1070.out[0] (.names)                                                                                                                 0.235     6.096
new_n1519_1.in[5] (.names)                                                                                                            1.057     7.152
new_n1519_1.out[0] (.names)                                                                                                           0.261     7.413
n887.in[2] (.names)                                                                                                                   0.340     7.753
n887.out[0] (.names)                                                                                                                  0.235     7.988
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch)                         0.000     7.988
data arrival time                                                                                                                               7.988

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.988
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.012


#Path 55
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              1.203     1.370
new_n1436.out[0] (.names)                                                                                                             0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                            0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.301
new_n1432.in[2] (.names)                                                                                                              0.100     2.401
new_n1432.out[0] (.names)                                                                                                             0.235     2.636
new_n1431.in[2] (.names)                                                                                                              0.100     2.736
new_n1431.out[0] (.names)                                                                                                             0.261     2.997
new_n1430.in[0] (.names)                                                                                                              0.338     3.335
new_n1430.out[0] (.names)                                                                                                             0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.318
new_n1427.in[1] (.names)                                                                                                              0.100     4.418
new_n1427.out[0] (.names)                                                                                                             0.261     4.679
n1070.in[0] (.names)                                                                                                                  1.182     5.861
n1070.out[0] (.names)                                                                                                                 0.235     6.096
new_n1513_1.in[5] (.names)                                                                                                            1.057     7.152
new_n1513_1.out[0] (.names)                                                                                                           0.261     7.413
n882.in[2] (.names)                                                                                                                   0.337     7.750
n882.out[0] (.names)                                                                                                                  0.235     7.985
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch)                         0.000     7.985
data arrival time                                                                                                                               7.985

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.985
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.009


#Path 56
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1812.in[0] (.names)                                         0.100     7.115
new_n1812.out[0] (.names)                                        0.235     7.350
n1418.in[1] (.names)                                             0.336     7.686
n1418.out[0] (.names)                                            0.261     7.947
$sdffe~4^Q~11.D[0] (.latch)                                      0.000     7.947
data arrival time                                                          7.947

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.947
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.970


#Path 57
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1810.in[0] (.names)                                         0.338     6.780
new_n1810.out[0] (.names)                                        0.235     7.015
new_n1809.in[1] (.names)                                         0.100     7.115
new_n1809.out[0] (.names)                                        0.261     7.376
n1413.in[2] (.names)                                             0.334     7.710
n1413.out[0] (.names)                                            0.235     7.945
$sdffe~4^Q~10.D[0] (.latch)                                      0.000     7.945
data arrival time                                                          7.945

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.968


#Path 58
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              1.203     1.370
new_n1436.out[0] (.names)                                                                                                             0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                            0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.301
new_n1432.in[2] (.names)                                                                                                              0.100     2.401
new_n1432.out[0] (.names)                                                                                                             0.235     2.636
new_n1431.in[2] (.names)                                                                                                              0.100     2.736
new_n1431.out[0] (.names)                                                                                                             0.261     2.997
new_n1430.in[0] (.names)                                                                                                              0.338     3.335
new_n1430.out[0] (.names)                                                                                                             0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.318
new_n1427.in[1] (.names)                                                                                                              0.100     4.418
new_n1427.out[0] (.names)                                                                                                             0.261     4.679
n1070.in[0] (.names)                                                                                                                  1.182     5.861
n1070.out[0] (.names)                                                                                                                 0.235     6.096
new_n1525.in[5] (.names)                                                                                                              0.914     7.010
new_n1525.out[0] (.names)                                                                                                             0.261     7.271
n897.in[2] (.names)                                                                                                                   0.340     7.611
n897.out[0] (.names)                                                                                                                  0.235     7.846
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch)                         0.000     7.846
data arrival time                                                                                                                               7.846

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.846
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.870


#Path 59
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            1.384     1.384
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.645
new_n1470.in[0] (.names)                                                                                                              0.100     1.745
new_n1470.out[0] (.names)                                                                                                             0.235     1.980
new_n1475.in[0] (.names)                                                                                                              0.100     2.080
new_n1475.out[0] (.names)                                                                                                             0.235     2.315
new_n1480.in[0] (.names)                                                                                                              0.100     2.415
new_n1480.out[0] (.names)                                                                                                             0.235     2.650
new_n1483_1.in[0] (.names)                                                                                                            0.476     3.126
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.361
new_n1491.in[0] (.names)                                                                                                              0.335     3.695
new_n1491.out[0] (.names)                                                                                                             0.261     3.956
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.056
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.317
new_n1505.in[0] (.names)                                                                                                              0.100     4.417
new_n1505.out[0] (.names)                                                                                                             0.235     4.652
new_n1515.in[0] (.names)                                                                                                              0.477     5.129
new_n1515.out[0] (.names)                                                                                                             0.261     5.390
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.490
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.751
new_n1529.in[0] (.names)                                                                                                              0.100     5.851
new_n1529.out[0] (.names)                                                                                                             0.235     6.086
new_n1537.in[0] (.names)                                                                                                              0.100     6.186
new_n1537.out[0] (.names)                                                                                                             0.261     6.447
new_n1545.in[2] (.names)                                                                                                              0.336     6.783
new_n1545.out[0] (.names)                                                                                                             0.261     7.044
new_n1547_1.in[0] (.names)                                                                                                            0.100     7.144
new_n1547_1.out[0] (.names)                                                                                                           0.261     7.405
n932.in[4] (.names)                                                                                                                   0.100     7.505
n932.out[0] (.names)                                                                                                                  0.261     7.766
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch)                         0.000     7.766
data arrival time                                                                                                                               7.766

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.766
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.790


#Path 60
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              1.203     1.370
new_n1436.out[0] (.names)                                                                                                             0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                            0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.301
new_n1432.in[2] (.names)                                                                                                              0.100     2.401
new_n1432.out[0] (.names)                                                                                                             0.235     2.636
new_n1431.in[2] (.names)                                                                                                              0.100     2.736
new_n1431.out[0] (.names)                                                                                                             0.261     2.997
new_n1430.in[0] (.names)                                                                                                              0.338     3.335
new_n1430.out[0] (.names)                                                                                                             0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.318
new_n1427.in[1] (.names)                                                                                                              0.100     4.418
new_n1427.out[0] (.names)                                                                                                             0.261     4.679
n1070.in[0] (.names)                                                                                                                  1.182     5.861
n1070.out[0] (.names)                                                                                                                 0.235     6.096
new_n1510.in[5] (.names)                                                                                                              1.057     7.152
new_n1510.out[0] (.names)                                                                                                             0.261     7.413
n877.in[2] (.names)                                                                                                                   0.100     7.513
n877.out[0] (.names)                                                                                                                  0.235     7.748
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch)                         0.000     7.748
data arrival time                                                                                                                               7.748

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.748
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.772


#Path 61
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            1.384     1.384
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.645
new_n1470.in[0] (.names)                                                                                                              0.100     1.745
new_n1470.out[0] (.names)                                                                                                             0.235     1.980
new_n1475.in[0] (.names)                                                                                                              0.100     2.080
new_n1475.out[0] (.names)                                                                                                             0.235     2.315
new_n1480.in[0] (.names)                                                                                                              0.100     2.415
new_n1480.out[0] (.names)                                                                                                             0.235     2.650
new_n1483_1.in[0] (.names)                                                                                                            0.476     3.126
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.361
new_n1491.in[0] (.names)                                                                                                              0.335     3.695
new_n1491.out[0] (.names)                                                                                                             0.261     3.956
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.056
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.317
new_n1505.in[0] (.names)                                                                                                              0.100     4.417
new_n1505.out[0] (.names)                                                                                                             0.235     4.652
new_n1515.in[0] (.names)                                                                                                              0.477     5.129
new_n1515.out[0] (.names)                                                                                                             0.261     5.390
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.490
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.751
new_n1529.in[0] (.names)                                                                                                              0.100     5.851
new_n1529.out[0] (.names)                                                                                                             0.235     6.086
new_n1537.in[0] (.names)                                                                                                              0.100     6.186
new_n1537.out[0] (.names)                                                                                                             0.261     6.447
new_n1545.in[2] (.names)                                                                                                              0.336     6.783
new_n1545.out[0] (.names)                                                                                                             0.261     7.044
new_n1549.in[0] (.names)                                                                                                              0.100     7.144
new_n1549.out[0] (.names)                                                                                                             0.235     7.379
n937.in[2] (.names)                                                                                                                   0.100     7.479
n937.out[0] (.names)                                                                                                                  0.261     7.740
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch)                         0.000     7.740
data arrival time                                                                                                                               7.740

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.740
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.764


#Path 62
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            1.384     1.384
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.645
new_n1470.in[0] (.names)                                                                                                              0.100     1.745
new_n1470.out[0] (.names)                                                                                                             0.235     1.980
new_n1475.in[0] (.names)                                                                                                              0.100     2.080
new_n1475.out[0] (.names)                                                                                                             0.235     2.315
new_n1480.in[0] (.names)                                                                                                              0.100     2.415
new_n1480.out[0] (.names)                                                                                                             0.235     2.650
new_n1483_1.in[0] (.names)                                                                                                            0.476     3.126
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.361
new_n1491.in[0] (.names)                                                                                                              0.335     3.695
new_n1491.out[0] (.names)                                                                                                             0.261     3.956
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.056
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.317
new_n1505.in[0] (.names)                                                                                                              0.100     4.417
new_n1505.out[0] (.names)                                                                                                             0.235     4.652
new_n1515.in[0] (.names)                                                                                                              0.477     5.129
new_n1515.out[0] (.names)                                                                                                             0.261     5.390
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.490
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.751
new_n1529.in[0] (.names)                                                                                                              0.100     5.851
new_n1529.out[0] (.names)                                                                                                             0.235     6.086
new_n1537.in[0] (.names)                                                                                                              0.100     6.186
new_n1537.out[0] (.names)                                                                                                             0.261     6.447
new_n1545.in[2] (.names)                                                                                                              0.336     6.783
new_n1545.out[0] (.names)                                                                                                             0.261     7.044
new_n1544_1.in[0] (.names)                                                                                                            0.100     7.144
new_n1544_1.out[0] (.names)                                                                                                           0.235     7.379
n927.in[1] (.names)                                                                                                                   0.100     7.479
n927.out[0] (.names)                                                                                                                  0.261     7.740
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch)                         0.000     7.740
data arrival time                                                                                                                               7.740

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.740
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.764


#Path 63
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            1.384     1.384
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.645
new_n1470.in[0] (.names)                                                                                                              0.100     1.745
new_n1470.out[0] (.names)                                                                                                             0.235     1.980
new_n1475.in[0] (.names)                                                                                                              0.100     2.080
new_n1475.out[0] (.names)                                                                                                             0.235     2.315
new_n1480.in[0] (.names)                                                                                                              0.100     2.415
new_n1480.out[0] (.names)                                                                                                             0.235     2.650
new_n1483_1.in[0] (.names)                                                                                                            0.476     3.126
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.361
new_n1491.in[0] (.names)                                                                                                              0.335     3.695
new_n1491.out[0] (.names)                                                                                                             0.261     3.956
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.056
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.317
new_n1505.in[0] (.names)                                                                                                              0.100     4.417
new_n1505.out[0] (.names)                                                                                                             0.235     4.652
new_n1515.in[0] (.names)                                                                                                              0.477     5.129
new_n1515.out[0] (.names)                                                                                                             0.261     5.390
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.490
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.751
new_n1529.in[0] (.names)                                                                                                              0.100     5.851
new_n1529.out[0] (.names)                                                                                                             0.235     6.086
new_n1537.in[0] (.names)                                                                                                              0.100     6.186
new_n1537.out[0] (.names)                                                                                                             0.261     6.447
new_n1542.in[2] (.names)                                                                                                              0.336     6.783
new_n1542.out[0] (.names)                                                                                                             0.235     7.018
new_n1541.in[1] (.names)                                                                                                              0.100     7.118
new_n1541.out[0] (.names)                                                                                                             0.261     7.379
n922.in[2] (.names)                                                                                                                   0.100     7.479
n922.out[0] (.names)                                                                                                                  0.235     7.714
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch)                         0.000     7.714
data arrival time                                                                                                                               7.714

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.714
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.738


#Path 64
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
n1070.in[0] (.names)                                                                                                                 1.182     5.861
n1070.out[0] (.names)                                                                                                                0.235     6.096
new_n1474_1.in[5] (.names)                                                                                                           0.914     7.010
new_n1474_1.out[0] (.names)                                                                                                          0.261     7.271
n817.in[2] (.names)                                                                                                                  0.100     7.371
n817.out[0] (.names)                                                                                                                 0.235     7.606
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch)                         0.000     7.606
data arrival time                                                                                                                              7.606

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.606
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.630


#Path 65
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
n1070.in[0] (.names)                                                                                                                 1.182     5.861
n1070.out[0] (.names)                                                                                                                0.235     6.096
new_n1479_1.in[5] (.names)                                                                                                           0.914     7.010
new_n1479_1.out[0] (.names)                                                                                                          0.261     7.271
n827.in[2] (.names)                                                                                                                  0.100     7.371
n827.out[0] (.names)                                                                                                                 0.235     7.606
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch)                         0.000     7.606
data arrival time                                                                                                                              7.606

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.606
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.630


#Path 66
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              1.203     1.370
new_n1436.out[0] (.names)                                                                                                             0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                            0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.301
new_n1432.in[2] (.names)                                                                                                              0.100     2.401
new_n1432.out[0] (.names)                                                                                                             0.235     2.636
new_n1431.in[2] (.names)                                                                                                              0.100     2.736
new_n1431.out[0] (.names)                                                                                                             0.261     2.997
new_n1430.in[0] (.names)                                                                                                              0.338     3.335
new_n1430.out[0] (.names)                                                                                                             0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.318
new_n1427.in[1] (.names)                                                                                                              0.100     4.418
new_n1427.out[0] (.names)                                                                                                             0.261     4.679
n1070.in[0] (.names)                                                                                                                  1.182     5.861
n1070.out[0] (.names)                                                                                                                 0.235     6.096
new_n1487.in[5] (.names)                                                                                                              0.626     6.721
new_n1487.out[0] (.names)                                                                                                             0.261     6.982
n842.in[2] (.names)                                                                                                                   0.337     7.319
n842.out[0] (.names)                                                                                                                  0.235     7.554
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch)                         0.000     7.554
data arrival time                                                                                                                               7.554

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.554
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.578


#Path 67
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              1.203     1.370
new_n1436.out[0] (.names)                                                                                                             0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                            0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.301
new_n1432.in[2] (.names)                                                                                                              0.100     2.401
new_n1432.out[0] (.names)                                                                                                             0.235     2.636
new_n1431.in[2] (.names)                                                                                                              0.100     2.736
new_n1431.out[0] (.names)                                                                                                             0.261     2.997
new_n1430.in[0] (.names)                                                                                                              0.338     3.335
new_n1430.out[0] (.names)                                                                                                             0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.318
new_n1427.in[1] (.names)                                                                                                              0.100     4.418
new_n1427.out[0] (.names)                                                                                                             0.261     4.679
n1070.in[0] (.names)                                                                                                                  1.182     5.861
n1070.out[0] (.names)                                                                                                                 0.235     6.096
new_n1495.in[5] (.names)                                                                                                              0.626     6.721
new_n1495.out[0] (.names)                                                                                                             0.261     6.982
n852.in[2] (.names)                                                                                                                   0.335     7.317
n852.out[0] (.names)                                                                                                                  0.235     7.552
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch)                         0.000     7.552
data arrival time                                                                                                                               7.552

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.552
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.576


#Path 68
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              1.203     1.370
new_n1436.out[0] (.names)                                                                                                             0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                            0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.301
new_n1432.in[2] (.names)                                                                                                              0.100     2.401
new_n1432.out[0] (.names)                                                                                                             0.235     2.636
new_n1431.in[2] (.names)                                                                                                              0.100     2.736
new_n1431.out[0] (.names)                                                                                                             0.261     2.997
new_n1430.in[0] (.names)                                                                                                              0.338     3.335
new_n1430.out[0] (.names)                                                                                                             0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.318
new_n1427.in[1] (.names)                                                                                                              0.100     4.418
new_n1427.out[0] (.names)                                                                                                             0.261     4.679
n1070.in[0] (.names)                                                                                                                  1.182     5.861
n1070.out[0] (.names)                                                                                                                 0.235     6.096
new_n1501.in[5] (.names)                                                                                                              0.626     6.721
new_n1501.out[0] (.names)                                                                                                             0.261     6.982
n862.in[2] (.names)                                                                                                                   0.335     7.317
n862.out[0] (.names)                                                                                                                  0.235     7.552
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch)                         0.000     7.552
data arrival time                                                                                                                               7.552

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.552
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.576


#Path 69
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              1.203     1.370
new_n1436.out[0] (.names)                                                                                                             0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                            0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.301
new_n1432.in[2] (.names)                                                                                                              0.100     2.401
new_n1432.out[0] (.names)                                                                                                             0.235     2.636
new_n1431.in[2] (.names)                                                                                                              0.100     2.736
new_n1431.out[0] (.names)                                                                                                             0.261     2.997
new_n1430.in[0] (.names)                                                                                                              0.338     3.335
new_n1430.out[0] (.names)                                                                                                             0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.318
new_n1427.in[1] (.names)                                                                                                              0.100     4.418
new_n1427.out[0] (.names)                                                                                                             0.261     4.679
n1070.in[0] (.names)                                                                                                                  1.182     5.861
n1070.out[0] (.names)                                                                                                                 0.235     6.096
new_n1482.in[5] (.names)                                                                                                              0.771     6.867
new_n1482.out[0] (.names)                                                                                                             0.261     7.128
n832.in[2] (.names)                                                                                                                   0.100     7.228
n832.out[0] (.names)                                                                                                                  0.235     7.463
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].D[0] (.latch)                         0.000     7.463
data arrival time                                                                                                                               7.463

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.463
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.486


#Path 70
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              1.203     1.370
new_n1436.out[0] (.names)                                                                                                             0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                            0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.301
new_n1432.in[2] (.names)                                                                                                              0.100     2.401
new_n1432.out[0] (.names)                                                                                                             0.235     2.636
new_n1431.in[2] (.names)                                                                                                              0.100     2.736
new_n1431.out[0] (.names)                                                                                                             0.261     2.997
new_n1430.in[0] (.names)                                                                                                              0.338     3.335
new_n1430.out[0] (.names)                                                                                                             0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.318
new_n1427.in[1] (.names)                                                                                                              0.100     4.418
new_n1427.out[0] (.names)                                                                                                             0.261     4.679
new_n1465.in[1] (.names)                                                                                                              0.338     5.017
new_n1465.out[0] (.names)                                                                                                             0.235     5.252
n892.in[3] (.names)                                                                                                                   1.907     7.159
n892.out[0] (.names)                                                                                                                  0.261     7.420
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch)                         0.000     7.420
data arrival time                                                                                                                               7.420

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.420
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.444


#Path 71
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              1.203     1.370
new_n1436.out[0] (.names)                                                                                                             0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                            0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.301
new_n1432.in[2] (.names)                                                                                                              0.100     2.401
new_n1432.out[0] (.names)                                                                                                             0.235     2.636
new_n1431.in[2] (.names)                                                                                                              0.100     2.736
new_n1431.out[0] (.names)                                                                                                             0.261     2.997
new_n1430.in[0] (.names)                                                                                                              0.338     3.335
new_n1430.out[0] (.names)                                                                                                             0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.318
new_n1427.in[1] (.names)                                                                                                              0.100     4.418
new_n1427.out[0] (.names)                                                                                                             0.261     4.679
new_n1465.in[1] (.names)                                                                                                              0.338     5.017
new_n1465.out[0] (.names)                                                                                                             0.235     5.252
n907.in[3] (.names)                                                                                                                   1.907     7.159
n907.out[0] (.names)                                                                                                                  0.261     7.420
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch)                         0.000     7.420
data arrival time                                                                                                                               7.420

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.420
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.444


#Path 72
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              1.203     1.370
new_n1436.out[0] (.names)                                                                                                             0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                            0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.301
new_n1432.in[2] (.names)                                                                                                              0.100     2.401
new_n1432.out[0] (.names)                                                                                                             0.235     2.636
new_n1431.in[2] (.names)                                                                                                              0.100     2.736
new_n1431.out[0] (.names)                                                                                                             0.261     2.997
new_n1430.in[0] (.names)                                                                                                              0.338     3.335
new_n1430.out[0] (.names)                                                                                                             0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.318
new_n1427.in[1] (.names)                                                                                                              0.100     4.418
new_n1427.out[0] (.names)                                                                                                             0.261     4.679
new_n1465.in[1] (.names)                                                                                                              0.338     5.017
new_n1465.out[0] (.names)                                                                                                             0.235     5.252
n902.in[3] (.names)                                                                                                                   1.907     7.159
n902.out[0] (.names)                                                                                                                  0.261     7.420
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch)                         0.000     7.420
data arrival time                                                                                                                               7.420

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.420
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.444


#Path 73
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
n1070.in[0] (.names)                                                                                                                 1.182     5.861
n1070.out[0] (.names)                                                                                                                0.235     6.096
new_n1469_1.in[5] (.names)                                                                                                           0.481     6.577
new_n1469_1.out[0] (.names)                                                                                                          0.261     6.838
n807.in[2] (.names)                                                                                                                  0.340     7.178
n807.out[0] (.names)                                                                                                                 0.235     7.413
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch)                         0.000     7.413
data arrival time                                                                                                                              7.413

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.413
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.437


#Path 74
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
n1070.in[0] (.names)                                                                                                                 1.182     5.861
n1070.out[0] (.names)                                                                                                                0.235     6.096
new_n1462.in[5] (.names)                                                                                                             0.481     6.577
new_n1462.out[0] (.names)                                                                                                            0.261     6.838
n797.in[2] (.names)                                                                                                                  0.336     7.174
n797.out[0] (.names)                                                                                                                 0.235     7.409
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch)                         0.000     7.409
data arrival time                                                                                                                              7.409

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.409
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.432


#Path 75
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            1.384     1.384
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.645
new_n1470.in[0] (.names)                                                                                                              0.100     1.745
new_n1470.out[0] (.names)                                                                                                             0.235     1.980
new_n1475.in[0] (.names)                                                                                                              0.100     2.080
new_n1475.out[0] (.names)                                                                                                             0.235     2.315
new_n1480.in[0] (.names)                                                                                                              0.100     2.415
new_n1480.out[0] (.names)                                                                                                             0.235     2.650
new_n1483_1.in[0] (.names)                                                                                                            0.476     3.126
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.361
new_n1491.in[0] (.names)                                                                                                              0.335     3.695
new_n1491.out[0] (.names)                                                                                                             0.261     3.956
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.056
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.317
new_n1505.in[0] (.names)                                                                                                              0.100     4.417
new_n1505.out[0] (.names)                                                                                                             0.235     4.652
new_n1515.in[0] (.names)                                                                                                              0.477     5.129
new_n1515.out[0] (.names)                                                                                                             0.261     5.390
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.490
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.751
new_n1529.in[0] (.names)                                                                                                              0.100     5.851
new_n1529.out[0] (.names)                                                                                                             0.235     6.086
new_n1537.in[0] (.names)                                                                                                              0.100     6.186
new_n1537.out[0] (.names)                                                                                                             0.261     6.447
new_n1536_1.in[0] (.names)                                                                                                            0.336     6.783
new_n1536_1.out[0] (.names)                                                                                                           0.235     7.018
n917.in[1] (.names)                                                                                                                   0.100     7.118
n917.out[0] (.names)                                                                                                                  0.261     7.379
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch)                         0.000     7.379
data arrival time                                                                                                                               7.379

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.379
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.403


#Path 76
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1807.in[0] (.names)                                         0.100     6.207
new_n1807.out[0] (.names)                                        0.235     6.442
new_n1806.in[1] (.names)                                         0.338     6.780
new_n1806.out[0] (.names)                                        0.261     7.041
n1408.in[2] (.names)                                             0.100     7.141
n1408.out[0] (.names)                                            0.235     7.376
$sdffe~4^Q~9.D[0] (.latch)                                       0.000     7.376
data arrival time                                                          7.376

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.400


#Path 77
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            1.384     1.384
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.645
new_n1470.in[0] (.names)                                                                                                              0.100     1.745
new_n1470.out[0] (.names)                                                                                                             0.235     1.980
new_n1475.in[0] (.names)                                                                                                              0.100     2.080
new_n1475.out[0] (.names)                                                                                                             0.235     2.315
new_n1480.in[0] (.names)                                                                                                              0.100     2.415
new_n1480.out[0] (.names)                                                                                                             0.235     2.650
new_n1483_1.in[0] (.names)                                                                                                            0.476     3.126
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.361
new_n1491.in[0] (.names)                                                                                                              0.335     3.695
new_n1491.out[0] (.names)                                                                                                             0.261     3.956
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.056
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.317
new_n1505.in[0] (.names)                                                                                                              0.100     4.417
new_n1505.out[0] (.names)                                                                                                             0.235     4.652
new_n1515.in[0] (.names)                                                                                                              0.477     5.129
new_n1515.out[0] (.names)                                                                                                             0.261     5.390
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.490
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.751
new_n1529.in[0] (.names)                                                                                                              0.100     5.851
new_n1529.out[0] (.names)                                                                                                             0.235     6.086
new_n1534.in[0] (.names)                                                                                                              0.336     6.422
new_n1534.out[0] (.names)                                                                                                             0.235     6.657
new_n1533.in[1] (.names)                                                                                                              0.100     6.757
new_n1533.out[0] (.names)                                                                                                             0.261     7.018
n912.in[2] (.names)                                                                                                                   0.100     7.118
n912.out[0] (.names)                                                                                                                  0.235     7.353
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch)                         0.000     7.353
data arrival time                                                                                                                               7.353

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.353
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.377


#Path 78
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
n1070.in[0] (.names)                                                                                                                 1.182     5.861
n1070.out[0] (.names)                                                                                                                0.235     6.096
new_n1796.in[5] (.names)                                                                                                             0.337     6.433
new_n1796.out[0] (.names)                                                                                                            0.261     6.694
n1388.in[2] (.names)                                                                                                                 0.339     7.033
n1388.out[0] (.names)                                                                                                                0.235     7.268
$sdffe~4^Q~5.D[0] (.latch)                                                                                                           0.000     7.268
data arrival time                                                                                                                              7.268

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~4^Q~5.clk[0] (.latch)                                                                                                         0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.268
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.291


#Path 79
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
n1070.in[0] (.names)                                                                                                                 1.182     5.861
n1070.out[0] (.names)                                                                                                                0.235     6.096
new_n1791.in[5] (.names)                                                                                                             0.337     6.433
new_n1791.out[0] (.names)                                                                                                            0.261     6.694
n1378.in[2] (.names)                                                                                                                 0.338     7.032
n1378.out[0] (.names)                                                                                                                0.235     7.267
$sdffe~4^Q~3.D[0] (.latch)                                                                                                           0.000     7.267
data arrival time                                                                                                                              7.267

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~4^Q~3.clk[0] (.latch)                                                                                                         0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.267
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.290


#Path 80
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
new_n1465.in[1] (.names)                                                                                                             0.338     5.017
new_n1465.out[0] (.names)                                                                                                            0.235     5.252
n1315.in[2] (.names)                                                                                                                 1.774     7.026
n1315.out[0] (.names)                                                                                                                0.235     7.261
Uoutport~20.D[0] (.latch)                                                                                                            0.000     7.261
data arrival time                                                                                                                              7.261

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~20.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.261
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.284


#Path 81
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
new_n1465.in[1] (.names)                                                                                                             0.338     5.017
new_n1465.out[0] (.names)                                                                                                            0.235     5.252
n1351.in[2] (.names)                                                                                                                 1.634     6.886
n1351.out[0] (.names)                                                                                                                0.235     7.121
Uoutport~29.D[0] (.latch)                                                                                                            0.000     7.121
data arrival time                                                                                                                              7.121

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~29.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.121
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.144


#Path 82
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
new_n1465.in[1] (.names)                                                                                                             0.338     5.017
new_n1465.out[0] (.names)                                                                                                            0.235     5.252
n1359.in[2] (.names)                                                                                                                 1.634     6.886
n1359.out[0] (.names)                                                                                                                0.235     7.121
Uoutport~31.D[0] (.latch)                                                                                                            0.000     7.121
data arrival time                                                                                                                              7.121

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~31.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.121
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.144


#Path 83
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
new_n1465.in[1] (.names)                                                                                                             0.338     5.017
new_n1465.out[0] (.names)                                                                                                            0.235     5.252
n1355.in[2] (.names)                                                                                                                 1.634     6.886
n1355.out[0] (.names)                                                                                                                0.235     7.121
Uoutport~30.D[0] (.latch)                                                                                                            0.000     7.121
data arrival time                                                                                                                              7.121

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~30.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.121
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.144


#Path 84
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1801.in[1] (.names)                                         0.338     6.445
new_n1801.out[0] (.names)                                        0.261     6.706
n1398.in[2] (.names)                                             0.100     6.806
n1398.out[0] (.names)                                            0.235     7.041
$sdffe~4^Q~7.D[0] (.latch)                                       0.000     7.041
data arrival time                                                          7.041

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.041
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.065


#Path 85
Startpoint: DXport~18.inpad[0] (.input clocked by clk)
Endpoint  : $sdffe~4^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport~18.inpad[0] (.input)                                      0.000     0.000
$mul~14[0].b[18] (multiply)                                      1.267     1.267
$mul~14[0].out[0] (multiply)                                     1.523     2.790
new_n1792.in[5] (.names)                                         2.386     5.176
new_n1792.out[0] (.names)                                        0.261     5.437
new_n1797.in[0] (.names)                                         0.100     5.537
new_n1797.out[0] (.names)                                        0.235     5.772
new_n1802.in[0] (.names)                                         0.100     5.872
new_n1802.out[0] (.names)                                        0.235     6.107
new_n1804.in[0] (.names)                                         0.100     6.207
new_n1804.out[0] (.names)                                        0.235     6.442
n1403.in[1] (.names)                                             0.338     6.780
n1403.out[0] (.names)                                            0.261     7.041
$sdffe~4^Q~8.D[0] (.latch)                                       0.000     7.041
data arrival time                                                          7.041

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.041
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.065


#Path 86
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdff~2^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
n1070.in[0] (.names)                                                                                                                 1.182     5.861
n1070.out[0] (.names)                                                                                                                0.235     6.096
$sdff~2^Q~0.D[0] (.latch)                                                                                                            0.862     6.957
data arrival time                                                                                                                              6.957

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdff~2^Q~0.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.957
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.981


#Path 87
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
new_n1465.in[1] (.names)                                                                                                             0.338     5.017
new_n1465.out[0] (.names)                                                                                                            0.235     5.252
n1307.in[2] (.names)                                                                                                                 1.346     6.598
n1307.out[0] (.names)                                                                                                                0.235     6.833
Uoutport~18.D[0] (.latch)                                                                                                            0.000     6.833
data arrival time                                                                                                                              6.833

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~18.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.833
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.857


#Path 88
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
new_n1465.in[1] (.names)                                                                                                             0.338     5.017
new_n1465.out[0] (.names)                                                                                                            0.235     5.252
n1255.in[2] (.names)                                                                                                                 1.346     6.598
n1255.out[0] (.names)                                                                                                                0.235     6.833
Uoutport~5.D[0] (.latch)                                                                                                             0.000     6.833
data arrival time                                                                                                                              6.833

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~5.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.833
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.857


#Path 89
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
new_n1465.in[1] (.names)                                                                                                             0.338     5.017
new_n1465.out[0] (.names)                                                                                                            0.235     5.252
n1251.in[2] (.names)                                                                                                                 1.346     6.598
n1251.out[0] (.names)                                                                                                                0.235     6.833
Uoutport~4.D[0] (.latch)                                                                                                             0.000     6.833
data arrival time                                                                                                                              6.833

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~4.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.833
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.857


#Path 90
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
new_n1465.in[1] (.names)                                                                                                             0.338     5.017
new_n1465.out[0] (.names)                                                                                                            0.235     5.252
n1066.in[2] (.names)                                                                                                                 1.346     6.598
n1066.out[0] (.names)                                                                                                                0.235     6.833
Xoutport~31.D[0] (.latch)                                                                                                            0.000     6.833
data arrival time                                                                                                                              6.833

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~31.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.833
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.857


#Path 91
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
new_n1465.in[1] (.names)                                                                                                             0.338     5.017
new_n1465.out[0] (.names)                                                                                                            0.235     5.252
n1062.in[2] (.names)                                                                                                                 1.346     6.598
n1062.out[0] (.names)                                                                                                                0.235     6.833
Xoutport~30.D[0] (.latch)                                                                                                            0.000     6.833
data arrival time                                                                                                                              6.833

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~30.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.833
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.857


#Path 92
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
new_n1465.in[1] (.names)                                                                                                             0.338     5.017
new_n1465.out[0] (.names)                                                                                                            0.235     5.252
n1319.in[2] (.names)                                                                                                                 1.346     6.598
n1319.out[0] (.names)                                                                                                                0.235     6.833
Uoutport~21.D[0] (.latch)                                                                                                            0.000     6.833
data arrival time                                                                                                                              6.833

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~21.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.833
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.857


#Path 93
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
new_n1465.in[1] (.names)                                                                                                             0.338     5.017
new_n1465.out[0] (.names)                                                                                                            0.235     5.252
n1323.in[2] (.names)                                                                                                                 1.346     6.598
n1323.out[0] (.names)                                                                                                                0.235     6.833
Uoutport~22.D[0] (.latch)                                                                                                            0.000     6.833
data arrival time                                                                                                                              6.833

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~22.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.833
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.857


#Path 94
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
new_n1465.in[1] (.names)                                                                                                             0.338     5.017
new_n1465.out[0] (.names)                                                                                                            0.235     5.252
n1327.in[2] (.names)                                                                                                                 1.346     6.598
n1327.out[0] (.names)                                                                                                                0.235     6.833
Uoutport~23.D[0] (.latch)                                                                                                            0.000     6.833
data arrival time                                                                                                                              6.833

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~23.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.833
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.857


#Path 95
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
new_n1465.in[1] (.names)                                                                                                             0.338     5.017
new_n1465.out[0] (.names)                                                                                                            0.235     5.252
n1058.in[2] (.names)                                                                                                                 1.346     6.598
n1058.out[0] (.names)                                                                                                                0.235     6.833
Xoutport~29.D[0] (.latch)                                                                                                            0.000     6.833
data arrival time                                                                                                                              6.833

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~29.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.833
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.857


#Path 96
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
new_n1465.in[1] (.names)                                                                                                             0.338     5.017
new_n1465.out[0] (.names)                                                                                                            0.235     5.252
n1026.in[2] (.names)                                                                                                                 1.346     6.598
n1026.out[0] (.names)                                                                                                                0.235     6.833
Xoutport~21.D[0] (.latch)                                                                                                            0.000     6.833
data arrival time                                                                                                                              6.833

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~21.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.833
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.857


#Path 97
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
new_n1465.in[1] (.names)                                                                                                             0.338     5.017
new_n1465.out[0] (.names)                                                                                                            0.235     5.252
n1631.in[2] (.names)                                                                                                                 1.346     6.598
n1631.out[0] (.names)                                                                                                                0.235     6.833
Youtport~27.D[0] (.latch)                                                                                                            0.000     6.833
data arrival time                                                                                                                              6.833

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~27.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.833
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.857


#Path 98
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
new_n1465.in[1] (.names)                                                                                                             0.338     5.017
new_n1465.out[0] (.names)                                                                                                            0.235     5.252
n1331.in[2] (.names)                                                                                                                 1.346     6.598
n1331.out[0] (.names)                                                                                                                0.235     6.833
Uoutport~24.D[0] (.latch)                                                                                                            0.000     6.833
data arrival time                                                                                                                              6.833

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~24.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.833
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.857


#Path 99
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
new_n1465.in[1] (.names)                                                                                                             0.338     5.017
new_n1465.out[0] (.names)                                                                                                            0.235     5.252
n1335.in[2] (.names)                                                                                                                 1.346     6.598
n1335.out[0] (.names)                                                                                                                0.235     6.833
Uoutport~25.D[0] (.latch)                                                                                                            0.000     6.833
data arrival time                                                                                                                              6.833

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~25.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.833
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.857


#Path 100
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             1.203     1.370
new_n1436.out[0] (.names)                                                                                                            0.235     1.605
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.705
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.966
new_n1433_1.in[0] (.names)                                                                                                           0.100     2.066
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.301
new_n1432.in[2] (.names)                                                                                                             0.100     2.401
new_n1432.out[0] (.names)                                                                                                            0.235     2.636
new_n1431.in[2] (.names)                                                                                                             0.100     2.736
new_n1431.out[0] (.names)                                                                                                            0.261     2.997
new_n1430.in[0] (.names)                                                                                                             0.338     3.335
new_n1430.out[0] (.names)                                                                                                            0.261     3.596
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.696
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.957
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.057
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.318
new_n1427.in[1] (.names)                                                                                                             0.100     4.418
new_n1427.out[0] (.names)                                                                                                            0.261     4.679
new_n1465.in[1] (.names)                                                                                                             0.338     5.017
new_n1465.out[0] (.names)                                                                                                            0.235     5.252
n1343.in[2] (.names)                                                                                                                 1.346     6.598
n1343.out[0] (.names)                                                                                                                0.235     6.833
Uoutport~27.D[0] (.latch)                                                                                                            0.000     6.833
data arrival time                                                                                                                              6.833

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~27.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.833
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.857


#End of timing report
