// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgBayer_dout,
        imgBayer_num_data_valid,
        imgBayer_fifo_cap,
        imgBayer_empty_n,
        imgBayer_read,
        imgG_din,
        imgG_num_data_valid,
        imgG_fifo_cap,
        imgG_full_n,
        imgG_write,
        p_0_0_03875_46989_lcssa69987018,
        p_lcssa69967016,
        p_lcssa69957014,
        p_lcssa69947012,
        p_lcssa69937010,
        p_0_0_03883_4_26860_lcssa6893,
        p_0_0_03883_4_16857_lcssa6891,
        p_0_0_03883_46852_lcssa6889,
        p_0_0_03883_3_26849_lcssa6887,
        p_0_0_03883_3_16846_lcssa6885,
        p_0_0_03883_36841_lcssa6883,
        p_0_0_03883_2_26838_lcssa6881,
        p_0_0_03883_2_16835_lcssa6879,
        p_0_0_03883_26830_lcssa6877,
        p_0_0_03883_1_26827_lcssa6875,
        p_0_0_03883_1_16824_lcssa6873,
        p_0_0_03883_16819_lcssa6871,
        p_0_0_03883_267446816_lcssa6869,
        p_0_0_03883_167406813_lcssa6867,
        p_0_0_038836808_lcssa6865,
        add_ln270,
        x_phase,
        xor_r,
        cmp724,
        out_y,
        linebuf_yuv_val_V_3_address0,
        linebuf_yuv_val_V_3_ce0,
        linebuf_yuv_val_V_3_we0,
        linebuf_yuv_val_V_3_d0,
        linebuf_yuv_val_V_3_address1,
        linebuf_yuv_val_V_3_ce1,
        linebuf_yuv_val_V_3_q1,
        linebuf_yuv_val_V_2_address0,
        linebuf_yuv_val_V_2_ce0,
        linebuf_yuv_val_V_2_we0,
        linebuf_yuv_val_V_2_d0,
        linebuf_yuv_val_V_2_address1,
        linebuf_yuv_val_V_2_ce1,
        linebuf_yuv_val_V_2_q1,
        linebuf_yuv_val_V_1_address0,
        linebuf_yuv_val_V_1_ce0,
        linebuf_yuv_val_V_1_we0,
        linebuf_yuv_val_V_1_d0,
        linebuf_yuv_val_V_1_address1,
        linebuf_yuv_val_V_1_ce1,
        linebuf_yuv_val_V_1_q1,
        linebuf_yuv_val_V_address0,
        linebuf_yuv_val_V_ce0,
        linebuf_yuv_val_V_we0,
        linebuf_yuv_val_V_d0,
        linebuf_yuv_val_V_address1,
        linebuf_yuv_val_V_ce1,
        linebuf_yuv_val_V_q1,
        zext_ln238,
        cmp170,
        cmp84,
        p_0_0_03875_469896997_out,
        p_0_0_03875_469896997_out_ap_vld,
        p_out,
        p_out_ap_vld,
        p_out1,
        p_out1_ap_vld,
        p_out2,
        p_out2_ap_vld,
        p_out3,
        p_out3_ap_vld,
        p_0_0_03883_4_26859_out,
        p_0_0_03883_4_26859_out_ap_vld,
        p_0_0_03883_4_16856_out,
        p_0_0_03883_4_16856_out_ap_vld,
        p_0_0_03883_46851_out,
        p_0_0_03883_46851_out_ap_vld,
        p_0_0_03883_3_26848_out,
        p_0_0_03883_3_26848_out_ap_vld,
        p_0_0_03883_3_16845_out,
        p_0_0_03883_3_16845_out_ap_vld,
        p_0_0_03883_36840_out,
        p_0_0_03883_36840_out_ap_vld,
        p_0_0_03883_2_26837_out,
        p_0_0_03883_2_26837_out_ap_vld,
        p_0_0_03883_2_16834_out,
        p_0_0_03883_2_16834_out_ap_vld,
        p_0_0_03883_26829_out,
        p_0_0_03883_26829_out_ap_vld,
        p_0_0_03883_1_26826_out,
        p_0_0_03883_1_26826_out_ap_vld,
        p_0_0_03883_1_16823_out,
        p_0_0_03883_1_16823_out_ap_vld,
        p_0_0_03883_16818_out,
        p_0_0_03883_16818_out_ap_vld,
        p_0_0_03883_267446815_out,
        p_0_0_03883_267446815_out_ap_vld,
        p_0_0_03883_167406812_out,
        p_0_0_03883_167406812_out_ap_vld,
        p_0_0_038836807_out,
        p_0_0_038836807_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [9:0] imgBayer_dout;
input  [2:0] imgBayer_num_data_valid;
input  [1:0] imgBayer_fifo_cap;
input   imgBayer_empty_n;
output   imgBayer_read;
output  [29:0] imgG_din;
input  [1:0] imgG_num_data_valid;
input  [1:0] imgG_fifo_cap;
input   imgG_full_n;
output   imgG_write;
input  [9:0] p_0_0_03875_46989_lcssa69987018;
input  [9:0] p_lcssa69967016;
input  [9:0] p_lcssa69957014;
input  [9:0] p_lcssa69947012;
input  [9:0] p_lcssa69937010;
input  [9:0] p_0_0_03883_4_26860_lcssa6893;
input  [9:0] p_0_0_03883_4_16857_lcssa6891;
input  [9:0] p_0_0_03883_46852_lcssa6889;
input  [9:0] p_0_0_03883_3_26849_lcssa6887;
input  [9:0] p_0_0_03883_3_16846_lcssa6885;
input  [9:0] p_0_0_03883_36841_lcssa6883;
input  [9:0] p_0_0_03883_2_26838_lcssa6881;
input  [9:0] p_0_0_03883_2_16835_lcssa6879;
input  [9:0] p_0_0_03883_26830_lcssa6877;
input  [9:0] p_0_0_03883_1_26827_lcssa6875;
input  [9:0] p_0_0_03883_1_16824_lcssa6873;
input  [9:0] p_0_0_03883_16819_lcssa6871;
input  [9:0] p_0_0_03883_267446816_lcssa6869;
input  [9:0] p_0_0_03883_167406813_lcssa6867;
input  [9:0] p_0_0_038836808_lcssa6865;
input  [16:0] add_ln270;
input  [0:0] x_phase;
input  [14:0] xor_r;
input  [0:0] cmp724;
input  [16:0] out_y;
output  [10:0] linebuf_yuv_val_V_3_address0;
output   linebuf_yuv_val_V_3_ce0;
output   linebuf_yuv_val_V_3_we0;
output  [9:0] linebuf_yuv_val_V_3_d0;
output  [10:0] linebuf_yuv_val_V_3_address1;
output   linebuf_yuv_val_V_3_ce1;
input  [9:0] linebuf_yuv_val_V_3_q1;
output  [10:0] linebuf_yuv_val_V_2_address0;
output   linebuf_yuv_val_V_2_ce0;
output   linebuf_yuv_val_V_2_we0;
output  [9:0] linebuf_yuv_val_V_2_d0;
output  [10:0] linebuf_yuv_val_V_2_address1;
output   linebuf_yuv_val_V_2_ce1;
input  [9:0] linebuf_yuv_val_V_2_q1;
output  [10:0] linebuf_yuv_val_V_1_address0;
output   linebuf_yuv_val_V_1_ce0;
output   linebuf_yuv_val_V_1_we0;
output  [9:0] linebuf_yuv_val_V_1_d0;
output  [10:0] linebuf_yuv_val_V_1_address1;
output   linebuf_yuv_val_V_1_ce1;
input  [9:0] linebuf_yuv_val_V_1_q1;
output  [10:0] linebuf_yuv_val_V_address0;
output   linebuf_yuv_val_V_ce0;
output   linebuf_yuv_val_V_we0;
output  [9:0] linebuf_yuv_val_V_d0;
output  [10:0] linebuf_yuv_val_V_address1;
output   linebuf_yuv_val_V_ce1;
input  [9:0] linebuf_yuv_val_V_q1;
input  [15:0] zext_ln238;
input  [0:0] cmp170;
input  [0:0] cmp84;
output  [9:0] p_0_0_03875_469896997_out;
output   p_0_0_03875_469896997_out_ap_vld;
output  [9:0] p_out;
output   p_out_ap_vld;
output  [9:0] p_out1;
output   p_out1_ap_vld;
output  [9:0] p_out2;
output   p_out2_ap_vld;
output  [9:0] p_out3;
output   p_out3_ap_vld;
output  [9:0] p_0_0_03883_4_26859_out;
output   p_0_0_03883_4_26859_out_ap_vld;
output  [9:0] p_0_0_03883_4_16856_out;
output   p_0_0_03883_4_16856_out_ap_vld;
output  [9:0] p_0_0_03883_46851_out;
output   p_0_0_03883_46851_out_ap_vld;
output  [9:0] p_0_0_03883_3_26848_out;
output   p_0_0_03883_3_26848_out_ap_vld;
output  [9:0] p_0_0_03883_3_16845_out;
output   p_0_0_03883_3_16845_out_ap_vld;
output  [9:0] p_0_0_03883_36840_out;
output   p_0_0_03883_36840_out_ap_vld;
output  [9:0] p_0_0_03883_2_26837_out;
output   p_0_0_03883_2_26837_out_ap_vld;
output  [9:0] p_0_0_03883_2_16834_out;
output   p_0_0_03883_2_16834_out_ap_vld;
output  [9:0] p_0_0_03883_26829_out;
output   p_0_0_03883_26829_out_ap_vld;
output  [9:0] p_0_0_03883_1_26826_out;
output   p_0_0_03883_1_26826_out_ap_vld;
output  [9:0] p_0_0_03883_1_16823_out;
output   p_0_0_03883_1_16823_out_ap_vld;
output  [9:0] p_0_0_03883_16818_out;
output   p_0_0_03883_16818_out_ap_vld;
output  [9:0] p_0_0_03883_267446815_out;
output   p_0_0_03883_267446815_out_ap_vld;
output  [9:0] p_0_0_03883_167406812_out;
output   p_0_0_03883_167406812_out_ap_vld;
output  [9:0] p_0_0_038836807_out;
output   p_0_0_038836807_out_ap_vld;

reg ap_idle;
reg imgBayer_read;
reg imgG_write;
reg linebuf_yuv_val_V_3_ce0;
reg linebuf_yuv_val_V_3_we0;
reg linebuf_yuv_val_V_3_ce1;
reg linebuf_yuv_val_V_2_ce0;
reg linebuf_yuv_val_V_2_we0;
reg linebuf_yuv_val_V_2_ce1;
reg linebuf_yuv_val_V_1_ce0;
reg linebuf_yuv_val_V_1_we0;
reg linebuf_yuv_val_V_1_ce1;
reg linebuf_yuv_val_V_ce0;
reg linebuf_yuv_val_V_we0;
reg linebuf_yuv_val_V_ce1;
reg p_0_0_03875_469896997_out_ap_vld;
reg p_out_ap_vld;
reg p_out1_ap_vld;
reg p_out2_ap_vld;
reg p_out3_ap_vld;
reg p_0_0_03883_4_26859_out_ap_vld;
reg p_0_0_03883_4_16856_out_ap_vld;
reg p_0_0_03883_46851_out_ap_vld;
reg p_0_0_03883_3_26848_out_ap_vld;
reg p_0_0_03883_3_16845_out_ap_vld;
reg p_0_0_03883_36840_out_ap_vld;
reg p_0_0_03883_2_26837_out_ap_vld;
reg p_0_0_03883_2_16834_out_ap_vld;
reg p_0_0_03883_26829_out_ap_vld;
reg p_0_0_03883_1_26826_out_ap_vld;
reg p_0_0_03883_1_16823_out_ap_vld;
reg p_0_0_03883_16818_out_ap_vld;
reg p_0_0_03883_267446815_out_ap_vld;
reg p_0_0_03883_167406812_out_ap_vld;
reg p_0_0_038836807_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln273_reg_3878;
reg   [0:0] icmp_ln283_reg_3882;
wire   [0:0] cmp84_read_reg_3861;
reg    ap_predicate_op130_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
reg   [0:0] tmp_58_reg_3941;
reg   [0:0] tmp_58_reg_3941_pp0_iter17_reg;
reg    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln273_fu_947_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [9:0] DIV1_TABLE_address0;
reg    DIV1_TABLE_ce0;
wire   [9:0] DIV1_TABLE_q0;
wire   [9:0] DIV1_TABLE_address1;
reg    DIV1_TABLE_ce1;
wire   [9:0] DIV1_TABLE_q1;
wire   [9:0] DIV1_TABLE_address2;
reg    DIV1_TABLE_ce2;
wire   [9:0] DIV1_TABLE_q2;
wire   [9:0] DIV1_TABLE_address3;
reg    DIV1_TABLE_ce3;
wire   [9:0] DIV1_TABLE_q3;
wire   [11:0] DIV2_TABLE_address0;
reg    DIV2_TABLE_ce0;
wire  signed [17:0] DIV2_TABLE_q0;
wire    imgBayer_blk_n;
wire    ap_block_pp0_stage0;
wire    imgG_blk_n;
reg   [9:0] p_0_0_03875_46989_ph_reg_642;
reg   [9:0] g_1_reg_735;
reg   [9:0] g_1_reg_735_pp0_iter3_reg;
wire    ap_block_pp0_stage0_11001;
reg   [9:0] g_1_reg_735_pp0_iter4_reg;
reg   [9:0] g_1_reg_735_pp0_iter5_reg;
reg   [9:0] g_1_reg_735_pp0_iter6_reg;
reg   [9:0] g_1_reg_735_pp0_iter7_reg;
reg   [9:0] g_1_reg_735_pp0_iter8_reg;
reg   [9:0] g_1_reg_735_pp0_iter9_reg;
reg   [9:0] g_1_reg_735_pp0_iter10_reg;
reg   [9:0] g_1_reg_735_pp0_iter11_reg;
reg   [9:0] g_1_reg_735_pp0_iter12_reg;
reg   [9:0] g_1_reg_735_pp0_iter13_reg;
reg   [9:0] g_1_reg_735_pp0_iter14_reg;
reg   [9:0] g_1_reg_735_pp0_iter15_reg;
reg   [9:0] g_1_reg_735_pp0_iter16_reg;
reg   [9:0] g_1_reg_735_pp0_iter17_reg;
wire   [0:0] cmp84_read_read_fu_330_p2;
reg   [0:0] icmp_ln273_reg_3878_pp0_iter1_reg;
reg   [0:0] icmp_ln273_reg_3878_pp0_iter2_reg;
reg   [0:0] icmp_ln273_reg_3878_pp0_iter3_reg;
reg   [0:0] icmp_ln273_reg_3878_pp0_iter4_reg;
reg   [0:0] icmp_ln273_reg_3878_pp0_iter5_reg;
reg   [0:0] icmp_ln273_reg_3878_pp0_iter6_reg;
reg   [0:0] icmp_ln273_reg_3878_pp0_iter7_reg;
reg   [0:0] icmp_ln273_reg_3878_pp0_iter8_reg;
reg   [0:0] icmp_ln273_reg_3878_pp0_iter9_reg;
reg   [0:0] icmp_ln273_reg_3878_pp0_iter10_reg;
reg   [0:0] icmp_ln273_reg_3878_pp0_iter11_reg;
reg   [0:0] icmp_ln273_reg_3878_pp0_iter12_reg;
reg   [0:0] icmp_ln273_reg_3878_pp0_iter13_reg;
reg   [0:0] icmp_ln273_reg_3878_pp0_iter14_reg;
reg   [0:0] icmp_ln273_reg_3878_pp0_iter15_reg;
reg   [0:0] icmp_ln273_reg_3878_pp0_iter16_reg;
wire   [0:0] icmp_ln283_fu_977_p2;
reg   [0:0] icmp_ln283_reg_3882_pp0_iter1_reg;
reg   [10:0] linebuf_yuv_val_V_addr_reg_3886;
reg   [10:0] linebuf_yuv_val_V_1_addr_reg_3892;
reg   [10:0] linebuf_yuv_val_V_1_addr_reg_3892_pp0_iter1_reg;
reg   [10:0] linebuf_yuv_val_V_2_addr_reg_3898;
reg   [10:0] linebuf_yuv_val_V_2_addr_reg_3898_pp0_iter1_reg;
reg   [10:0] linebuf_yuv_val_V_3_addr_reg_3904;
reg   [10:0] linebuf_yuv_val_V_3_addr_reg_3904_pp0_iter1_reg;
wire   [0:0] cmp147_fu_983_p2;
reg   [0:0] cmp147_reg_3910;
reg   [0:0] cmp147_reg_3910_pp0_iter1_reg;
wire   [0:0] icmp_ln394_fu_999_p2;
reg   [0:0] icmp_ln394_reg_3934;
reg   [0:0] icmp_ln394_reg_3934_pp0_iter1_reg;
reg   [0:0] icmp_ln394_reg_3934_pp0_iter2_reg;
reg   [0:0] icmp_ln394_reg_3934_pp0_iter3_reg;
reg   [0:0] icmp_ln394_reg_3934_pp0_iter4_reg;
reg   [0:0] icmp_ln394_reg_3934_pp0_iter5_reg;
reg   [0:0] icmp_ln394_reg_3934_pp0_iter6_reg;
reg   [0:0] icmp_ln394_reg_3934_pp0_iter7_reg;
reg   [0:0] icmp_ln394_reg_3934_pp0_iter8_reg;
reg   [0:0] icmp_ln394_reg_3934_pp0_iter9_reg;
reg   [0:0] icmp_ln394_reg_3934_pp0_iter10_reg;
reg   [0:0] icmp_ln394_reg_3934_pp0_iter11_reg;
reg   [0:0] icmp_ln394_reg_3934_pp0_iter12_reg;
reg   [0:0] icmp_ln394_reg_3934_pp0_iter13_reg;
reg   [0:0] icmp_ln394_reg_3934_pp0_iter14_reg;
reg   [0:0] icmp_ln394_reg_3934_pp0_iter15_reg;
reg   [0:0] icmp_ln394_reg_3934_pp0_iter16_reg;
reg   [0:0] icmp_ln394_reg_3934_pp0_iter17_reg;
reg   [0:0] tmp_58_reg_3941_pp0_iter1_reg;
reg   [0:0] tmp_58_reg_3941_pp0_iter2_reg;
reg   [0:0] tmp_58_reg_3941_pp0_iter3_reg;
reg   [0:0] tmp_58_reg_3941_pp0_iter4_reg;
reg   [0:0] tmp_58_reg_3941_pp0_iter5_reg;
reg   [0:0] tmp_58_reg_3941_pp0_iter6_reg;
reg   [0:0] tmp_58_reg_3941_pp0_iter7_reg;
reg   [0:0] tmp_58_reg_3941_pp0_iter8_reg;
reg   [0:0] tmp_58_reg_3941_pp0_iter9_reg;
reg   [0:0] tmp_58_reg_3941_pp0_iter10_reg;
reg   [0:0] tmp_58_reg_3941_pp0_iter11_reg;
reg   [0:0] tmp_58_reg_3941_pp0_iter12_reg;
reg   [0:0] tmp_58_reg_3941_pp0_iter13_reg;
reg   [0:0] tmp_58_reg_3941_pp0_iter14_reg;
reg   [0:0] tmp_58_reg_3941_pp0_iter15_reg;
reg   [0:0] tmp_58_reg_3941_pp0_iter16_reg;
reg   [9:0] PixBufVal_val_V_26_load_reg_3945;
reg   [9:0] PixBufVal_val_V_26_load_reg_3945_pp0_iter2_reg;
reg   [9:0] PixBufVal_val_V_26_load_reg_3945_pp0_iter3_reg;
reg   [9:0] PixBufVal_val_V_26_load_reg_3945_pp0_iter4_reg;
reg   [9:0] PixBufVal_val_V_26_load_reg_3945_pp0_iter5_reg;
reg   [9:0] PixBufVal_val_V_26_load_reg_3945_pp0_iter6_reg;
reg   [9:0] PixBufVal_val_V_26_load_reg_3945_pp0_iter7_reg;
reg   [9:0] PixBufVal_val_V_26_load_reg_3945_pp0_iter8_reg;
reg   [9:0] PixBufVal_val_V_26_load_reg_3945_pp0_iter9_reg;
reg   [9:0] PixBufVal_val_V_26_load_reg_3945_pp0_iter10_reg;
reg   [9:0] PixBufVal_val_V_26_load_reg_3945_pp0_iter11_reg;
reg   [9:0] PixBufVal_val_V_26_load_reg_3945_pp0_iter12_reg;
reg   [9:0] PixBufVal_val_V_26_load_reg_3945_pp0_iter13_reg;
reg   [9:0] PixBufVal_val_V_26_load_reg_3945_pp0_iter14_reg;
reg   [9:0] PixBufVal_val_V_26_load_reg_3945_pp0_iter15_reg;
reg   [9:0] PixBufVal_val_V_26_load_reg_3945_pp0_iter16_reg;
reg   [9:0] PixBufVal_val_V_27_load_reg_3952;
reg   [9:0] PixBufVal_val_V_27_load_reg_3952_pp0_iter2_reg;
reg   [9:0] PixBufVal_val_V_27_load_reg_3952_pp0_iter3_reg;
reg   [9:0] PixBufVal_val_V_27_load_reg_3952_pp0_iter4_reg;
reg   [9:0] PixBufVal_val_V_27_load_reg_3952_pp0_iter5_reg;
reg   [9:0] PixBufVal_val_V_27_load_reg_3952_pp0_iter6_reg;
reg   [9:0] PixBufVal_val_V_27_load_reg_3952_pp0_iter7_reg;
reg   [9:0] PixBufVal_val_V_27_load_reg_3952_pp0_iter8_reg;
reg   [9:0] PixBufVal_val_V_27_load_reg_3952_pp0_iter9_reg;
reg   [9:0] PixBufVal_val_V_27_load_reg_3952_pp0_iter10_reg;
reg   [9:0] PixBufVal_val_V_27_load_reg_3952_pp0_iter11_reg;
reg   [9:0] PixBufVal_val_V_27_load_reg_3952_pp0_iter12_reg;
reg   [9:0] PixBufVal_val_V_27_load_reg_3952_pp0_iter13_reg;
reg   [9:0] PixBufVal_val_V_27_load_reg_3952_pp0_iter14_reg;
reg   [9:0] PixBufVal_val_V_27_load_reg_3952_pp0_iter15_reg;
reg   [9:0] PixBufVal_val_V_27_load_reg_3952_pp0_iter16_reg;
reg   [9:0] PixBufVal_val_V_28_load_reg_3959;
reg   [9:0] PixBufVal_val_V_28_load_reg_3959_pp0_iter2_reg;
reg   [9:0] PixBufVal_val_V_28_load_reg_3959_pp0_iter3_reg;
reg   [9:0] PixBufVal_val_V_28_load_reg_3959_pp0_iter4_reg;
reg   [9:0] PixBufVal_val_V_28_load_reg_3959_pp0_iter5_reg;
reg   [9:0] PixBufVal_val_V_28_load_reg_3959_pp0_iter6_reg;
reg   [9:0] PixBufVal_val_V_28_load_reg_3959_pp0_iter7_reg;
reg   [9:0] PixBufVal_val_V_28_load_reg_3959_pp0_iter8_reg;
reg   [9:0] PixBufVal_val_V_28_load_reg_3959_pp0_iter9_reg;
reg   [9:0] PixBufVal_val_V_28_load_reg_3959_pp0_iter10_reg;
reg   [9:0] PixBufVal_val_V_28_load_reg_3959_pp0_iter11_reg;
reg   [9:0] PixBufVal_val_V_28_load_reg_3959_pp0_iter12_reg;
reg   [9:0] PixBufVal_val_V_28_load_reg_3959_pp0_iter13_reg;
reg   [9:0] PixBufVal_val_V_28_load_reg_3959_pp0_iter14_reg;
reg   [9:0] PixBufVal_val_V_28_load_reg_3959_pp0_iter15_reg;
reg   [9:0] PixBufVal_val_V_28_load_reg_3959_pp0_iter16_reg;
reg   [9:0] PixBufVal_val_V_29_load_reg_3966;
reg   [9:0] PixBufVal_val_V_29_load_reg_3966_pp0_iter2_reg;
reg   [9:0] PixBufVal_val_V_29_load_reg_3966_pp0_iter3_reg;
reg   [9:0] PixBufVal_val_V_29_load_reg_3966_pp0_iter4_reg;
reg   [9:0] PixBufVal_val_V_29_load_reg_3966_pp0_iter5_reg;
reg   [9:0] PixBufVal_val_V_29_load_reg_3966_pp0_iter6_reg;
reg   [9:0] PixBufVal_val_V_29_load_reg_3966_pp0_iter7_reg;
reg   [9:0] PixBufVal_val_V_29_load_reg_3966_pp0_iter8_reg;
reg   [9:0] PixBufVal_val_V_29_load_reg_3966_pp0_iter9_reg;
reg   [9:0] PixBufVal_val_V_29_load_reg_3966_pp0_iter10_reg;
reg   [9:0] PixBufVal_val_V_29_load_reg_3966_pp0_iter11_reg;
reg   [9:0] PixBufVal_val_V_29_load_reg_3966_pp0_iter12_reg;
reg   [9:0] PixBufVal_val_V_29_load_reg_3966_pp0_iter13_reg;
reg   [9:0] PixBufVal_val_V_29_load_reg_3966_pp0_iter14_reg;
reg   [9:0] PixBufVal_val_V_29_load_reg_3966_pp0_iter15_reg;
reg   [9:0] PixBufVal_val_V_29_load_reg_3966_pp0_iter16_reg;
reg   [9:0] PixBufVal_val_V_30_load_reg_3973;
reg   [9:0] PixBufVal_val_V_30_load_reg_3973_pp0_iter2_reg;
reg   [9:0] PixBufVal_val_V_30_load_reg_3973_pp0_iter3_reg;
reg   [9:0] PixBufVal_val_V_30_load_reg_3973_pp0_iter4_reg;
reg   [9:0] PixBufVal_val_V_30_load_reg_3973_pp0_iter5_reg;
reg   [9:0] PixBufVal_val_V_30_load_reg_3973_pp0_iter6_reg;
reg   [9:0] PixBufVal_val_V_30_load_reg_3973_pp0_iter7_reg;
reg   [9:0] PixBufVal_val_V_30_load_reg_3973_pp0_iter8_reg;
reg   [9:0] PixBufVal_val_V_30_load_reg_3973_pp0_iter9_reg;
reg   [9:0] PixBufVal_val_V_30_load_reg_3973_pp0_iter10_reg;
reg   [9:0] PixBufVal_val_V_30_load_reg_3973_pp0_iter11_reg;
reg   [9:0] PixBufVal_val_V_30_load_reg_3973_pp0_iter12_reg;
reg   [9:0] PixBufVal_val_V_30_load_reg_3973_pp0_iter13_reg;
reg   [9:0] PixBufVal_val_V_30_load_reg_3973_pp0_iter14_reg;
reg   [9:0] PixBufVal_val_V_30_load_reg_3973_pp0_iter15_reg;
reg   [9:0] PixBufVal_val_V_30_load_reg_3973_pp0_iter16_reg;
reg   [9:0] PixBufVal_val_V_39_reg_3980;
reg   [9:0] PixBufVal_val_V_reg_3989;
reg   [9:0] PixBufVal_val_V_37_reg_3998;
reg   [9:0] PixBufVal_val_V_36_reg_4007;
reg   [9:0] p_0_0_038836807_load_reg_4015;
reg   [9:0] p_0_0_038836807_load_reg_4015_pp0_iter3_reg;
reg   [9:0] p_0_0_038836807_load_reg_4015_pp0_iter4_reg;
reg   [9:0] p_0_0_038836807_load_reg_4015_pp0_iter5_reg;
reg   [9:0] p_0_0_038836807_load_reg_4015_pp0_iter6_reg;
reg   [9:0] p_0_0_038836807_load_reg_4015_pp0_iter7_reg;
reg   [9:0] p_0_0_038836807_load_reg_4015_pp0_iter8_reg;
reg   [9:0] p_0_0_038836807_load_reg_4015_pp0_iter9_reg;
reg   [9:0] p_0_0_038836807_load_reg_4015_pp0_iter10_reg;
reg   [9:0] p_0_0_038836807_load_reg_4015_pp0_iter11_reg;
reg   [9:0] p_0_0_038836807_load_reg_4015_pp0_iter12_reg;
reg   [9:0] p_0_0_038836807_load_reg_4015_pp0_iter13_reg;
reg   [9:0] p_0_0_038836807_load_reg_4015_pp0_iter14_reg;
reg   [9:0] p_0_0_038836807_load_reg_4015_pp0_iter15_reg;
reg   [9:0] p_0_0_038836807_load_reg_4015_pp0_iter16_reg;
reg   [9:0] p_0_0_03883_167406812_load_reg_4020;
reg   [9:0] p_0_0_03883_167406812_load_reg_4020_pp0_iter3_reg;
reg   [9:0] p_0_0_03883_167406812_load_reg_4020_pp0_iter4_reg;
reg   [9:0] p_0_0_03883_167406812_load_reg_4020_pp0_iter5_reg;
reg   [9:0] p_0_0_03883_167406812_load_reg_4020_pp0_iter6_reg;
reg   [9:0] p_0_0_03883_167406812_load_reg_4020_pp0_iter7_reg;
reg   [9:0] p_0_0_03883_167406812_load_reg_4020_pp0_iter8_reg;
reg   [9:0] p_0_0_03883_167406812_load_reg_4020_pp0_iter9_reg;
reg   [9:0] p_0_0_03883_167406812_load_reg_4020_pp0_iter10_reg;
reg   [9:0] p_0_0_03883_167406812_load_reg_4020_pp0_iter11_reg;
reg   [9:0] p_0_0_03883_167406812_load_reg_4020_pp0_iter12_reg;
reg   [9:0] p_0_0_03883_167406812_load_reg_4020_pp0_iter13_reg;
reg   [9:0] p_0_0_03883_167406812_load_reg_4020_pp0_iter14_reg;
reg   [9:0] p_0_0_03883_167406812_load_reg_4020_pp0_iter15_reg;
reg   [9:0] p_0_0_03883_167406812_load_reg_4020_pp0_iter16_reg;
reg   [9:0] PixBufVal_val_V_31_load_reg_4025;
reg   [9:0] PixBufVal_val_V_31_load_reg_4025_pp0_iter3_reg;
reg   [9:0] PixBufVal_val_V_31_load_reg_4025_pp0_iter4_reg;
reg   [9:0] PixBufVal_val_V_31_load_reg_4025_pp0_iter5_reg;
reg   [9:0] PixBufVal_val_V_31_load_reg_4025_pp0_iter6_reg;
reg   [9:0] PixBufVal_val_V_31_load_reg_4025_pp0_iter7_reg;
reg   [9:0] PixBufVal_val_V_31_load_reg_4025_pp0_iter8_reg;
reg   [9:0] PixBufVal_val_V_31_load_reg_4025_pp0_iter9_reg;
reg   [9:0] PixBufVal_val_V_31_load_reg_4025_pp0_iter10_reg;
reg   [9:0] PixBufVal_val_V_31_load_reg_4025_pp0_iter11_reg;
reg   [9:0] PixBufVal_val_V_31_load_reg_4025_pp0_iter12_reg;
reg   [9:0] PixBufVal_val_V_31_load_reg_4025_pp0_iter13_reg;
reg   [9:0] PixBufVal_val_V_31_load_reg_4025_pp0_iter14_reg;
reg   [9:0] PixBufVal_val_V_31_load_reg_4025_pp0_iter15_reg;
reg   [9:0] PixBufVal_val_V_31_load_reg_4025_pp0_iter16_reg;
reg   [9:0] p_0_0_03883_16818_load_reg_4030;
reg   [9:0] p_0_0_03883_16818_load_reg_4030_pp0_iter3_reg;
reg   [9:0] p_0_0_03883_16818_load_reg_4030_pp0_iter4_reg;
reg   [9:0] p_0_0_03883_16818_load_reg_4030_pp0_iter5_reg;
reg   [9:0] p_0_0_03883_16818_load_reg_4030_pp0_iter6_reg;
reg   [9:0] p_0_0_03883_16818_load_reg_4030_pp0_iter7_reg;
reg   [9:0] p_0_0_03883_16818_load_reg_4030_pp0_iter8_reg;
reg   [9:0] p_0_0_03883_16818_load_reg_4030_pp0_iter9_reg;
reg   [9:0] p_0_0_03883_16818_load_reg_4030_pp0_iter10_reg;
reg   [9:0] p_0_0_03883_16818_load_reg_4030_pp0_iter11_reg;
reg   [9:0] p_0_0_03883_16818_load_reg_4030_pp0_iter12_reg;
reg   [9:0] p_0_0_03883_16818_load_reg_4030_pp0_iter13_reg;
reg   [9:0] p_0_0_03883_16818_load_reg_4030_pp0_iter14_reg;
reg   [9:0] p_0_0_03883_16818_load_reg_4030_pp0_iter15_reg;
reg   [9:0] p_0_0_03883_16818_load_reg_4030_pp0_iter16_reg;
reg   [9:0] p_0_0_03883_1_16823_load_reg_4035;
reg   [9:0] p_0_0_03883_1_16823_load_reg_4035_pp0_iter3_reg;
reg   [9:0] p_0_0_03883_1_16823_load_reg_4035_pp0_iter4_reg;
reg   [9:0] p_0_0_03883_1_16823_load_reg_4035_pp0_iter5_reg;
reg   [9:0] p_0_0_03883_1_16823_load_reg_4035_pp0_iter6_reg;
reg   [9:0] p_0_0_03883_1_16823_load_reg_4035_pp0_iter7_reg;
reg   [9:0] p_0_0_03883_1_16823_load_reg_4035_pp0_iter8_reg;
reg   [9:0] p_0_0_03883_1_16823_load_reg_4035_pp0_iter9_reg;
reg   [9:0] p_0_0_03883_1_16823_load_reg_4035_pp0_iter10_reg;
reg   [9:0] p_0_0_03883_1_16823_load_reg_4035_pp0_iter11_reg;
reg   [9:0] p_0_0_03883_1_16823_load_reg_4035_pp0_iter12_reg;
reg   [9:0] p_0_0_03883_1_16823_load_reg_4035_pp0_iter13_reg;
reg   [9:0] p_0_0_03883_1_16823_load_reg_4035_pp0_iter14_reg;
reg   [9:0] p_0_0_03883_1_16823_load_reg_4035_pp0_iter15_reg;
reg   [9:0] p_0_0_03883_1_16823_load_reg_4035_pp0_iter16_reg;
reg   [9:0] PixBufVal_val_V_32_load_reg_4040;
reg   [9:0] PixBufVal_val_V_32_load_reg_4040_pp0_iter3_reg;
reg   [9:0] PixBufVal_val_V_32_load_reg_4040_pp0_iter4_reg;
reg   [9:0] PixBufVal_val_V_32_load_reg_4040_pp0_iter5_reg;
reg   [9:0] PixBufVal_val_V_32_load_reg_4040_pp0_iter6_reg;
reg   [9:0] PixBufVal_val_V_32_load_reg_4040_pp0_iter7_reg;
reg   [9:0] PixBufVal_val_V_32_load_reg_4040_pp0_iter8_reg;
reg   [9:0] PixBufVal_val_V_32_load_reg_4040_pp0_iter9_reg;
reg   [9:0] PixBufVal_val_V_32_load_reg_4040_pp0_iter10_reg;
reg   [9:0] PixBufVal_val_V_32_load_reg_4040_pp0_iter11_reg;
reg   [9:0] PixBufVal_val_V_32_load_reg_4040_pp0_iter12_reg;
reg   [9:0] PixBufVal_val_V_32_load_reg_4040_pp0_iter13_reg;
reg   [9:0] PixBufVal_val_V_32_load_reg_4040_pp0_iter14_reg;
reg   [9:0] PixBufVal_val_V_32_load_reg_4040_pp0_iter15_reg;
reg   [9:0] PixBufVal_val_V_32_load_reg_4040_pp0_iter16_reg;
reg   [9:0] p_0_0_03883_26829_load_reg_4045;
reg   [9:0] p_0_0_03883_26829_load_reg_4045_pp0_iter3_reg;
reg   [9:0] p_0_0_03883_26829_load_reg_4045_pp0_iter4_reg;
reg   [9:0] p_0_0_03883_26829_load_reg_4045_pp0_iter5_reg;
reg   [9:0] p_0_0_03883_26829_load_reg_4045_pp0_iter6_reg;
reg   [9:0] p_0_0_03883_26829_load_reg_4045_pp0_iter7_reg;
reg   [9:0] p_0_0_03883_26829_load_reg_4045_pp0_iter8_reg;
reg   [9:0] p_0_0_03883_26829_load_reg_4045_pp0_iter9_reg;
reg   [9:0] p_0_0_03883_26829_load_reg_4045_pp0_iter10_reg;
reg   [9:0] p_0_0_03883_26829_load_reg_4045_pp0_iter11_reg;
reg   [9:0] p_0_0_03883_26829_load_reg_4045_pp0_iter12_reg;
reg   [9:0] p_0_0_03883_26829_load_reg_4045_pp0_iter13_reg;
reg   [9:0] p_0_0_03883_26829_load_reg_4045_pp0_iter14_reg;
reg   [9:0] p_0_0_03883_26829_load_reg_4045_pp0_iter15_reg;
reg   [9:0] p_0_0_03883_26829_load_reg_4045_pp0_iter16_reg;
reg   [9:0] g_3_load_reg_4050;
reg   [9:0] g_3_load_reg_4050_pp0_iter3_reg;
reg   [9:0] g_3_load_reg_4050_pp0_iter4_reg;
reg   [9:0] g_3_load_reg_4050_pp0_iter5_reg;
reg   [9:0] g_3_load_reg_4050_pp0_iter6_reg;
reg   [9:0] g_3_load_reg_4050_pp0_iter7_reg;
reg   [9:0] g_3_load_reg_4050_pp0_iter8_reg;
reg   [9:0] g_3_load_reg_4050_pp0_iter9_reg;
reg   [9:0] g_3_load_reg_4050_pp0_iter10_reg;
reg   [9:0] g_3_load_reg_4050_pp0_iter11_reg;
reg   [9:0] g_3_load_reg_4050_pp0_iter12_reg;
reg   [9:0] g_3_load_reg_4050_pp0_iter13_reg;
reg   [9:0] g_3_load_reg_4050_pp0_iter14_reg;
reg   [9:0] g_3_load_reg_4050_pp0_iter15_reg;
reg   [9:0] g_3_load_reg_4050_pp0_iter16_reg;
reg   [9:0] PixBufVal_val_V_33_load_reg_4055;
reg   [9:0] PixBufVal_val_V_33_load_reg_4055_pp0_iter3_reg;
reg   [9:0] PixBufVal_val_V_33_load_reg_4055_pp0_iter4_reg;
reg   [9:0] PixBufVal_val_V_33_load_reg_4055_pp0_iter5_reg;
reg   [9:0] PixBufVal_val_V_33_load_reg_4055_pp0_iter6_reg;
reg   [9:0] PixBufVal_val_V_33_load_reg_4055_pp0_iter7_reg;
reg   [9:0] PixBufVal_val_V_33_load_reg_4055_pp0_iter8_reg;
reg   [9:0] PixBufVal_val_V_33_load_reg_4055_pp0_iter9_reg;
reg   [9:0] PixBufVal_val_V_33_load_reg_4055_pp0_iter10_reg;
reg   [9:0] PixBufVal_val_V_33_load_reg_4055_pp0_iter11_reg;
reg   [9:0] PixBufVal_val_V_33_load_reg_4055_pp0_iter12_reg;
reg   [9:0] PixBufVal_val_V_33_load_reg_4055_pp0_iter13_reg;
reg   [9:0] PixBufVal_val_V_33_load_reg_4055_pp0_iter14_reg;
reg   [9:0] PixBufVal_val_V_33_load_reg_4055_pp0_iter15_reg;
reg   [9:0] PixBufVal_val_V_33_load_reg_4055_pp0_iter16_reg;
reg   [9:0] p_0_0_03883_36840_load_reg_4060;
reg   [9:0] p_0_0_03883_36840_load_reg_4060_pp0_iter3_reg;
reg   [9:0] p_0_0_03883_36840_load_reg_4060_pp0_iter4_reg;
reg   [9:0] p_0_0_03883_36840_load_reg_4060_pp0_iter5_reg;
reg   [9:0] p_0_0_03883_36840_load_reg_4060_pp0_iter6_reg;
reg   [9:0] p_0_0_03883_36840_load_reg_4060_pp0_iter7_reg;
reg   [9:0] p_0_0_03883_36840_load_reg_4060_pp0_iter8_reg;
reg   [9:0] p_0_0_03883_36840_load_reg_4060_pp0_iter9_reg;
reg   [9:0] p_0_0_03883_36840_load_reg_4060_pp0_iter10_reg;
reg   [9:0] p_0_0_03883_36840_load_reg_4060_pp0_iter11_reg;
reg   [9:0] p_0_0_03883_36840_load_reg_4060_pp0_iter12_reg;
reg   [9:0] p_0_0_03883_36840_load_reg_4060_pp0_iter13_reg;
reg   [9:0] p_0_0_03883_36840_load_reg_4060_pp0_iter14_reg;
reg   [9:0] p_0_0_03883_36840_load_reg_4060_pp0_iter15_reg;
reg   [9:0] p_0_0_03883_36840_load_reg_4060_pp0_iter16_reg;
reg   [9:0] p_0_0_03883_3_16845_load_reg_4065;
reg   [9:0] p_0_0_03883_3_16845_load_reg_4065_pp0_iter3_reg;
reg   [9:0] p_0_0_03883_3_16845_load_reg_4065_pp0_iter4_reg;
reg   [9:0] p_0_0_03883_3_16845_load_reg_4065_pp0_iter5_reg;
reg   [9:0] p_0_0_03883_3_16845_load_reg_4065_pp0_iter6_reg;
reg   [9:0] p_0_0_03883_3_16845_load_reg_4065_pp0_iter7_reg;
reg   [9:0] p_0_0_03883_3_16845_load_reg_4065_pp0_iter8_reg;
reg   [9:0] p_0_0_03883_3_16845_load_reg_4065_pp0_iter9_reg;
reg   [9:0] p_0_0_03883_3_16845_load_reg_4065_pp0_iter10_reg;
reg   [9:0] p_0_0_03883_3_16845_load_reg_4065_pp0_iter11_reg;
reg   [9:0] p_0_0_03883_3_16845_load_reg_4065_pp0_iter12_reg;
reg   [9:0] p_0_0_03883_3_16845_load_reg_4065_pp0_iter13_reg;
reg   [9:0] p_0_0_03883_3_16845_load_reg_4065_pp0_iter14_reg;
reg   [9:0] p_0_0_03883_3_16845_load_reg_4065_pp0_iter15_reg;
reg   [9:0] p_0_0_03883_3_16845_load_reg_4065_pp0_iter16_reg;
reg   [9:0] PixBufVal_val_V_34_load_reg_4070;
reg   [9:0] PixBufVal_val_V_34_load_reg_4070_pp0_iter3_reg;
reg   [9:0] PixBufVal_val_V_34_load_reg_4070_pp0_iter4_reg;
reg   [9:0] PixBufVal_val_V_34_load_reg_4070_pp0_iter5_reg;
reg   [9:0] PixBufVal_val_V_34_load_reg_4070_pp0_iter6_reg;
reg   [9:0] PixBufVal_val_V_34_load_reg_4070_pp0_iter7_reg;
reg   [9:0] PixBufVal_val_V_34_load_reg_4070_pp0_iter8_reg;
reg   [9:0] PixBufVal_val_V_34_load_reg_4070_pp0_iter9_reg;
reg   [9:0] PixBufVal_val_V_34_load_reg_4070_pp0_iter10_reg;
reg   [9:0] PixBufVal_val_V_34_load_reg_4070_pp0_iter11_reg;
reg   [9:0] PixBufVal_val_V_34_load_reg_4070_pp0_iter12_reg;
reg   [9:0] PixBufVal_val_V_34_load_reg_4070_pp0_iter13_reg;
reg   [9:0] PixBufVal_val_V_34_load_reg_4070_pp0_iter14_reg;
reg   [9:0] PixBufVal_val_V_34_load_reg_4070_pp0_iter15_reg;
reg   [9:0] PixBufVal_val_V_34_load_reg_4070_pp0_iter16_reg;
reg   [9:0] p_0_0_03883_46851_load_reg_4075;
reg   [9:0] p_0_0_03883_46851_load_reg_4075_pp0_iter3_reg;
reg   [9:0] p_0_0_03883_46851_load_reg_4075_pp0_iter4_reg;
reg   [9:0] p_0_0_03883_46851_load_reg_4075_pp0_iter5_reg;
reg   [9:0] p_0_0_03883_46851_load_reg_4075_pp0_iter6_reg;
reg   [9:0] p_0_0_03883_46851_load_reg_4075_pp0_iter7_reg;
reg   [9:0] p_0_0_03883_46851_load_reg_4075_pp0_iter8_reg;
reg   [9:0] p_0_0_03883_46851_load_reg_4075_pp0_iter9_reg;
reg   [9:0] p_0_0_03883_46851_load_reg_4075_pp0_iter10_reg;
reg   [9:0] p_0_0_03883_46851_load_reg_4075_pp0_iter11_reg;
reg   [9:0] p_0_0_03883_46851_load_reg_4075_pp0_iter12_reg;
reg   [9:0] p_0_0_03883_46851_load_reg_4075_pp0_iter13_reg;
reg   [9:0] p_0_0_03883_46851_load_reg_4075_pp0_iter14_reg;
reg   [9:0] p_0_0_03883_46851_load_reg_4075_pp0_iter15_reg;
reg   [9:0] p_0_0_03883_46851_load_reg_4075_pp0_iter16_reg;
reg   [9:0] p_0_0_03883_4_16856_load_reg_4080;
reg   [9:0] p_0_0_03883_4_16856_load_reg_4080_pp0_iter3_reg;
reg   [9:0] p_0_0_03883_4_16856_load_reg_4080_pp0_iter4_reg;
reg   [9:0] p_0_0_03883_4_16856_load_reg_4080_pp0_iter5_reg;
reg   [9:0] p_0_0_03883_4_16856_load_reg_4080_pp0_iter6_reg;
reg   [9:0] p_0_0_03883_4_16856_load_reg_4080_pp0_iter7_reg;
reg   [9:0] p_0_0_03883_4_16856_load_reg_4080_pp0_iter8_reg;
reg   [9:0] p_0_0_03883_4_16856_load_reg_4080_pp0_iter9_reg;
reg   [9:0] p_0_0_03883_4_16856_load_reg_4080_pp0_iter10_reg;
reg   [9:0] p_0_0_03883_4_16856_load_reg_4080_pp0_iter11_reg;
reg   [9:0] p_0_0_03883_4_16856_load_reg_4080_pp0_iter12_reg;
reg   [9:0] p_0_0_03883_4_16856_load_reg_4080_pp0_iter13_reg;
reg   [9:0] p_0_0_03883_4_16856_load_reg_4080_pp0_iter14_reg;
reg   [9:0] p_0_0_03883_4_16856_load_reg_4080_pp0_iter15_reg;
reg   [9:0] p_0_0_03883_4_16856_load_reg_4080_pp0_iter16_reg;
reg   [9:0] PixBufVal_val_V_35_load_reg_4085;
reg   [9:0] PixBufVal_val_V_35_load_reg_4085_pp0_iter3_reg;
reg   [9:0] PixBufVal_val_V_35_load_reg_4085_pp0_iter4_reg;
reg   [9:0] PixBufVal_val_V_35_load_reg_4085_pp0_iter5_reg;
reg   [9:0] PixBufVal_val_V_35_load_reg_4085_pp0_iter6_reg;
reg   [9:0] PixBufVal_val_V_35_load_reg_4085_pp0_iter7_reg;
reg   [9:0] PixBufVal_val_V_35_load_reg_4085_pp0_iter8_reg;
reg   [9:0] PixBufVal_val_V_35_load_reg_4085_pp0_iter9_reg;
reg   [9:0] PixBufVal_val_V_35_load_reg_4085_pp0_iter10_reg;
reg   [9:0] PixBufVal_val_V_35_load_reg_4085_pp0_iter11_reg;
reg   [9:0] PixBufVal_val_V_35_load_reg_4085_pp0_iter12_reg;
reg   [9:0] PixBufVal_val_V_35_load_reg_4085_pp0_iter13_reg;
reg   [9:0] PixBufVal_val_V_35_load_reg_4085_pp0_iter14_reg;
reg   [9:0] PixBufVal_val_V_35_load_reg_4085_pp0_iter15_reg;
reg   [9:0] PixBufVal_val_V_35_load_reg_4085_pp0_iter16_reg;
wire   [10:0] zext_ln405_1_fu_1311_p1;
reg   [10:0] zext_ln405_1_reg_4090;
wire   [10:0] zext_ln405_3_fu_1319_p1;
reg   [10:0] zext_ln405_3_reg_4095;
wire   [11:0] K_V_12_fu_1369_p2;
reg   [11:0] K_V_12_reg_4103;
wire   [10:0] zext_ln407_1_fu_1387_p1;
reg   [10:0] zext_ln407_1_reg_4108;
wire   [11:0] K_V_3_fu_1429_p2;
reg   [11:0] K_V_3_reg_4113;
wire   [10:0] zext_ln410_2_fu_1483_p1;
reg   [10:0] zext_ln410_2_reg_4118;
wire   [11:0] K_V_15_fu_1497_p2;
reg   [11:0] K_V_15_reg_4123;
wire   [11:0] K_V_16_fu_1553_p2;
reg   [11:0] K_V_16_reg_4128;
wire   [10:0] zext_ln413_2_fu_1575_p1;
reg   [10:0] zext_ln413_2_reg_4133;
wire   [11:0] K_V_9_fu_1613_p2;
reg   [11:0] K_V_9_reg_4138;
wire   [11:0] K_V_19_fu_1665_p2;
reg   [11:0] K_V_19_reg_4143;
wire  signed [12:0] sext_ln420_fu_1671_p1;
reg  signed [12:0] sext_ln420_reg_4148;
reg  signed [12:0] sext_ln420_reg_4148_pp0_iter3_reg;
wire  signed [12:0] sext_ln420_1_fu_1675_p1;
reg  signed [12:0] sext_ln420_1_reg_4154;
reg  signed [12:0] sext_ln420_1_reg_4154_pp0_iter3_reg;
wire  signed [12:0] sext_ln420_2_fu_1679_p1;
reg  signed [12:0] sext_ln420_2_reg_4159;
reg  signed [12:0] sext_ln420_2_reg_4159_pp0_iter3_reg;
wire  signed [12:0] sext_ln420_3_fu_1683_p1;
reg  signed [12:0] sext_ln420_3_reg_4164;
reg  signed [12:0] sext_ln420_3_reg_4164_pp0_iter3_reg;
wire   [12:0] add_ln420_fu_1687_p2;
reg   [12:0] add_ln420_reg_4170;
wire   [12:0] add_ln420_1_fu_1693_p2;
reg   [12:0] add_ln420_1_reg_4175;
wire  signed [12:0] sext_ln423_fu_1699_p1;
reg  signed [12:0] sext_ln423_reg_4180;
reg  signed [12:0] sext_ln423_reg_4180_pp0_iter3_reg;
wire  signed [12:0] sext_ln423_1_fu_1703_p1;
reg  signed [12:0] sext_ln423_1_reg_4185;
reg  signed [12:0] sext_ln423_1_reg_4185_pp0_iter3_reg;
wire   [12:0] add_ln423_fu_1707_p2;
reg   [12:0] add_ln423_reg_4190;
wire   [12:0] add_ln423_1_fu_1713_p2;
reg   [12:0] add_ln423_1_reg_4195;
wire  signed [13:0] ave_V_fu_1800_p2;
reg  signed [13:0] ave_V_reg_4200;
reg  signed [13:0] ave_V_reg_4200_pp0_iter4_reg;
reg  signed [13:0] ave_V_reg_4200_pp0_iter5_reg;
reg  signed [13:0] ave_V_reg_4200_pp0_iter6_reg;
reg  signed [13:0] ave_V_reg_4200_pp0_iter7_reg;
reg  signed [13:0] ave_V_reg_4200_pp0_iter8_reg;
reg  signed [13:0] ave_V_reg_4200_pp0_iter9_reg;
reg  signed [13:0] ave_V_reg_4200_pp0_iter10_reg;
reg  signed [13:0] ave_V_reg_4200_pp0_iter11_reg;
reg  signed [13:0] ave_V_reg_4200_pp0_iter12_reg;
wire  signed [12:0] sext_ln421_fu_1806_p1;
reg  signed [12:0] sext_ln421_reg_4205;
wire  signed [12:0] sext_ln421_1_fu_1809_p1;
reg  signed [12:0] sext_ln421_1_reg_4210;
wire  signed [12:0] sext_ln421_2_fu_1812_p1;
reg  signed [12:0] sext_ln421_2_reg_4216;
wire  signed [12:0] sext_ln421_3_fu_1815_p1;
reg  signed [12:0] sext_ln421_3_reg_4222;
wire  signed [13:0] ave_V_1_fu_1838_p2;
reg  signed [13:0] ave_V_1_reg_4227;
reg  signed [13:0] ave_V_1_reg_4227_pp0_iter4_reg;
reg  signed [13:0] ave_V_1_reg_4227_pp0_iter5_reg;
reg  signed [13:0] ave_V_1_reg_4227_pp0_iter6_reg;
reg  signed [13:0] ave_V_1_reg_4227_pp0_iter7_reg;
reg  signed [13:0] ave_V_1_reg_4227_pp0_iter8_reg;
reg  signed [13:0] ave_V_1_reg_4227_pp0_iter9_reg;
reg  signed [13:0] ave_V_1_reg_4227_pp0_iter10_reg;
reg  signed [13:0] ave_V_1_reg_4227_pp0_iter11_reg;
wire  signed [12:0] sext_ln422_fu_1844_p1;
reg  signed [12:0] sext_ln422_reg_4232;
wire  signed [12:0] sext_ln422_1_fu_1847_p1;
reg  signed [12:0] sext_ln422_1_reg_4237;
wire  signed [13:0] ave_V_2_fu_1860_p2;
reg  signed [13:0] ave_V_2_reg_4242;
reg  signed [13:0] ave_V_2_reg_4242_pp0_iter4_reg;
reg  signed [13:0] ave_V_2_reg_4242_pp0_iter5_reg;
reg  signed [13:0] ave_V_2_reg_4242_pp0_iter6_reg;
reg  signed [13:0] ave_V_2_reg_4242_pp0_iter7_reg;
reg  signed [13:0] ave_V_2_reg_4242_pp0_iter8_reg;
reg  signed [13:0] ave_V_2_reg_4242_pp0_iter9_reg;
reg  signed [13:0] ave_V_2_reg_4242_pp0_iter10_reg;
reg  signed [13:0] ave_V_2_reg_4242_pp0_iter11_reg;
wire  signed [13:0] ave_V_3_fu_1872_p2;
reg  signed [13:0] ave_V_3_reg_4247;
reg  signed [13:0] ave_V_3_reg_4247_pp0_iter4_reg;
reg  signed [13:0] ave_V_3_reg_4247_pp0_iter5_reg;
reg  signed [13:0] ave_V_3_reg_4247_pp0_iter6_reg;
reg  signed [13:0] ave_V_3_reg_4247_pp0_iter7_reg;
reg  signed [13:0] ave_V_3_reg_4247_pp0_iter8_reg;
reg  signed [13:0] ave_V_3_reg_4247_pp0_iter9_reg;
reg  signed [13:0] ave_V_3_reg_4247_pp0_iter10_reg;
reg  signed [13:0] ave_V_3_reg_4247_pp0_iter11_reg;
reg  signed [13:0] ave_V_3_reg_4247_pp0_iter12_reg;
wire   [12:0] mean_V_fu_1926_p3;
reg   [12:0] mean_V_reg_4252;
reg   [0:0] tmp_26_reg_4260;
reg   [11:0] trunc_ln1513_2_reg_4265;
reg   [11:0] trunc_ln1513_3_reg_4270;
reg   [0:0] tmp_27_reg_4275;
reg   [11:0] trunc_ln1513_4_reg_4280;
reg   [11:0] trunc_ln1513_5_reg_4285;
wire   [12:0] mean_V_3_fu_2050_p3;
reg   [12:0] mean_V_3_reg_4290;
wire   [11:0] add_ln438_fu_2118_p2;
reg   [11:0] add_ln438_reg_4298;
reg   [11:0] add_ln438_reg_4298_pp0_iter4_reg;
wire   [11:0] add_ln439_fu_2184_p2;
reg   [11:0] add_ln439_reg_4305;
reg   [11:0] add_ln439_reg_4305_pp0_iter4_reg;
wire  signed [13:0] add_ln431_fu_2348_p2;
reg  signed [13:0] add_ln431_reg_4312;
reg  signed [13:0] add_ln431_reg_4312_pp0_iter5_reg;
wire  signed [13:0] add_ln431_1_fu_2354_p2;
reg  signed [13:0] add_ln431_1_reg_4318;
reg  signed [13:0] add_ln431_1_reg_4318_pp0_iter5_reg;
wire   [12:0] ret_V_69_fu_2360_p2;
reg   [12:0] ret_V_69_reg_4324;
wire   [12:0] sub_ln61_12_fu_2365_p2;
reg   [12:0] sub_ln61_12_reg_4330;
wire   [12:0] ret_V_70_fu_2371_p2;
reg   [12:0] ret_V_70_reg_4335;
wire   [12:0] sub_ln61_13_fu_2376_p2;
reg   [12:0] sub_ln61_13_reg_4341;
wire   [12:0] ret_V_71_fu_2382_p2;
reg   [12:0] ret_V_71_reg_4346;
wire   [12:0] sub_ln61_14_fu_2387_p2;
reg   [12:0] sub_ln61_14_reg_4352;
wire   [12:0] ret_V_72_fu_2393_p2;
reg   [12:0] ret_V_72_reg_4357;
wire   [12:0] sub_ln61_15_fu_2398_p2;
reg   [12:0] sub_ln61_15_reg_4363;
wire   [12:0] ret_V_73_fu_2404_p2;
reg   [12:0] ret_V_73_reg_4368;
wire   [12:0] sub_ln61_16_fu_2409_p2;
reg   [12:0] sub_ln61_16_reg_4374;
wire   [12:0] ret_V_74_fu_2415_p2;
reg   [12:0] ret_V_74_reg_4379;
wire   [12:0] sub_ln61_17_fu_2420_p2;
reg   [12:0] sub_ln61_17_reg_4385;
wire   [12:0] ret_V_75_fu_2426_p2;
reg   [12:0] ret_V_75_reg_4390;
wire   [12:0] sub_ln61_18_fu_2431_p2;
reg   [12:0] sub_ln61_18_reg_4396;
wire   [12:0] ret_V_76_fu_2437_p2;
reg   [12:0] ret_V_76_reg_4401;
wire   [12:0] sub_ln61_19_fu_2442_p2;
reg   [12:0] sub_ln61_19_reg_4407;
wire  signed [13:0] add_ln434_fu_2568_p2;
reg  signed [13:0] add_ln434_reg_4412;
reg  signed [13:0] add_ln434_reg_4412_pp0_iter5_reg;
wire  signed [13:0] add_ln434_1_fu_2574_p2;
reg  signed [13:0] add_ln434_1_reg_4418;
reg  signed [13:0] add_ln434_1_reg_4418_pp0_iter5_reg;
wire   [13:0] add_ln431_3_fu_2580_p2;
reg   [13:0] add_ln431_3_reg_4424;
reg   [12:0] trunc_ln431_1_reg_4429;
wire  signed [13:0] add_ln432_fu_2668_p2;
reg  signed [13:0] add_ln432_reg_4434;
wire  signed [13:0] add_ln432_1_fu_2674_p2;
reg  signed [13:0] add_ln432_1_reg_4439;
wire   [13:0] add_ln432_3_fu_2680_p2;
reg   [13:0] add_ln432_3_reg_4444;
reg   [12:0] trunc_ln432_1_reg_4449;
wire  signed [13:0] add_ln433_fu_2770_p2;
reg  signed [13:0] add_ln433_reg_4454;
wire  signed [13:0] add_ln433_1_fu_2776_p2;
reg  signed [13:0] add_ln433_1_reg_4459;
wire   [13:0] add_ln433_3_fu_2782_p2;
reg   [13:0] add_ln433_3_reg_4464;
reg   [12:0] trunc_ln433_1_reg_4469;
wire   [13:0] add_ln434_3_fu_2804_p2;
reg   [13:0] add_ln434_3_reg_4474;
reg   [12:0] trunc_ln434_1_reg_4479;
wire   [11:0] add_ln1495_fu_2930_p2;
reg   [11:0] add_ln1495_reg_4484;
wire   [11:0] add_ln1495_8_fu_2936_p2;
reg   [11:0] add_ln1495_8_reg_4489;
reg   [8:0] w_8_reg_4514;
reg   [8:0] w_8_reg_4514_pp0_iter8_reg;
wire   [7:0] w_3_fu_3210_p4;
reg   [7:0] w_3_reg_4520;
reg   [7:0] w_3_reg_4520_pp0_iter8_reg;
wire   [7:0] w_5_fu_3224_p4;
reg   [7:0] w_5_reg_4525;
reg   [7:0] w_5_reg_4525_pp0_iter8_reg;
reg   [8:0] w_7_reg_4530;
reg   [8:0] w_7_reg_4530_pp0_iter8_reg;
wire   [8:0] add_ln450_fu_3248_p2;
reg   [8:0] add_ln450_reg_4536;
reg   [9:0] lshr_ln_reg_4584;
reg   [9:0] lshr_ln456_3_reg_4599;
wire   [25:0] add_ln459_2_fu_3370_p2;
reg   [25:0] add_ln459_2_reg_4634;
reg   [12:0] trunc_ln459_1_reg_4640;
wire   [15:0] g_4_fu_3451_p3;
reg   [15:0] g_4_reg_4645;
reg   [0:0] tmp_56_reg_4650;
wire   [0:0] icmp_ln465_fu_3476_p2;
reg   [0:0] icmp_ln465_reg_4656;
reg   [9:0] ap_phi_mux_p_0_0_03875_46989_ph_phi_fu_645_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_p_0_0_03875_46989_ph_reg_642;
reg   [9:0] ap_phi_mux_p_0_0_03883_4_26860_phi_fu_657_p4;
wire   [9:0] select_ln342_16_fu_1232_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_03883_4_26860_reg_654;
reg   [9:0] ap_phi_mux_p_0_0_03883_4_16857_phi_fu_666_p4;
wire   [9:0] select_ln342_17_fu_1239_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_03883_4_16857_reg_663;
reg   [9:0] ap_phi_mux_p_0_0_03883_468516854_phi_fu_675_p4;
wire   [9:0] select_ln342_18_fu_1247_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_03883_468516854_reg_672;
reg   [9:0] ap_phi_mux_p_0_0_03883_46852_phi_fu_684_p4;
wire   [9:0] select_ln342_19_fu_1255_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_03883_46852_reg_681;
reg   [9:0] ap_phi_mux_p_0_0_03883_3_26849_phi_fu_693_p4;
wire   [9:0] select_ln342_8_fu_1178_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_03883_3_26849_reg_690;
reg   [9:0] ap_phi_mux_p_0_0_03883_3_16846_phi_fu_702_p4;
wire   [9:0] select_ln342_9_fu_1184_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_03883_3_16846_reg_699;
reg   [9:0] ap_phi_mux_p_0_0_03883_368406843_phi_fu_711_p4;
wire   [9:0] select_ln342_10_fu_1191_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_03883_368406843_reg_708;
reg   [9:0] ap_phi_mux_p_0_0_03883_36841_phi_fu_720_p4;
wire   [9:0] select_ln342_11_fu_1198_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_03883_36841_reg_717;
reg   [9:0] ap_phi_mux_p_0_0_03883_2_26838_phi_fu_729_p4;
wire   [9:0] select_ln342_12_fu_1205_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_03883_2_26838_reg_726;
reg   [9:0] ap_phi_mux_g_1_phi_fu_738_p4;
wire   [9:0] select_ln342_13_fu_1211_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_g_1_reg_735;
reg   [9:0] ap_phi_mux_p_0_0_03883_268296832_phi_fu_748_p4;
wire   [9:0] select_ln342_14_fu_1218_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_03883_268296832_reg_745;
reg   [9:0] ap_phi_mux_p_0_0_03883_26830_phi_fu_757_p4;
wire   [9:0] select_ln342_15_fu_1225_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_03883_26830_reg_754;
reg   [9:0] ap_phi_mux_p_0_0_03883_1_26827_phi_fu_766_p4;
wire   [9:0] select_ln342_fu_1124_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_03883_1_26827_reg_763;
reg   [9:0] ap_phi_mux_p_0_0_03883_1_16824_phi_fu_775_p4;
wire   [9:0] select_ln342_1_fu_1130_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_03883_1_16824_reg_772;
reg   [9:0] ap_phi_mux_p_0_0_03883_168186821_phi_fu_784_p4;
wire   [9:0] select_ln342_2_fu_1137_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_03883_168186821_reg_781;
reg   [9:0] ap_phi_mux_p_0_0_03883_16819_phi_fu_793_p4;
wire   [9:0] select_ln342_3_fu_1144_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_03883_16819_reg_790;
reg   [9:0] ap_phi_mux_p_0_0_03883_267446816_phi_fu_802_p4;
wire   [9:0] select_ln342_4_fu_1151_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_03883_267446816_reg_799;
reg   [9:0] ap_phi_mux_p_0_0_03883_167406813_phi_fu_811_p4;
wire   [9:0] select_ln342_5_fu_1157_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_03883_167406813_reg_808;
reg   [9:0] ap_phi_mux_p_0_0_0388368076810_phi_fu_820_p4;
wire   [9:0] select_ln342_6_fu_1164_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_0388368076810_reg_817;
reg   [9:0] ap_phi_mux_p_0_0_038836808_phi_fu_829_p4;
wire   [9:0] select_ln342_7_fu_1171_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_038836808_reg_826;
wire   [63:0] zext_ln273_fu_959_p1;
wire   [63:0] zext_ln448_fu_3129_p1;
wire   [63:0] zext_ln448_1_fu_3153_p1;
wire   [63:0] zext_ln448_2_fu_3174_p1;
wire   [63:0] zext_ln448_3_fu_3195_p1;
wire   [63:0] zext_ln452_fu_3279_p1;
reg   [16:0] x_fu_246;
wire   [16:0] x_11_fu_953_p2;
wire    ap_loop_init;
reg   [16:0] ap_sig_allocacmp_z;
reg   [9:0] PixBufVal_val_V_26_fu_250;
reg   [9:0] PixBufVal_val_V_27_fu_254;
reg   [9:0] PixBufVal_val_V_28_fu_258;
reg   [9:0] PixBufVal_val_V_29_fu_262;
reg   [9:0] PixBufVal_val_V_30_fu_266;
reg   [9:0] p_0_0_038836807_fu_270;
reg   [9:0] p_0_0_03883_167406812_fu_274;
reg   [9:0] PixBufVal_val_V_31_fu_278;
reg   [9:0] p_0_0_03883_16818_fu_282;
reg   [9:0] p_0_0_03883_1_16823_fu_286;
reg   [9:0] PixBufVal_val_V_32_fu_290;
reg   [9:0] p_0_0_03883_26829_fu_294;
reg   [9:0] g_3_fu_298;
reg   [9:0] PixBufVal_val_V_33_fu_302;
reg   [9:0] p_0_0_03883_36840_fu_306;
reg   [9:0] p_0_0_03883_3_16845_fu_310;
reg   [9:0] PixBufVal_val_V_34_fu_314;
reg   [9:0] p_0_0_03883_46851_fu_318;
reg   [9:0] p_0_0_03883_4_16856_fu_322;
reg   [9:0] PixBufVal_val_V_35_fu_326;
wire    ap_block_pp0_stage0_01001;
wire   [16:0] zext_ln238_cast_fu_835_p1;
wire   [0:0] trunc_ln281_fu_967_p1;
wire   [0:0] xor_ln394_fu_989_p2;
wire   [14:0] zext_ln394_fu_995_p1;
wire   [16:0] out_x_fu_971_p2;
wire   [16:0] or_ln540_fu_1005_p2;
wire   [10:0] shl_ln_fu_1299_p3;
wire   [11:0] zext_ln405_fu_1307_p1;
wire   [11:0] zext_ln405_4_fu_1323_p1;
wire   [11:0] sub_ln405_fu_1327_p2;
wire   [11:0] zext_ln405_2_fu_1315_p1;
wire   [10:0] shl_ln1_fu_1339_p3;
wire   [10:0] zext_ln406_2_fu_1355_p1;
wire   [10:0] add_ln406_fu_1359_p2;
wire   [11:0] zext_ln406_fu_1347_p1;
wire   [11:0] zext_ln406_3_fu_1365_p1;
wire   [10:0] shl_ln2_fu_1375_p3;
wire   [11:0] zext_ln407_fu_1383_p1;
wire   [11:0] zext_ln407_2_fu_1391_p1;
wire   [11:0] sub_ln407_fu_1395_p2;
wire   [11:0] zext_ln406_1_fu_1351_p1;
wire   [10:0] shl_ln3_fu_1407_p3;
wire   [10:0] add_ln408_fu_1419_p2;
wire   [11:0] zext_ln408_fu_1415_p1;
wire   [11:0] zext_ln408_1_fu_1425_p1;
wire   [10:0] shl_ln4_fu_1435_p3;
wire   [11:0] zext_ln409_fu_1443_p1;
wire   [11:0] zext_ln409_2_fu_1451_p1;
wire   [11:0] sub_ln409_fu_1455_p2;
wire   [10:0] shl_ln5_fu_1467_p3;
wire   [10:0] zext_ln409_1_fu_1447_p1;
wire   [10:0] add_ln410_fu_1487_p2;
wire   [11:0] zext_ln410_fu_1475_p1;
wire   [11:0] zext_ln410_3_fu_1493_p1;
wire   [10:0] shl_ln6_fu_1503_p3;
wire   [11:0] zext_ln411_fu_1511_p1;
wire   [11:0] zext_ln410_1_fu_1479_p1;
wire   [11:0] sub_ln411_fu_1515_p2;
wire   [10:0] shl_ln7_fu_1527_p3;
wire   [11:0] zext_ln412_fu_1535_p1;
wire   [11:0] zext_ln412_2_fu_1543_p1;
wire   [11:0] sub_ln412_fu_1547_p2;
wire   [10:0] shl_ln8_fu_1559_p3;
wire   [10:0] zext_ln412_1_fu_1539_p1;
wire   [10:0] add_ln413_fu_1579_p2;
wire   [11:0] zext_ln413_fu_1567_p1;
wire   [11:0] zext_ln413_3_fu_1585_p1;
wire   [10:0] shl_ln9_fu_1595_p3;
wire   [11:0] zext_ln414_fu_1603_p1;
wire   [11:0] zext_ln413_1_fu_1571_p1;
wire   [11:0] sub_ln414_fu_1607_p2;
wire   [10:0] shl_ln10_fu_1619_p3;
wire   [11:0] zext_ln415_fu_1627_p1;
wire   [11:0] zext_ln415_1_fu_1631_p1;
wire   [11:0] sub_ln415_fu_1635_p2;
wire   [10:0] shl_ln11_fu_1647_p3;
wire   [11:0] zext_ln416_fu_1655_p1;
wire   [11:0] sub_ln416_fu_1659_p2;
wire   [11:0] K_V_fu_1333_p2;
wire   [11:0] K_V_13_fu_1401_p2;
wire   [11:0] K_V_14_fu_1461_p2;
wire   [11:0] K_V_6_fu_1521_p2;
wire   [11:0] K_V_17_fu_1589_p2;
wire   [11:0] K_V_18_fu_1641_p2;
wire  signed [13:0] sext_ln420_5_fu_1797_p1;
wire  signed [13:0] sext_ln420_4_fu_1794_p1;
wire   [12:0] add_ln421_fu_1818_p2;
wire   [12:0] add_ln421_1_fu_1828_p2;
wire  signed [13:0] sext_ln421_5_fu_1834_p1;
wire  signed [13:0] sext_ln421_4_fu_1824_p1;
wire   [12:0] add_ln422_fu_1850_p2;
wire  signed [13:0] sext_ln422_2_fu_1856_p1;
wire  signed [13:0] sext_ln423_3_fu_1869_p1;
wire  signed [13:0] sext_ln423_2_fu_1866_p1;
wire   [13:0] sub_ln1513_fu_1886_p2;
wire   [11:0] trunc_ln1513_s_fu_1892_p4;
wire   [11:0] trunc_ln1513_1_fu_1906_p4;
wire  signed [12:0] sext_ln1513_8_fu_1902_p1;
wire   [0:0] tmp_fu_1878_p3;
wire   [12:0] sub_ln1513_9_fu_1920_p2;
wire  signed [12:0] sext_ln1513_10_fu_1916_p1;
wire   [13:0] sub_ln1513_10_fu_1942_p2;
wire   [13:0] sub_ln1513_12_fu_1976_p2;
wire   [13:0] sub_ln1513_14_fu_2010_p2;
wire   [11:0] trunc_ln1513_6_fu_2016_p4;
wire   [11:0] trunc_ln1513_7_fu_2030_p4;
wire  signed [12:0] sext_ln1513_17_fu_2026_p1;
wire   [0:0] tmp_28_fu_2002_p3;
wire   [12:0] sub_ln1513_15_fu_2044_p2;
wire  signed [12:0] sext_ln1513_18_fu_2040_p1;
wire   [10:0] ret_V_81_fu_2058_p2;
wire   [0:0] tmp_49_fu_2068_p3;
wire   [10:0] sub_ln61_24_fu_2062_p2;
wire   [10:0] select_ln61_16_fu_2076_p3;
wire   [10:0] ret_V_82_fu_2088_p2;
wire   [0:0] tmp_50_fu_2098_p3;
wire   [10:0] sub_ln61_25_fu_2092_p2;
wire   [10:0] select_ln61_17_fu_2106_p3;
wire  signed [11:0] sext_ln1496_6_fu_2084_p1;
wire  signed [11:0] sext_ln438_fu_2114_p1;
wire   [10:0] ret_V_83_fu_2124_p2;
wire   [0:0] tmp_52_fu_2134_p3;
wire   [10:0] sub_ln61_26_fu_2128_p2;
wire   [10:0] select_ln61_18_fu_2142_p3;
wire   [10:0] ret_V_84_fu_2154_p2;
wire   [0:0] tmp_53_fu_2164_p3;
wire   [10:0] sub_ln61_27_fu_2158_p2;
wire   [10:0] select_ln61_19_fu_2172_p3;
wire  signed [11:0] sext_ln1496_7_fu_2150_p1;
wire  signed [11:0] sext_ln439_fu_2180_p1;
wire  signed [12:0] sext_ln1513_12_fu_2190_p1;
wire   [12:0] sub_ln1513_11_fu_2196_p2;
wire  signed [12:0] sext_ln1513_14_fu_2193_p1;
wire  signed [12:0] sext_ln1513_15_fu_2209_p1;
wire   [12:0] sub_ln1513_13_fu_2215_p2;
wire  signed [12:0] sext_ln1513_16_fu_2212_p1;
wire   [12:0] ret_V_fu_2228_p2;
wire   [0:0] tmp_29_fu_2238_p3;
wire   [12:0] sub_ln61_fu_2232_p2;
wire   [12:0] select_ln61_fu_2246_p3;
wire   [12:0] ret_V_66_fu_2258_p2;
wire   [0:0] tmp_30_fu_2268_p3;
wire   [12:0] sub_ln61_9_fu_2262_p2;
wire   [12:0] select_ln61_1_fu_2276_p3;
wire   [12:0] ret_V_67_fu_2288_p2;
wire   [0:0] tmp_31_fu_2298_p3;
wire   [12:0] sub_ln61_10_fu_2292_p2;
wire   [12:0] select_ln61_2_fu_2306_p3;
wire   [12:0] ret_V_68_fu_2318_p2;
wire   [0:0] tmp_32_fu_2328_p3;
wire   [12:0] sub_ln61_11_fu_2322_p2;
wire   [12:0] select_ln61_3_fu_2336_p3;
wire  signed [13:0] sext_ln186_fu_2284_p1;
wire  signed [13:0] sext_ln1496_fu_2254_p1;
wire  signed [13:0] sext_ln431_fu_2344_p1;
wire  signed [13:0] sext_ln1496_1_fu_2314_p1;
wire   [12:0] mean_V_1_fu_2202_p3;
wire   [12:0] mean_V_2_fu_2221_p3;
wire   [12:0] ret_V_77_fu_2448_p2;
wire   [0:0] tmp_44_fu_2458_p3;
wire   [12:0] sub_ln61_20_fu_2452_p2;
wire   [12:0] select_ln61_12_fu_2466_p3;
wire   [12:0] ret_V_78_fu_2478_p2;
wire   [0:0] tmp_45_fu_2488_p3;
wire   [12:0] sub_ln61_21_fu_2482_p2;
wire   [12:0] select_ln61_13_fu_2496_p3;
wire   [12:0] ret_V_79_fu_2508_p2;
wire   [0:0] tmp_46_fu_2518_p3;
wire   [12:0] sub_ln61_22_fu_2512_p2;
wire   [12:0] select_ln61_14_fu_2526_p3;
wire   [12:0] ret_V_80_fu_2538_p2;
wire   [0:0] tmp_47_fu_2548_p3;
wire   [12:0] sub_ln61_23_fu_2542_p2;
wire   [12:0] select_ln61_15_fu_2556_p3;
wire  signed [13:0] sext_ln186_11_fu_2504_p1;
wire  signed [13:0] sext_ln1496_5_fu_2474_p1;
wire  signed [13:0] sext_ln434_fu_2564_p1;
wire  signed [13:0] sext_ln186_12_fu_2534_p1;
wire   [13:0] sub_ln431_fu_2584_p2;
wire   [0:0] tmp_34_fu_2600_p3;
wire   [12:0] select_ln61_4_fu_2607_p3;
wire   [0:0] tmp_35_fu_2617_p3;
wire   [12:0] select_ln61_5_fu_2624_p3;
wire   [0:0] tmp_36_fu_2634_p3;
wire   [12:0] select_ln61_6_fu_2641_p3;
wire   [0:0] tmp_37_fu_2651_p3;
wire   [12:0] select_ln61_7_fu_2658_p3;
wire  signed [13:0] sext_ln1496_3_fu_2630_p1;
wire  signed [13:0] sext_ln1496_2_fu_2613_p1;
wire  signed [13:0] sext_ln432_fu_2664_p1;
wire  signed [13:0] sext_ln186_8_fu_2647_p1;
wire   [13:0] sub_ln432_fu_2686_p2;
wire   [0:0] tmp_39_fu_2702_p3;
wire   [12:0] select_ln61_8_fu_2709_p3;
wire   [0:0] tmp_40_fu_2719_p3;
wire   [12:0] select_ln61_9_fu_2726_p3;
wire   [0:0] tmp_41_fu_2736_p3;
wire   [12:0] select_ln61_10_fu_2743_p3;
wire   [0:0] tmp_42_fu_2753_p3;
wire   [12:0] select_ln61_11_fu_2760_p3;
wire  signed [13:0] sext_ln186_10_fu_2732_p1;
wire  signed [13:0] sext_ln186_9_fu_2715_p1;
wire  signed [13:0] sext_ln433_fu_2766_p1;
wire  signed [13:0] sext_ln1496_4_fu_2749_p1;
wire   [13:0] sub_ln433_fu_2788_p2;
wire   [13:0] sub_ln434_fu_2808_p2;
wire   [11:0] sub_ln438_fu_2831_p2;
wire   [10:0] trunc_ln438_1_fu_2836_p4;
wire   [10:0] trunc_ln438_2_fu_2850_p4;
wire  signed [11:0] sext_ln438_1_fu_2846_p1;
wire   [0:0] tmp_51_fu_2824_p3;
wire   [11:0] sub_ln438_1_fu_2863_p2;
wire  signed [11:0] sext_ln438_2_fu_2859_p1;
wire   [11:0] sub_ln439_fu_2884_p2;
wire   [10:0] trunc_ln439_1_fu_2889_p4;
wire   [10:0] trunc_ln439_2_fu_2903_p4;
wire  signed [11:0] sext_ln439_1_fu_2899_p1;
wire   [0:0] tmp_54_fu_2877_p3;
wire   [11:0] sub_ln439_1_fu_2916_p2;
wire  signed [11:0] sext_ln439_2_fu_2912_p1;
wire   [11:0] SD_V_fu_2869_p3;
wire   [11:0] SD_V_2_fu_2922_p3;
wire  signed [14:0] sext_ln431_2_fu_2945_p1;
wire  signed [14:0] sext_ln431_1_fu_2942_p1;
wire   [14:0] add_ln431_2_fu_2948_p2;
wire   [0:0] tmp_33_fu_2954_p3;
wire   [12:0] sub_ln431_1_fu_2962_p2;
wire   [12:0] trunc_ln431_2_fu_2967_p4;
wire  signed [14:0] sext_ln432_2_fu_2987_p1;
wire  signed [14:0] sext_ln432_1_fu_2984_p1;
wire   [14:0] add_ln432_2_fu_2990_p2;
wire   [0:0] tmp_38_fu_2996_p3;
wire   [12:0] sub_ln432_1_fu_3004_p2;
wire   [12:0] trunc_ln432_2_fu_3009_p4;
wire  signed [14:0] sext_ln433_2_fu_3029_p1;
wire  signed [14:0] sext_ln433_1_fu_3026_p1;
wire   [14:0] add_ln433_2_fu_3032_p2;
wire   [0:0] tmp_43_fu_3038_p3;
wire   [12:0] sub_ln433_1_fu_3046_p2;
wire   [12:0] trunc_ln433_2_fu_3051_p4;
wire  signed [14:0] sext_ln434_2_fu_3071_p1;
wire  signed [14:0] sext_ln434_1_fu_3068_p1;
wire   [14:0] add_ln434_2_fu_3074_p2;
wire   [0:0] tmp_48_fu_3080_p3;
wire   [12:0] sub_ln434_1_fu_3088_p2;
wire   [12:0] trunc_ln434_2_fu_3093_p4;
wire  signed [12:0] sext_ln1495_fu_3110_p1;
wire   [12:0] var_V_fu_2976_p3;
wire   [12:0] ret_V_85_fu_3113_p2;
wire   [9:0] var_quant_fu_3119_p4;
wire  signed [12:0] sext_ln1495_4_fu_3134_p1;
wire   [12:0] var_V_1_fu_3018_p3;
wire   [12:0] ret_V_86_fu_3137_p2;
wire   [9:0] var_quant_1_fu_3143_p4;
wire   [12:0] var_V_2_fu_3060_p3;
wire   [12:0] ret_V_87_fu_3158_p2;
wire   [9:0] var_quant_2_fu_3164_p4;
wire   [12:0] var_V_3_fu_3102_p3;
wire   [12:0] ret_V_88_fu_3179_p2;
wire   [9:0] var_quant_3_fu_3185_p4;
wire   [8:0] zext_ln443_fu_3220_p1;
wire   [8:0] zext_ln443_1_fu_3234_p1;
wire   [9:0] zext_ln450_1_fu_3260_p1;
wire   [9:0] zext_ln449_fu_3254_p1;
wire   [9:0] sw_3_fu_3263_p2;
wire   [10:0] zext_ln450_fu_3269_p1;
wire   [10:0] zext_ln443_2_fu_3257_p1;
wire   [10:0] sw_fu_3273_p2;
wire  signed [17:0] grp_fu_3649_p2;
wire  signed [17:0] grp_fu_3656_p2;
wire   [9:0] lshr_ln456_1_fu_3311_p4;
wire  signed [17:0] grp_fu_3663_p2;
wire   [9:0] lshr_ln456_2_fu_3324_p4;
wire  signed [17:0] grp_fu_3670_p2;
wire  signed [23:0] grp_fu_3677_p2;
wire  signed [23:0] grp_fu_3684_p2;
wire  signed [24:0] grp_fu_3691_p3;
wire  signed [24:0] grp_fu_3700_p3;
wire  signed [25:0] sext_ln459_2_fu_3367_p1;
wire  signed [25:0] sext_ln459_1_fu_3364_p1;
wire   [25:0] sub_ln459_fu_3376_p2;
wire  signed [13:0] sext_ln459_3_fu_3403_p1;
wire   [14:0] zext_ln459_5_fu_3406_p1;
wire   [12:0] trunc_ln459_2_fu_3416_p4;
wire  signed [13:0] sext_ln459_5_fu_3425_p1;
wire   [0:0] tmp_55_fu_3396_p3;
wire   [14:0] sub_ln459_1_fu_3410_p2;
wire   [14:0] zext_ln459_6_fu_3429_p1;
wire   [14:0] select_ln459_fu_3433_p3;
wire  signed [15:0] sext_ln459_4_fu_3441_p1;
wire   [15:0] zext_ln459_4_fu_3392_p1;
wire   [15:0] g_fu_3445_p2;
wire   [5:0] tmp_57_fu_3466_p4;
wire   [9:0] select_ln462_fu_3482_p3;
wire   [9:0] select_ln462_1_fu_3489_p3;
wire   [0:0] xor_ln214_fu_3513_p2;
wire   [0:0] or_ln214_fu_3526_p2;
wire   [9:0] select_ln214_4_fu_3518_p3;
wire   [9:0] trunc_ln214_fu_3510_p1;
wire   [9:0] select_ln394_2_fu_3503_p3;
wire   [9:0] select_ln214_fu_3530_p3;
wire   [9:0] select_ln394_fu_3496_p3;
wire   [8:0] grp_fu_3649_p1;
wire   [7:0] grp_fu_3656_p1;
wire   [7:0] grp_fu_3663_p1;
wire   [8:0] grp_fu_3670_p1;
wire   [9:0] grp_fu_3677_p1;
wire   [9:0] grp_fu_3684_p1;
wire   [9:0] grp_fu_3691_p1;
wire   [9:0] grp_fu_3700_p1;
wire    ap_continue_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_done_int_frp;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op105_load_state1;
reg    ap_enable_operation_105;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op125_load_state2;
reg    ap_enable_operation_125;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op131_store_state2;
reg    ap_enable_operation_131;
reg    ap_predicate_op107_load_state1;
reg    ap_enable_operation_107;
reg    ap_predicate_op126_load_state2;
reg    ap_enable_operation_126;
reg    ap_predicate_op183_store_state3;
reg    ap_enable_operation_183;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op109_load_state1;
reg    ap_enable_operation_109;
reg    ap_predicate_op127_load_state2;
reg    ap_enable_operation_127;
reg    ap_predicate_op181_store_state3;
reg    ap_enable_operation_181;
reg    ap_predicate_op111_load_state1;
reg    ap_enable_operation_111;
reg    ap_predicate_op128_load_state2;
reg    ap_enable_operation_128;
reg    ap_predicate_op179_store_state3;
reg    ap_enable_operation_179;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [18:0] frp_pipeline_valid_U_valid_out;
wire   [5:0] frp_pipeline_valid_U_num_valid_datasets;
wire   [29:0] pf_imgG_U_data_out;
wire    pf_imgG_U_data_out_vld;
wire    pf_imgG_U_pf_ready;
wire    pf_imgG_U_pf_done;
reg   [0:0] ap_frp_data_next_issued_imgBayer;
reg    ap_frp_data_issued_nxt_imgBayer_op130;
reg   [4:0] ap_frp_data_req_imgBayer;
reg   [0:0] ap_frp_data_req_imgBayer_op130;
reg    ap_condition_frp_roi_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg    frp_pipeline_valid_U_exitcond;
reg    pf_imgG_U_data_in_vld;
wire   [29:0] pf_imgG_U_frpsig_data_in;
reg    pf_all_done;
wire   [17:0] grp_fu_3649_p10;
wire   [17:0] grp_fu_3656_p10;
wire   [17:0] grp_fu_3663_p10;
wire   [17:0] grp_fu_3670_p10;
wire   [23:0] grp_fu_3677_p10;
wire   [23:0] grp_fu_3684_p10;
wire   [23:0] grp_fu_3691_p10;
wire   [23:0] grp_fu_3700_p10;
reg    ap_condition_3276;
reg    ap_condition_3278;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_frp_data_req_imgBayer = 5'd0;
#0 pf_all_done = 1'b0;
end

design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
DIV1_TABLE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DIV1_TABLE_address0),
    .ce0(DIV1_TABLE_ce0),
    .q0(DIV1_TABLE_q0),
    .address1(DIV1_TABLE_address1),
    .ce1(DIV1_TABLE_ce1),
    .q1(DIV1_TABLE_q1),
    .address2(DIV1_TABLE_address2),
    .ce2(DIV1_TABLE_ce2),
    .q2(DIV1_TABLE_q2),
    .address3(DIV1_TABLE_address3),
    .ce3(DIV1_TABLE_ce3),
    .q3(DIV1_TABLE_q3)
);

design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R #(
    .DataWidth( 18 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
DIV2_TABLE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DIV2_TABLE_address0),
    .ce0(DIV2_TABLE_ce0),
    .q0(DIV2_TABLE_q0)
);

design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_mul_18s_9ns_18_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(DIV2_TABLE_q0),
    .din1(grp_fu_3649_p1),
    .ce(1'b1),
    .dout(grp_fu_3649_p2)
);

design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_mul_18s_8ns_18_4_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(DIV2_TABLE_q0),
    .din1(grp_fu_3656_p1),
    .ce(1'b1),
    .dout(grp_fu_3656_p2)
);

design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_mul_18s_8ns_18_4_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(DIV2_TABLE_q0),
    .din1(grp_fu_3663_p1),
    .ce(1'b1),
    .dout(grp_fu_3663_p2)
);

design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_mul_18s_9ns_18_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(DIV2_TABLE_q0),
    .din1(grp_fu_3670_p1),
    .ce(1'b1),
    .dout(grp_fu_3670_p2)
);

design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_mul_14s_10ns_24_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_V_1_reg_4227_pp0_iter11_reg),
    .din1(grp_fu_3677_p1),
    .ce(1'b1),
    .dout(grp_fu_3677_p2)
);

design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_mul_14s_10ns_24_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_V_2_reg_4242_pp0_iter11_reg),
    .din1(grp_fu_3684_p1),
    .ce(1'b1),
    .dout(grp_fu_3684_p2)
);

design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_14s_10ns_24s_25_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_V_reg_4200_pp0_iter12_reg),
    .din1(grp_fu_3691_p1),
    .din2(grp_fu_3677_p2),
    .ce(1'b1),
    .dout(grp_fu_3691_p3)
);

design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_14s_10ns_24s_25_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_V_3_reg_4247_pp0_iter12_reg),
    .din1(grp_fu_3700_p1),
    .din2(grp_fu_3684_p2),
    .ce(1'b1),
    .dout(grp_fu_3700_p3)
);

design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(pf_all_done),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(pf_all_done)
);

design_1_v_demosaic_0_0_frp_pipeline_valid #(
    .PipelineLatency( 19 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 5 ),
    .ExitLatency( 2 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(frp_pipeline_valid_U_exitcond),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

design_1_v_demosaic_0_0_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 19 ),
    .PipelineII( 1 ),
    .DataWidth( 30 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 5 ),
    .CeilLog2FDepth( 5 ),
    .PfAllDoneEnable( 2 ))
pf_imgG_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_imgG_U_frpsig_data_in),
    .data_out(pf_imgG_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(pf_imgG_U_data_in_vld),
    .data_out_vld(pf_imgG_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(1'b1),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_imgG_U_pf_ready),
    .pf_done(pf_imgG_U_pf_done),
    .data_out_read(imgG_full_n),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_frp_data_req_imgBayer <= 5'd0;
    end else begin
        if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b0)) begin
            ap_frp_data_req_imgBayer <= (ap_frp_data_req_imgBayer - ap_frp_data_next_issued_imgBayer);
        end else begin
            ap_frp_data_req_imgBayer <= ((ap_frp_data_req_imgBayer + ap_frp_data_req_imgBayer_op130) - ap_frp_data_next_issued_imgBayer);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pf_all_done <= 1'b0;
    end else begin
        pf_all_done <= pf_imgG_U_pf_done;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1))) begin
        PixBufVal_val_V_26_fu_250 <= p_lcssa69937010;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((icmp_ln283_reg_3882 == 1'd1) & (icmp_ln273_reg_3878 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        PixBufVal_val_V_26_fu_250 <= linebuf_yuv_val_V_3_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1))) begin
        PixBufVal_val_V_27_fu_254 <= p_lcssa69947012;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((icmp_ln283_reg_3882 == 1'd1) & (icmp_ln273_reg_3878 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        PixBufVal_val_V_27_fu_254 <= linebuf_yuv_val_V_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1))) begin
        PixBufVal_val_V_28_fu_258 <= p_lcssa69957014;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((icmp_ln283_reg_3882 == 1'd1) & (icmp_ln273_reg_3878 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        PixBufVal_val_V_28_fu_258 <= linebuf_yuv_val_V_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1))) begin
        PixBufVal_val_V_29_fu_262 <= p_lcssa69967016;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((icmp_ln283_reg_3882 == 1'd1) & (icmp_ln273_reg_3878 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        PixBufVal_val_V_29_fu_262 <= linebuf_yuv_val_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1))) begin
        PixBufVal_val_V_30_fu_266 <= p_0_0_03875_46989_lcssa69987018;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((icmp_ln283_reg_3882 == 1'd1) & (icmp_ln273_reg_3878 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        PixBufVal_val_V_30_fu_266 <= ap_phi_mux_p_0_0_03875_46989_ph_phi_fu_645_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            PixBufVal_val_V_31_fu_278 <= p_0_0_03883_267446816_lcssa6869;
        end else if (((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            PixBufVal_val_V_31_fu_278 <= ap_phi_mux_p_0_0_03883_267446816_phi_fu_802_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            PixBufVal_val_V_32_fu_290 <= p_0_0_03883_1_26827_lcssa6875;
        end else if (((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            PixBufVal_val_V_32_fu_290 <= ap_phi_mux_p_0_0_03883_1_26827_phi_fu_766_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            PixBufVal_val_V_33_fu_302 <= p_0_0_03883_2_26838_lcssa6881;
        end else if (((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            PixBufVal_val_V_33_fu_302 <= ap_phi_mux_p_0_0_03883_2_26838_phi_fu_729_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            PixBufVal_val_V_34_fu_314 <= p_0_0_03883_3_26849_lcssa6887;
        end else if (((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            PixBufVal_val_V_34_fu_314 <= ap_phi_mux_p_0_0_03883_3_26849_phi_fu_693_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            PixBufVal_val_V_35_fu_326 <= p_0_0_03883_4_26860_lcssa6893;
        end else if (((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            PixBufVal_val_V_35_fu_326 <= ap_phi_mux_p_0_0_03883_4_26860_phi_fu_657_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0) & (icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0))) begin
            g_1_reg_735 <= PixBufVal_val_V_33_fu_302;
        end else if (((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1) & (icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0))) begin
            g_1_reg_735 <= select_ln342_13_fu_1211_p3;
        end else if (~(icmp_ln273_reg_3878_pp0_iter1_reg == 1'd1)) begin
            g_1_reg_735 <= ap_phi_reg_pp0_iter2_g_1_reg_735;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            g_3_fu_298 <= p_0_0_03883_2_16835_lcssa6879;
        end else if (((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            g_3_fu_298 <= ap_phi_mux_g_1_phi_fu_738_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_3278)) begin
            p_0_0_03875_46989_ph_reg_642 <= linebuf_yuv_val_V_q1;
        end else if ((1'b1 == ap_condition_3276)) begin
            p_0_0_03875_46989_ph_reg_642 <= imgBayer_dout;
        end else if ((~(icmp_ln273_reg_3878 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            p_0_0_03875_46989_ph_reg_642 <= ap_phi_reg_pp0_iter1_p_0_0_03875_46989_ph_reg_642;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_038836807_fu_270 <= p_0_0_038836808_lcssa6865;
        end else if (((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_038836807_fu_270 <= ap_phi_mux_p_0_0_038836808_phi_fu_829_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_03883_167406812_fu_274 <= p_0_0_03883_167406813_lcssa6867;
        end else if (((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_03883_167406812_fu_274 <= ap_phi_mux_p_0_0_03883_167406813_phi_fu_811_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_03883_16818_fu_282 <= p_0_0_03883_16819_lcssa6871;
        end else if (((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_03883_16818_fu_282 <= ap_phi_mux_p_0_0_03883_16819_phi_fu_793_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_03883_1_16823_fu_286 <= p_0_0_03883_1_16824_lcssa6873;
        end else if (((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_03883_1_16823_fu_286 <= ap_phi_mux_p_0_0_03883_1_16824_phi_fu_775_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_03883_26829_fu_294 <= p_0_0_03883_26830_lcssa6877;
        end else if (((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_03883_26829_fu_294 <= ap_phi_mux_p_0_0_03883_26830_phi_fu_757_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_03883_36840_fu_306 <= p_0_0_03883_36841_lcssa6883;
        end else if (((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_03883_36840_fu_306 <= ap_phi_mux_p_0_0_03883_36841_phi_fu_720_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_03883_3_16845_fu_310 <= p_0_0_03883_3_16846_lcssa6885;
        end else if (((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_03883_3_16845_fu_310 <= ap_phi_mux_p_0_0_03883_3_16846_phi_fu_702_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_03883_46851_fu_318 <= p_0_0_03883_46852_lcssa6889;
        end else if (((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_03883_46851_fu_318 <= ap_phi_mux_p_0_0_03883_46852_phi_fu_684_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_03883_4_16856_fu_322 <= p_0_0_03883_4_16857_lcssa6891;
        end else if (((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_03883_4_16856_fu_322 <= ap_phi_mux_p_0_0_03883_4_16857_phi_fu_666_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln273_fu_947_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        x_fu_246 <= x_11_fu_953_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1))) begin
        x_fu_246 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln394_reg_3934_pp0_iter1_reg == 1'd1) & (icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        K_V_12_reg_4103 <= K_V_12_fu_1369_p2;
        K_V_15_reg_4123 <= K_V_15_fu_1497_p2;
        K_V_16_reg_4128 <= K_V_16_fu_1553_p2;
        K_V_19_reg_4143 <= K_V_19_fu_1665_p2;
        K_V_3_reg_4113 <= K_V_3_fu_1429_p2;
        K_V_9_reg_4138 <= K_V_9_fu_1613_p2;
        add_ln420_1_reg_4175 <= add_ln420_1_fu_1693_p2;
        add_ln420_reg_4170 <= add_ln420_fu_1687_p2;
        add_ln423_1_reg_4195 <= add_ln423_1_fu_1713_p2;
        add_ln423_reg_4190 <= add_ln423_fu_1707_p2;
        sext_ln420_1_reg_4154 <= sext_ln420_1_fu_1675_p1;
        sext_ln420_2_reg_4159 <= sext_ln420_2_fu_1679_p1;
        sext_ln420_3_reg_4164 <= sext_ln420_3_fu_1683_p1;
        sext_ln420_reg_4148 <= sext_ln420_fu_1671_p1;
        sext_ln423_1_reg_4185 <= sext_ln423_1_fu_1703_p1;
        sext_ln423_reg_4180 <= sext_ln423_fu_1699_p1;
        zext_ln405_1_reg_4090[9 : 0] <= zext_ln405_1_fu_1311_p1[9 : 0];
        zext_ln405_3_reg_4095[9 : 0] <= zext_ln405_3_fu_1319_p1[9 : 0];
        zext_ln407_1_reg_4108[9 : 0] <= zext_ln407_1_fu_1387_p1[9 : 0];
        zext_ln410_2_reg_4118[9 : 0] <= zext_ln410_2_fu_1483_p1[9 : 0];
        zext_ln413_2_reg_4133[9 : 0] <= zext_ln413_2_fu_1575_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        PixBufVal_val_V_26_load_reg_3945 <= PixBufVal_val_V_26_fu_250;
        PixBufVal_val_V_27_load_reg_3952 <= PixBufVal_val_V_27_fu_254;
        PixBufVal_val_V_28_load_reg_3959 <= PixBufVal_val_V_28_fu_258;
        PixBufVal_val_V_29_load_reg_3966 <= PixBufVal_val_V_29_fu_262;
        PixBufVal_val_V_30_load_reg_3973 <= PixBufVal_val_V_30_fu_266;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        PixBufVal_val_V_26_load_reg_3945_pp0_iter10_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter9_reg;
        PixBufVal_val_V_26_load_reg_3945_pp0_iter11_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter10_reg;
        PixBufVal_val_V_26_load_reg_3945_pp0_iter12_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter11_reg;
        PixBufVal_val_V_26_load_reg_3945_pp0_iter13_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter12_reg;
        PixBufVal_val_V_26_load_reg_3945_pp0_iter14_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter13_reg;
        PixBufVal_val_V_26_load_reg_3945_pp0_iter15_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter14_reg;
        PixBufVal_val_V_26_load_reg_3945_pp0_iter16_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter15_reg;
        PixBufVal_val_V_26_load_reg_3945_pp0_iter2_reg <= PixBufVal_val_V_26_load_reg_3945;
        PixBufVal_val_V_26_load_reg_3945_pp0_iter3_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter2_reg;
        PixBufVal_val_V_26_load_reg_3945_pp0_iter4_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter3_reg;
        PixBufVal_val_V_26_load_reg_3945_pp0_iter5_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter4_reg;
        PixBufVal_val_V_26_load_reg_3945_pp0_iter6_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter5_reg;
        PixBufVal_val_V_26_load_reg_3945_pp0_iter7_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter6_reg;
        PixBufVal_val_V_26_load_reg_3945_pp0_iter8_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter7_reg;
        PixBufVal_val_V_26_load_reg_3945_pp0_iter9_reg <= PixBufVal_val_V_26_load_reg_3945_pp0_iter8_reg;
        PixBufVal_val_V_27_load_reg_3952_pp0_iter10_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter9_reg;
        PixBufVal_val_V_27_load_reg_3952_pp0_iter11_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter10_reg;
        PixBufVal_val_V_27_load_reg_3952_pp0_iter12_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter11_reg;
        PixBufVal_val_V_27_load_reg_3952_pp0_iter13_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter12_reg;
        PixBufVal_val_V_27_load_reg_3952_pp0_iter14_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter13_reg;
        PixBufVal_val_V_27_load_reg_3952_pp0_iter15_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter14_reg;
        PixBufVal_val_V_27_load_reg_3952_pp0_iter16_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter15_reg;
        PixBufVal_val_V_27_load_reg_3952_pp0_iter2_reg <= PixBufVal_val_V_27_load_reg_3952;
        PixBufVal_val_V_27_load_reg_3952_pp0_iter3_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter2_reg;
        PixBufVal_val_V_27_load_reg_3952_pp0_iter4_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter3_reg;
        PixBufVal_val_V_27_load_reg_3952_pp0_iter5_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter4_reg;
        PixBufVal_val_V_27_load_reg_3952_pp0_iter6_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter5_reg;
        PixBufVal_val_V_27_load_reg_3952_pp0_iter7_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter6_reg;
        PixBufVal_val_V_27_load_reg_3952_pp0_iter8_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter7_reg;
        PixBufVal_val_V_27_load_reg_3952_pp0_iter9_reg <= PixBufVal_val_V_27_load_reg_3952_pp0_iter8_reg;
        PixBufVal_val_V_28_load_reg_3959_pp0_iter10_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter9_reg;
        PixBufVal_val_V_28_load_reg_3959_pp0_iter11_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter10_reg;
        PixBufVal_val_V_28_load_reg_3959_pp0_iter12_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter11_reg;
        PixBufVal_val_V_28_load_reg_3959_pp0_iter13_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter12_reg;
        PixBufVal_val_V_28_load_reg_3959_pp0_iter14_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter13_reg;
        PixBufVal_val_V_28_load_reg_3959_pp0_iter15_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter14_reg;
        PixBufVal_val_V_28_load_reg_3959_pp0_iter16_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter15_reg;
        PixBufVal_val_V_28_load_reg_3959_pp0_iter2_reg <= PixBufVal_val_V_28_load_reg_3959;
        PixBufVal_val_V_28_load_reg_3959_pp0_iter3_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter2_reg;
        PixBufVal_val_V_28_load_reg_3959_pp0_iter4_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter3_reg;
        PixBufVal_val_V_28_load_reg_3959_pp0_iter5_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter4_reg;
        PixBufVal_val_V_28_load_reg_3959_pp0_iter6_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter5_reg;
        PixBufVal_val_V_28_load_reg_3959_pp0_iter7_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter6_reg;
        PixBufVal_val_V_28_load_reg_3959_pp0_iter8_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter7_reg;
        PixBufVal_val_V_28_load_reg_3959_pp0_iter9_reg <= PixBufVal_val_V_28_load_reg_3959_pp0_iter8_reg;
        PixBufVal_val_V_29_load_reg_3966_pp0_iter10_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter9_reg;
        PixBufVal_val_V_29_load_reg_3966_pp0_iter11_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter10_reg;
        PixBufVal_val_V_29_load_reg_3966_pp0_iter12_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter11_reg;
        PixBufVal_val_V_29_load_reg_3966_pp0_iter13_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter12_reg;
        PixBufVal_val_V_29_load_reg_3966_pp0_iter14_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter13_reg;
        PixBufVal_val_V_29_load_reg_3966_pp0_iter15_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter14_reg;
        PixBufVal_val_V_29_load_reg_3966_pp0_iter16_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter15_reg;
        PixBufVal_val_V_29_load_reg_3966_pp0_iter2_reg <= PixBufVal_val_V_29_load_reg_3966;
        PixBufVal_val_V_29_load_reg_3966_pp0_iter3_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter2_reg;
        PixBufVal_val_V_29_load_reg_3966_pp0_iter4_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter3_reg;
        PixBufVal_val_V_29_load_reg_3966_pp0_iter5_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter4_reg;
        PixBufVal_val_V_29_load_reg_3966_pp0_iter6_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter5_reg;
        PixBufVal_val_V_29_load_reg_3966_pp0_iter7_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter6_reg;
        PixBufVal_val_V_29_load_reg_3966_pp0_iter8_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter7_reg;
        PixBufVal_val_V_29_load_reg_3966_pp0_iter9_reg <= PixBufVal_val_V_29_load_reg_3966_pp0_iter8_reg;
        PixBufVal_val_V_30_load_reg_3973_pp0_iter10_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter9_reg;
        PixBufVal_val_V_30_load_reg_3973_pp0_iter11_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter10_reg;
        PixBufVal_val_V_30_load_reg_3973_pp0_iter12_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter11_reg;
        PixBufVal_val_V_30_load_reg_3973_pp0_iter13_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter12_reg;
        PixBufVal_val_V_30_load_reg_3973_pp0_iter14_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter13_reg;
        PixBufVal_val_V_30_load_reg_3973_pp0_iter15_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter14_reg;
        PixBufVal_val_V_30_load_reg_3973_pp0_iter16_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter15_reg;
        PixBufVal_val_V_30_load_reg_3973_pp0_iter2_reg <= PixBufVal_val_V_30_load_reg_3973;
        PixBufVal_val_V_30_load_reg_3973_pp0_iter3_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter2_reg;
        PixBufVal_val_V_30_load_reg_3973_pp0_iter4_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter3_reg;
        PixBufVal_val_V_30_load_reg_3973_pp0_iter5_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter4_reg;
        PixBufVal_val_V_30_load_reg_3973_pp0_iter6_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter5_reg;
        PixBufVal_val_V_30_load_reg_3973_pp0_iter7_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter6_reg;
        PixBufVal_val_V_30_load_reg_3973_pp0_iter8_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter7_reg;
        PixBufVal_val_V_30_load_reg_3973_pp0_iter9_reg <= PixBufVal_val_V_30_load_reg_3973_pp0_iter8_reg;
        PixBufVal_val_V_31_load_reg_4025_pp0_iter10_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter9_reg;
        PixBufVal_val_V_31_load_reg_4025_pp0_iter11_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter10_reg;
        PixBufVal_val_V_31_load_reg_4025_pp0_iter12_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter11_reg;
        PixBufVal_val_V_31_load_reg_4025_pp0_iter13_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter12_reg;
        PixBufVal_val_V_31_load_reg_4025_pp0_iter14_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter13_reg;
        PixBufVal_val_V_31_load_reg_4025_pp0_iter15_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter14_reg;
        PixBufVal_val_V_31_load_reg_4025_pp0_iter16_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter15_reg;
        PixBufVal_val_V_31_load_reg_4025_pp0_iter3_reg <= PixBufVal_val_V_31_load_reg_4025;
        PixBufVal_val_V_31_load_reg_4025_pp0_iter4_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter3_reg;
        PixBufVal_val_V_31_load_reg_4025_pp0_iter5_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter4_reg;
        PixBufVal_val_V_31_load_reg_4025_pp0_iter6_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter5_reg;
        PixBufVal_val_V_31_load_reg_4025_pp0_iter7_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter6_reg;
        PixBufVal_val_V_31_load_reg_4025_pp0_iter8_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter7_reg;
        PixBufVal_val_V_31_load_reg_4025_pp0_iter9_reg <= PixBufVal_val_V_31_load_reg_4025_pp0_iter8_reg;
        PixBufVal_val_V_32_load_reg_4040_pp0_iter10_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter9_reg;
        PixBufVal_val_V_32_load_reg_4040_pp0_iter11_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter10_reg;
        PixBufVal_val_V_32_load_reg_4040_pp0_iter12_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter11_reg;
        PixBufVal_val_V_32_load_reg_4040_pp0_iter13_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter12_reg;
        PixBufVal_val_V_32_load_reg_4040_pp0_iter14_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter13_reg;
        PixBufVal_val_V_32_load_reg_4040_pp0_iter15_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter14_reg;
        PixBufVal_val_V_32_load_reg_4040_pp0_iter16_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter15_reg;
        PixBufVal_val_V_32_load_reg_4040_pp0_iter3_reg <= PixBufVal_val_V_32_load_reg_4040;
        PixBufVal_val_V_32_load_reg_4040_pp0_iter4_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter3_reg;
        PixBufVal_val_V_32_load_reg_4040_pp0_iter5_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter4_reg;
        PixBufVal_val_V_32_load_reg_4040_pp0_iter6_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter5_reg;
        PixBufVal_val_V_32_load_reg_4040_pp0_iter7_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter6_reg;
        PixBufVal_val_V_32_load_reg_4040_pp0_iter8_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter7_reg;
        PixBufVal_val_V_32_load_reg_4040_pp0_iter9_reg <= PixBufVal_val_V_32_load_reg_4040_pp0_iter8_reg;
        PixBufVal_val_V_33_load_reg_4055_pp0_iter10_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter9_reg;
        PixBufVal_val_V_33_load_reg_4055_pp0_iter11_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter10_reg;
        PixBufVal_val_V_33_load_reg_4055_pp0_iter12_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter11_reg;
        PixBufVal_val_V_33_load_reg_4055_pp0_iter13_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter12_reg;
        PixBufVal_val_V_33_load_reg_4055_pp0_iter14_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter13_reg;
        PixBufVal_val_V_33_load_reg_4055_pp0_iter15_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter14_reg;
        PixBufVal_val_V_33_load_reg_4055_pp0_iter16_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter15_reg;
        PixBufVal_val_V_33_load_reg_4055_pp0_iter3_reg <= PixBufVal_val_V_33_load_reg_4055;
        PixBufVal_val_V_33_load_reg_4055_pp0_iter4_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter3_reg;
        PixBufVal_val_V_33_load_reg_4055_pp0_iter5_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter4_reg;
        PixBufVal_val_V_33_load_reg_4055_pp0_iter6_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter5_reg;
        PixBufVal_val_V_33_load_reg_4055_pp0_iter7_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter6_reg;
        PixBufVal_val_V_33_load_reg_4055_pp0_iter8_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter7_reg;
        PixBufVal_val_V_33_load_reg_4055_pp0_iter9_reg <= PixBufVal_val_V_33_load_reg_4055_pp0_iter8_reg;
        PixBufVal_val_V_34_load_reg_4070_pp0_iter10_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter9_reg;
        PixBufVal_val_V_34_load_reg_4070_pp0_iter11_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter10_reg;
        PixBufVal_val_V_34_load_reg_4070_pp0_iter12_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter11_reg;
        PixBufVal_val_V_34_load_reg_4070_pp0_iter13_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter12_reg;
        PixBufVal_val_V_34_load_reg_4070_pp0_iter14_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter13_reg;
        PixBufVal_val_V_34_load_reg_4070_pp0_iter15_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter14_reg;
        PixBufVal_val_V_34_load_reg_4070_pp0_iter16_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter15_reg;
        PixBufVal_val_V_34_load_reg_4070_pp0_iter3_reg <= PixBufVal_val_V_34_load_reg_4070;
        PixBufVal_val_V_34_load_reg_4070_pp0_iter4_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter3_reg;
        PixBufVal_val_V_34_load_reg_4070_pp0_iter5_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter4_reg;
        PixBufVal_val_V_34_load_reg_4070_pp0_iter6_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter5_reg;
        PixBufVal_val_V_34_load_reg_4070_pp0_iter7_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter6_reg;
        PixBufVal_val_V_34_load_reg_4070_pp0_iter8_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter7_reg;
        PixBufVal_val_V_34_load_reg_4070_pp0_iter9_reg <= PixBufVal_val_V_34_load_reg_4070_pp0_iter8_reg;
        PixBufVal_val_V_35_load_reg_4085_pp0_iter10_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter9_reg;
        PixBufVal_val_V_35_load_reg_4085_pp0_iter11_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter10_reg;
        PixBufVal_val_V_35_load_reg_4085_pp0_iter12_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter11_reg;
        PixBufVal_val_V_35_load_reg_4085_pp0_iter13_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter12_reg;
        PixBufVal_val_V_35_load_reg_4085_pp0_iter14_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter13_reg;
        PixBufVal_val_V_35_load_reg_4085_pp0_iter15_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter14_reg;
        PixBufVal_val_V_35_load_reg_4085_pp0_iter16_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter15_reg;
        PixBufVal_val_V_35_load_reg_4085_pp0_iter3_reg <= PixBufVal_val_V_35_load_reg_4085;
        PixBufVal_val_V_35_load_reg_4085_pp0_iter4_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter3_reg;
        PixBufVal_val_V_35_load_reg_4085_pp0_iter5_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter4_reg;
        PixBufVal_val_V_35_load_reg_4085_pp0_iter6_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter5_reg;
        PixBufVal_val_V_35_load_reg_4085_pp0_iter7_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter6_reg;
        PixBufVal_val_V_35_load_reg_4085_pp0_iter8_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter7_reg;
        PixBufVal_val_V_35_load_reg_4085_pp0_iter9_reg <= PixBufVal_val_V_35_load_reg_4085_pp0_iter8_reg;
        add_ln431_1_reg_4318_pp0_iter5_reg <= add_ln431_1_reg_4318;
        add_ln431_reg_4312_pp0_iter5_reg <= add_ln431_reg_4312;
        add_ln434_1_reg_4418_pp0_iter5_reg <= add_ln434_1_reg_4418;
        add_ln434_reg_4412_pp0_iter5_reg <= add_ln434_reg_4412;
        add_ln438_reg_4298_pp0_iter4_reg <= add_ln438_reg_4298;
        add_ln439_reg_4305_pp0_iter4_reg <= add_ln439_reg_4305;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ave_V_1_reg_4227_pp0_iter10_reg <= ave_V_1_reg_4227_pp0_iter9_reg;
        ave_V_1_reg_4227_pp0_iter11_reg <= ave_V_1_reg_4227_pp0_iter10_reg;
        ave_V_1_reg_4227_pp0_iter4_reg <= ave_V_1_reg_4227;
        ave_V_1_reg_4227_pp0_iter5_reg <= ave_V_1_reg_4227_pp0_iter4_reg;
        ave_V_1_reg_4227_pp0_iter6_reg <= ave_V_1_reg_4227_pp0_iter5_reg;
        ave_V_1_reg_4227_pp0_iter7_reg <= ave_V_1_reg_4227_pp0_iter6_reg;
        ave_V_1_reg_4227_pp0_iter8_reg <= ave_V_1_reg_4227_pp0_iter7_reg;
        ave_V_1_reg_4227_pp0_iter9_reg <= ave_V_1_reg_4227_pp0_iter8_reg;
        ave_V_2_reg_4242_pp0_iter10_reg <= ave_V_2_reg_4242_pp0_iter9_reg;
        ave_V_2_reg_4242_pp0_iter11_reg <= ave_V_2_reg_4242_pp0_iter10_reg;
        ave_V_2_reg_4242_pp0_iter4_reg <= ave_V_2_reg_4242;
        ave_V_2_reg_4242_pp0_iter5_reg <= ave_V_2_reg_4242_pp0_iter4_reg;
        ave_V_2_reg_4242_pp0_iter6_reg <= ave_V_2_reg_4242_pp0_iter5_reg;
        ave_V_2_reg_4242_pp0_iter7_reg <= ave_V_2_reg_4242_pp0_iter6_reg;
        ave_V_2_reg_4242_pp0_iter8_reg <= ave_V_2_reg_4242_pp0_iter7_reg;
        ave_V_2_reg_4242_pp0_iter9_reg <= ave_V_2_reg_4242_pp0_iter8_reg;
        ave_V_3_reg_4247_pp0_iter10_reg <= ave_V_3_reg_4247_pp0_iter9_reg;
        ave_V_3_reg_4247_pp0_iter11_reg <= ave_V_3_reg_4247_pp0_iter10_reg;
        ave_V_3_reg_4247_pp0_iter12_reg <= ave_V_3_reg_4247_pp0_iter11_reg;
        ave_V_3_reg_4247_pp0_iter4_reg <= ave_V_3_reg_4247;
        ave_V_3_reg_4247_pp0_iter5_reg <= ave_V_3_reg_4247_pp0_iter4_reg;
        ave_V_3_reg_4247_pp0_iter6_reg <= ave_V_3_reg_4247_pp0_iter5_reg;
        ave_V_3_reg_4247_pp0_iter7_reg <= ave_V_3_reg_4247_pp0_iter6_reg;
        ave_V_3_reg_4247_pp0_iter8_reg <= ave_V_3_reg_4247_pp0_iter7_reg;
        ave_V_3_reg_4247_pp0_iter9_reg <= ave_V_3_reg_4247_pp0_iter8_reg;
        ave_V_reg_4200_pp0_iter10_reg <= ave_V_reg_4200_pp0_iter9_reg;
        ave_V_reg_4200_pp0_iter11_reg <= ave_V_reg_4200_pp0_iter10_reg;
        ave_V_reg_4200_pp0_iter12_reg <= ave_V_reg_4200_pp0_iter11_reg;
        ave_V_reg_4200_pp0_iter4_reg <= ave_V_reg_4200;
        ave_V_reg_4200_pp0_iter5_reg <= ave_V_reg_4200_pp0_iter4_reg;
        ave_V_reg_4200_pp0_iter6_reg <= ave_V_reg_4200_pp0_iter5_reg;
        ave_V_reg_4200_pp0_iter7_reg <= ave_V_reg_4200_pp0_iter6_reg;
        ave_V_reg_4200_pp0_iter8_reg <= ave_V_reg_4200_pp0_iter7_reg;
        ave_V_reg_4200_pp0_iter9_reg <= ave_V_reg_4200_pp0_iter8_reg;
        g_1_reg_735_pp0_iter10_reg <= g_1_reg_735_pp0_iter9_reg;
        g_1_reg_735_pp0_iter11_reg <= g_1_reg_735_pp0_iter10_reg;
        g_1_reg_735_pp0_iter12_reg <= g_1_reg_735_pp0_iter11_reg;
        g_1_reg_735_pp0_iter13_reg <= g_1_reg_735_pp0_iter12_reg;
        g_1_reg_735_pp0_iter14_reg <= g_1_reg_735_pp0_iter13_reg;
        g_1_reg_735_pp0_iter15_reg <= g_1_reg_735_pp0_iter14_reg;
        g_1_reg_735_pp0_iter16_reg <= g_1_reg_735_pp0_iter15_reg;
        g_1_reg_735_pp0_iter17_reg <= g_1_reg_735_pp0_iter16_reg;
        g_1_reg_735_pp0_iter3_reg <= g_1_reg_735;
        g_1_reg_735_pp0_iter4_reg <= g_1_reg_735_pp0_iter3_reg;
        g_1_reg_735_pp0_iter5_reg <= g_1_reg_735_pp0_iter4_reg;
        g_1_reg_735_pp0_iter6_reg <= g_1_reg_735_pp0_iter5_reg;
        g_1_reg_735_pp0_iter7_reg <= g_1_reg_735_pp0_iter6_reg;
        g_1_reg_735_pp0_iter8_reg <= g_1_reg_735_pp0_iter7_reg;
        g_1_reg_735_pp0_iter9_reg <= g_1_reg_735_pp0_iter8_reg;
        g_3_load_reg_4050_pp0_iter10_reg <= g_3_load_reg_4050_pp0_iter9_reg;
        g_3_load_reg_4050_pp0_iter11_reg <= g_3_load_reg_4050_pp0_iter10_reg;
        g_3_load_reg_4050_pp0_iter12_reg <= g_3_load_reg_4050_pp0_iter11_reg;
        g_3_load_reg_4050_pp0_iter13_reg <= g_3_load_reg_4050_pp0_iter12_reg;
        g_3_load_reg_4050_pp0_iter14_reg <= g_3_load_reg_4050_pp0_iter13_reg;
        g_3_load_reg_4050_pp0_iter15_reg <= g_3_load_reg_4050_pp0_iter14_reg;
        g_3_load_reg_4050_pp0_iter16_reg <= g_3_load_reg_4050_pp0_iter15_reg;
        g_3_load_reg_4050_pp0_iter3_reg <= g_3_load_reg_4050;
        g_3_load_reg_4050_pp0_iter4_reg <= g_3_load_reg_4050_pp0_iter3_reg;
        g_3_load_reg_4050_pp0_iter5_reg <= g_3_load_reg_4050_pp0_iter4_reg;
        g_3_load_reg_4050_pp0_iter6_reg <= g_3_load_reg_4050_pp0_iter5_reg;
        g_3_load_reg_4050_pp0_iter7_reg <= g_3_load_reg_4050_pp0_iter6_reg;
        g_3_load_reg_4050_pp0_iter8_reg <= g_3_load_reg_4050_pp0_iter7_reg;
        g_3_load_reg_4050_pp0_iter9_reg <= g_3_load_reg_4050_pp0_iter8_reg;
        g_4_reg_4645 <= g_4_fu_3451_p3;
        icmp_ln273_reg_3878_pp0_iter10_reg <= icmp_ln273_reg_3878_pp0_iter9_reg;
        icmp_ln273_reg_3878_pp0_iter11_reg <= icmp_ln273_reg_3878_pp0_iter10_reg;
        icmp_ln273_reg_3878_pp0_iter12_reg <= icmp_ln273_reg_3878_pp0_iter11_reg;
        icmp_ln273_reg_3878_pp0_iter13_reg <= icmp_ln273_reg_3878_pp0_iter12_reg;
        icmp_ln273_reg_3878_pp0_iter14_reg <= icmp_ln273_reg_3878_pp0_iter13_reg;
        icmp_ln273_reg_3878_pp0_iter15_reg <= icmp_ln273_reg_3878_pp0_iter14_reg;
        icmp_ln273_reg_3878_pp0_iter16_reg <= icmp_ln273_reg_3878_pp0_iter15_reg;
        icmp_ln273_reg_3878_pp0_iter2_reg <= icmp_ln273_reg_3878_pp0_iter1_reg;
        icmp_ln273_reg_3878_pp0_iter3_reg <= icmp_ln273_reg_3878_pp0_iter2_reg;
        icmp_ln273_reg_3878_pp0_iter4_reg <= icmp_ln273_reg_3878_pp0_iter3_reg;
        icmp_ln273_reg_3878_pp0_iter5_reg <= icmp_ln273_reg_3878_pp0_iter4_reg;
        icmp_ln273_reg_3878_pp0_iter6_reg <= icmp_ln273_reg_3878_pp0_iter5_reg;
        icmp_ln273_reg_3878_pp0_iter7_reg <= icmp_ln273_reg_3878_pp0_iter6_reg;
        icmp_ln273_reg_3878_pp0_iter8_reg <= icmp_ln273_reg_3878_pp0_iter7_reg;
        icmp_ln273_reg_3878_pp0_iter9_reg <= icmp_ln273_reg_3878_pp0_iter8_reg;
        icmp_ln394_reg_3934_pp0_iter10_reg <= icmp_ln394_reg_3934_pp0_iter9_reg;
        icmp_ln394_reg_3934_pp0_iter11_reg <= icmp_ln394_reg_3934_pp0_iter10_reg;
        icmp_ln394_reg_3934_pp0_iter12_reg <= icmp_ln394_reg_3934_pp0_iter11_reg;
        icmp_ln394_reg_3934_pp0_iter13_reg <= icmp_ln394_reg_3934_pp0_iter12_reg;
        icmp_ln394_reg_3934_pp0_iter14_reg <= icmp_ln394_reg_3934_pp0_iter13_reg;
        icmp_ln394_reg_3934_pp0_iter15_reg <= icmp_ln394_reg_3934_pp0_iter14_reg;
        icmp_ln394_reg_3934_pp0_iter16_reg <= icmp_ln394_reg_3934_pp0_iter15_reg;
        icmp_ln394_reg_3934_pp0_iter17_reg <= icmp_ln394_reg_3934_pp0_iter16_reg;
        icmp_ln394_reg_3934_pp0_iter2_reg <= icmp_ln394_reg_3934_pp0_iter1_reg;
        icmp_ln394_reg_3934_pp0_iter3_reg <= icmp_ln394_reg_3934_pp0_iter2_reg;
        icmp_ln394_reg_3934_pp0_iter4_reg <= icmp_ln394_reg_3934_pp0_iter3_reg;
        icmp_ln394_reg_3934_pp0_iter5_reg <= icmp_ln394_reg_3934_pp0_iter4_reg;
        icmp_ln394_reg_3934_pp0_iter6_reg <= icmp_ln394_reg_3934_pp0_iter5_reg;
        icmp_ln394_reg_3934_pp0_iter7_reg <= icmp_ln394_reg_3934_pp0_iter6_reg;
        icmp_ln394_reg_3934_pp0_iter8_reg <= icmp_ln394_reg_3934_pp0_iter7_reg;
        icmp_ln394_reg_3934_pp0_iter9_reg <= icmp_ln394_reg_3934_pp0_iter8_reg;
        icmp_ln465_reg_4656 <= icmp_ln465_fu_3476_p2;
        p_0_0_038836807_load_reg_4015_pp0_iter10_reg <= p_0_0_038836807_load_reg_4015_pp0_iter9_reg;
        p_0_0_038836807_load_reg_4015_pp0_iter11_reg <= p_0_0_038836807_load_reg_4015_pp0_iter10_reg;
        p_0_0_038836807_load_reg_4015_pp0_iter12_reg <= p_0_0_038836807_load_reg_4015_pp0_iter11_reg;
        p_0_0_038836807_load_reg_4015_pp0_iter13_reg <= p_0_0_038836807_load_reg_4015_pp0_iter12_reg;
        p_0_0_038836807_load_reg_4015_pp0_iter14_reg <= p_0_0_038836807_load_reg_4015_pp0_iter13_reg;
        p_0_0_038836807_load_reg_4015_pp0_iter15_reg <= p_0_0_038836807_load_reg_4015_pp0_iter14_reg;
        p_0_0_038836807_load_reg_4015_pp0_iter16_reg <= p_0_0_038836807_load_reg_4015_pp0_iter15_reg;
        p_0_0_038836807_load_reg_4015_pp0_iter3_reg <= p_0_0_038836807_load_reg_4015;
        p_0_0_038836807_load_reg_4015_pp0_iter4_reg <= p_0_0_038836807_load_reg_4015_pp0_iter3_reg;
        p_0_0_038836807_load_reg_4015_pp0_iter5_reg <= p_0_0_038836807_load_reg_4015_pp0_iter4_reg;
        p_0_0_038836807_load_reg_4015_pp0_iter6_reg <= p_0_0_038836807_load_reg_4015_pp0_iter5_reg;
        p_0_0_038836807_load_reg_4015_pp0_iter7_reg <= p_0_0_038836807_load_reg_4015_pp0_iter6_reg;
        p_0_0_038836807_load_reg_4015_pp0_iter8_reg <= p_0_0_038836807_load_reg_4015_pp0_iter7_reg;
        p_0_0_038836807_load_reg_4015_pp0_iter9_reg <= p_0_0_038836807_load_reg_4015_pp0_iter8_reg;
        p_0_0_03883_167406812_load_reg_4020_pp0_iter10_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter9_reg;
        p_0_0_03883_167406812_load_reg_4020_pp0_iter11_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter10_reg;
        p_0_0_03883_167406812_load_reg_4020_pp0_iter12_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter11_reg;
        p_0_0_03883_167406812_load_reg_4020_pp0_iter13_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter12_reg;
        p_0_0_03883_167406812_load_reg_4020_pp0_iter14_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter13_reg;
        p_0_0_03883_167406812_load_reg_4020_pp0_iter15_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter14_reg;
        p_0_0_03883_167406812_load_reg_4020_pp0_iter16_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter15_reg;
        p_0_0_03883_167406812_load_reg_4020_pp0_iter3_reg <= p_0_0_03883_167406812_load_reg_4020;
        p_0_0_03883_167406812_load_reg_4020_pp0_iter4_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter3_reg;
        p_0_0_03883_167406812_load_reg_4020_pp0_iter5_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter4_reg;
        p_0_0_03883_167406812_load_reg_4020_pp0_iter6_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter5_reg;
        p_0_0_03883_167406812_load_reg_4020_pp0_iter7_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter6_reg;
        p_0_0_03883_167406812_load_reg_4020_pp0_iter8_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter7_reg;
        p_0_0_03883_167406812_load_reg_4020_pp0_iter9_reg <= p_0_0_03883_167406812_load_reg_4020_pp0_iter8_reg;
        p_0_0_03883_16818_load_reg_4030_pp0_iter10_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter9_reg;
        p_0_0_03883_16818_load_reg_4030_pp0_iter11_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter10_reg;
        p_0_0_03883_16818_load_reg_4030_pp0_iter12_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter11_reg;
        p_0_0_03883_16818_load_reg_4030_pp0_iter13_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter12_reg;
        p_0_0_03883_16818_load_reg_4030_pp0_iter14_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter13_reg;
        p_0_0_03883_16818_load_reg_4030_pp0_iter15_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter14_reg;
        p_0_0_03883_16818_load_reg_4030_pp0_iter16_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter15_reg;
        p_0_0_03883_16818_load_reg_4030_pp0_iter3_reg <= p_0_0_03883_16818_load_reg_4030;
        p_0_0_03883_16818_load_reg_4030_pp0_iter4_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter3_reg;
        p_0_0_03883_16818_load_reg_4030_pp0_iter5_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter4_reg;
        p_0_0_03883_16818_load_reg_4030_pp0_iter6_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter5_reg;
        p_0_0_03883_16818_load_reg_4030_pp0_iter7_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter6_reg;
        p_0_0_03883_16818_load_reg_4030_pp0_iter8_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter7_reg;
        p_0_0_03883_16818_load_reg_4030_pp0_iter9_reg <= p_0_0_03883_16818_load_reg_4030_pp0_iter8_reg;
        p_0_0_03883_1_16823_load_reg_4035_pp0_iter10_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter9_reg;
        p_0_0_03883_1_16823_load_reg_4035_pp0_iter11_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter10_reg;
        p_0_0_03883_1_16823_load_reg_4035_pp0_iter12_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter11_reg;
        p_0_0_03883_1_16823_load_reg_4035_pp0_iter13_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter12_reg;
        p_0_0_03883_1_16823_load_reg_4035_pp0_iter14_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter13_reg;
        p_0_0_03883_1_16823_load_reg_4035_pp0_iter15_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter14_reg;
        p_0_0_03883_1_16823_load_reg_4035_pp0_iter16_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter15_reg;
        p_0_0_03883_1_16823_load_reg_4035_pp0_iter3_reg <= p_0_0_03883_1_16823_load_reg_4035;
        p_0_0_03883_1_16823_load_reg_4035_pp0_iter4_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter3_reg;
        p_0_0_03883_1_16823_load_reg_4035_pp0_iter5_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter4_reg;
        p_0_0_03883_1_16823_load_reg_4035_pp0_iter6_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter5_reg;
        p_0_0_03883_1_16823_load_reg_4035_pp0_iter7_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter6_reg;
        p_0_0_03883_1_16823_load_reg_4035_pp0_iter8_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter7_reg;
        p_0_0_03883_1_16823_load_reg_4035_pp0_iter9_reg <= p_0_0_03883_1_16823_load_reg_4035_pp0_iter8_reg;
        p_0_0_03883_26829_load_reg_4045_pp0_iter10_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter9_reg;
        p_0_0_03883_26829_load_reg_4045_pp0_iter11_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter10_reg;
        p_0_0_03883_26829_load_reg_4045_pp0_iter12_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter11_reg;
        p_0_0_03883_26829_load_reg_4045_pp0_iter13_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter12_reg;
        p_0_0_03883_26829_load_reg_4045_pp0_iter14_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter13_reg;
        p_0_0_03883_26829_load_reg_4045_pp0_iter15_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter14_reg;
        p_0_0_03883_26829_load_reg_4045_pp0_iter16_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter15_reg;
        p_0_0_03883_26829_load_reg_4045_pp0_iter3_reg <= p_0_0_03883_26829_load_reg_4045;
        p_0_0_03883_26829_load_reg_4045_pp0_iter4_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter3_reg;
        p_0_0_03883_26829_load_reg_4045_pp0_iter5_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter4_reg;
        p_0_0_03883_26829_load_reg_4045_pp0_iter6_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter5_reg;
        p_0_0_03883_26829_load_reg_4045_pp0_iter7_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter6_reg;
        p_0_0_03883_26829_load_reg_4045_pp0_iter8_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter7_reg;
        p_0_0_03883_26829_load_reg_4045_pp0_iter9_reg <= p_0_0_03883_26829_load_reg_4045_pp0_iter8_reg;
        p_0_0_03883_36840_load_reg_4060_pp0_iter10_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter9_reg;
        p_0_0_03883_36840_load_reg_4060_pp0_iter11_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter10_reg;
        p_0_0_03883_36840_load_reg_4060_pp0_iter12_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter11_reg;
        p_0_0_03883_36840_load_reg_4060_pp0_iter13_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter12_reg;
        p_0_0_03883_36840_load_reg_4060_pp0_iter14_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter13_reg;
        p_0_0_03883_36840_load_reg_4060_pp0_iter15_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter14_reg;
        p_0_0_03883_36840_load_reg_4060_pp0_iter16_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter15_reg;
        p_0_0_03883_36840_load_reg_4060_pp0_iter3_reg <= p_0_0_03883_36840_load_reg_4060;
        p_0_0_03883_36840_load_reg_4060_pp0_iter4_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter3_reg;
        p_0_0_03883_36840_load_reg_4060_pp0_iter5_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter4_reg;
        p_0_0_03883_36840_load_reg_4060_pp0_iter6_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter5_reg;
        p_0_0_03883_36840_load_reg_4060_pp0_iter7_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter6_reg;
        p_0_0_03883_36840_load_reg_4060_pp0_iter8_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter7_reg;
        p_0_0_03883_36840_load_reg_4060_pp0_iter9_reg <= p_0_0_03883_36840_load_reg_4060_pp0_iter8_reg;
        p_0_0_03883_3_16845_load_reg_4065_pp0_iter10_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter9_reg;
        p_0_0_03883_3_16845_load_reg_4065_pp0_iter11_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter10_reg;
        p_0_0_03883_3_16845_load_reg_4065_pp0_iter12_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter11_reg;
        p_0_0_03883_3_16845_load_reg_4065_pp0_iter13_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter12_reg;
        p_0_0_03883_3_16845_load_reg_4065_pp0_iter14_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter13_reg;
        p_0_0_03883_3_16845_load_reg_4065_pp0_iter15_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter14_reg;
        p_0_0_03883_3_16845_load_reg_4065_pp0_iter16_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter15_reg;
        p_0_0_03883_3_16845_load_reg_4065_pp0_iter3_reg <= p_0_0_03883_3_16845_load_reg_4065;
        p_0_0_03883_3_16845_load_reg_4065_pp0_iter4_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter3_reg;
        p_0_0_03883_3_16845_load_reg_4065_pp0_iter5_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter4_reg;
        p_0_0_03883_3_16845_load_reg_4065_pp0_iter6_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter5_reg;
        p_0_0_03883_3_16845_load_reg_4065_pp0_iter7_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter6_reg;
        p_0_0_03883_3_16845_load_reg_4065_pp0_iter8_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter7_reg;
        p_0_0_03883_3_16845_load_reg_4065_pp0_iter9_reg <= p_0_0_03883_3_16845_load_reg_4065_pp0_iter8_reg;
        p_0_0_03883_46851_load_reg_4075_pp0_iter10_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter9_reg;
        p_0_0_03883_46851_load_reg_4075_pp0_iter11_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter10_reg;
        p_0_0_03883_46851_load_reg_4075_pp0_iter12_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter11_reg;
        p_0_0_03883_46851_load_reg_4075_pp0_iter13_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter12_reg;
        p_0_0_03883_46851_load_reg_4075_pp0_iter14_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter13_reg;
        p_0_0_03883_46851_load_reg_4075_pp0_iter15_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter14_reg;
        p_0_0_03883_46851_load_reg_4075_pp0_iter16_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter15_reg;
        p_0_0_03883_46851_load_reg_4075_pp0_iter3_reg <= p_0_0_03883_46851_load_reg_4075;
        p_0_0_03883_46851_load_reg_4075_pp0_iter4_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter3_reg;
        p_0_0_03883_46851_load_reg_4075_pp0_iter5_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter4_reg;
        p_0_0_03883_46851_load_reg_4075_pp0_iter6_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter5_reg;
        p_0_0_03883_46851_load_reg_4075_pp0_iter7_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter6_reg;
        p_0_0_03883_46851_load_reg_4075_pp0_iter8_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter7_reg;
        p_0_0_03883_46851_load_reg_4075_pp0_iter9_reg <= p_0_0_03883_46851_load_reg_4075_pp0_iter8_reg;
        p_0_0_03883_4_16856_load_reg_4080_pp0_iter10_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter9_reg;
        p_0_0_03883_4_16856_load_reg_4080_pp0_iter11_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter10_reg;
        p_0_0_03883_4_16856_load_reg_4080_pp0_iter12_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter11_reg;
        p_0_0_03883_4_16856_load_reg_4080_pp0_iter13_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter12_reg;
        p_0_0_03883_4_16856_load_reg_4080_pp0_iter14_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter13_reg;
        p_0_0_03883_4_16856_load_reg_4080_pp0_iter15_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter14_reg;
        p_0_0_03883_4_16856_load_reg_4080_pp0_iter16_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter15_reg;
        p_0_0_03883_4_16856_load_reg_4080_pp0_iter3_reg <= p_0_0_03883_4_16856_load_reg_4080;
        p_0_0_03883_4_16856_load_reg_4080_pp0_iter4_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter3_reg;
        p_0_0_03883_4_16856_load_reg_4080_pp0_iter5_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter4_reg;
        p_0_0_03883_4_16856_load_reg_4080_pp0_iter6_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter5_reg;
        p_0_0_03883_4_16856_load_reg_4080_pp0_iter7_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter6_reg;
        p_0_0_03883_4_16856_load_reg_4080_pp0_iter8_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter7_reg;
        p_0_0_03883_4_16856_load_reg_4080_pp0_iter9_reg <= p_0_0_03883_4_16856_load_reg_4080_pp0_iter8_reg;
        sext_ln420_1_reg_4154_pp0_iter3_reg <= sext_ln420_1_reg_4154;
        sext_ln420_2_reg_4159_pp0_iter3_reg <= sext_ln420_2_reg_4159;
        sext_ln420_3_reg_4164_pp0_iter3_reg <= sext_ln420_3_reg_4164;
        sext_ln420_reg_4148_pp0_iter3_reg <= sext_ln420_reg_4148;
        sext_ln423_1_reg_4185_pp0_iter3_reg <= sext_ln423_1_reg_4185;
        sext_ln423_reg_4180_pp0_iter3_reg <= sext_ln423_reg_4180;
        tmp_56_reg_4650 <= g_4_fu_3451_p3[32'd15];
        tmp_58_reg_3941_pp0_iter10_reg <= tmp_58_reg_3941_pp0_iter9_reg;
        tmp_58_reg_3941_pp0_iter11_reg <= tmp_58_reg_3941_pp0_iter10_reg;
        tmp_58_reg_3941_pp0_iter12_reg <= tmp_58_reg_3941_pp0_iter11_reg;
        tmp_58_reg_3941_pp0_iter13_reg <= tmp_58_reg_3941_pp0_iter12_reg;
        tmp_58_reg_3941_pp0_iter14_reg <= tmp_58_reg_3941_pp0_iter13_reg;
        tmp_58_reg_3941_pp0_iter15_reg <= tmp_58_reg_3941_pp0_iter14_reg;
        tmp_58_reg_3941_pp0_iter16_reg <= tmp_58_reg_3941_pp0_iter15_reg;
        tmp_58_reg_3941_pp0_iter17_reg <= tmp_58_reg_3941_pp0_iter16_reg;
        tmp_58_reg_3941_pp0_iter2_reg <= tmp_58_reg_3941_pp0_iter1_reg;
        tmp_58_reg_3941_pp0_iter3_reg <= tmp_58_reg_3941_pp0_iter2_reg;
        tmp_58_reg_3941_pp0_iter4_reg <= tmp_58_reg_3941_pp0_iter3_reg;
        tmp_58_reg_3941_pp0_iter5_reg <= tmp_58_reg_3941_pp0_iter4_reg;
        tmp_58_reg_3941_pp0_iter6_reg <= tmp_58_reg_3941_pp0_iter5_reg;
        tmp_58_reg_3941_pp0_iter7_reg <= tmp_58_reg_3941_pp0_iter6_reg;
        tmp_58_reg_3941_pp0_iter8_reg <= tmp_58_reg_3941_pp0_iter7_reg;
        tmp_58_reg_3941_pp0_iter9_reg <= tmp_58_reg_3941_pp0_iter8_reg;
        w_3_reg_4520_pp0_iter8_reg <= w_3_reg_4520;
        w_5_reg_4525_pp0_iter8_reg <= w_5_reg_4525;
        w_7_reg_4530_pp0_iter8_reg <= w_7_reg_4530;
        w_8_reg_4514_pp0_iter8_reg <= w_8_reg_4514;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        PixBufVal_val_V_31_load_reg_4025 <= PixBufVal_val_V_31_fu_278;
        PixBufVal_val_V_32_load_reg_4040 <= PixBufVal_val_V_32_fu_290;
        PixBufVal_val_V_33_load_reg_4055 <= PixBufVal_val_V_33_fu_302;
        PixBufVal_val_V_34_load_reg_4070 <= PixBufVal_val_V_34_fu_314;
        PixBufVal_val_V_35_load_reg_4085 <= PixBufVal_val_V_35_fu_326;
        g_3_load_reg_4050 <= g_3_fu_298;
        p_0_0_038836807_load_reg_4015 <= p_0_0_038836807_fu_270;
        p_0_0_03883_167406812_load_reg_4020 <= p_0_0_03883_167406812_fu_274;
        p_0_0_03883_16818_load_reg_4030 <= p_0_0_03883_16818_fu_282;
        p_0_0_03883_1_16823_load_reg_4035 <= p_0_0_03883_1_16823_fu_286;
        p_0_0_03883_26829_load_reg_4045 <= p_0_0_03883_26829_fu_294;
        p_0_0_03883_36840_load_reg_4060 <= p_0_0_03883_36840_fu_306;
        p_0_0_03883_3_16845_load_reg_4065 <= p_0_0_03883_3_16845_fu_310;
        p_0_0_03883_46851_load_reg_4075 <= p_0_0_03883_46851_fu_318;
        p_0_0_03883_4_16856_load_reg_4080 <= p_0_0_03883_4_16856_fu_322;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((icmp_ln283_reg_3882 == 1'd1) & (icmp_ln273_reg_3878 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        PixBufVal_val_V_36_reg_4007 <= linebuf_yuv_val_V_3_q1;
        PixBufVal_val_V_37_reg_3998 <= linebuf_yuv_val_V_2_q1;
        PixBufVal_val_V_39_reg_3980 <= linebuf_yuv_val_V_q1;
        PixBufVal_val_V_reg_3989 <= linebuf_yuv_val_V_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln394_reg_3934_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1495_8_reg_4489 <= add_ln1495_8_fu_2936_p2;
        add_ln1495_reg_4484 <= add_ln1495_fu_2930_p2;
        add_ln431_3_reg_4424 <= add_ln431_3_fu_2580_p2;
        add_ln432_1_reg_4439 <= add_ln432_1_fu_2674_p2;
        add_ln432_3_reg_4444 <= add_ln432_3_fu_2680_p2;
        add_ln432_reg_4434 <= add_ln432_fu_2668_p2;
        add_ln433_1_reg_4459 <= add_ln433_1_fu_2776_p2;
        add_ln433_3_reg_4464 <= add_ln433_3_fu_2782_p2;
        add_ln433_reg_4454 <= add_ln433_fu_2770_p2;
        add_ln434_3_reg_4474 <= add_ln434_3_fu_2804_p2;
        trunc_ln431_1_reg_4429 <= {{sub_ln431_fu_2584_p2[13:1]}};
        trunc_ln432_1_reg_4449 <= {{sub_ln432_fu_2686_p2[13:1]}};
        trunc_ln433_1_reg_4469 <= {{sub_ln433_fu_2788_p2[13:1]}};
        trunc_ln434_1_reg_4479 <= {{sub_ln434_fu_2808_p2[13:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln394_reg_3934_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln431_1_reg_4318 <= add_ln431_1_fu_2354_p2;
        add_ln431_reg_4312 <= add_ln431_fu_2348_p2;
        add_ln434_1_reg_4418 <= add_ln434_1_fu_2574_p2;
        add_ln434_reg_4412 <= add_ln434_fu_2568_p2;
        ret_V_69_reg_4324 <= ret_V_69_fu_2360_p2;
        ret_V_70_reg_4335 <= ret_V_70_fu_2371_p2;
        ret_V_71_reg_4346 <= ret_V_71_fu_2382_p2;
        ret_V_72_reg_4357 <= ret_V_72_fu_2393_p2;
        ret_V_73_reg_4368 <= ret_V_73_fu_2404_p2;
        ret_V_74_reg_4379 <= ret_V_74_fu_2415_p2;
        ret_V_75_reg_4390 <= ret_V_75_fu_2426_p2;
        ret_V_76_reg_4401 <= ret_V_76_fu_2437_p2;
        sub_ln61_12_reg_4330 <= sub_ln61_12_fu_2365_p2;
        sub_ln61_13_reg_4341 <= sub_ln61_13_fu_2376_p2;
        sub_ln61_14_reg_4352 <= sub_ln61_14_fu_2387_p2;
        sub_ln61_15_reg_4363 <= sub_ln61_15_fu_2398_p2;
        sub_ln61_16_reg_4374 <= sub_ln61_16_fu_2409_p2;
        sub_ln61_17_reg_4385 <= sub_ln61_17_fu_2420_p2;
        sub_ln61_18_reg_4396 <= sub_ln61_18_fu_2431_p2;
        sub_ln61_19_reg_4407 <= sub_ln61_19_fu_2442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln394_reg_3934_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln438_reg_4298 <= add_ln438_fu_2118_p2;
        add_ln439_reg_4305 <= add_ln439_fu_2184_p2;
        ave_V_1_reg_4227 <= ave_V_1_fu_1838_p2;
        ave_V_2_reg_4242 <= ave_V_2_fu_1860_p2;
        ave_V_3_reg_4247 <= ave_V_3_fu_1872_p2;
        ave_V_reg_4200 <= ave_V_fu_1800_p2;
        mean_V_3_reg_4290 <= mean_V_3_fu_2050_p3;
        mean_V_reg_4252 <= mean_V_fu_1926_p3;
        sext_ln421_1_reg_4210 <= sext_ln421_1_fu_1809_p1;
        sext_ln421_2_reg_4216 <= sext_ln421_2_fu_1812_p1;
        sext_ln421_3_reg_4222 <= sext_ln421_3_fu_1815_p1;
        sext_ln421_reg_4205 <= sext_ln421_fu_1806_p1;
        sext_ln422_1_reg_4237 <= sext_ln422_1_fu_1847_p1;
        sext_ln422_reg_4232 <= sext_ln422_fu_1844_p1;
        tmp_26_reg_4260 <= ave_V_1_fu_1838_p2[32'd13];
        tmp_27_reg_4275 <= ave_V_2_fu_1860_p2[32'd13];
        trunc_ln1513_2_reg_4265 <= {{sub_ln1513_10_fu_1942_p2[13:2]}};
        trunc_ln1513_3_reg_4270 <= {{ave_V_1_fu_1838_p2[13:2]}};
        trunc_ln1513_4_reg_4280 <= {{sub_ln1513_12_fu_1976_p2[13:2]}};
        trunc_ln1513_5_reg_4285 <= {{ave_V_2_fu_1860_p2[13:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln394_reg_3934_pp0_iter6_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln450_reg_4536 <= add_ln450_fu_3248_p2;
        w_3_reg_4520 <= {{DIV1_TABLE_q2[9:2]}};
        w_5_reg_4525 <= {{DIV1_TABLE_q1[9:2]}};
        w_7_reg_4530 <= {{DIV1_TABLE_q0[9:1]}};
        w_8_reg_4514 <= {{DIV1_TABLE_q3[9:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln394_reg_3934_pp0_iter15_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln459_2_reg_4634 <= add_ln459_2_fu_3370_p2;
        trunc_ln459_1_reg_4640 <= {{sub_ln459_fu_3376_p2[25:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp147_reg_3910_pp0_iter1_reg <= cmp147_reg_3910;
        icmp_ln273_reg_3878 <= icmp_ln273_fu_947_p2;
        icmp_ln273_reg_3878_pp0_iter1_reg <= icmp_ln273_reg_3878;
        icmp_ln283_reg_3882_pp0_iter1_reg <= icmp_ln283_reg_3882;
        icmp_ln394_reg_3934_pp0_iter1_reg <= icmp_ln394_reg_3934;
        linebuf_yuv_val_V_1_addr_reg_3892_pp0_iter1_reg <= linebuf_yuv_val_V_1_addr_reg_3892;
        linebuf_yuv_val_V_2_addr_reg_3898_pp0_iter1_reg <= linebuf_yuv_val_V_2_addr_reg_3898;
        linebuf_yuv_val_V_3_addr_reg_3904_pp0_iter1_reg <= linebuf_yuv_val_V_3_addr_reg_3904;
        tmp_58_reg_3941_pp0_iter1_reg <= tmp_58_reg_3941;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln283_fu_977_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln273_fu_947_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cmp147_reg_3910 <= cmp147_fu_983_p2;
        linebuf_yuv_val_V_1_addr_reg_3892 <= zext_ln273_fu_959_p1;
        linebuf_yuv_val_V_2_addr_reg_3898 <= zext_ln273_fu_959_p1;
        linebuf_yuv_val_V_3_addr_reg_3904 <= zext_ln273_fu_959_p1;
        linebuf_yuv_val_V_addr_reg_3886 <= zext_ln273_fu_959_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln273_fu_947_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln283_reg_3882 <= icmp_ln283_fu_977_p2;
        icmp_ln394_reg_3934 <= icmp_ln394_fu_999_p2;
        tmp_58_reg_3941 <= or_ln540_fu_1005_p2[32'd16];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln394_reg_3934_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lshr_ln456_3_reg_4599 <= {{grp_fu_3670_p2[17:8]}};
        lshr_ln_reg_4584 <= {{grp_fu_3649_p2[17:8]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce0 = 1'b1;
    end else begin
        DIV1_TABLE_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce1 = 1'b1;
    end else begin
        DIV1_TABLE_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce2 = 1'b1;
    end else begin
        DIV1_TABLE_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce3 = 1'b1;
    end else begin
        DIV1_TABLE_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV2_TABLE_ce0 = 1'b1;
    end else begin
        DIV2_TABLE_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln273_fu_947_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter17_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int_frp = 1'b1;
    end else begin
        ap_done_int_frp = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd10] == 1'b1)) begin
        ap_enable_reg_pp0_iter10 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter10 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd11] == 1'b1)) begin
        ap_enable_reg_pp0_iter11 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter11 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd12] == 1'b1)) begin
        ap_enable_reg_pp0_iter12 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter12 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd13] == 1'b1)) begin
        ap_enable_reg_pp0_iter13 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter13 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd14] == 1'b1)) begin
        ap_enable_reg_pp0_iter14 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter14 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd15] == 1'b1)) begin
        ap_enable_reg_pp0_iter15 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter15 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd16] == 1'b1)) begin
        ap_enable_reg_pp0_iter16 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter16 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd17] == 1'b1)) begin
        ap_enable_reg_pp0_iter17 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter17 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd18] == 1'b1)) begin
        ap_enable_reg_pp0_iter18 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter18 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd7] == 1'b1)) begin
        ap_enable_reg_pp0_iter7 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter7 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd8] == 1'b1)) begin
        ap_enable_reg_pp0_iter8 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter8 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd9] == 1'b1)) begin
        ap_enable_reg_pp0_iter9 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter9 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op130_read_state2 == 1'b1) & (frp_pipeline_valid_U_valid_out[5'd1] == 1'b1))) begin
        ap_frp_data_issued_nxt_imgBayer_op130 = 1'b1;
    end else begin
        ap_frp_data_issued_nxt_imgBayer_op130 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_frp_data_issued_nxt_imgBayer_op130 == 1'b1)) begin
        ap_frp_data_next_issued_imgBayer = 1'd1;
    end else begin
        ap_frp_data_next_issued_imgBayer = 1'd0;
    end
end

always @ (*) begin
    if (((icmp_ln283_fu_977_p2 == 1'd1) & (cmp84_read_read_fu_330_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln273_fu_947_p2 == 1'd0))) begin
        ap_frp_data_req_imgBayer_op130 = 1'd1;
    end else begin
        ap_frp_data_req_imgBayer_op130 = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_roi_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_g_1_phi_fu_738_p4 = PixBufVal_val_V_33_fu_302;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_g_1_phi_fu_738_p4 = select_ln342_13_fu_1211_p3;
        end else begin
            ap_phi_mux_g_1_phi_fu_738_p4 = ap_phi_reg_pp0_iter2_g_1_reg_735;
        end
    end else begin
        ap_phi_mux_g_1_phi_fu_738_p4 = ap_phi_reg_pp0_iter2_g_1_reg_735;
    end
end

always @ (*) begin
    if (((icmp_ln283_reg_3882 == 1'd1) & (icmp_ln273_reg_3878 == 1'd0))) begin
        if ((cmp84_read_reg_3861 == 1'd0)) begin
            ap_phi_mux_p_0_0_03875_46989_ph_phi_fu_645_p4 = linebuf_yuv_val_V_q1;
        end else if ((cmp84 == 1'd1)) begin
            ap_phi_mux_p_0_0_03875_46989_ph_phi_fu_645_p4 = imgBayer_dout;
        end else begin
            ap_phi_mux_p_0_0_03875_46989_ph_phi_fu_645_p4 = ap_phi_reg_pp0_iter1_p_0_0_03875_46989_ph_reg_642;
        end
    end else begin
        ap_phi_mux_p_0_0_03875_46989_ph_phi_fu_645_p4 = ap_phi_reg_pp0_iter1_p_0_0_03875_46989_ph_reg_642;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_0388368076810_phi_fu_820_p4 = p_0_0_038836807_fu_270;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_0388368076810_phi_fu_820_p4 = select_ln342_6_fu_1164_p3;
        end else begin
            ap_phi_mux_p_0_0_0388368076810_phi_fu_820_p4 = ap_phi_reg_pp0_iter2_p_0_0_0388368076810_reg_817;
        end
    end else begin
        ap_phi_mux_p_0_0_0388368076810_phi_fu_820_p4 = ap_phi_reg_pp0_iter2_p_0_0_0388368076810_reg_817;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_038836808_phi_fu_829_p4 = p_0_0_03883_167406812_fu_274;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_038836808_phi_fu_829_p4 = select_ln342_7_fu_1171_p3;
        end else begin
            ap_phi_mux_p_0_0_038836808_phi_fu_829_p4 = ap_phi_reg_pp0_iter2_p_0_0_038836808_reg_826;
        end
    end else begin
        ap_phi_mux_p_0_0_038836808_phi_fu_829_p4 = ap_phi_reg_pp0_iter2_p_0_0_038836808_reg_826;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_03883_167406813_phi_fu_811_p4 = PixBufVal_val_V_31_fu_278;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_03883_167406813_phi_fu_811_p4 = select_ln342_5_fu_1157_p3;
        end else begin
            ap_phi_mux_p_0_0_03883_167406813_phi_fu_811_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_167406813_reg_808;
        end
    end else begin
        ap_phi_mux_p_0_0_03883_167406813_phi_fu_811_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_167406813_reg_808;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_03883_168186821_phi_fu_784_p4 = p_0_0_03883_16818_fu_282;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_03883_168186821_phi_fu_784_p4 = select_ln342_2_fu_1137_p3;
        end else begin
            ap_phi_mux_p_0_0_03883_168186821_phi_fu_784_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_168186821_reg_781;
        end
    end else begin
        ap_phi_mux_p_0_0_03883_168186821_phi_fu_784_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_168186821_reg_781;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_03883_16819_phi_fu_793_p4 = p_0_0_03883_1_16823_fu_286;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_03883_16819_phi_fu_793_p4 = select_ln342_3_fu_1144_p3;
        end else begin
            ap_phi_mux_p_0_0_03883_16819_phi_fu_793_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_16819_reg_790;
        end
    end else begin
        ap_phi_mux_p_0_0_03883_16819_phi_fu_793_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_16819_reg_790;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_03883_1_16824_phi_fu_775_p4 = PixBufVal_val_V_32_fu_290;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_03883_1_16824_phi_fu_775_p4 = select_ln342_1_fu_1130_p3;
        end else begin
            ap_phi_mux_p_0_0_03883_1_16824_phi_fu_775_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_1_16824_reg_772;
        end
    end else begin
        ap_phi_mux_p_0_0_03883_1_16824_phi_fu_775_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_1_16824_reg_772;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_03883_1_26827_phi_fu_766_p4 = PixBufVal_val_V_27_load_reg_3952;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_03883_1_26827_phi_fu_766_p4 = select_ln342_fu_1124_p3;
        end else begin
            ap_phi_mux_p_0_0_03883_1_26827_phi_fu_766_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_1_26827_reg_763;
        end
    end else begin
        ap_phi_mux_p_0_0_03883_1_26827_phi_fu_766_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_1_26827_reg_763;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_03883_267446816_phi_fu_802_p4 = PixBufVal_val_V_26_load_reg_3945;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_03883_267446816_phi_fu_802_p4 = select_ln342_4_fu_1151_p3;
        end else begin
            ap_phi_mux_p_0_0_03883_267446816_phi_fu_802_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_267446816_reg_799;
        end
    end else begin
        ap_phi_mux_p_0_0_03883_267446816_phi_fu_802_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_267446816_reg_799;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_03883_268296832_phi_fu_748_p4 = p_0_0_03883_26829_fu_294;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_03883_268296832_phi_fu_748_p4 = select_ln342_14_fu_1218_p3;
        end else begin
            ap_phi_mux_p_0_0_03883_268296832_phi_fu_748_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_268296832_reg_745;
        end
    end else begin
        ap_phi_mux_p_0_0_03883_268296832_phi_fu_748_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_268296832_reg_745;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_03883_26830_phi_fu_757_p4 = g_3_fu_298;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_03883_26830_phi_fu_757_p4 = select_ln342_15_fu_1225_p3;
        end else begin
            ap_phi_mux_p_0_0_03883_26830_phi_fu_757_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_26830_reg_754;
        end
    end else begin
        ap_phi_mux_p_0_0_03883_26830_phi_fu_757_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_26830_reg_754;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_03883_2_26838_phi_fu_729_p4 = PixBufVal_val_V_28_load_reg_3959;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_03883_2_26838_phi_fu_729_p4 = select_ln342_12_fu_1205_p3;
        end else begin
            ap_phi_mux_p_0_0_03883_2_26838_phi_fu_729_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_2_26838_reg_726;
        end
    end else begin
        ap_phi_mux_p_0_0_03883_2_26838_phi_fu_729_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_2_26838_reg_726;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_03883_368406843_phi_fu_711_p4 = p_0_0_03883_36840_fu_306;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_03883_368406843_phi_fu_711_p4 = select_ln342_10_fu_1191_p3;
        end else begin
            ap_phi_mux_p_0_0_03883_368406843_phi_fu_711_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_368406843_reg_708;
        end
    end else begin
        ap_phi_mux_p_0_0_03883_368406843_phi_fu_711_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_368406843_reg_708;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_03883_36841_phi_fu_720_p4 = p_0_0_03883_3_16845_fu_310;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_03883_36841_phi_fu_720_p4 = select_ln342_11_fu_1198_p3;
        end else begin
            ap_phi_mux_p_0_0_03883_36841_phi_fu_720_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_36841_reg_717;
        end
    end else begin
        ap_phi_mux_p_0_0_03883_36841_phi_fu_720_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_36841_reg_717;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_03883_3_16846_phi_fu_702_p4 = PixBufVal_val_V_34_fu_314;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_03883_3_16846_phi_fu_702_p4 = select_ln342_9_fu_1184_p3;
        end else begin
            ap_phi_mux_p_0_0_03883_3_16846_phi_fu_702_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_3_16846_reg_699;
        end
    end else begin
        ap_phi_mux_p_0_0_03883_3_16846_phi_fu_702_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_3_16846_reg_699;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_03883_3_26849_phi_fu_693_p4 = PixBufVal_val_V_29_load_reg_3966;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_03883_3_26849_phi_fu_693_p4 = select_ln342_8_fu_1178_p3;
        end else begin
            ap_phi_mux_p_0_0_03883_3_26849_phi_fu_693_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_3_26849_reg_690;
        end
    end else begin
        ap_phi_mux_p_0_0_03883_3_26849_phi_fu_693_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_3_26849_reg_690;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_03883_468516854_phi_fu_675_p4 = p_0_0_03883_46851_fu_318;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_03883_468516854_phi_fu_675_p4 = select_ln342_18_fu_1247_p3;
        end else begin
            ap_phi_mux_p_0_0_03883_468516854_phi_fu_675_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_468516854_reg_672;
        end
    end else begin
        ap_phi_mux_p_0_0_03883_468516854_phi_fu_675_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_468516854_reg_672;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_03883_46852_phi_fu_684_p4 = p_0_0_03883_4_16856_fu_322;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_03883_46852_phi_fu_684_p4 = select_ln342_19_fu_1255_p3;
        end else begin
            ap_phi_mux_p_0_0_03883_46852_phi_fu_684_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_46852_reg_681;
        end
    end else begin
        ap_phi_mux_p_0_0_03883_46852_phi_fu_684_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_46852_reg_681;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_03883_4_16857_phi_fu_666_p4 = PixBufVal_val_V_35_fu_326;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_03883_4_16857_phi_fu_666_p4 = select_ln342_17_fu_1239_p3;
        end else begin
            ap_phi_mux_p_0_0_03883_4_16857_phi_fu_666_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_4_16857_reg_663;
        end
    end else begin
        ap_phi_mux_p_0_0_03883_4_16857_phi_fu_666_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_4_16857_reg_663;
    end
end

always @ (*) begin
    if ((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_03883_4_26860_phi_fu_657_p4 = PixBufVal_val_V_30_load_reg_3973;
        end else if ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_03883_4_26860_phi_fu_657_p4 = select_ln342_16_fu_1232_p3;
        end else begin
            ap_phi_mux_p_0_0_03883_4_26860_phi_fu_657_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_4_26860_reg_654;
        end
    end else begin
        ap_phi_mux_p_0_0_03883_4_26860_phi_fu_657_p4 = ap_phi_reg_pp0_iter2_p_0_0_03883_4_26860_reg_654;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_z = 17'd0;
    end else begin
        ap_sig_allocacmp_z = x_fu_246;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        frp_pipeline_valid_U_exitcond = 1'b1;
    end else begin
        frp_pipeline_valid_U_exitcond = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((ap_predicate_op130_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        imgBayer_read = 1'b1;
    end else begin
        imgBayer_read = 1'b0;
    end
end

always @ (*) begin
    if ((pf_imgG_U_data_out_vld == 1'b1)) begin
        imgG_write = 1'b1;
    end else begin
        imgG_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_val_V_1_ce0 = 1'b1;
    end else begin
        linebuf_yuv_val_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_val_V_1_ce1 = 1'b1;
    end else begin
        linebuf_yuv_val_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1) & (icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_val_V_1_we0 = 1'b1;
    end else begin
        linebuf_yuv_val_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_val_V_2_ce0 = 1'b1;
    end else begin
        linebuf_yuv_val_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_val_V_2_ce1 = 1'b1;
    end else begin
        linebuf_yuv_val_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1) & (icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_val_V_2_we0 = 1'b1;
    end else begin
        linebuf_yuv_val_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_val_V_3_ce0 = 1'b1;
    end else begin
        linebuf_yuv_val_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_val_V_3_ce1 = 1'b1;
    end else begin
        linebuf_yuv_val_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1) & (icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_val_V_3_we0 = 1'b1;
    end else begin
        linebuf_yuv_val_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_val_V_ce0 = 1'b1;
    end else begin
        linebuf_yuv_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_val_V_ce1 = 1'b1;
    end else begin
        linebuf_yuv_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((cmp84 == 1'd1) & (icmp_ln283_reg_3882 == 1'd1) & (icmp_ln273_reg_3878 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        linebuf_yuv_val_V_we0 = 1'b1;
    end else begin
        linebuf_yuv_val_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_03875_469896997_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03875_469896997_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_038836807_out_ap_vld = 1'b1;
    end else begin
        p_0_0_038836807_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_03883_167406812_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03883_167406812_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_03883_16818_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03883_16818_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_03883_1_16823_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03883_1_16823_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_03883_1_26826_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03883_1_26826_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_03883_267446815_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03883_267446815_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_03883_26829_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03883_26829_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_03883_2_16834_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03883_2_16834_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_03883_2_26837_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03883_2_26837_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_03883_36840_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03883_36840_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_03883_3_16845_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03883_3_16845_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_03883_3_26848_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03883_3_26848_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_03883_46851_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03883_46851_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_03883_4_16856_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03883_4_16856_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_03883_4_26859_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03883_4_26859_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out1_ap_vld = 1'b1;
    end else begin
        p_out1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out2_ap_vld = 1'b1;
    end else begin
        p_out2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out3_ap_vld = 1'b1;
    end else begin
        p_out3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln273_reg_3878_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_58_reg_3941_pp0_iter17_reg == 1'd0))) begin
        pf_imgG_U_data_in_vld = 1'b1;
    end else begin
        pf_imgG_U_data_in_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DIV1_TABLE_address0 = zext_ln448_3_fu_3195_p1;

assign DIV1_TABLE_address1 = zext_ln448_2_fu_3174_p1;

assign DIV1_TABLE_address2 = zext_ln448_1_fu_3153_p1;

assign DIV1_TABLE_address3 = zext_ln448_fu_3129_p1;

assign DIV2_TABLE_address0 = zext_ln452_fu_3279_p1;

assign K_V_12_fu_1369_p2 = (zext_ln406_fu_1347_p1 - zext_ln406_3_fu_1365_p1);

assign K_V_13_fu_1401_p2 = (sub_ln407_fu_1395_p2 - zext_ln406_1_fu_1351_p1);

assign K_V_14_fu_1461_p2 = (sub_ln409_fu_1455_p2 - zext_ln407_2_fu_1391_p1);

assign K_V_15_fu_1497_p2 = (zext_ln410_fu_1475_p1 - zext_ln410_3_fu_1493_p1);

assign K_V_16_fu_1553_p2 = (sub_ln412_fu_1547_p2 - zext_ln410_1_fu_1479_p1);

assign K_V_17_fu_1589_p2 = (zext_ln413_fu_1567_p1 - zext_ln413_3_fu_1585_p1);

assign K_V_18_fu_1641_p2 = (sub_ln415_fu_1635_p2 - zext_ln413_1_fu_1571_p1);

assign K_V_19_fu_1665_p2 = (sub_ln416_fu_1659_p2 - zext_ln405_2_fu_1315_p1);

assign K_V_3_fu_1429_p2 = (zext_ln408_fu_1415_p1 - zext_ln408_1_fu_1425_p1);

assign K_V_6_fu_1521_p2 = (sub_ln411_fu_1515_p2 - zext_ln405_4_fu_1323_p1);

assign K_V_9_fu_1613_p2 = (sub_ln414_fu_1607_p2 - zext_ln405_4_fu_1323_p1);

assign K_V_fu_1333_p2 = (sub_ln405_fu_1327_p2 - zext_ln405_2_fu_1315_p1);

assign SD_V_2_fu_2922_p3 = ((tmp_54_fu_2877_p3[0:0] == 1'b1) ? sub_ln439_1_fu_2916_p2 : sext_ln439_2_fu_2912_p1);

assign SD_V_fu_2869_p3 = ((tmp_51_fu_2824_p3[0:0] == 1'b1) ? sub_ln438_1_fu_2863_p2 : sext_ln438_2_fu_2859_p1);

assign add_ln1495_8_fu_2936_p2 = (SD_V_2_fu_2922_p3 + 12'd1);

assign add_ln1495_fu_2930_p2 = (SD_V_fu_2869_p3 + 12'd1);

assign add_ln406_fu_1359_p2 = (zext_ln406_2_fu_1355_p1 + zext_ln405_1_fu_1311_p1);

assign add_ln408_fu_1419_p2 = (zext_ln407_1_fu_1387_p1 + zext_ln405_3_fu_1319_p1);

assign add_ln410_fu_1487_p2 = (zext_ln409_1_fu_1447_p1 + zext_ln410_2_fu_1483_p1);

assign add_ln413_fu_1579_p2 = (zext_ln413_2_fu_1575_p1 + zext_ln412_1_fu_1539_p1);

assign add_ln420_1_fu_1693_p2 = ($signed(sext_ln420_fu_1671_p1) + $signed(sext_ln420_1_fu_1675_p1));

assign add_ln420_fu_1687_p2 = ($signed(sext_ln420_2_fu_1679_p1) + $signed(sext_ln420_3_fu_1683_p1));

assign add_ln421_1_fu_1828_p2 = ($signed(sext_ln421_3_fu_1815_p1) + $signed(sext_ln421_fu_1806_p1));

assign add_ln421_fu_1818_p2 = ($signed(sext_ln421_1_fu_1809_p1) + $signed(sext_ln421_2_fu_1812_p1));

assign add_ln422_fu_1850_p2 = ($signed(sext_ln422_fu_1844_p1) + $signed(sext_ln422_1_fu_1847_p1));

assign add_ln423_1_fu_1713_p2 = ($signed(sext_ln420_3_fu_1683_p1) + $signed(sext_ln420_fu_1671_p1));

assign add_ln423_fu_1707_p2 = ($signed(sext_ln423_fu_1699_p1) + $signed(sext_ln423_1_fu_1703_p1));

assign add_ln431_1_fu_2354_p2 = ($signed(sext_ln431_fu_2344_p1) + $signed(sext_ln1496_1_fu_2314_p1));

assign add_ln431_2_fu_2948_p2 = ($signed(sext_ln431_2_fu_2945_p1) + $signed(sext_ln431_1_fu_2942_p1));

assign add_ln431_3_fu_2580_p2 = ($signed(add_ln431_1_reg_4318) + $signed(add_ln431_reg_4312));

assign add_ln431_fu_2348_p2 = ($signed(sext_ln186_fu_2284_p1) + $signed(sext_ln1496_fu_2254_p1));

assign add_ln432_1_fu_2674_p2 = ($signed(sext_ln432_fu_2664_p1) + $signed(sext_ln186_8_fu_2647_p1));

assign add_ln432_2_fu_2990_p2 = ($signed(sext_ln432_2_fu_2987_p1) + $signed(sext_ln432_1_fu_2984_p1));

assign add_ln432_3_fu_2680_p2 = ($signed(add_ln432_1_fu_2674_p2) + $signed(add_ln432_fu_2668_p2));

assign add_ln432_fu_2668_p2 = ($signed(sext_ln1496_3_fu_2630_p1) + $signed(sext_ln1496_2_fu_2613_p1));

assign add_ln433_1_fu_2776_p2 = ($signed(sext_ln433_fu_2766_p1) + $signed(sext_ln1496_4_fu_2749_p1));

assign add_ln433_2_fu_3032_p2 = ($signed(sext_ln433_2_fu_3029_p1) + $signed(sext_ln433_1_fu_3026_p1));

assign add_ln433_3_fu_2782_p2 = ($signed(add_ln433_1_fu_2776_p2) + $signed(add_ln433_fu_2770_p2));

assign add_ln433_fu_2770_p2 = ($signed(sext_ln186_10_fu_2732_p1) + $signed(sext_ln186_9_fu_2715_p1));

assign add_ln434_1_fu_2574_p2 = ($signed(sext_ln434_fu_2564_p1) + $signed(sext_ln186_12_fu_2534_p1));

assign add_ln434_2_fu_3074_p2 = ($signed(sext_ln434_2_fu_3071_p1) + $signed(sext_ln434_1_fu_3068_p1));

assign add_ln434_3_fu_2804_p2 = ($signed(add_ln434_1_reg_4418) + $signed(add_ln434_reg_4412));

assign add_ln434_fu_2568_p2 = ($signed(sext_ln186_11_fu_2504_p1) + $signed(sext_ln1496_5_fu_2474_p1));

assign add_ln438_fu_2118_p2 = ($signed(sext_ln1496_6_fu_2084_p1) + $signed(sext_ln438_fu_2114_p1));

assign add_ln439_fu_2184_p2 = ($signed(sext_ln1496_7_fu_2150_p1) + $signed(sext_ln439_fu_2180_p1));

assign add_ln450_fu_3248_p2 = (zext_ln443_fu_3220_p1 + zext_ln443_1_fu_3234_p1);

assign add_ln459_2_fu_3370_p2 = ($signed(sext_ln459_2_fu_3367_p1) + $signed(sext_ln459_1_fu_3364_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_01001 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state19_pp0_stage0_iter18 = ((1'b1 == 1'b0) & (tmp_58_reg_3941_pp0_iter17_reg == 1'd0));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op130_read_state2 == 1'b1) & (1'b1 == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_3276 = ((cmp84 == 1'd1) & (icmp_ln283_reg_3882 == 1'd1) & (icmp_ln273_reg_3878 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_3278 = ((cmp84_read_reg_3861 == 1'd0) & (icmp_ln283_reg_3882 == 1'd1) & (icmp_ln273_reg_3878 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = (pf_imgG_U_pf_ready == 1'b1);
end

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_frp_roi_pvb_no_fwd_prs = ~(imgBayer_num_data_valid < (ap_frp_data_req_imgBayer + ap_frp_data_req_imgBayer_op130));
end

always @ (*) begin
    ap_enable_operation_105 = (ap_predicate_op105_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_107 = (ap_predicate_op107_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_109 = (ap_predicate_op109_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_111 = (ap_predicate_op111_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_125 = (ap_predicate_op125_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_126 = (ap_predicate_op126_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_127 = (ap_predicate_op127_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_128 = (ap_predicate_op128_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_131 = (ap_predicate_op131_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_179 = (ap_predicate_op179_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_181 = (ap_predicate_op181_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_183 = (ap_predicate_op183_store_state3 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter1_p_0_0_03875_46989_ph_reg_642 = 'bx;

assign ap_phi_reg_pp0_iter2_g_1_reg_735 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0388368076810_reg_817 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_038836808_reg_826 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_03883_167406813_reg_808 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_03883_168186821_reg_781 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_03883_16819_reg_790 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_03883_1_16824_reg_772 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_03883_1_26827_reg_763 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_03883_267446816_reg_799 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_03883_268296832_reg_745 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_03883_26830_reg_754 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_03883_2_26838_reg_726 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_03883_368406843_reg_708 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_03883_36841_reg_717 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_03883_3_16846_reg_699 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_03883_3_26849_reg_690 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_03883_468516854_reg_672 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_03883_46852_reg_681 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_03883_4_16857_reg_663 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_03883_4_26860_reg_654 = 'bx;

always @ (*) begin
    ap_predicate_op105_load_state1 = ((icmp_ln283_fu_977_p2 == 1'd1) & (icmp_ln273_fu_947_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op107_load_state1 = ((icmp_ln283_fu_977_p2 == 1'd1) & (icmp_ln273_fu_947_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op109_load_state1 = ((icmp_ln283_fu_977_p2 == 1'd1) & (icmp_ln273_fu_947_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op111_load_state1 = ((icmp_ln283_fu_977_p2 == 1'd1) & (icmp_ln273_fu_947_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op125_load_state2 = ((icmp_ln283_reg_3882 == 1'd1) & (icmp_ln273_reg_3878 == 1'd0));
end

always @ (*) begin
    ap_predicate_op126_load_state2 = ((icmp_ln283_reg_3882 == 1'd1) & (icmp_ln273_reg_3878 == 1'd0));
end

always @ (*) begin
    ap_predicate_op127_load_state2 = ((icmp_ln283_reg_3882 == 1'd1) & (icmp_ln273_reg_3878 == 1'd0));
end

always @ (*) begin
    ap_predicate_op128_load_state2 = ((icmp_ln283_reg_3882 == 1'd1) & (icmp_ln273_reg_3878 == 1'd0));
end

always @ (*) begin
    ap_predicate_op130_read_state2 = ((cmp84 == 1'd1) & (icmp_ln283_reg_3882 == 1'd1) & (icmp_ln273_reg_3878 == 1'd0));
end

always @ (*) begin
    ap_predicate_op131_store_state2 = ((cmp84 == 1'd1) & (icmp_ln283_reg_3882 == 1'd1) & (icmp_ln273_reg_3878 == 1'd0));
end

always @ (*) begin
    ap_predicate_op179_store_state3 = ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1) & (icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op181_store_state3 = ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1) & (icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op183_store_state3 = ((icmp_ln283_reg_3882_pp0_iter1_reg == 1'd1) & (icmp_ln273_reg_3878_pp0_iter1_reg == 1'd0));
end

assign ave_V_1_fu_1838_p2 = ($signed(sext_ln421_5_fu_1834_p1) + $signed(sext_ln421_4_fu_1824_p1));

assign ave_V_2_fu_1860_p2 = ($signed(sext_ln421_4_fu_1824_p1) + $signed(sext_ln422_2_fu_1856_p1));

assign ave_V_3_fu_1872_p2 = ($signed(sext_ln423_3_fu_1869_p1) + $signed(sext_ln423_2_fu_1866_p1));

assign ave_V_fu_1800_p2 = ($signed(sext_ln420_5_fu_1797_p1) + $signed(sext_ln420_4_fu_1794_p1));

assign cmp147_fu_983_p2 = ((ap_sig_allocacmp_z == 17'd0) ? 1'b1 : 1'b0);

assign cmp84_read_read_fu_330_p2 = cmp84;

assign cmp84_read_reg_3861 = cmp84;

assign g_4_fu_3451_p3 = ((icmp_ln394_reg_3934_pp0_iter16_reg[0:0] == 1'b1) ? g_fu_3445_p2 : zext_ln459_4_fu_3392_p1);

assign g_fu_3445_p2 = ($signed(sext_ln459_4_fu_3441_p1) + $signed(zext_ln459_4_fu_3392_p1));

assign grp_fu_3649_p1 = grp_fu_3649_p10;

assign grp_fu_3649_p10 = w_8_reg_4514_pp0_iter8_reg;

assign grp_fu_3656_p1 = grp_fu_3656_p10;

assign grp_fu_3656_p10 = w_3_reg_4520_pp0_iter8_reg;

assign grp_fu_3663_p1 = grp_fu_3663_p10;

assign grp_fu_3663_p10 = w_5_reg_4525_pp0_iter8_reg;

assign grp_fu_3670_p1 = grp_fu_3670_p10;

assign grp_fu_3670_p10 = w_7_reg_4530_pp0_iter8_reg;

assign grp_fu_3677_p1 = grp_fu_3677_p10;

assign grp_fu_3677_p10 = lshr_ln456_1_fu_3311_p4;

assign grp_fu_3684_p1 = grp_fu_3684_p10;

assign grp_fu_3684_p10 = lshr_ln456_2_fu_3324_p4;

assign grp_fu_3691_p1 = grp_fu_3691_p10;

assign grp_fu_3691_p10 = lshr_ln_reg_4584;

assign grp_fu_3700_p1 = grp_fu_3700_p10;

assign grp_fu_3700_p10 = lshr_ln456_3_reg_4599;

assign icmp_ln273_fu_947_p2 = ((ap_sig_allocacmp_z == add_ln270) ? 1'b1 : 1'b0);

assign icmp_ln283_fu_977_p2 = ((ap_sig_allocacmp_z < zext_ln238_cast_fu_835_p1) ? 1'b1 : 1'b0);

assign icmp_ln394_fu_999_p2 = ((xor_r == zext_ln394_fu_995_p1) ? 1'b1 : 1'b0);

assign icmp_ln465_fu_3476_p2 = (($signed(tmp_57_fu_3466_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign imgBayer_blk_n = 1'b1;

assign imgG_blk_n = 1'b1;

assign imgG_din = pf_imgG_U_data_out;

assign linebuf_yuv_val_V_1_address0 = linebuf_yuv_val_V_1_addr_reg_3892_pp0_iter1_reg;

assign linebuf_yuv_val_V_1_address1 = zext_ln273_fu_959_p1;

assign linebuf_yuv_val_V_1_d0 = ((cmp170[0:0] == 1'b1) ? PixBufVal_val_V_39_reg_3980 : p_0_0_03875_46989_ph_reg_642);

assign linebuf_yuv_val_V_2_address0 = linebuf_yuv_val_V_2_addr_reg_3898_pp0_iter1_reg;

assign linebuf_yuv_val_V_2_address1 = zext_ln273_fu_959_p1;

assign linebuf_yuv_val_V_2_d0 = ((cmp170[0:0] == 1'b1) ? PixBufVal_val_V_reg_3989 : p_0_0_03875_46989_ph_reg_642);

assign linebuf_yuv_val_V_3_address0 = linebuf_yuv_val_V_3_addr_reg_3904_pp0_iter1_reg;

assign linebuf_yuv_val_V_3_address1 = zext_ln273_fu_959_p1;

assign linebuf_yuv_val_V_3_d0 = ((cmp170[0:0] == 1'b1) ? PixBufVal_val_V_37_reg_3998 : p_0_0_03875_46989_ph_reg_642);

assign linebuf_yuv_val_V_address0 = linebuf_yuv_val_V_addr_reg_3886;

assign linebuf_yuv_val_V_address1 = zext_ln273_fu_959_p1;

assign linebuf_yuv_val_V_d0 = imgBayer_dout;

assign lshr_ln456_1_fu_3311_p4 = {{grp_fu_3656_p2[17:8]}};

assign lshr_ln456_2_fu_3324_p4 = {{grp_fu_3663_p2[17:8]}};

assign mean_V_1_fu_2202_p3 = ((tmp_26_reg_4260[0:0] == 1'b1) ? sub_ln1513_11_fu_2196_p2 : sext_ln1513_14_fu_2193_p1);

assign mean_V_2_fu_2221_p3 = ((tmp_27_reg_4275[0:0] == 1'b1) ? sub_ln1513_13_fu_2215_p2 : sext_ln1513_16_fu_2212_p1);

assign mean_V_3_fu_2050_p3 = ((tmp_28_fu_2002_p3[0:0] == 1'b1) ? sub_ln1513_15_fu_2044_p2 : sext_ln1513_18_fu_2040_p1);

assign mean_V_fu_1926_p3 = ((tmp_fu_1878_p3[0:0] == 1'b1) ? sub_ln1513_9_fu_1920_p2 : sext_ln1513_10_fu_1916_p1);

assign or_ln214_fu_3526_p2 = (tmp_56_reg_4650 | icmp_ln465_reg_4656);

assign or_ln540_fu_1005_p2 = (out_y | out_x_fu_971_p2);

assign out_x_fu_971_p2 = ($signed(ap_sig_allocacmp_z) + $signed(17'd131070));

assign p_0_0_03875_469896997_out = PixBufVal_val_V_30_load_reg_3973_pp0_iter16_reg;

assign p_0_0_038836807_out = p_0_0_038836807_load_reg_4015_pp0_iter16_reg;

assign p_0_0_03883_167406812_out = p_0_0_03883_167406812_load_reg_4020_pp0_iter16_reg;

assign p_0_0_03883_16818_out = p_0_0_03883_16818_load_reg_4030_pp0_iter16_reg;

assign p_0_0_03883_1_16823_out = p_0_0_03883_1_16823_load_reg_4035_pp0_iter16_reg;

assign p_0_0_03883_1_26826_out = PixBufVal_val_V_32_load_reg_4040_pp0_iter16_reg;

assign p_0_0_03883_267446815_out = PixBufVal_val_V_31_load_reg_4025_pp0_iter16_reg;

assign p_0_0_03883_26829_out = p_0_0_03883_26829_load_reg_4045_pp0_iter16_reg;

assign p_0_0_03883_2_16834_out = g_3_load_reg_4050_pp0_iter16_reg;

assign p_0_0_03883_2_26837_out = PixBufVal_val_V_33_load_reg_4055_pp0_iter16_reg;

assign p_0_0_03883_36840_out = p_0_0_03883_36840_load_reg_4060_pp0_iter16_reg;

assign p_0_0_03883_3_16845_out = p_0_0_03883_3_16845_load_reg_4065_pp0_iter16_reg;

assign p_0_0_03883_3_26848_out = PixBufVal_val_V_34_load_reg_4070_pp0_iter16_reg;

assign p_0_0_03883_46851_out = p_0_0_03883_46851_load_reg_4075_pp0_iter16_reg;

assign p_0_0_03883_4_16856_out = p_0_0_03883_4_16856_load_reg_4080_pp0_iter16_reg;

assign p_0_0_03883_4_26859_out = PixBufVal_val_V_35_load_reg_4085_pp0_iter16_reg;

assign p_out = PixBufVal_val_V_29_load_reg_3966_pp0_iter16_reg;

assign p_out1 = PixBufVal_val_V_28_load_reg_3959_pp0_iter16_reg;

assign p_out2 = PixBufVal_val_V_27_load_reg_3952_pp0_iter16_reg;

assign p_out3 = PixBufVal_val_V_26_load_reg_3945_pp0_iter16_reg;

assign pf_imgG_U_frpsig_data_in = {{{select_ln394_2_fu_3503_p3}, {select_ln214_fu_3530_p3}}, {select_ln394_fu_3496_p3}};

assign ret_V_66_fu_2258_p2 = ($signed(sext_ln420_1_reg_4154_pp0_iter3_reg) - $signed(mean_V_reg_4252));

assign ret_V_67_fu_2288_p2 = ($signed(sext_ln420_2_reg_4159_pp0_iter3_reg) - $signed(mean_V_reg_4252));

assign ret_V_68_fu_2318_p2 = ($signed(sext_ln420_3_reg_4164_pp0_iter3_reg) - $signed(mean_V_reg_4252));

assign ret_V_69_fu_2360_p2 = ($signed(sext_ln421_reg_4205) - $signed(mean_V_1_fu_2202_p3));

assign ret_V_70_fu_2371_p2 = ($signed(sext_ln421_1_reg_4210) - $signed(mean_V_1_fu_2202_p3));

assign ret_V_71_fu_2382_p2 = ($signed(sext_ln421_2_reg_4216) - $signed(mean_V_1_fu_2202_p3));

assign ret_V_72_fu_2393_p2 = ($signed(sext_ln421_3_reg_4222) - $signed(mean_V_1_fu_2202_p3));

assign ret_V_73_fu_2404_p2 = ($signed(sext_ln421_1_reg_4210) - $signed(mean_V_2_fu_2221_p3));

assign ret_V_74_fu_2415_p2 = ($signed(sext_ln422_reg_4232) - $signed(mean_V_2_fu_2221_p3));

assign ret_V_75_fu_2426_p2 = ($signed(sext_ln422_1_reg_4237) - $signed(mean_V_2_fu_2221_p3));

assign ret_V_76_fu_2437_p2 = ($signed(sext_ln421_2_reg_4216) - $signed(mean_V_2_fu_2221_p3));

assign ret_V_77_fu_2448_p2 = ($signed(sext_ln420_reg_4148_pp0_iter3_reg) - $signed(mean_V_3_reg_4290));

assign ret_V_78_fu_2478_p2 = ($signed(sext_ln420_3_reg_4164_pp0_iter3_reg) - $signed(mean_V_3_reg_4290));

assign ret_V_79_fu_2508_p2 = ($signed(sext_ln423_reg_4180_pp0_iter3_reg) - $signed(mean_V_3_reg_4290));

assign ret_V_80_fu_2538_p2 = ($signed(sext_ln423_1_reg_4185_pp0_iter3_reg) - $signed(mean_V_3_reg_4290));

assign ret_V_81_fu_2058_p2 = (zext_ln405_1_reg_4090 - zext_ln405_3_reg_4095);

assign ret_V_82_fu_2088_p2 = (zext_ln410_2_reg_4118 - zext_ln405_3_reg_4095);

assign ret_V_83_fu_2124_p2 = (zext_ln407_1_reg_4108 - zext_ln405_3_reg_4095);

assign ret_V_84_fu_2154_p2 = (zext_ln413_2_reg_4133 - zext_ln405_3_reg_4095);

assign ret_V_85_fu_3113_p2 = ($signed(sext_ln1495_fu_3110_p1) + $signed(var_V_fu_2976_p3));

assign ret_V_86_fu_3137_p2 = ($signed(sext_ln1495_4_fu_3134_p1) + $signed(var_V_1_fu_3018_p3));

assign ret_V_87_fu_3158_p2 = ($signed(sext_ln1495_4_fu_3134_p1) + $signed(var_V_2_fu_3060_p3));

assign ret_V_88_fu_3179_p2 = ($signed(sext_ln1495_fu_3110_p1) + $signed(var_V_3_fu_3102_p3));

assign ret_V_fu_2228_p2 = ($signed(sext_ln420_reg_4148_pp0_iter3_reg) - $signed(mean_V_reg_4252));

assign select_ln214_4_fu_3518_p3 = ((xor_ln214_fu_3513_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln214_fu_3530_p3 = ((or_ln214_fu_3526_p2[0:0] == 1'b1) ? select_ln214_4_fu_3518_p3 : trunc_ln214_fu_3510_p1);

assign select_ln342_10_fu_1191_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_39_reg_3980 : p_0_0_03883_36840_fu_306);

assign select_ln342_11_fu_1198_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_39_reg_3980 : p_0_0_03883_3_16845_fu_310);

assign select_ln342_12_fu_1205_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_reg_3989 : PixBufVal_val_V_28_load_reg_3959);

assign select_ln342_13_fu_1211_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_reg_3989 : PixBufVal_val_V_33_fu_302);

assign select_ln342_14_fu_1218_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_reg_3989 : p_0_0_03883_26829_fu_294);

assign select_ln342_15_fu_1225_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_reg_3989 : g_3_fu_298);

assign select_ln342_16_fu_1232_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? p_0_0_03875_46989_ph_reg_642 : PixBufVal_val_V_30_load_reg_3973);

assign select_ln342_17_fu_1239_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? p_0_0_03875_46989_ph_reg_642 : PixBufVal_val_V_35_fu_326);

assign select_ln342_18_fu_1247_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? p_0_0_03875_46989_ph_reg_642 : p_0_0_03883_46851_fu_318);

assign select_ln342_19_fu_1255_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? p_0_0_03875_46989_ph_reg_642 : p_0_0_03883_4_16856_fu_322);

assign select_ln342_1_fu_1130_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_37_reg_3998 : PixBufVal_val_V_32_fu_290);

assign select_ln342_2_fu_1137_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_37_reg_3998 : p_0_0_03883_16818_fu_282);

assign select_ln342_3_fu_1144_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_37_reg_3998 : p_0_0_03883_1_16823_fu_286);

assign select_ln342_4_fu_1151_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_36_reg_4007 : PixBufVal_val_V_26_load_reg_3945);

assign select_ln342_5_fu_1157_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_36_reg_4007 : PixBufVal_val_V_31_fu_278);

assign select_ln342_6_fu_1164_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_36_reg_4007 : p_0_0_038836807_fu_270);

assign select_ln342_7_fu_1171_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_36_reg_4007 : p_0_0_03883_167406812_fu_274);

assign select_ln342_8_fu_1178_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_39_reg_3980 : PixBufVal_val_V_29_load_reg_3966);

assign select_ln342_9_fu_1184_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_39_reg_3980 : PixBufVal_val_V_34_fu_314);

assign select_ln342_fu_1124_p3 = ((cmp147_reg_3910_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_37_reg_3998 : PixBufVal_val_V_27_load_reg_3952);

assign select_ln394_2_fu_3503_p3 = ((icmp_ln394_reg_3934_pp0_iter17_reg[0:0] == 1'b1) ? select_ln462_1_fu_3489_p3 : 10'd0);

assign select_ln394_fu_3496_p3 = ((icmp_ln394_reg_3934_pp0_iter17_reg[0:0] == 1'b1) ? select_ln462_fu_3482_p3 : 10'd0);

assign select_ln459_fu_3433_p3 = ((tmp_55_fu_3396_p3[0:0] == 1'b1) ? sub_ln459_1_fu_3410_p2 : zext_ln459_6_fu_3429_p1);

assign select_ln462_1_fu_3489_p3 = ((cmp724[0:0] == 1'b1) ? 10'd0 : g_1_reg_735_pp0_iter17_reg);

assign select_ln462_fu_3482_p3 = ((cmp724[0:0] == 1'b1) ? g_1_reg_735_pp0_iter17_reg : 10'd0);

assign select_ln61_10_fu_2743_p3 = ((tmp_41_fu_2736_p3[0:0] == 1'b1) ? sub_ln61_18_reg_4396 : ret_V_75_reg_4390);

assign select_ln61_11_fu_2760_p3 = ((tmp_42_fu_2753_p3[0:0] == 1'b1) ? sub_ln61_19_reg_4407 : ret_V_76_reg_4401);

assign select_ln61_12_fu_2466_p3 = ((tmp_44_fu_2458_p3[0:0] == 1'b1) ? sub_ln61_20_fu_2452_p2 : ret_V_77_fu_2448_p2);

assign select_ln61_13_fu_2496_p3 = ((tmp_45_fu_2488_p3[0:0] == 1'b1) ? sub_ln61_21_fu_2482_p2 : ret_V_78_fu_2478_p2);

assign select_ln61_14_fu_2526_p3 = ((tmp_46_fu_2518_p3[0:0] == 1'b1) ? sub_ln61_22_fu_2512_p2 : ret_V_79_fu_2508_p2);

assign select_ln61_15_fu_2556_p3 = ((tmp_47_fu_2548_p3[0:0] == 1'b1) ? sub_ln61_23_fu_2542_p2 : ret_V_80_fu_2538_p2);

assign select_ln61_16_fu_2076_p3 = ((tmp_49_fu_2068_p3[0:0] == 1'b1) ? sub_ln61_24_fu_2062_p2 : ret_V_81_fu_2058_p2);

assign select_ln61_17_fu_2106_p3 = ((tmp_50_fu_2098_p3[0:0] == 1'b1) ? sub_ln61_25_fu_2092_p2 : ret_V_82_fu_2088_p2);

assign select_ln61_18_fu_2142_p3 = ((tmp_52_fu_2134_p3[0:0] == 1'b1) ? sub_ln61_26_fu_2128_p2 : ret_V_83_fu_2124_p2);

assign select_ln61_19_fu_2172_p3 = ((tmp_53_fu_2164_p3[0:0] == 1'b1) ? sub_ln61_27_fu_2158_p2 : ret_V_84_fu_2154_p2);

assign select_ln61_1_fu_2276_p3 = ((tmp_30_fu_2268_p3[0:0] == 1'b1) ? sub_ln61_9_fu_2262_p2 : ret_V_66_fu_2258_p2);

assign select_ln61_2_fu_2306_p3 = ((tmp_31_fu_2298_p3[0:0] == 1'b1) ? sub_ln61_10_fu_2292_p2 : ret_V_67_fu_2288_p2);

assign select_ln61_3_fu_2336_p3 = ((tmp_32_fu_2328_p3[0:0] == 1'b1) ? sub_ln61_11_fu_2322_p2 : ret_V_68_fu_2318_p2);

assign select_ln61_4_fu_2607_p3 = ((tmp_34_fu_2600_p3[0:0] == 1'b1) ? sub_ln61_12_reg_4330 : ret_V_69_reg_4324);

assign select_ln61_5_fu_2624_p3 = ((tmp_35_fu_2617_p3[0:0] == 1'b1) ? sub_ln61_13_reg_4341 : ret_V_70_reg_4335);

assign select_ln61_6_fu_2641_p3 = ((tmp_36_fu_2634_p3[0:0] == 1'b1) ? sub_ln61_14_reg_4352 : ret_V_71_reg_4346);

assign select_ln61_7_fu_2658_p3 = ((tmp_37_fu_2651_p3[0:0] == 1'b1) ? sub_ln61_15_reg_4363 : ret_V_72_reg_4357);

assign select_ln61_8_fu_2709_p3 = ((tmp_39_fu_2702_p3[0:0] == 1'b1) ? sub_ln61_16_reg_4374 : ret_V_73_reg_4368);

assign select_ln61_9_fu_2726_p3 = ((tmp_40_fu_2719_p3[0:0] == 1'b1) ? sub_ln61_17_reg_4385 : ret_V_74_reg_4379);

assign select_ln61_fu_2246_p3 = ((tmp_29_fu_2238_p3[0:0] == 1'b1) ? sub_ln61_fu_2232_p2 : ret_V_fu_2228_p2);

assign sext_ln1495_4_fu_3134_p1 = $signed(add_ln1495_8_reg_4489);

assign sext_ln1495_fu_3110_p1 = $signed(add_ln1495_reg_4484);

assign sext_ln1496_1_fu_2314_p1 = $signed(select_ln61_2_fu_2306_p3);

assign sext_ln1496_2_fu_2613_p1 = $signed(select_ln61_4_fu_2607_p3);

assign sext_ln1496_3_fu_2630_p1 = $signed(select_ln61_5_fu_2624_p3);

assign sext_ln1496_4_fu_2749_p1 = $signed(select_ln61_10_fu_2743_p3);

assign sext_ln1496_5_fu_2474_p1 = $signed(select_ln61_12_fu_2466_p3);

assign sext_ln1496_6_fu_2084_p1 = $signed(select_ln61_16_fu_2076_p3);

assign sext_ln1496_7_fu_2150_p1 = $signed(select_ln61_18_fu_2142_p3);

assign sext_ln1496_fu_2254_p1 = $signed(select_ln61_fu_2246_p3);

assign sext_ln1513_10_fu_1916_p1 = $signed(trunc_ln1513_1_fu_1906_p4);

assign sext_ln1513_12_fu_2190_p1 = $signed(trunc_ln1513_2_reg_4265);

assign sext_ln1513_14_fu_2193_p1 = $signed(trunc_ln1513_3_reg_4270);

assign sext_ln1513_15_fu_2209_p1 = $signed(trunc_ln1513_4_reg_4280);

assign sext_ln1513_16_fu_2212_p1 = $signed(trunc_ln1513_5_reg_4285);

assign sext_ln1513_17_fu_2026_p1 = $signed(trunc_ln1513_6_fu_2016_p4);

assign sext_ln1513_18_fu_2040_p1 = $signed(trunc_ln1513_7_fu_2030_p4);

assign sext_ln1513_8_fu_1902_p1 = $signed(trunc_ln1513_s_fu_1892_p4);

assign sext_ln186_10_fu_2732_p1 = $signed(select_ln61_9_fu_2726_p3);

assign sext_ln186_11_fu_2504_p1 = $signed(select_ln61_13_fu_2496_p3);

assign sext_ln186_12_fu_2534_p1 = $signed(select_ln61_14_fu_2526_p3);

assign sext_ln186_8_fu_2647_p1 = $signed(select_ln61_6_fu_2641_p3);

assign sext_ln186_9_fu_2715_p1 = $signed(select_ln61_8_fu_2709_p3);

assign sext_ln186_fu_2284_p1 = $signed(select_ln61_1_fu_2276_p3);

assign sext_ln420_1_fu_1675_p1 = $signed(K_V_13_fu_1401_p2);

assign sext_ln420_2_fu_1679_p1 = $signed(K_V_14_fu_1461_p2);

assign sext_ln420_3_fu_1683_p1 = $signed(K_V_6_fu_1521_p2);

assign sext_ln420_4_fu_1794_p1 = $signed(add_ln420_reg_4170);

assign sext_ln420_5_fu_1797_p1 = $signed(add_ln420_1_reg_4175);

assign sext_ln420_fu_1671_p1 = $signed(K_V_fu_1333_p2);

assign sext_ln421_1_fu_1809_p1 = $signed(K_V_3_reg_4113);

assign sext_ln421_2_fu_1812_p1 = $signed(K_V_9_reg_4138);

assign sext_ln421_3_fu_1815_p1 = $signed(K_V_19_reg_4143);

assign sext_ln421_4_fu_1824_p1 = $signed(add_ln421_fu_1818_p2);

assign sext_ln421_5_fu_1834_p1 = $signed(add_ln421_1_fu_1828_p2);

assign sext_ln421_fu_1806_p1 = $signed(K_V_12_reg_4103);

assign sext_ln422_1_fu_1847_p1 = $signed(K_V_16_reg_4128);

assign sext_ln422_2_fu_1856_p1 = $signed(add_ln422_fu_1850_p2);

assign sext_ln422_fu_1844_p1 = $signed(K_V_15_reg_4123);

assign sext_ln423_1_fu_1703_p1 = $signed(K_V_18_fu_1641_p2);

assign sext_ln423_2_fu_1866_p1 = $signed(add_ln423_reg_4190);

assign sext_ln423_3_fu_1869_p1 = $signed(add_ln423_1_reg_4195);

assign sext_ln423_fu_1699_p1 = $signed(K_V_17_fu_1589_p2);

assign sext_ln431_1_fu_2942_p1 = add_ln431_reg_4312_pp0_iter5_reg;

assign sext_ln431_2_fu_2945_p1 = add_ln431_1_reg_4318_pp0_iter5_reg;

assign sext_ln431_fu_2344_p1 = $signed(select_ln61_3_fu_2336_p3);

assign sext_ln432_1_fu_2984_p1 = add_ln432_reg_4434;

assign sext_ln432_2_fu_2987_p1 = add_ln432_1_reg_4439;

assign sext_ln432_fu_2664_p1 = $signed(select_ln61_7_fu_2658_p3);

assign sext_ln433_1_fu_3026_p1 = add_ln433_reg_4454;

assign sext_ln433_2_fu_3029_p1 = add_ln433_1_reg_4459;

assign sext_ln433_fu_2766_p1 = $signed(select_ln61_11_fu_2760_p3);

assign sext_ln434_1_fu_3068_p1 = add_ln434_reg_4412_pp0_iter5_reg;

assign sext_ln434_2_fu_3071_p1 = add_ln434_1_reg_4418_pp0_iter5_reg;

assign sext_ln434_fu_2564_p1 = $signed(select_ln61_15_fu_2556_p3);

assign sext_ln438_1_fu_2846_p1 = $signed(trunc_ln438_1_fu_2836_p4);

assign sext_ln438_2_fu_2859_p1 = $signed(trunc_ln438_2_fu_2850_p4);

assign sext_ln438_fu_2114_p1 = $signed(select_ln61_17_fu_2106_p3);

assign sext_ln439_1_fu_2899_p1 = $signed(trunc_ln439_1_fu_2889_p4);

assign sext_ln439_2_fu_2912_p1 = $signed(trunc_ln439_2_fu_2903_p4);

assign sext_ln439_fu_2180_p1 = $signed(select_ln61_19_fu_2172_p3);

assign sext_ln459_1_fu_3364_p1 = grp_fu_3691_p3;

assign sext_ln459_2_fu_3367_p1 = grp_fu_3700_p3;

assign sext_ln459_3_fu_3403_p1 = $signed(trunc_ln459_1_reg_4640);

assign sext_ln459_4_fu_3441_p1 = $signed(select_ln459_fu_3433_p3);

assign sext_ln459_5_fu_3425_p1 = $signed(trunc_ln459_2_fu_3416_p4);

assign shl_ln10_fu_1619_p3 = {{PixBufVal_val_V_27_fu_254}, {1'd0}};

assign shl_ln11_fu_1647_p3 = {{ap_phi_mux_p_0_0_03883_267446816_phi_fu_802_p4}, {1'd0}};

assign shl_ln1_fu_1339_p3 = {{ap_phi_mux_p_0_0_038836808_phi_fu_829_p4}, {1'd0}};

assign shl_ln2_fu_1375_p3 = {{ap_phi_mux_p_0_0_03883_168186821_phi_fu_784_p4}, {1'd0}};

assign shl_ln3_fu_1407_p3 = {{ap_phi_mux_p_0_0_03883_26830_phi_fu_757_p4}, {1'd0}};

assign shl_ln4_fu_1435_p3 = {{ap_phi_mux_p_0_0_03883_368406843_phi_fu_711_p4}, {1'd0}};

assign shl_ln5_fu_1467_p3 = {{ap_phi_mux_p_0_0_03883_46852_phi_fu_684_p4}, {1'd0}};

assign shl_ln6_fu_1503_p3 = {{ap_phi_mux_p_0_0_03883_3_16846_phi_fu_702_p4}, {1'd0}};

assign shl_ln7_fu_1527_p3 = {{ap_phi_mux_p_0_0_03883_4_26860_phi_fu_657_p4}, {1'd0}};

assign shl_ln8_fu_1559_p3 = {{PixBufVal_val_V_29_fu_262}, {1'd0}};

assign shl_ln9_fu_1595_p3 = {{ap_phi_mux_p_0_0_03883_2_26838_phi_fu_729_p4}, {1'd0}};

assign shl_ln_fu_1299_p3 = {{ap_phi_mux_p_0_0_03883_1_16824_phi_fu_775_p4}, {1'd0}};

assign sub_ln1513_10_fu_1942_p2 = ($signed(14'd0) - $signed(ave_V_1_fu_1838_p2));

assign sub_ln1513_11_fu_2196_p2 = ($signed(13'd0) - $signed(sext_ln1513_12_fu_2190_p1));

assign sub_ln1513_12_fu_1976_p2 = ($signed(14'd0) - $signed(ave_V_2_fu_1860_p2));

assign sub_ln1513_13_fu_2215_p2 = ($signed(13'd0) - $signed(sext_ln1513_15_fu_2209_p1));

assign sub_ln1513_14_fu_2010_p2 = ($signed(14'd0) - $signed(ave_V_3_fu_1872_p2));

assign sub_ln1513_15_fu_2044_p2 = ($signed(13'd0) - $signed(sext_ln1513_17_fu_2026_p1));

assign sub_ln1513_9_fu_1920_p2 = ($signed(13'd0) - $signed(sext_ln1513_8_fu_1902_p1));

assign sub_ln1513_fu_1886_p2 = ($signed(14'd0) - $signed(ave_V_fu_1800_p2));

assign sub_ln405_fu_1327_p2 = (zext_ln405_fu_1307_p1 - zext_ln405_4_fu_1323_p1);

assign sub_ln407_fu_1395_p2 = (zext_ln407_fu_1383_p1 - zext_ln407_2_fu_1391_p1);

assign sub_ln409_fu_1455_p2 = (zext_ln409_fu_1443_p1 - zext_ln409_2_fu_1451_p1);

assign sub_ln411_fu_1515_p2 = (zext_ln411_fu_1511_p1 - zext_ln410_1_fu_1479_p1);

assign sub_ln412_fu_1547_p2 = (zext_ln412_fu_1535_p1 - zext_ln412_2_fu_1543_p1);

assign sub_ln414_fu_1607_p2 = (zext_ln414_fu_1603_p1 - zext_ln413_1_fu_1571_p1);

assign sub_ln415_fu_1635_p2 = (zext_ln415_fu_1627_p1 - zext_ln415_1_fu_1631_p1);

assign sub_ln416_fu_1659_p2 = (zext_ln416_fu_1655_p1 - zext_ln415_1_fu_1631_p1);

assign sub_ln431_1_fu_2962_p2 = (13'd0 - trunc_ln431_1_reg_4429);

assign sub_ln431_fu_2584_p2 = (14'd0 - add_ln431_3_fu_2580_p2);

assign sub_ln432_1_fu_3004_p2 = (13'd0 - trunc_ln432_1_reg_4449);

assign sub_ln432_fu_2686_p2 = (14'd0 - add_ln432_3_fu_2680_p2);

assign sub_ln433_1_fu_3046_p2 = (13'd0 - trunc_ln433_1_reg_4469);

assign sub_ln433_fu_2788_p2 = (14'd0 - add_ln433_3_fu_2782_p2);

assign sub_ln434_1_fu_3088_p2 = (13'd0 - trunc_ln434_1_reg_4479);

assign sub_ln434_fu_2808_p2 = (14'd0 - add_ln434_3_fu_2804_p2);

assign sub_ln438_1_fu_2863_p2 = ($signed(12'd0) - $signed(sext_ln438_1_fu_2846_p1));

assign sub_ln438_fu_2831_p2 = (12'd0 - add_ln438_reg_4298_pp0_iter4_reg);

assign sub_ln439_1_fu_2916_p2 = ($signed(12'd0) - $signed(sext_ln439_1_fu_2899_p1));

assign sub_ln439_fu_2884_p2 = (12'd0 - add_ln439_reg_4305_pp0_iter4_reg);

assign sub_ln459_1_fu_3410_p2 = (15'd0 - zext_ln459_5_fu_3406_p1);

assign sub_ln459_fu_3376_p2 = (26'd0 - add_ln459_2_fu_3370_p2);

assign sub_ln61_10_fu_2292_p2 = (13'd0 - ret_V_67_fu_2288_p2);

assign sub_ln61_11_fu_2322_p2 = (13'd0 - ret_V_68_fu_2318_p2);

assign sub_ln61_12_fu_2365_p2 = (13'd0 - ret_V_69_fu_2360_p2);

assign sub_ln61_13_fu_2376_p2 = (13'd0 - ret_V_70_fu_2371_p2);

assign sub_ln61_14_fu_2387_p2 = (13'd0 - ret_V_71_fu_2382_p2);

assign sub_ln61_15_fu_2398_p2 = (13'd0 - ret_V_72_fu_2393_p2);

assign sub_ln61_16_fu_2409_p2 = (13'd0 - ret_V_73_fu_2404_p2);

assign sub_ln61_17_fu_2420_p2 = (13'd0 - ret_V_74_fu_2415_p2);

assign sub_ln61_18_fu_2431_p2 = (13'd0 - ret_V_75_fu_2426_p2);

assign sub_ln61_19_fu_2442_p2 = (13'd0 - ret_V_76_fu_2437_p2);

assign sub_ln61_20_fu_2452_p2 = (13'd0 - ret_V_77_fu_2448_p2);

assign sub_ln61_21_fu_2482_p2 = (13'd0 - ret_V_78_fu_2478_p2);

assign sub_ln61_22_fu_2512_p2 = (13'd0 - ret_V_79_fu_2508_p2);

assign sub_ln61_23_fu_2542_p2 = (13'd0 - ret_V_80_fu_2538_p2);

assign sub_ln61_24_fu_2062_p2 = (11'd0 - ret_V_81_fu_2058_p2);

assign sub_ln61_25_fu_2092_p2 = (11'd0 - ret_V_82_fu_2088_p2);

assign sub_ln61_26_fu_2128_p2 = (11'd0 - ret_V_83_fu_2124_p2);

assign sub_ln61_27_fu_2158_p2 = (11'd0 - ret_V_84_fu_2154_p2);

assign sub_ln61_9_fu_2262_p2 = (13'd0 - ret_V_66_fu_2258_p2);

assign sub_ln61_fu_2232_p2 = (13'd0 - ret_V_fu_2228_p2);

assign sw_3_fu_3263_p2 = (zext_ln450_1_fu_3260_p1 + zext_ln449_fu_3254_p1);

assign sw_fu_3273_p2 = (zext_ln450_fu_3269_p1 + zext_ln443_2_fu_3257_p1);

assign tmp_28_fu_2002_p3 = ave_V_3_fu_1872_p2[32'd13];

assign tmp_29_fu_2238_p3 = ret_V_fu_2228_p2[32'd12];

assign tmp_30_fu_2268_p3 = ret_V_66_fu_2258_p2[32'd12];

assign tmp_31_fu_2298_p3 = ret_V_67_fu_2288_p2[32'd12];

assign tmp_32_fu_2328_p3 = ret_V_68_fu_2318_p2[32'd12];

assign tmp_33_fu_2954_p3 = add_ln431_2_fu_2948_p2[32'd14];

assign tmp_34_fu_2600_p3 = ret_V_69_reg_4324[32'd12];

assign tmp_35_fu_2617_p3 = ret_V_70_reg_4335[32'd12];

assign tmp_36_fu_2634_p3 = ret_V_71_reg_4346[32'd12];

assign tmp_37_fu_2651_p3 = ret_V_72_reg_4357[32'd12];

assign tmp_38_fu_2996_p3 = add_ln432_2_fu_2990_p2[32'd14];

assign tmp_39_fu_2702_p3 = ret_V_73_reg_4368[32'd12];

assign tmp_40_fu_2719_p3 = ret_V_74_reg_4379[32'd12];

assign tmp_41_fu_2736_p3 = ret_V_75_reg_4390[32'd12];

assign tmp_42_fu_2753_p3 = ret_V_76_reg_4401[32'd12];

assign tmp_43_fu_3038_p3 = add_ln433_2_fu_3032_p2[32'd14];

assign tmp_44_fu_2458_p3 = ret_V_77_fu_2448_p2[32'd12];

assign tmp_45_fu_2488_p3 = ret_V_78_fu_2478_p2[32'd12];

assign tmp_46_fu_2518_p3 = ret_V_79_fu_2508_p2[32'd12];

assign tmp_47_fu_2548_p3 = ret_V_80_fu_2538_p2[32'd12];

assign tmp_48_fu_3080_p3 = add_ln434_2_fu_3074_p2[32'd14];

assign tmp_49_fu_2068_p3 = ret_V_81_fu_2058_p2[32'd10];

assign tmp_50_fu_2098_p3 = ret_V_82_fu_2088_p2[32'd10];

assign tmp_51_fu_2824_p3 = add_ln438_reg_4298_pp0_iter4_reg[32'd11];

assign tmp_52_fu_2134_p3 = ret_V_83_fu_2124_p2[32'd10];

assign tmp_53_fu_2164_p3 = ret_V_84_fu_2154_p2[32'd10];

assign tmp_54_fu_2877_p3 = add_ln439_reg_4305_pp0_iter4_reg[32'd11];

assign tmp_55_fu_3396_p3 = add_ln459_2_reg_4634[32'd25];

assign tmp_57_fu_3466_p4 = {{g_4_fu_3451_p3[15:10]}};

assign tmp_fu_1878_p3 = ave_V_fu_1800_p2[32'd13];

assign trunc_ln1513_1_fu_1906_p4 = {{ave_V_fu_1800_p2[13:2]}};

assign trunc_ln1513_6_fu_2016_p4 = {{sub_ln1513_14_fu_2010_p2[13:2]}};

assign trunc_ln1513_7_fu_2030_p4 = {{ave_V_3_fu_1872_p2[13:2]}};

assign trunc_ln1513_s_fu_1892_p4 = {{sub_ln1513_fu_1886_p2[13:2]}};

assign trunc_ln214_fu_3510_p1 = g_4_reg_4645[9:0];

assign trunc_ln281_fu_967_p1 = ap_sig_allocacmp_z[0:0];

assign trunc_ln431_2_fu_2967_p4 = {{add_ln431_3_reg_4424[13:1]}};

assign trunc_ln432_2_fu_3009_p4 = {{add_ln432_3_reg_4444[13:1]}};

assign trunc_ln433_2_fu_3051_p4 = {{add_ln433_3_reg_4464[13:1]}};

assign trunc_ln434_2_fu_3093_p4 = {{add_ln434_3_reg_4474[13:1]}};

assign trunc_ln438_1_fu_2836_p4 = {{sub_ln438_fu_2831_p2[11:1]}};

assign trunc_ln438_2_fu_2850_p4 = {{add_ln438_reg_4298_pp0_iter4_reg[11:1]}};

assign trunc_ln439_1_fu_2889_p4 = {{sub_ln439_fu_2884_p2[11:1]}};

assign trunc_ln439_2_fu_2903_p4 = {{add_ln439_reg_4305_pp0_iter4_reg[11:1]}};

assign trunc_ln459_2_fu_3416_p4 = {{add_ln459_2_reg_4634[25:13]}};

assign var_V_1_fu_3018_p3 = ((tmp_38_fu_2996_p3[0:0] == 1'b1) ? sub_ln432_1_fu_3004_p2 : trunc_ln432_2_fu_3009_p4);

assign var_V_2_fu_3060_p3 = ((tmp_43_fu_3038_p3[0:0] == 1'b1) ? sub_ln433_1_fu_3046_p2 : trunc_ln433_2_fu_3051_p4);

assign var_V_3_fu_3102_p3 = ((tmp_48_fu_3080_p3[0:0] == 1'b1) ? sub_ln434_1_fu_3088_p2 : trunc_ln434_2_fu_3093_p4);

assign var_V_fu_2976_p3 = ((tmp_33_fu_2954_p3[0:0] == 1'b1) ? sub_ln431_1_fu_2962_p2 : trunc_ln431_2_fu_2967_p4);

assign var_quant_1_fu_3143_p4 = {{ret_V_86_fu_3137_p2[12:3]}};

assign var_quant_2_fu_3164_p4 = {{ret_V_87_fu_3158_p2[12:3]}};

assign var_quant_3_fu_3185_p4 = {{ret_V_88_fu_3179_p2[12:3]}};

assign var_quant_fu_3119_p4 = {{ret_V_85_fu_3113_p2[12:3]}};

assign w_3_fu_3210_p4 = {{DIV1_TABLE_q2[9:2]}};

assign w_5_fu_3224_p4 = {{DIV1_TABLE_q1[9:2]}};

assign x_11_fu_953_p2 = (ap_sig_allocacmp_z + 17'd1);

assign xor_ln214_fu_3513_p2 = (tmp_56_reg_4650 ^ 1'd1);

assign xor_ln394_fu_989_p2 = (x_phase ^ trunc_ln281_fu_967_p1);

assign zext_ln238_cast_fu_835_p1 = zext_ln238;

assign zext_ln273_fu_959_p1 = x_11_fu_953_p2;

assign zext_ln394_fu_995_p1 = xor_ln394_fu_989_p2;

assign zext_ln405_1_fu_1311_p1 = ap_phi_mux_p_0_0_03883_167406813_phi_fu_811_p4;

assign zext_ln405_2_fu_1315_p1 = ap_phi_mux_p_0_0_03883_167406813_phi_fu_811_p4;

assign zext_ln405_3_fu_1319_p1 = ap_phi_mux_g_1_phi_fu_738_p4;

assign zext_ln405_4_fu_1323_p1 = ap_phi_mux_g_1_phi_fu_738_p4;

assign zext_ln405_fu_1307_p1 = shl_ln_fu_1299_p3;

assign zext_ln406_1_fu_1351_p1 = ap_phi_mux_p_0_0_0388368076810_phi_fu_820_p4;

assign zext_ln406_2_fu_1355_p1 = ap_phi_mux_p_0_0_0388368076810_phi_fu_820_p4;

assign zext_ln406_3_fu_1365_p1 = add_ln406_fu_1359_p2;

assign zext_ln406_fu_1347_p1 = shl_ln1_fu_1339_p3;

assign zext_ln407_1_fu_1387_p1 = ap_phi_mux_p_0_0_03883_268296832_phi_fu_748_p4;

assign zext_ln407_2_fu_1391_p1 = ap_phi_mux_p_0_0_03883_268296832_phi_fu_748_p4;

assign zext_ln407_fu_1383_p1 = shl_ln2_fu_1375_p3;

assign zext_ln408_1_fu_1425_p1 = add_ln408_fu_1419_p2;

assign zext_ln408_fu_1415_p1 = shl_ln3_fu_1407_p3;

assign zext_ln409_1_fu_1447_p1 = ap_phi_mux_p_0_0_03883_468516854_phi_fu_675_p4;

assign zext_ln409_2_fu_1451_p1 = ap_phi_mux_p_0_0_03883_468516854_phi_fu_675_p4;

assign zext_ln409_fu_1443_p1 = shl_ln4_fu_1435_p3;

assign zext_ln410_1_fu_1479_p1 = ap_phi_mux_p_0_0_03883_4_16857_phi_fu_666_p4;

assign zext_ln410_2_fu_1483_p1 = ap_phi_mux_p_0_0_03883_4_16857_phi_fu_666_p4;

assign zext_ln410_3_fu_1493_p1 = add_ln410_fu_1487_p2;

assign zext_ln410_fu_1475_p1 = shl_ln5_fu_1467_p3;

assign zext_ln411_fu_1511_p1 = shl_ln6_fu_1503_p3;

assign zext_ln412_1_fu_1539_p1 = PixBufVal_val_V_30_fu_266;

assign zext_ln412_2_fu_1543_p1 = PixBufVal_val_V_30_fu_266;

assign zext_ln412_fu_1535_p1 = shl_ln7_fu_1527_p3;

assign zext_ln413_1_fu_1571_p1 = PixBufVal_val_V_28_fu_258;

assign zext_ln413_2_fu_1575_p1 = PixBufVal_val_V_28_fu_258;

assign zext_ln413_3_fu_1585_p1 = add_ln413_fu_1579_p2;

assign zext_ln413_fu_1567_p1 = shl_ln8_fu_1559_p3;

assign zext_ln414_fu_1603_p1 = shl_ln9_fu_1595_p3;

assign zext_ln415_1_fu_1631_p1 = PixBufVal_val_V_26_fu_250;

assign zext_ln415_fu_1627_p1 = shl_ln10_fu_1619_p3;

assign zext_ln416_fu_1655_p1 = shl_ln11_fu_1647_p3;

assign zext_ln443_1_fu_3234_p1 = w_5_fu_3224_p4;

assign zext_ln443_2_fu_3257_p1 = w_7_reg_4530;

assign zext_ln443_fu_3220_p1 = w_3_fu_3210_p4;

assign zext_ln448_1_fu_3153_p1 = var_quant_1_fu_3143_p4;

assign zext_ln448_2_fu_3174_p1 = var_quant_2_fu_3164_p4;

assign zext_ln448_3_fu_3195_p1 = var_quant_3_fu_3185_p4;

assign zext_ln448_fu_3129_p1 = var_quant_fu_3119_p4;

assign zext_ln449_fu_3254_p1 = w_8_reg_4514;

assign zext_ln450_1_fu_3260_p1 = add_ln450_reg_4536;

assign zext_ln450_fu_3269_p1 = sw_3_fu_3263_p2;

assign zext_ln452_fu_3279_p1 = sw_fu_3273_p2;

assign zext_ln459_4_fu_3392_p1 = g_1_reg_735_pp0_iter16_reg;

assign zext_ln459_5_fu_3406_p1 = $unsigned(sext_ln459_3_fu_3403_p1);

assign zext_ln459_6_fu_3429_p1 = $unsigned(sext_ln459_5_fu_3425_p1);

always @ (posedge ap_clk) begin
    zext_ln405_1_reg_4090[10] <= 1'b0;
    zext_ln405_3_reg_4095[10] <= 1'b0;
    zext_ln407_1_reg_4108[10] <= 1'b0;
    zext_ln410_2_reg_4118[10] <= 1'b0;
    zext_ln413_2_reg_4133[10] <= 1'b0;
end

endmodule //design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4
