
STM32-RC-Car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b3b8  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000324  0800b5b8  0800b5b8  0000c5b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b8dc  0800b8dc  0000d060  2**0
                  CONTENTS
  4 .ARM          00000008  0800b8dc  0800b8dc  0000c8dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b8e4  0800b8e4  0000d060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b8e4  0800b8e4  0000c8e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b8e8  0800b8e8  0000c8e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800b8ec  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005484  20000060  0800b94c  0000d060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200054e4  0800b94c  0000d4e4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000d060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022558  00000000  00000000  0000d08e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e06  00000000  00000000  0002f5e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bf8  00000000  00000000  000343f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015af  00000000  00000000  00035fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c213  00000000  00000000  00037597  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000236a1  00000000  00000000  000637aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00109649  00000000  00000000  00086e4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00190494  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a5c  00000000  00000000  001904d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  00197f34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000060 	.word	0x20000060
 800021c:	00000000 	.word	0x00000000
 8000220:	0800b5a0 	.word	0x0800b5a0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000064 	.word	0x20000064
 800023c:	0800b5a0 	.word	0x0800b5a0

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b96a 	b.w	80005fc <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	460c      	mov	r4, r1
 8000348:	2b00      	cmp	r3, #0
 800034a:	d14e      	bne.n	80003ea <__udivmoddi4+0xaa>
 800034c:	4694      	mov	ip, r2
 800034e:	458c      	cmp	ip, r1
 8000350:	4686      	mov	lr, r0
 8000352:	fab2 f282 	clz	r2, r2
 8000356:	d962      	bls.n	800041e <__udivmoddi4+0xde>
 8000358:	b14a      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035a:	f1c2 0320 	rsb	r3, r2, #32
 800035e:	4091      	lsls	r1, r2
 8000360:	fa20 f303 	lsr.w	r3, r0, r3
 8000364:	fa0c fc02 	lsl.w	ip, ip, r2
 8000368:	4319      	orrs	r1, r3
 800036a:	fa00 fe02 	lsl.w	lr, r0, r2
 800036e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000372:	fa1f f68c 	uxth.w	r6, ip
 8000376:	fbb1 f4f7 	udiv	r4, r1, r7
 800037a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800037e:	fb07 1114 	mls	r1, r7, r4, r1
 8000382:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000386:	fb04 f106 	mul.w	r1, r4, r6
 800038a:	4299      	cmp	r1, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x64>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f104 30ff 	add.w	r0, r4, #4294967295
 8000396:	f080 8112 	bcs.w	80005be <__udivmoddi4+0x27e>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 810f 	bls.w	80005be <__udivmoddi4+0x27e>
 80003a0:	3c02      	subs	r4, #2
 80003a2:	4463      	add	r3, ip
 80003a4:	1a59      	subs	r1, r3, r1
 80003a6:	fa1f f38e 	uxth.w	r3, lr
 80003aa:	fbb1 f0f7 	udiv	r0, r1, r7
 80003ae:	fb07 1110 	mls	r1, r7, r0, r1
 80003b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003b6:	fb00 f606 	mul.w	r6, r0, r6
 80003ba:	429e      	cmp	r6, r3
 80003bc:	d90a      	bls.n	80003d4 <__udivmoddi4+0x94>
 80003be:	eb1c 0303 	adds.w	r3, ip, r3
 80003c2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003c6:	f080 80fc 	bcs.w	80005c2 <__udivmoddi4+0x282>
 80003ca:	429e      	cmp	r6, r3
 80003cc:	f240 80f9 	bls.w	80005c2 <__udivmoddi4+0x282>
 80003d0:	4463      	add	r3, ip
 80003d2:	3802      	subs	r0, #2
 80003d4:	1b9b      	subs	r3, r3, r6
 80003d6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003da:	2100      	movs	r1, #0
 80003dc:	b11d      	cbz	r5, 80003e6 <__udivmoddi4+0xa6>
 80003de:	40d3      	lsrs	r3, r2
 80003e0:	2200      	movs	r2, #0
 80003e2:	e9c5 3200 	strd	r3, r2, [r5]
 80003e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d905      	bls.n	80003fa <__udivmoddi4+0xba>
 80003ee:	b10d      	cbz	r5, 80003f4 <__udivmoddi4+0xb4>
 80003f0:	e9c5 0100 	strd	r0, r1, [r5]
 80003f4:	2100      	movs	r1, #0
 80003f6:	4608      	mov	r0, r1
 80003f8:	e7f5      	b.n	80003e6 <__udivmoddi4+0xa6>
 80003fa:	fab3 f183 	clz	r1, r3
 80003fe:	2900      	cmp	r1, #0
 8000400:	d146      	bne.n	8000490 <__udivmoddi4+0x150>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d302      	bcc.n	800040c <__udivmoddi4+0xcc>
 8000406:	4290      	cmp	r0, r2
 8000408:	f0c0 80f0 	bcc.w	80005ec <__udivmoddi4+0x2ac>
 800040c:	1a86      	subs	r6, r0, r2
 800040e:	eb64 0303 	sbc.w	r3, r4, r3
 8000412:	2001      	movs	r0, #1
 8000414:	2d00      	cmp	r5, #0
 8000416:	d0e6      	beq.n	80003e6 <__udivmoddi4+0xa6>
 8000418:	e9c5 6300 	strd	r6, r3, [r5]
 800041c:	e7e3      	b.n	80003e6 <__udivmoddi4+0xa6>
 800041e:	2a00      	cmp	r2, #0
 8000420:	f040 8090 	bne.w	8000544 <__udivmoddi4+0x204>
 8000424:	eba1 040c 	sub.w	r4, r1, ip
 8000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800042c:	fa1f f78c 	uxth.w	r7, ip
 8000430:	2101      	movs	r1, #1
 8000432:	fbb4 f6f8 	udiv	r6, r4, r8
 8000436:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800043a:	fb08 4416 	mls	r4, r8, r6, r4
 800043e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000442:	fb07 f006 	mul.w	r0, r7, r6
 8000446:	4298      	cmp	r0, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x11c>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x11a>
 8000454:	4298      	cmp	r0, r3
 8000456:	f200 80cd 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 800045a:	4626      	mov	r6, r4
 800045c:	1a1c      	subs	r4, r3, r0
 800045e:	fa1f f38e 	uxth.w	r3, lr
 8000462:	fbb4 f0f8 	udiv	r0, r4, r8
 8000466:	fb08 4410 	mls	r4, r8, r0, r4
 800046a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800046e:	fb00 f707 	mul.w	r7, r0, r7
 8000472:	429f      	cmp	r7, r3
 8000474:	d908      	bls.n	8000488 <__udivmoddi4+0x148>
 8000476:	eb1c 0303 	adds.w	r3, ip, r3
 800047a:	f100 34ff 	add.w	r4, r0, #4294967295
 800047e:	d202      	bcs.n	8000486 <__udivmoddi4+0x146>
 8000480:	429f      	cmp	r7, r3
 8000482:	f200 80b0 	bhi.w	80005e6 <__udivmoddi4+0x2a6>
 8000486:	4620      	mov	r0, r4
 8000488:	1bdb      	subs	r3, r3, r7
 800048a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800048e:	e7a5      	b.n	80003dc <__udivmoddi4+0x9c>
 8000490:	f1c1 0620 	rsb	r6, r1, #32
 8000494:	408b      	lsls	r3, r1
 8000496:	fa22 f706 	lsr.w	r7, r2, r6
 800049a:	431f      	orrs	r7, r3
 800049c:	fa20 fc06 	lsr.w	ip, r0, r6
 80004a0:	fa04 f301 	lsl.w	r3, r4, r1
 80004a4:	ea43 030c 	orr.w	r3, r3, ip
 80004a8:	40f4      	lsrs	r4, r6
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	0c38      	lsrs	r0, r7, #16
 80004b0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80004b4:	fbb4 fef0 	udiv	lr, r4, r0
 80004b8:	fa1f fc87 	uxth.w	ip, r7
 80004bc:	fb00 441e 	mls	r4, r0, lr, r4
 80004c0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c4:	fb0e f90c 	mul.w	r9, lr, ip
 80004c8:	45a1      	cmp	r9, r4
 80004ca:	fa02 f201 	lsl.w	r2, r2, r1
 80004ce:	d90a      	bls.n	80004e6 <__udivmoddi4+0x1a6>
 80004d0:	193c      	adds	r4, r7, r4
 80004d2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004d6:	f080 8084 	bcs.w	80005e2 <__udivmoddi4+0x2a2>
 80004da:	45a1      	cmp	r9, r4
 80004dc:	f240 8081 	bls.w	80005e2 <__udivmoddi4+0x2a2>
 80004e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004e4:	443c      	add	r4, r7
 80004e6:	eba4 0409 	sub.w	r4, r4, r9
 80004ea:	fa1f f983 	uxth.w	r9, r3
 80004ee:	fbb4 f3f0 	udiv	r3, r4, r0
 80004f2:	fb00 4413 	mls	r4, r0, r3, r4
 80004f6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004fa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004fe:	45a4      	cmp	ip, r4
 8000500:	d907      	bls.n	8000512 <__udivmoddi4+0x1d2>
 8000502:	193c      	adds	r4, r7, r4
 8000504:	f103 30ff 	add.w	r0, r3, #4294967295
 8000508:	d267      	bcs.n	80005da <__udivmoddi4+0x29a>
 800050a:	45a4      	cmp	ip, r4
 800050c:	d965      	bls.n	80005da <__udivmoddi4+0x29a>
 800050e:	3b02      	subs	r3, #2
 8000510:	443c      	add	r4, r7
 8000512:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000516:	fba0 9302 	umull	r9, r3, r0, r2
 800051a:	eba4 040c 	sub.w	r4, r4, ip
 800051e:	429c      	cmp	r4, r3
 8000520:	46ce      	mov	lr, r9
 8000522:	469c      	mov	ip, r3
 8000524:	d351      	bcc.n	80005ca <__udivmoddi4+0x28a>
 8000526:	d04e      	beq.n	80005c6 <__udivmoddi4+0x286>
 8000528:	b155      	cbz	r5, 8000540 <__udivmoddi4+0x200>
 800052a:	ebb8 030e 	subs.w	r3, r8, lr
 800052e:	eb64 040c 	sbc.w	r4, r4, ip
 8000532:	fa04 f606 	lsl.w	r6, r4, r6
 8000536:	40cb      	lsrs	r3, r1
 8000538:	431e      	orrs	r6, r3
 800053a:	40cc      	lsrs	r4, r1
 800053c:	e9c5 6400 	strd	r6, r4, [r5]
 8000540:	2100      	movs	r1, #0
 8000542:	e750      	b.n	80003e6 <__udivmoddi4+0xa6>
 8000544:	f1c2 0320 	rsb	r3, r2, #32
 8000548:	fa20 f103 	lsr.w	r1, r0, r3
 800054c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000550:	fa24 f303 	lsr.w	r3, r4, r3
 8000554:	4094      	lsls	r4, r2
 8000556:	430c      	orrs	r4, r1
 8000558:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800055c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000560:	fa1f f78c 	uxth.w	r7, ip
 8000564:	fbb3 f0f8 	udiv	r0, r3, r8
 8000568:	fb08 3110 	mls	r1, r8, r0, r3
 800056c:	0c23      	lsrs	r3, r4, #16
 800056e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000572:	fb00 f107 	mul.w	r1, r0, r7
 8000576:	4299      	cmp	r1, r3
 8000578:	d908      	bls.n	800058c <__udivmoddi4+0x24c>
 800057a:	eb1c 0303 	adds.w	r3, ip, r3
 800057e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000582:	d22c      	bcs.n	80005de <__udivmoddi4+0x29e>
 8000584:	4299      	cmp	r1, r3
 8000586:	d92a      	bls.n	80005de <__udivmoddi4+0x29e>
 8000588:	3802      	subs	r0, #2
 800058a:	4463      	add	r3, ip
 800058c:	1a5b      	subs	r3, r3, r1
 800058e:	b2a4      	uxth	r4, r4
 8000590:	fbb3 f1f8 	udiv	r1, r3, r8
 8000594:	fb08 3311 	mls	r3, r8, r1, r3
 8000598:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800059c:	fb01 f307 	mul.w	r3, r1, r7
 80005a0:	42a3      	cmp	r3, r4
 80005a2:	d908      	bls.n	80005b6 <__udivmoddi4+0x276>
 80005a4:	eb1c 0404 	adds.w	r4, ip, r4
 80005a8:	f101 36ff 	add.w	r6, r1, #4294967295
 80005ac:	d213      	bcs.n	80005d6 <__udivmoddi4+0x296>
 80005ae:	42a3      	cmp	r3, r4
 80005b0:	d911      	bls.n	80005d6 <__udivmoddi4+0x296>
 80005b2:	3902      	subs	r1, #2
 80005b4:	4464      	add	r4, ip
 80005b6:	1ae4      	subs	r4, r4, r3
 80005b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80005bc:	e739      	b.n	8000432 <__udivmoddi4+0xf2>
 80005be:	4604      	mov	r4, r0
 80005c0:	e6f0      	b.n	80003a4 <__udivmoddi4+0x64>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e706      	b.n	80003d4 <__udivmoddi4+0x94>
 80005c6:	45c8      	cmp	r8, r9
 80005c8:	d2ae      	bcs.n	8000528 <__udivmoddi4+0x1e8>
 80005ca:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ce:	eb63 0c07 	sbc.w	ip, r3, r7
 80005d2:	3801      	subs	r0, #1
 80005d4:	e7a8      	b.n	8000528 <__udivmoddi4+0x1e8>
 80005d6:	4631      	mov	r1, r6
 80005d8:	e7ed      	b.n	80005b6 <__udivmoddi4+0x276>
 80005da:	4603      	mov	r3, r0
 80005dc:	e799      	b.n	8000512 <__udivmoddi4+0x1d2>
 80005de:	4630      	mov	r0, r6
 80005e0:	e7d4      	b.n	800058c <__udivmoddi4+0x24c>
 80005e2:	46d6      	mov	lr, sl
 80005e4:	e77f      	b.n	80004e6 <__udivmoddi4+0x1a6>
 80005e6:	4463      	add	r3, ip
 80005e8:	3802      	subs	r0, #2
 80005ea:	e74d      	b.n	8000488 <__udivmoddi4+0x148>
 80005ec:	4606      	mov	r6, r0
 80005ee:	4623      	mov	r3, r4
 80005f0:	4608      	mov	r0, r1
 80005f2:	e70f      	b.n	8000414 <__udivmoddi4+0xd4>
 80005f4:	3e02      	subs	r6, #2
 80005f6:	4463      	add	r3, ip
 80005f8:	e730      	b.n	800045c <__udivmoddi4+0x11c>
 80005fa:	bf00      	nop

080005fc <__aeabi_idiv0>:
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop

08000600 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000606:	4b10      	ldr	r3, [pc, #64]	@ (8000648 <MX_DMA_Init+0x48>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060a:	4a0f      	ldr	r2, [pc, #60]	@ (8000648 <MX_DMA_Init+0x48>)
 800060c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000610:	6313      	str	r3, [r2, #48]	@ 0x30
 8000612:	4b0d      	ldr	r3, [pc, #52]	@ (8000648 <MX_DMA_Init+0x48>)
 8000614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000616:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800061a:	607b      	str	r3, [r7, #4]
 800061c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800061e:	2200      	movs	r2, #0
 8000620:	2105      	movs	r1, #5
 8000622:	2010      	movs	r0, #16
 8000624:	f001 ff71 	bl	800250a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000628:	2010      	movs	r0, #16
 800062a:	f001 ff8a 	bl	8002542 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 800062e:	2200      	movs	r2, #0
 8000630:	2105      	movs	r1, #5
 8000632:	2011      	movs	r0, #17
 8000634:	f001 ff69 	bl	800250a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000638:	2011      	movs	r0, #17
 800063a:	f001 ff82 	bl	8002542 <HAL_NVIC_EnableIRQ>

}
 800063e:	bf00      	nop
 8000640:	3708      	adds	r7, #8
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	40023800 	.word	0x40023800

0800064c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
	//defaultTaskHandle = osThreadNew(ProcessIncomingData, NULL, &defaultTask_attributes);
	heartBeatHandle = osThreadNew(ProcessHeartBeat, NULL, &heartBeatHandle_attributes);
 8000650:	4a04      	ldr	r2, [pc, #16]	@ (8000664 <MX_FREERTOS_Init+0x18>)
 8000652:	2100      	movs	r1, #0
 8000654:	4804      	ldr	r0, [pc, #16]	@ (8000668 <MX_FREERTOS_Init+0x1c>)
 8000656:	f007 fc59 	bl	8007f0c <osThreadNew>
 800065a:	4603      	mov	r3, r0
 800065c:	4a03      	ldr	r2, [pc, #12]	@ (800066c <MX_FREERTOS_Init+0x20>)
 800065e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000660:	bf00      	nop
 8000662:	bd80      	pop	{r7, pc}
 8000664:	0800b764 	.word	0x0800b764
 8000668:	08000eb5 	.word	0x08000eb5
 800066c:	2000007c 	.word	0x2000007c

08000670 <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b08c      	sub	sp, #48	@ 0x30
 8000674:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000676:	f107 031c 	add.w	r3, r7, #28
 800067a:	2200      	movs	r2, #0
 800067c:	601a      	str	r2, [r3, #0]
 800067e:	605a      	str	r2, [r3, #4]
 8000680:	609a      	str	r2, [r3, #8]
 8000682:	60da      	str	r2, [r3, #12]
 8000684:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000686:	4b77      	ldr	r3, [pc, #476]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068a:	4a76      	ldr	r2, [pc, #472]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 800068c:	f043 0304 	orr.w	r3, r3, #4
 8000690:	6313      	str	r3, [r2, #48]	@ 0x30
 8000692:	4b74      	ldr	r3, [pc, #464]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000696:	f003 0304 	and.w	r3, r3, #4
 800069a:	61bb      	str	r3, [r7, #24]
 800069c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800069e:	4b71      	ldr	r3, [pc, #452]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	4a70      	ldr	r2, [pc, #448]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 80006a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006aa:	4b6e      	ldr	r3, [pc, #440]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006b2:	617b      	str	r3, [r7, #20]
 80006b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006b6:	4b6b      	ldr	r3, [pc, #428]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ba:	4a6a      	ldr	r2, [pc, #424]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 80006bc:	f043 0301 	orr.w	r3, r3, #1
 80006c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006c2:	4b68      	ldr	r3, [pc, #416]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c6:	f003 0301 	and.w	r3, r3, #1
 80006ca:	613b      	str	r3, [r7, #16]
 80006cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ce:	4b65      	ldr	r3, [pc, #404]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d2:	4a64      	ldr	r2, [pc, #400]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 80006d4:	f043 0302 	orr.w	r3, r3, #2
 80006d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006da:	4b62      	ldr	r3, [pc, #392]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006de:	f003 0302 	and.w	r3, r3, #2
 80006e2:	60fb      	str	r3, [r7, #12]
 80006e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006e6:	4b5f      	ldr	r3, [pc, #380]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ea:	4a5e      	ldr	r2, [pc, #376]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 80006ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006f2:	4b5c      	ldr	r3, [pc, #368]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80006fa:	60bb      	str	r3, [r7, #8]
 80006fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80006fe:	4b59      	ldr	r3, [pc, #356]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	4a58      	ldr	r2, [pc, #352]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 8000704:	f043 0310 	orr.w	r3, r3, #16
 8000708:	6313      	str	r3, [r2, #48]	@ 0x30
 800070a:	4b56      	ldr	r3, [pc, #344]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070e:	f003 0310 	and.w	r3, r3, #16
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000716:	4b53      	ldr	r3, [pc, #332]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071a:	4a52      	ldr	r2, [pc, #328]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 800071c:	f043 0308 	orr.w	r3, r3, #8
 8000720:	6313      	str	r3, [r2, #48]	@ 0x30
 8000722:	4b50      	ldr	r3, [pc, #320]	@ (8000864 <MX_GPIO_Init+0x1f4>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	f003 0308 	and.w	r3, r3, #8
 800072a:	603b      	str	r3, [r7, #0]
 800072c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800072e:	2200      	movs	r2, #0
 8000730:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000734:	484c      	ldr	r0, [pc, #304]	@ (8000868 <MX_GPIO_Init+0x1f8>)
 8000736:	f002 fce1 	bl	80030fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LIGHTS_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 800073a:	2200      	movs	r2, #0
 800073c:	2141      	movs	r1, #65	@ 0x41
 800073e:	484b      	ldr	r0, [pc, #300]	@ (800086c <MX_GPIO_Init+0x1fc>)
 8000740:	f002 fcdc 	bl	80030fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 8000744:	2200      	movs	r2, #0
 8000746:	2110      	movs	r1, #16
 8000748:	4849      	ldr	r0, [pc, #292]	@ (8000870 <MX_GPIO_Init+0x200>)
 800074a:	f002 fcd7 	bl	80030fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800074e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000752:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000754:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000758:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075a:	2300      	movs	r3, #0
 800075c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800075e:	f107 031c 	add.w	r3, r7, #28
 8000762:	4619      	mov	r1, r3
 8000764:	4843      	ldr	r0, [pc, #268]	@ (8000874 <MX_GPIO_Init+0x204>)
 8000766:	f002 fb1d 	bl	8002da4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800076a:	2332      	movs	r3, #50	@ 0x32
 800076c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800076e:	2302      	movs	r3, #2
 8000770:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000772:	2300      	movs	r3, #0
 8000774:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000776:	2303      	movs	r3, #3
 8000778:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800077a:	230b      	movs	r3, #11
 800077c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800077e:	f107 031c 	add.w	r3, r7, #28
 8000782:	4619      	mov	r1, r3
 8000784:	483b      	ldr	r0, [pc, #236]	@ (8000874 <MX_GPIO_Init+0x204>)
 8000786:	f002 fb0d 	bl	8002da4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800078a:	2386      	movs	r3, #134	@ 0x86
 800078c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800078e:	2302      	movs	r3, #2
 8000790:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000792:	2300      	movs	r3, #0
 8000794:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000796:	2303      	movs	r3, #3
 8000798:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800079a:	230b      	movs	r3, #11
 800079c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800079e:	f107 031c 	add.w	r3, r7, #28
 80007a2:	4619      	mov	r1, r3
 80007a4:	4834      	ldr	r0, [pc, #208]	@ (8000878 <MX_GPIO_Init+0x208>)
 80007a6:	f002 fafd 	bl	8002da4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80007aa:	f244 0381 	movw	r3, #16513	@ 0x4081
 80007ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b0:	2301      	movs	r3, #1
 80007b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b4:	2300      	movs	r3, #0
 80007b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b8:	2300      	movs	r3, #0
 80007ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007bc:	f107 031c 	add.w	r3, r7, #28
 80007c0:	4619      	mov	r1, r3
 80007c2:	4829      	ldr	r0, [pc, #164]	@ (8000868 <MX_GPIO_Init+0x1f8>)
 80007c4:	f002 faee 	bl	8002da4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LIGHTS_Pin PG6 */
  GPIO_InitStruct.Pin = LIGHTS_Pin|GPIO_PIN_6;
 80007c8:	2341      	movs	r3, #65	@ 0x41
 80007ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007cc:	2301      	movs	r3, #1
 80007ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d0:	2300      	movs	r3, #0
 80007d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d4:	2300      	movs	r3, #0
 80007d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80007d8:	f107 031c 	add.w	r3, r7, #28
 80007dc:	4619      	mov	r1, r3
 80007de:	4823      	ldr	r0, [pc, #140]	@ (800086c <MX_GPIO_Init+0x1fc>)
 80007e0:	f002 fae0 	bl	8002da4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80007e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ea:	2302      	movs	r3, #2
 80007ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ee:	2300      	movs	r3, #0
 80007f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007f2:	2303      	movs	r3, #3
 80007f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007f6:	230b      	movs	r3, #11
 80007f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80007fa:	f107 031c 	add.w	r3, r7, #28
 80007fe:	4619      	mov	r1, r3
 8000800:	4819      	ldr	r0, [pc, #100]	@ (8000868 <MX_GPIO_Init+0x1f8>)
 8000802:	f002 facf 	bl	8002da4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000806:	2380      	movs	r3, #128	@ 0x80
 8000808:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800080a:	2300      	movs	r3, #0
 800080c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080e:	2300      	movs	r3, #0
 8000810:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000812:	f107 031c 	add.w	r3, r7, #28
 8000816:	4619      	mov	r1, r3
 8000818:	4814      	ldr	r0, [pc, #80]	@ (800086c <MX_GPIO_Init+0x1fc>)
 800081a:	f002 fac3 	bl	8002da4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800081e:	2310      	movs	r3, #16
 8000820:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000822:	2301      	movs	r3, #1
 8000824:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000826:	2300      	movs	r3, #0
 8000828:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082a:	2300      	movs	r3, #0
 800082c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800082e:	f107 031c 	add.w	r3, r7, #28
 8000832:	4619      	mov	r1, r3
 8000834:	480e      	ldr	r0, [pc, #56]	@ (8000870 <MX_GPIO_Init+0x200>)
 8000836:	f002 fab5 	bl	8002da4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800083a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800083e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000840:	2302      	movs	r3, #2
 8000842:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000844:	2300      	movs	r3, #0
 8000846:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000848:	2303      	movs	r3, #3
 800084a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800084c:	230b      	movs	r3, #11
 800084e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000850:	f107 031c 	add.w	r3, r7, #28
 8000854:	4619      	mov	r1, r3
 8000856:	4805      	ldr	r0, [pc, #20]	@ (800086c <MX_GPIO_Init+0x1fc>)
 8000858:	f002 faa4 	bl	8002da4 <HAL_GPIO_Init>

}
 800085c:	bf00      	nop
 800085e:	3730      	adds	r7, #48	@ 0x30
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	40023800 	.word	0x40023800
 8000868:	40020400 	.word	0x40020400
 800086c:	40021800 	.word	0x40021800
 8000870:	40020c00 	.word	0x40020c00
 8000874:	40020800 	.word	0x40020800
 8000878:	40020000 	.word	0x40020000

0800087c <HAL_UARTEx_RxEventCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
 8000884:	460b      	mov	r3, r1
 8000886:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2) {
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4a05      	ldr	r2, [pc, #20]	@ (80008a4 <HAL_UARTEx_RxEventCallback+0x28>)
 800088e:	4293      	cmp	r3, r2
 8000890:	d104      	bne.n	800089c <HAL_UARTEx_RxEventCallback+0x20>
		ATC_IdleLineCallback(&HC05, Size);
 8000892:	887b      	ldrh	r3, [r7, #2]
 8000894:	4619      	mov	r1, r3
 8000896:	4804      	ldr	r0, [pc, #16]	@ (80008a8 <HAL_UARTEx_RxEventCallback+0x2c>)
 8000898:	f00a f8d0 	bl	800aa3c <ATC_IdleLineCallback>
	}
}
 800089c:	bf00      	nop
 800089e:	3708      	adds	r7, #8
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	40004400 	.word	0x40004400
 80008a8:	20000080 	.word	0x20000080

080008ac <pid_init>:
	float Kd;
	int anti_windup_limit;
} PID;

void pid_init(PID *pid_data, float kp_init, float ki_init, float kd_init, int anti_windup_limit_init)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b087      	sub	sp, #28
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6178      	str	r0, [r7, #20]
 80008b4:	ed87 0a04 	vstr	s0, [r7, #16]
 80008b8:	edc7 0a03 	vstr	s1, [r7, #12]
 80008bc:	ed87 1a02 	vstr	s2, [r7, #8]
 80008c0:	6079      	str	r1, [r7, #4]
	pid_data->previous_error = 0;
 80008c2:	697b      	ldr	r3, [r7, #20]
 80008c4:	2200      	movs	r2, #0
 80008c6:	601a      	str	r2, [r3, #0]
	pid_data->total_error = 0;
 80008c8:	697b      	ldr	r3, [r7, #20]
 80008ca:	2200      	movs	r2, #0
 80008cc:	605a      	str	r2, [r3, #4]

	pid_data->Kp = kp_init;
 80008ce:	697b      	ldr	r3, [r7, #20]
 80008d0:	693a      	ldr	r2, [r7, #16]
 80008d2:	609a      	str	r2, [r3, #8]
	pid_data->Ki = ki_init;
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	68fa      	ldr	r2, [r7, #12]
 80008d8:	60da      	str	r2, [r3, #12]
	pid_data->Kd = kd_init;
 80008da:	697b      	ldr	r3, [r7, #20]
 80008dc:	68ba      	ldr	r2, [r7, #8]
 80008de:	611a      	str	r2, [r3, #16]

	pid_data->anti_windup_limit = anti_windup_limit_init;
 80008e0:	697b      	ldr	r3, [r7, #20]
 80008e2:	687a      	ldr	r2, [r7, #4]
 80008e4:	615a      	str	r2, [r3, #20]
}
 80008e6:	bf00      	nop
 80008e8:	371c      	adds	r7, #28
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr

080008f2 <pid_reset>:

void pid_reset(PID *pid_data)
{
 80008f2:	b480      	push	{r7}
 80008f4:	b083      	sub	sp, #12
 80008f6:	af00      	add	r7, sp, #0
 80008f8:	6078      	str	r0, [r7, #4]
	pid_data->total_error = 0;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	2200      	movs	r2, #0
 80008fe:	605a      	str	r2, [r3, #4]
	pid_data->previous_error = 0;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	2200      	movs	r2, #0
 8000904:	601a      	str	r2, [r3, #0]
}
 8000906:	bf00      	nop
 8000908:	370c      	adds	r7, #12
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr

08000912 <pid_calculate>:

int pid_calculate(PID *pid_data, int setpoint, int process_variable)
{
 8000912:	b480      	push	{r7}
 8000914:	b089      	sub	sp, #36	@ 0x24
 8000916:	af00      	add	r7, sp, #0
 8000918:	60f8      	str	r0, [r7, #12]
 800091a:	60b9      	str	r1, [r7, #8]
 800091c:	607a      	str	r2, [r7, #4]
	int error;
	float p_term, i_term, d_term;

	error = setpoint - process_variable;
 800091e:	68ba      	ldr	r2, [r7, #8]
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	1ad3      	subs	r3, r2, r3
 8000924:	61bb      	str	r3, [r7, #24]
	pid_data->total_error += error;
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	685a      	ldr	r2, [r3, #4]
 800092a:	69bb      	ldr	r3, [r7, #24]
 800092c:	441a      	add	r2, r3
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	605a      	str	r2, [r3, #4]

	p_term = (float)(pid_data->Kp * error);
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	ed93 7a02 	vldr	s14, [r3, #8]
 8000938:	69bb      	ldr	r3, [r7, #24]
 800093a:	ee07 3a90 	vmov	s15, r3
 800093e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000942:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000946:	edc7 7a05 	vstr	s15, [r7, #20]
	i_term = (float)(pid_data->Ki * pid_data->total_error);
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	ed93 7a03 	vldr	s14, [r3, #12]
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	685b      	ldr	r3, [r3, #4]
 8000954:	ee07 3a90 	vmov	s15, r3
 8000958:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800095c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000960:	edc7 7a07 	vstr	s15, [r7, #28]
	d_term = (float)(pid_data->Kd * (error - pid_data->previous_error));
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	ed93 7a04 	vldr	s14, [r3, #16]
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	69ba      	ldr	r2, [r7, #24]
 8000970:	1ad3      	subs	r3, r2, r3
 8000972:	ee07 3a90 	vmov	s15, r3
 8000976:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800097a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800097e:	edc7 7a04 	vstr	s15, [r7, #16]

	if(i_term >= pid_data->anti_windup_limit) i_term = pid_data->anti_windup_limit;
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	695b      	ldr	r3, [r3, #20]
 8000986:	ee07 3a90 	vmov	s15, r3
 800098a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800098e:	ed97 7a07 	vldr	s14, [r7, #28]
 8000992:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800099a:	db08      	blt.n	80009ae <pid_calculate+0x9c>
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	695b      	ldr	r3, [r3, #20]
 80009a0:	ee07 3a90 	vmov	s15, r3
 80009a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009a8:	edc7 7a07 	vstr	s15, [r7, #28]
 80009ac:	e016      	b.n	80009dc <pid_calculate+0xca>
	else if(i_term <= -pid_data->anti_windup_limit) i_term = -pid_data->anti_windup_limit;
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	695b      	ldr	r3, [r3, #20]
 80009b2:	425b      	negs	r3, r3
 80009b4:	ee07 3a90 	vmov	s15, r3
 80009b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009bc:	ed97 7a07 	vldr	s14, [r7, #28]
 80009c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80009c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009c8:	d808      	bhi.n	80009dc <pid_calculate+0xca>
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	695b      	ldr	r3, [r3, #20]
 80009ce:	425b      	negs	r3, r3
 80009d0:	ee07 3a90 	vmov	s15, r3
 80009d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009d8:	edc7 7a07 	vstr	s15, [r7, #28]

	pid_data->previous_error = error;
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	69ba      	ldr	r2, [r7, #24]
 80009e0:	601a      	str	r2, [r3, #0]

	return (int)(p_term + i_term + d_term);
 80009e2:	ed97 7a05 	vldr	s14, [r7, #20]
 80009e6:	edd7 7a07 	vldr	s15, [r7, #28]
 80009ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80009ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80009f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80009fa:	ee17 3a90 	vmov	r3, s15
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	3724      	adds	r7, #36	@ 0x24
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr

08000a0a <motor_init>:
} MOTOR;

MOTOR motorA;

void motor_init(MOTOR *m, TIM_HandleTypeDef *tim)
{
 8000a0a:	b480      	push	{r7}
 8000a0c:	b083      	sub	sp, #12
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	6078      	str	r0, [r7, #4]
 8000a12:	6039      	str	r1, [r7, #0]
	m->timer = tim;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	683a      	ldr	r2, [r7, #0]
 8000a18:	601a      	str	r2, [r3, #0]
	m->resolution = ENCODER_RESOLUTION * TIMER_CONF_BOTH_EDGE_T1T2 * MOTOR_GEAR;
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8000a20:	809a      	strh	r2, [r3, #4]

	m->pulse_count = 0;
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	2200      	movs	r2, #0
 8000a26:	609a      	str	r2, [r3, #8]
	m->measured_speed = 0;
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	60da      	str	r2, [r3, #12]
	m->set_speed = 0;
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	2200      	movs	r2, #0
 8000a32:	611a      	str	r2, [r3, #16]
    m->actual_PWM = 0;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	2200      	movs	r2, #0
 8000a38:	615a      	str	r2, [r3, #20]
}
 8000a3a:	bf00      	nop
 8000a3c:	370c      	adds	r7, #12
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr

08000a46 <motor_calculate_speed>:

void motor_calculate_speed(MOTOR *m)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b084      	sub	sp, #16
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
	motor_update_count(m);
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f000 f82a 	bl	8000aa8 <motor_update_count>

	m->measured_speed = (m->pulse_count * TIMER_FREQENCY * SECOND_IN_MINUTE) / m->resolution;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	689b      	ldr	r3, [r3, #8]
 8000a58:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8000a5c:	fb02 f303 	mul.w	r3, r2, r3
 8000a60:	687a      	ldr	r2, [r7, #4]
 8000a62:	8892      	ldrh	r2, [r2, #4]
 8000a64:	fb93 f2f2 	sdiv	r2, r3, r2
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	60da      	str	r2, [r3, #12]

	int output = pid_calculate(&(m->pid_controller), m->set_speed, m->measured_speed);
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	f103 0018 	add.w	r0, r3, #24
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	6919      	ldr	r1, [r3, #16]
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	68db      	ldr	r3, [r3, #12]
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	f7ff ff49 	bl	8000912 <pid_calculate>
 8000a80:	60f8      	str	r0, [r7, #12]

	m->actual_PWM += output;
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	695a      	ldr	r2, [r3, #20]
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	441a      	add	r2, r3
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	615a      	str	r2, [r3, #20]

	if(m->actual_PWM >= 0)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	695b      	ldr	r3, [r3, #20]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	db04      	blt.n	8000aa0 <motor_calculate_speed+0x5a>
	{
		drv8835_set_motorA_speed(m->actual_PWM);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	695b      	ldr	r3, [r3, #20]
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f000 f832 	bl	8000b04 <drv8835_set_motorA_speed>

	}

}
 8000aa0:	bf00      	nop
 8000aa2:	3710      	adds	r7, #16
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}

08000aa8 <motor_update_count>:

void motor_update_count(MOTOR *m)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b083      	sub	sp, #12
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
	m->pulse_count = (int16_t)__HAL_TIM_GET_COUNTER(m->timer);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ab8:	b21b      	sxth	r3, r3
 8000aba:	461a      	mov	r2, r3
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	609a      	str	r2, [r3, #8]
	__HAL_TIM_SET_COUNTER(m->timer, 0);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000aca:	bf00      	nop
 8000acc:	370c      	adds	r7, #12
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr

08000ad6 <motor_set_speed>:

void motor_set_speed(MOTOR *m, int set_speed)
{
 8000ad6:	b580      	push	{r7, lr}
 8000ad8:	b082      	sub	sp, #8
 8000ada:	af00      	add	r7, sp, #0
 8000adc:	6078      	str	r0, [r7, #4]
 8000ade:	6039      	str	r1, [r7, #0]
	if(set_speed != m->set_speed)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	691b      	ldr	r3, [r3, #16]
 8000ae4:	683a      	ldr	r2, [r7, #0]
 8000ae6:	429a      	cmp	r2, r3
 8000ae8:	d004      	beq.n	8000af4 <motor_set_speed+0x1e>
		pid_reset(&(m->pid_controller));
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	3318      	adds	r3, #24
 8000aee:	4618      	mov	r0, r3
 8000af0:	f7ff feff 	bl	80008f2 <pid_reset>

	m->set_speed = set_speed;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	683a      	ldr	r2, [r7, #0]
 8000af8:	611a      	str	r2, [r3, #16]
}
 8000afa:	bf00      	nop
 8000afc:	3708      	adds	r7, #8
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
	...

08000b04 <drv8835_set_motorA_speed>:

void drv8835_set_motorA_speed(uint16_t speed)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	80fb      	strh	r3, [r7, #6]
	if(speed >= htim2.Instance->ARR)
 8000b0e:	88fa      	ldrh	r2, [r7, #6]
 8000b10:	4b09      	ldr	r3, [pc, #36]	@ (8000b38 <drv8835_set_motorA_speed+0x34>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b16:	429a      	cmp	r2, r3
 8000b18:	d303      	bcc.n	8000b22 <drv8835_set_motorA_speed+0x1e>
		speed = htim2.Instance->ARR;
 8000b1a:	4b07      	ldr	r3, [pc, #28]	@ (8000b38 <drv8835_set_motorA_speed+0x34>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b20:	80fb      	strh	r3, [r7, #6]

	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_1, speed);
 8000b22:	4b05      	ldr	r3, [pc, #20]	@ (8000b38 <drv8835_set_motorA_speed+0x34>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	88fa      	ldrh	r2, [r7, #6]
 8000b28:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000b2a:	bf00      	nop
 8000b2c:	370c      	adds	r7, #12
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	2000018c 	.word	0x2000018c

08000b3c <drv8835_init>:

void drv8835_init()
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
	drv8835_set_motorA_speed(0);
 8000b40:	2000      	movs	r0, #0
 8000b42:	f7ff ffdf 	bl	8000b04 <drv8835_set_motorA_speed>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000b46:	2100      	movs	r1, #0
 8000b48:	4802      	ldr	r0, [pc, #8]	@ (8000b54 <drv8835_init+0x18>)
 8000b4a:	f003 fef7 	bl	800493c <HAL_TIM_PWM_Start>
}
 8000b4e:	bf00      	nop
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	2000018c 	.word	0x2000018c

08000b58 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a04      	ldr	r2, [pc, #16]	@ (8000b78 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d102      	bne.n	8000b70 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		motor_calculate_speed(&motorA);
 8000b6a:	4804      	ldr	r0, [pc, #16]	@ (8000b7c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000b6c:	f7ff ff6b 	bl	8000a46 <motor_calculate_speed>
	}
}
 8000b70:	bf00      	nop
 8000b72:	3708      	adds	r7, #8
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	40001000 	.word	0x40001000
 8000b7c:	20000104 	.word	0x20000104

08000b80 <Set_PWM_Frequency>:


/*=================================*/

void Set_PWM_Frequency(uint32_t frequency) {
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b086      	sub	sp, #24
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
    if (frequency == 0) {
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d104      	bne.n	8000b98 <Set_PWM_Frequency+0x18>
        HAL_TIM_PWM_Stop(&htim12, TIM_CHANNEL_2);
 8000b8e:	2104      	movs	r1, #4
 8000b90:	4812      	ldr	r0, [pc, #72]	@ (8000bdc <Set_PWM_Frequency+0x5c>)
 8000b92:	f003 ffcd 	bl	8004b30 <HAL_TIM_PWM_Stop>
        return;
 8000b96:	e01e      	b.n	8000bd6 <Set_PWM_Frequency+0x56>
    }

    uint32_t timer_clock = 96000000;
 8000b98:	4b11      	ldr	r3, [pc, #68]	@ (8000be0 <Set_PWM_Frequency+0x60>)
 8000b9a:	617b      	str	r3, [r7, #20]
    uint32_t prescaler = htim12.Init.Prescaler + 1;
 8000b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bdc <Set_PWM_Frequency+0x5c>)
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	613b      	str	r3, [r7, #16]
    uint32_t period = (timer_clock / (prescaler * frequency)) - 1;
 8000ba4:	693b      	ldr	r3, [r7, #16]
 8000ba6:	687a      	ldr	r2, [r7, #4]
 8000ba8:	fb02 f303 	mul.w	r3, r2, r3
 8000bac:	697a      	ldr	r2, [r7, #20]
 8000bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bb2:	3b01      	subs	r3, #1
 8000bb4:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_AUTORELOAD(&htim2, period);
 8000bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8000be4 <Set_PWM_Frequency+0x64>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	68fa      	ldr	r2, [r7, #12]
 8000bbc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000bbe:	4a09      	ldr	r2, [pc, #36]	@ (8000be4 <Set_PWM_Frequency+0x64>)
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, period / 2);
 8000bc4:	4b05      	ldr	r3, [pc, #20]	@ (8000bdc <Set_PWM_Frequency+0x5c>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	68fa      	ldr	r2, [r7, #12]
 8000bca:	0852      	lsrs	r2, r2, #1
 8000bcc:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 8000bce:	2104      	movs	r1, #4
 8000bd0:	4802      	ldr	r0, [pc, #8]	@ (8000bdc <Set_PWM_Frequency+0x5c>)
 8000bd2:	f003 feb3 	bl	800493c <HAL_TIM_PWM_Start>
}
 8000bd6:	3718      	adds	r7, #24
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	20000354 	.word	0x20000354
 8000be0:	05b8d800 	.word	0x05b8d800
 8000be4:	2000018c 	.word	0x2000018c

08000be8 <ProcessCommand>:
}

int hornOn = 0;
int engineOn = 0;

void ProcessCommand(uint8_t* cmd) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]

		if (strcmp((char*)cmd, "CMD0") == 0) {
 8000bf0:	4992      	ldr	r1, [pc, #584]	@ (8000e3c <ProcessCommand+0x254>)
 8000bf2:	6878      	ldr	r0, [r7, #4]
 8000bf4:	f7ff fb24 	bl	8000240 <strcmp>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d150      	bne.n	8000ca0 <ProcessCommand+0xb8>
			if (!engineOn) {
 8000bfe:	4b90      	ldr	r3, [pc, #576]	@ (8000e40 <ProcessCommand+0x258>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d122      	bne.n	8000c4c <ProcessCommand+0x64>
				HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8000c06:	213c      	movs	r1, #60	@ 0x3c
 8000c08:	488e      	ldr	r0, [pc, #568]	@ (8000e44 <ProcessCommand+0x25c>)
 8000c0a:	f004 f8b7 	bl	8004d7c <HAL_TIM_Encoder_Start>
				HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000c0e:	213c      	movs	r1, #60	@ 0x3c
 8000c10:	488d      	ldr	r0, [pc, #564]	@ (8000e48 <ProcessCommand+0x260>)
 8000c12:	f004 f8b3 	bl	8004d7c <HAL_TIM_Encoder_Start>
				HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8000c16:	213c      	movs	r1, #60	@ 0x3c
 8000c18:	488c      	ldr	r0, [pc, #560]	@ (8000e4c <ProcessCommand+0x264>)
 8000c1a:	f004 f8af 	bl	8004d7c <HAL_TIM_Encoder_Start>
				HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 8000c1e:	213c      	movs	r1, #60	@ 0x3c
 8000c20:	488b      	ldr	r0, [pc, #556]	@ (8000e50 <ProcessCommand+0x268>)
 8000c22:	f004 f8ab 	bl	8004d7c <HAL_TIM_Encoder_Start>

				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000c26:	2100      	movs	r1, #0
 8000c28:	488a      	ldr	r0, [pc, #552]	@ (8000e54 <ProcessCommand+0x26c>)
 8000c2a:	f003 fe87 	bl	800493c <HAL_TIM_PWM_Start>
				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000c2e:	210c      	movs	r1, #12
 8000c30:	4888      	ldr	r0, [pc, #544]	@ (8000e54 <ProcessCommand+0x26c>)
 8000c32:	f003 fe83 	bl	800493c <HAL_TIM_PWM_Start>

				HAL_TIM_Base_Start_IT(&htim6);
 8000c36:	4888      	ldr	r0, [pc, #544]	@ (8000e58 <ProcessCommand+0x270>)
 8000c38:	f003 fd82 	bl	8004740 <HAL_TIM_Base_Start_IT>

				HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 8000c3c:	2104      	movs	r1, #4
 8000c3e:	4887      	ldr	r0, [pc, #540]	@ (8000e5c <ProcessCommand+0x274>)
 8000c40:	f003 fe7c 	bl	800493c <HAL_TIM_PWM_Start>
				engineOn = 1;
 8000c44:	4b7e      	ldr	r3, [pc, #504]	@ (8000e40 <ProcessCommand+0x258>)
 8000c46:	2201      	movs	r2, #1
 8000c48:	601a      	str	r2, [r3, #0]
 8000c4a:	e021      	b.n	8000c90 <ProcessCommand+0xa8>
			}
			else {
				HAL_TIM_Encoder_Stop(&htim1, TIM_CHANNEL_ALL);
 8000c4c:	213c      	movs	r1, #60	@ 0x3c
 8000c4e:	487d      	ldr	r0, [pc, #500]	@ (8000e44 <ProcessCommand+0x25c>)
 8000c50:	f004 f922 	bl	8004e98 <HAL_TIM_Encoder_Stop>
				HAL_TIM_Encoder_Stop(&htim3, TIM_CHANNEL_ALL);
 8000c54:	213c      	movs	r1, #60	@ 0x3c
 8000c56:	487c      	ldr	r0, [pc, #496]	@ (8000e48 <ProcessCommand+0x260>)
 8000c58:	f004 f91e 	bl	8004e98 <HAL_TIM_Encoder_Stop>
				HAL_TIM_Encoder_Stop(&htim4, TIM_CHANNEL_ALL);
 8000c5c:	213c      	movs	r1, #60	@ 0x3c
 8000c5e:	487b      	ldr	r0, [pc, #492]	@ (8000e4c <ProcessCommand+0x264>)
 8000c60:	f004 f91a 	bl	8004e98 <HAL_TIM_Encoder_Stop>
				HAL_TIM_Encoder_Stop(&htim8, TIM_CHANNEL_ALL);
 8000c64:	213c      	movs	r1, #60	@ 0x3c
 8000c66:	487a      	ldr	r0, [pc, #488]	@ (8000e50 <ProcessCommand+0x268>)
 8000c68:	f004 f916 	bl	8004e98 <HAL_TIM_Encoder_Stop>

				HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	4879      	ldr	r0, [pc, #484]	@ (8000e54 <ProcessCommand+0x26c>)
 8000c70:	f003 ff5e 	bl	8004b30 <HAL_TIM_PWM_Stop>
				HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8000c74:	210c      	movs	r1, #12
 8000c76:	4877      	ldr	r0, [pc, #476]	@ (8000e54 <ProcessCommand+0x26c>)
 8000c78:	f003 ff5a 	bl	8004b30 <HAL_TIM_PWM_Stop>

				HAL_TIM_Base_Stop_IT(&htim6);
 8000c7c:	4876      	ldr	r0, [pc, #472]	@ (8000e58 <ProcessCommand+0x270>)
 8000c7e:	f003 fdd7 	bl	8004830 <HAL_TIM_Base_Stop_IT>

				HAL_TIM_PWM_Stop(&htim12, TIM_CHANNEL_2);
 8000c82:	2104      	movs	r1, #4
 8000c84:	4875      	ldr	r0, [pc, #468]	@ (8000e5c <ProcessCommand+0x274>)
 8000c86:	f003 ff53 	bl	8004b30 <HAL_TIM_PWM_Stop>
				engineOn = 0;
 8000c8a:	4b6d      	ldr	r3, [pc, #436]	@ (8000e40 <ProcessCommand+0x258>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	601a      	str	r2, [r3, #0]
			}


			HAL_UART_Transmit(&huart3, (uint8_t*)"ENGINE RUNNING\r\n", 16, HAL_MAX_DELAY);
 8000c90:	f04f 33ff 	mov.w	r3, #4294967295
 8000c94:	2210      	movs	r2, #16
 8000c96:	4972      	ldr	r1, [pc, #456]	@ (8000e60 <ProcessCommand+0x278>)
 8000c98:	4872      	ldr	r0, [pc, #456]	@ (8000e64 <ProcessCommand+0x27c>)
 8000c9a:	f005 f811 	bl	8005cc0 <HAL_UART_Transmit>
	    }

	    else {
	        HAL_UART_Transmit(&huart3, (uint8_t *)"Unknown command\r\n", 17, HAL_MAX_DELAY);
	    }
}
 8000c9e:	e0c9      	b.n	8000e34 <ProcessCommand+0x24c>
		else if (strcmp((char*)cmd, "CMDA") == 0) {
 8000ca0:	4971      	ldr	r1, [pc, #452]	@ (8000e68 <ProcessCommand+0x280>)
 8000ca2:	6878      	ldr	r0, [r7, #4]
 8000ca4:	f7ff facc 	bl	8000240 <strcmp>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d10b      	bne.n	8000cc6 <ProcessCommand+0xde>
	        HAL_GPIO_TogglePin(LIGHTS_GPIO_Port, LIGHTS_Pin);
 8000cae:	2101      	movs	r1, #1
 8000cb0:	486e      	ldr	r0, [pc, #440]	@ (8000e6c <ProcessCommand+0x284>)
 8000cb2:	f002 fa3c 	bl	800312e <HAL_GPIO_TogglePin>
			HAL_UART_Transmit(&huart3, (uint8_t*)"LIGHTS RUNNING\r\n", 16, HAL_MAX_DELAY);
 8000cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cba:	2210      	movs	r2, #16
 8000cbc:	496c      	ldr	r1, [pc, #432]	@ (8000e70 <ProcessCommand+0x288>)
 8000cbe:	4869      	ldr	r0, [pc, #420]	@ (8000e64 <ProcessCommand+0x27c>)
 8000cc0:	f004 fffe 	bl	8005cc0 <HAL_UART_Transmit>
}
 8000cc4:	e0b6      	b.n	8000e34 <ProcessCommand+0x24c>
	    else if (strcmp((char*)cmd, "CMDB") == 0) {
 8000cc6:	496b      	ldr	r1, [pc, #428]	@ (8000e74 <ProcessCommand+0x28c>)
 8000cc8:	6878      	ldr	r0, [r7, #4]
 8000cca:	f7ff fab9 	bl	8000240 <strcmp>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d119      	bne.n	8000d08 <ProcessCommand+0x120>
	    	if (!hornOn) {
 8000cd4:	4b68      	ldr	r3, [pc, #416]	@ (8000e78 <ProcessCommand+0x290>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d107      	bne.n	8000cec <ProcessCommand+0x104>
		    	Set_PWM_Frequency(1000);
 8000cdc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ce0:	f7ff ff4e 	bl	8000b80 <Set_PWM_Frequency>
		    	hornOn = 1;
 8000ce4:	4b64      	ldr	r3, [pc, #400]	@ (8000e78 <ProcessCommand+0x290>)
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	601a      	str	r2, [r3, #0]
 8000cea:	e005      	b.n	8000cf8 <ProcessCommand+0x110>
	    		Set_PWM_Frequency(0);
 8000cec:	2000      	movs	r0, #0
 8000cee:	f7ff ff47 	bl	8000b80 <Set_PWM_Frequency>
	    		hornOn = 0;
 8000cf2:	4b61      	ldr	r3, [pc, #388]	@ (8000e78 <ProcessCommand+0x290>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, (uint8_t*)"HORN RUNNING\r\n", 14, HAL_MAX_DELAY);
 8000cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8000cfc:	220e      	movs	r2, #14
 8000cfe:	495f      	ldr	r1, [pc, #380]	@ (8000e7c <ProcessCommand+0x294>)
 8000d00:	4858      	ldr	r0, [pc, #352]	@ (8000e64 <ProcessCommand+0x27c>)
 8000d02:	f004 ffdd 	bl	8005cc0 <HAL_UART_Transmit>
}
 8000d06:	e095      	b.n	8000e34 <ProcessCommand+0x24c>
	    else if (strncmp((char*)cmd, "CMD", 3) == 0) {
 8000d08:	2203      	movs	r2, #3
 8000d0a:	495d      	ldr	r1, [pc, #372]	@ (8000e80 <ProcessCommand+0x298>)
 8000d0c:	6878      	ldr	r0, [r7, #4]
 8000d0e:	f00a f86b 	bl	800ade8 <strncmp>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	f040 8086 	bne.w	8000e26 <ProcessCommand+0x23e>
	        char* modeStr = (char*)cmd + 3;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	3303      	adds	r3, #3
 8000d1e:	60fb      	str	r3, [r7, #12]
	        int mode = atoi(modeStr);
 8000d20:	68f8      	ldr	r0, [r7, #12]
 8000d22:	f009 feef 	bl	800ab04 <atoi>
 8000d26:	60b8      	str	r0, [r7, #8]
	        if (mode >= 1 && mode <= 9) {
 8000d28:	68bb      	ldr	r3, [r7, #8]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	dd73      	ble.n	8000e16 <ProcessCommand+0x22e>
 8000d2e:	68bb      	ldr	r3, [r7, #8]
 8000d30:	2b09      	cmp	r3, #9
 8000d32:	dc70      	bgt.n	8000e16 <ProcessCommand+0x22e>
	            switch (mode) {
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	3b01      	subs	r3, #1
 8000d38:	2b08      	cmp	r3, #8
 8000d3a:	d869      	bhi.n	8000e10 <ProcessCommand+0x228>
 8000d3c:	a201      	add	r2, pc, #4	@ (adr r2, 8000d44 <ProcessCommand+0x15c>)
 8000d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d42:	bf00      	nop
 8000d44:	08000d69 	.word	0x08000d69
 8000d48:	08000d81 	.word	0x08000d81
 8000d4c:	08000d99 	.word	0x08000d99
 8000d50:	08000db1 	.word	0x08000db1
 8000d54:	08000dc1 	.word	0x08000dc1
 8000d58:	08000dd1 	.word	0x08000dd1
 8000d5c:	08000de1 	.word	0x08000de1
 8000d60:	08000df1 	.word	0x08000df1
 8000d64:	08000e01 	.word	0x08000e01
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR0 selected\r\n", 18, HAL_MAX_DELAY);
 8000d68:	f04f 33ff 	mov.w	r3, #4294967295
 8000d6c:	2212      	movs	r2, #18
 8000d6e:	4945      	ldr	r1, [pc, #276]	@ (8000e84 <ProcessCommand+0x29c>)
 8000d70:	483c      	ldr	r0, [pc, #240]	@ (8000e64 <ProcessCommand+0x27c>)
 8000d72:	f004 ffa5 	bl	8005cc0 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, 0);
 8000d76:	2100      	movs	r1, #0
 8000d78:	4843      	ldr	r0, [pc, #268]	@ (8000e88 <ProcessCommand+0x2a0>)
 8000d7a:	f7ff feac 	bl	8000ad6 <motor_set_speed>
	                    break;
 8000d7e:	e048      	b.n	8000e12 <ProcessCommand+0x22a>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR1 selected\r\n", 18, HAL_MAX_DELAY);
 8000d80:	f04f 33ff 	mov.w	r3, #4294967295
 8000d84:	2212      	movs	r2, #18
 8000d86:	4941      	ldr	r1, [pc, #260]	@ (8000e8c <ProcessCommand+0x2a4>)
 8000d88:	4836      	ldr	r0, [pc, #216]	@ (8000e64 <ProcessCommand+0x27c>)
 8000d8a:	f004 ff99 	bl	8005cc0 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, 100);
 8000d8e:	2164      	movs	r1, #100	@ 0x64
 8000d90:	483d      	ldr	r0, [pc, #244]	@ (8000e88 <ProcessCommand+0x2a0>)
 8000d92:	f7ff fea0 	bl	8000ad6 <motor_set_speed>
	                    break;
 8000d96:	e03c      	b.n	8000e12 <ProcessCommand+0x22a>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR2 selected\r\n", 18, HAL_MAX_DELAY);
 8000d98:	f04f 33ff 	mov.w	r3, #4294967295
 8000d9c:	2212      	movs	r2, #18
 8000d9e:	493c      	ldr	r1, [pc, #240]	@ (8000e90 <ProcessCommand+0x2a8>)
 8000da0:	4830      	ldr	r0, [pc, #192]	@ (8000e64 <ProcessCommand+0x27c>)
 8000da2:	f004 ff8d 	bl	8005cc0 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, 75);
 8000da6:	214b      	movs	r1, #75	@ 0x4b
 8000da8:	4837      	ldr	r0, [pc, #220]	@ (8000e88 <ProcessCommand+0x2a0>)
 8000daa:	f7ff fe94 	bl	8000ad6 <motor_set_speed>
	                    break;
 8000dae:	e030      	b.n	8000e12 <ProcessCommand+0x22a>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR3 selected\r\n", 18, HAL_MAX_DELAY);
 8000db0:	f04f 33ff 	mov.w	r3, #4294967295
 8000db4:	2212      	movs	r2, #18
 8000db6:	4937      	ldr	r1, [pc, #220]	@ (8000e94 <ProcessCommand+0x2ac>)
 8000db8:	482a      	ldr	r0, [pc, #168]	@ (8000e64 <ProcessCommand+0x27c>)
 8000dba:	f004 ff81 	bl	8005cc0 <HAL_UART_Transmit>
	                    break;
 8000dbe:	e028      	b.n	8000e12 <ProcessCommand+0x22a>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR4 selected\r\n", 18, HAL_MAX_DELAY);
 8000dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8000dc4:	2212      	movs	r2, #18
 8000dc6:	4934      	ldr	r1, [pc, #208]	@ (8000e98 <ProcessCommand+0x2b0>)
 8000dc8:	4826      	ldr	r0, [pc, #152]	@ (8000e64 <ProcessCommand+0x27c>)
 8000dca:	f004 ff79 	bl	8005cc0 <HAL_UART_Transmit>
	                    break;
 8000dce:	e020      	b.n	8000e12 <ProcessCommand+0x22a>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR5 selected\r\n", 18, HAL_MAX_DELAY);
 8000dd0:	f04f 33ff 	mov.w	r3, #4294967295
 8000dd4:	2212      	movs	r2, #18
 8000dd6:	4931      	ldr	r1, [pc, #196]	@ (8000e9c <ProcessCommand+0x2b4>)
 8000dd8:	4822      	ldr	r0, [pc, #136]	@ (8000e64 <ProcessCommand+0x27c>)
 8000dda:	f004 ff71 	bl	8005cc0 <HAL_UART_Transmit>
	                    break;
 8000dde:	e018      	b.n	8000e12 <ProcessCommand+0x22a>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR6 selected\r\n", 18, HAL_MAX_DELAY);
 8000de0:	f04f 33ff 	mov.w	r3, #4294967295
 8000de4:	2212      	movs	r2, #18
 8000de6:	492e      	ldr	r1, [pc, #184]	@ (8000ea0 <ProcessCommand+0x2b8>)
 8000de8:	481e      	ldr	r0, [pc, #120]	@ (8000e64 <ProcessCommand+0x27c>)
 8000dea:	f004 ff69 	bl	8005cc0 <HAL_UART_Transmit>
	                    break;
 8000dee:	e010      	b.n	8000e12 <ProcessCommand+0x22a>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR7 selected\r\n", 18, HAL_MAX_DELAY);
 8000df0:	f04f 33ff 	mov.w	r3, #4294967295
 8000df4:	2212      	movs	r2, #18
 8000df6:	492b      	ldr	r1, [pc, #172]	@ (8000ea4 <ProcessCommand+0x2bc>)
 8000df8:	481a      	ldr	r0, [pc, #104]	@ (8000e64 <ProcessCommand+0x27c>)
 8000dfa:	f004 ff61 	bl	8005cc0 <HAL_UART_Transmit>
	                    break;
 8000dfe:	e008      	b.n	8000e12 <ProcessCommand+0x22a>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR8 selected\r\n", 18, HAL_MAX_DELAY);
 8000e00:	f04f 33ff 	mov.w	r3, #4294967295
 8000e04:	2212      	movs	r2, #18
 8000e06:	4928      	ldr	r1, [pc, #160]	@ (8000ea8 <ProcessCommand+0x2c0>)
 8000e08:	4816      	ldr	r0, [pc, #88]	@ (8000e64 <ProcessCommand+0x27c>)
 8000e0a:	f004 ff59 	bl	8005cc0 <HAL_UART_Transmit>
	                    break;
 8000e0e:	e000      	b.n	8000e12 <ProcessCommand+0x22a>
	                    break;
 8000e10:	bf00      	nop
	            switch (mode) {
 8000e12:	bf00      	nop
}
 8000e14:	e00e      	b.n	8000e34 <ProcessCommand+0x24c>
	            HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid MOTOR mode\r\n", 21, HAL_MAX_DELAY);
 8000e16:	f04f 33ff 	mov.w	r3, #4294967295
 8000e1a:	2215      	movs	r2, #21
 8000e1c:	4923      	ldr	r1, [pc, #140]	@ (8000eac <ProcessCommand+0x2c4>)
 8000e1e:	4811      	ldr	r0, [pc, #68]	@ (8000e64 <ProcessCommand+0x27c>)
 8000e20:	f004 ff4e 	bl	8005cc0 <HAL_UART_Transmit>
}
 8000e24:	e006      	b.n	8000e34 <ProcessCommand+0x24c>
	        HAL_UART_Transmit(&huart3, (uint8_t *)"Unknown command\r\n", 17, HAL_MAX_DELAY);
 8000e26:	f04f 33ff 	mov.w	r3, #4294967295
 8000e2a:	2211      	movs	r2, #17
 8000e2c:	4920      	ldr	r1, [pc, #128]	@ (8000eb0 <ProcessCommand+0x2c8>)
 8000e2e:	480d      	ldr	r0, [pc, #52]	@ (8000e64 <ProcessCommand+0x27c>)
 8000e30:	f004 ff46 	bl	8005cc0 <HAL_UART_Transmit>
}
 8000e34:	bf00      	nop
 8000e36:	3710      	adds	r7, #16
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	0800b5e4 	.word	0x0800b5e4
 8000e40:	20000138 	.word	0x20000138
 8000e44:	20000140 	.word	0x20000140
 8000e48:	200001d8 	.word	0x200001d8
 8000e4c:	20000224 	.word	0x20000224
 8000e50:	20000308 	.word	0x20000308
 8000e54:	2000018c 	.word	0x2000018c
 8000e58:	200002bc 	.word	0x200002bc
 8000e5c:	20000354 	.word	0x20000354
 8000e60:	0800b5ec 	.word	0x0800b5ec
 8000e64:	20000428 	.word	0x20000428
 8000e68:	0800b600 	.word	0x0800b600
 8000e6c:	40021800 	.word	0x40021800
 8000e70:	0800b608 	.word	0x0800b608
 8000e74:	0800b61c 	.word	0x0800b61c
 8000e78:	20000134 	.word	0x20000134
 8000e7c:	0800b624 	.word	0x0800b624
 8000e80:	0800b634 	.word	0x0800b634
 8000e84:	0800b638 	.word	0x0800b638
 8000e88:	20000104 	.word	0x20000104
 8000e8c:	0800b64c 	.word	0x0800b64c
 8000e90:	0800b660 	.word	0x0800b660
 8000e94:	0800b674 	.word	0x0800b674
 8000e98:	0800b688 	.word	0x0800b688
 8000e9c:	0800b69c 	.word	0x0800b69c
 8000ea0:	0800b6b0 	.word	0x0800b6b0
 8000ea4:	0800b6c4 	.word	0x0800b6c4
 8000ea8:	0800b6d8 	.word	0x0800b6d8
 8000eac:	0800b6ec 	.word	0x0800b6ec
 8000eb0:	0800b704 	.word	0x0800b704

08000eb4 <ProcessHeartBeat>:
	        ATC_Loop(&HC05);
	        osDelay(50);
	    }
}

void ProcessHeartBeat(void* argument) {
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b088      	sub	sp, #32
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
    for (;;) {

    	if (!engineOn)
 8000ebc:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef4 <ProcessHeartBeat+0x40>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d015      	beq.n	8000ef0 <ProcessHeartBeat+0x3c>

    	char message[16];  // Bufor na wiadomość, np. "HB:123"
    	int length;

    	// Formatowanie wiadomości
    	length = snprintf(message, sizeof(message), "HB:%d\r\n", motorA.measured_speed);
 8000ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef8 <ProcessHeartBeat+0x44>)
 8000ec6:	68db      	ldr	r3, [r3, #12]
 8000ec8:	f107 000c 	add.w	r0, r7, #12
 8000ecc:	4a0b      	ldr	r2, [pc, #44]	@ (8000efc <ProcessHeartBeat+0x48>)
 8000ece:	2110      	movs	r1, #16
 8000ed0:	f009 ff4e 	bl	800ad70 <sniprintf>
 8000ed4:	61f8      	str	r0, [r7, #28]

    	// Wysyłanie przez UART2
    	HAL_UART_Transmit(&huart2, (uint8_t*)message, length, HAL_MAX_DELAY);
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	b29a      	uxth	r2, r3
 8000eda:	f107 010c 	add.w	r1, r7, #12
 8000ede:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee2:	4807      	ldr	r0, [pc, #28]	@ (8000f00 <ProcessHeartBeat+0x4c>)
 8000ee4:	f004 feec 	bl	8005cc0 <HAL_UART_Transmit>
        osDelay(100);
 8000ee8:	2064      	movs	r0, #100	@ 0x64
 8000eea:	f007 f8b5 	bl	8008058 <osDelay>
 8000eee:	e7e5      	b.n	8000ebc <ProcessHeartBeat+0x8>
    		continue;
 8000ef0:	bf00      	nop
    for (;;) {
 8000ef2:	e7e3      	b.n	8000ebc <ProcessHeartBeat+0x8>
 8000ef4:	20000138 	.word	0x20000138
 8000ef8:	20000104 	.word	0x20000104
 8000efc:	0800b718 	.word	0x0800b718
 8000f00:	200003a0 	.word	0x200003a0

08000f04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f0a:	f001 f9a2 	bl	8002252 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f0e:	f000 f855 	bl	8000fbc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f12:	f7ff fbad 	bl	8000670 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f16:	f7ff fb73 	bl	8000600 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000f1a:	f000 ff81 	bl	8001e20 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000f1e:	f001 f8c7 	bl	80020b0 <MX_USB_OTG_FS_PCD_Init>
  MX_USART2_UART_Init();
 8000f22:	f000 ff4d 	bl	8001dc0 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000f26:	f000 fa39 	bl	800139c <MX_TIM1_Init>
  MX_TIM3_Init();
 8000f2a:	f000 faf5 	bl	8001518 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000f2e:	f000 fb49 	bl	80015c4 <MX_TIM4_Init>
  MX_TIM8_Init();
 8000f32:	f000 fc3b 	bl	80017ac <MX_TIM8_Init>
  MX_TIM2_Init();
 8000f36:	f000 fa8b 	bl	8001450 <MX_TIM2_Init>
  MX_TIM6_Init();
 8000f3a:	f000 fbff 	bl	800173c <MX_TIM6_Init>
  MX_TIM5_Init();
 8000f3e:	f000 fb97 	bl	8001670 <MX_TIM5_Init>
  MX_TIM12_Init();
 8000f42:	f000 fc8d 	bl	8001860 <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */

  const char *readyMsg = "STM32 ready to receive data from HC05...\r\n";
 8000f46:	4b15      	ldr	r3, [pc, #84]	@ (8000f9c <main+0x98>)
 8000f48:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *)readyMsg, strlen(readyMsg), HAL_MAX_DELAY);
 8000f4a:	6878      	ldr	r0, [r7, #4]
 8000f4c:	f7ff f982 	bl	8000254 <strlen>
 8000f50:	4603      	mov	r3, r0
 8000f52:	b29a      	uxth	r2, r3
 8000f54:	f04f 33ff 	mov.w	r3, #4294967295
 8000f58:	6879      	ldr	r1, [r7, #4]
 8000f5a:	4811      	ldr	r0, [pc, #68]	@ (8000fa0 <main+0x9c>)
 8000f5c:	f004 feb0 	bl	8005cc0 <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart2, &rxData, 1);
 8000f60:	2201      	movs	r2, #1
 8000f62:	4910      	ldr	r1, [pc, #64]	@ (8000fa4 <main+0xa0>)
 8000f64:	4810      	ldr	r0, [pc, #64]	@ (8000fa8 <main+0xa4>)
 8000f66:	f004 ff34 	bl	8005dd2 <HAL_UART_Receive_IT>

  drv8835_init();
 8000f6a:	f7ff fde7 	bl	8000b3c <drv8835_init>
  motor_init(&motorA, &htim4);
 8000f6e:	490f      	ldr	r1, [pc, #60]	@ (8000fac <main+0xa8>)
 8000f70:	480f      	ldr	r0, [pc, #60]	@ (8000fb0 <main+0xac>)
 8000f72:	f7ff fd4a 	bl	8000a0a <motor_init>
  pid_init(&(motorA.pid_controller), MOTOR_A_Kp, MOTOR_A_Ki, MOTOR_A_Kd, MOTOR_A_ANTI_WINDUP);
 8000f76:	2101      	movs	r1, #1
 8000f78:	ed9f 1a0e 	vldr	s2, [pc, #56]	@ 8000fb4 <main+0xb0>
 8000f7c:	eddf 0a0d 	vldr	s1, [pc, #52]	@ 8000fb4 <main+0xb0>
 8000f80:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8000f84:	480c      	ldr	r0, [pc, #48]	@ (8000fb8 <main+0xb4>)
 8000f86:	f7ff fc91 	bl	80008ac <pid_init>
  //Set_PWM_Frequency(1000); // BUZZER

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f8a:	f006 ff55 	bl	8007e38 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000f8e:	f7ff fb5d 	bl	800064c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000f92:	f006 ff85 	bl	8007ea0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f96:	bf00      	nop
 8000f98:	e7fd      	b.n	8000f96 <main+0x92>
 8000f9a:	bf00      	nop
 8000f9c:	0800b720 	.word	0x0800b720
 8000fa0:	20000428 	.word	0x20000428
 8000fa4:	200000bc 	.word	0x200000bc
 8000fa8:	200003a0 	.word	0x200003a0
 8000fac:	20000224 	.word	0x20000224
 8000fb0:	20000104 	.word	0x20000104
 8000fb4:	3d4ccccd 	.word	0x3d4ccccd
 8000fb8:	2000011c 	.word	0x2000011c

08000fbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b094      	sub	sp, #80	@ 0x50
 8000fc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fc2:	f107 031c 	add.w	r3, r7, #28
 8000fc6:	2234      	movs	r2, #52	@ 0x34
 8000fc8:	2100      	movs	r1, #0
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f009 ff04 	bl	800add8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fd0:	f107 0308 	add.w	r3, r7, #8
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	60da      	str	r2, [r3, #12]
 8000fde:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000fe0:	f002 f9fa 	bl	80033d8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fe4:	4b2c      	ldr	r3, [pc, #176]	@ (8001098 <SystemClock_Config+0xdc>)
 8000fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe8:	4a2b      	ldr	r2, [pc, #172]	@ (8001098 <SystemClock_Config+0xdc>)
 8000fea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fee:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff0:	4b29      	ldr	r3, [pc, #164]	@ (8001098 <SystemClock_Config+0xdc>)
 8000ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ff8:	607b      	str	r3, [r7, #4]
 8000ffa:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ffc:	4b27      	ldr	r3, [pc, #156]	@ (800109c <SystemClock_Config+0xe0>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001004:	4a25      	ldr	r2, [pc, #148]	@ (800109c <SystemClock_Config+0xe0>)
 8001006:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800100a:	6013      	str	r3, [r2, #0]
 800100c:	4b23      	ldr	r3, [pc, #140]	@ (800109c <SystemClock_Config+0xe0>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001014:	603b      	str	r3, [r7, #0]
 8001016:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001018:	2301      	movs	r3, #1
 800101a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800101c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001020:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001022:	2302      	movs	r3, #2
 8001024:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001026:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800102a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800102c:	2304      	movs	r3, #4
 800102e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001030:	2360      	movs	r3, #96	@ 0x60
 8001032:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001034:	2302      	movs	r3, #2
 8001036:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001038:	2304      	movs	r3, #4
 800103a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800103c:	2302      	movs	r3, #2
 800103e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001040:	f107 031c 	add.w	r3, r7, #28
 8001044:	4618      	mov	r0, r3
 8001046:	f002 fa27 	bl	8003498 <HAL_RCC_OscConfig>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001050:	f000 f858 	bl	8001104 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001054:	f002 f9d0 	bl	80033f8 <HAL_PWREx_EnableOverDrive>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800105e:	f000 f851 	bl	8001104 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001062:	230f      	movs	r3, #15
 8001064:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001066:	2302      	movs	r3, #2
 8001068:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800106a:	2300      	movs	r3, #0
 800106c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800106e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001072:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001074:	2300      	movs	r3, #0
 8001076:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001078:	f107 0308 	add.w	r3, r7, #8
 800107c:	2103      	movs	r1, #3
 800107e:	4618      	mov	r0, r3
 8001080:	f002 fcb8 	bl	80039f4 <HAL_RCC_ClockConfig>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800108a:	f000 f83b 	bl	8001104 <Error_Handler>
  }
}
 800108e:	bf00      	nop
 8001090:	3750      	adds	r7, #80	@ 0x50
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	40023800 	.word	0x40023800
 800109c:	40007000 	.word	0x40007000

080010a0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
	if (huart->Instance==USART2) {
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a10      	ldr	r2, [pc, #64]	@ (80010f0 <HAL_UART_RxCpltCallback+0x50>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d119      	bne.n	80010e6 <HAL_UART_RxCpltCallback+0x46>
		//HAL_UART_Transmit(&huart3, rxData, 1, HAL_MAX_DELAY);
		HAL_UART_Receive_IT(&huart2, &rxData, 1);
 80010b2:	2201      	movs	r2, #1
 80010b4:	490f      	ldr	r1, [pc, #60]	@ (80010f4 <HAL_UART_RxCpltCallback+0x54>)
 80010b6:	4810      	ldr	r0, [pc, #64]	@ (80010f8 <HAL_UART_RxCpltCallback+0x58>)
 80010b8:	f004 fe8b 	bl	8005dd2 <HAL_UART_Receive_IT>
		rxBuff[rxIdx++] = rxData[0];
 80010bc:	4b0f      	ldr	r3, [pc, #60]	@ (80010fc <HAL_UART_RxCpltCallback+0x5c>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	1c5a      	adds	r2, r3, #1
 80010c2:	b2d1      	uxtb	r1, r2
 80010c4:	4a0d      	ldr	r2, [pc, #52]	@ (80010fc <HAL_UART_RxCpltCallback+0x5c>)
 80010c6:	7011      	strb	r1, [r2, #0]
 80010c8:	461a      	mov	r2, r3
 80010ca:	4b0a      	ldr	r3, [pc, #40]	@ (80010f4 <HAL_UART_RxCpltCallback+0x54>)
 80010cc:	7819      	ldrb	r1, [r3, #0]
 80010ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001100 <HAL_UART_RxCpltCallback+0x60>)
 80010d0:	5499      	strb	r1, [r3, r2]

		if (rxIdx == 4) {
 80010d2:	4b0a      	ldr	r3, [pc, #40]	@ (80010fc <HAL_UART_RxCpltCallback+0x5c>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	2b04      	cmp	r3, #4
 80010d8:	d105      	bne.n	80010e6 <HAL_UART_RxCpltCallback+0x46>
			//HAL_UART_Transmit(&huart3, rxBuff, rxIdx, HAL_MAX_DELAY);
			ProcessCommand(rxBuff);
 80010da:	4809      	ldr	r0, [pc, #36]	@ (8001100 <HAL_UART_RxCpltCallback+0x60>)
 80010dc:	f7ff fd84 	bl	8000be8 <ProcessCommand>
			rxIdx = 0;
 80010e0:	4b06      	ldr	r3, [pc, #24]	@ (80010fc <HAL_UART_RxCpltCallback+0x5c>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80010e6:	bf00      	nop
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40004400 	.word	0x40004400
 80010f4:	200000bc 	.word	0x200000bc
 80010f8:	200003a0 	.word	0x200003a0
 80010fc:	20000100 	.word	0x20000100
 8001100:	200000c0 	.word	0x200000c0

08001104 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001108:	b672      	cpsid	i
}
 800110a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800110c:	bf00      	nop
 800110e:	e7fd      	b.n	800110c <Error_Handler+0x8>

08001110 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001116:	4b11      	ldr	r3, [pc, #68]	@ (800115c <HAL_MspInit+0x4c>)
 8001118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800111a:	4a10      	ldr	r2, [pc, #64]	@ (800115c <HAL_MspInit+0x4c>)
 800111c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001120:	6413      	str	r3, [r2, #64]	@ 0x40
 8001122:	4b0e      	ldr	r3, [pc, #56]	@ (800115c <HAL_MspInit+0x4c>)
 8001124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001126:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800112a:	607b      	str	r3, [r7, #4]
 800112c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800112e:	4b0b      	ldr	r3, [pc, #44]	@ (800115c <HAL_MspInit+0x4c>)
 8001130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001132:	4a0a      	ldr	r2, [pc, #40]	@ (800115c <HAL_MspInit+0x4c>)
 8001134:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001138:	6453      	str	r3, [r2, #68]	@ 0x44
 800113a:	4b08      	ldr	r3, [pc, #32]	@ (800115c <HAL_MspInit+0x4c>)
 800113c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800113e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001142:	603b      	str	r3, [r7, #0]
 8001144:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001146:	2200      	movs	r2, #0
 8001148:	210f      	movs	r1, #15
 800114a:	f06f 0001 	mvn.w	r0, #1
 800114e:	f001 f9dc 	bl	800250a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001152:	bf00      	nop
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	40023800 	.word	0x40023800

08001160 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001164:	bf00      	nop
 8001166:	e7fd      	b.n	8001164 <NMI_Handler+0x4>

08001168 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800116c:	bf00      	nop
 800116e:	e7fd      	b.n	800116c <HardFault_Handler+0x4>

08001170 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001174:	bf00      	nop
 8001176:	e7fd      	b.n	8001174 <MemManage_Handler+0x4>

08001178 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <BusFault_Handler+0x4>

08001180 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <UsageFault_Handler+0x4>

08001188 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr

08001196 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800119a:	f001 f897 	bl	80022cc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800119e:	f008 fbd5 	bl	800994c <xTaskGetSchedulerState>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d001      	beq.n	80011ac <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80011a8:	f009 f9c6 	bl	800a538 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80011b4:	4802      	ldr	r0, [pc, #8]	@ (80011c0 <DMA1_Stream5_IRQHandler+0x10>)
 80011b6:	f001 fb7f 	bl	80028b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	200004b0 	.word	0x200004b0

080011c4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80011c8:	4802      	ldr	r0, [pc, #8]	@ (80011d4 <DMA1_Stream6_IRQHandler+0x10>)
 80011ca:	f001 fb75 	bl	80028b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20000510 	.word	0x20000510

080011d8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80011dc:	4802      	ldr	r0, [pc, #8]	@ (80011e8 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80011de:	f003 ff02 	bl	8004fe6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	20000140 	.word	0x20000140

080011ec <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80011f0:	4802      	ldr	r0, [pc, #8]	@ (80011fc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80011f2:	f003 fef8 	bl	8004fe6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	20000140 	.word	0x20000140

08001200 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001204:	4802      	ldr	r0, [pc, #8]	@ (8001210 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001206:	f003 feee 	bl	8004fe6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800120a:	bf00      	nop
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	20000140 	.word	0x20000140

08001214 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001218:	4802      	ldr	r0, [pc, #8]	@ (8001224 <TIM1_CC_IRQHandler+0x10>)
 800121a:	f003 fee4 	bl	8004fe6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	20000140 	.word	0x20000140

08001228 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800122c:	4802      	ldr	r0, [pc, #8]	@ (8001238 <TIM2_IRQHandler+0x10>)
 800122e:	f003 feda 	bl	8004fe6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001232:	bf00      	nop
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	2000018c 	.word	0x2000018c

0800123c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001240:	4802      	ldr	r0, [pc, #8]	@ (800124c <TIM3_IRQHandler+0x10>)
 8001242:	f003 fed0 	bl	8004fe6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001246:	bf00      	nop
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	200001d8 	.word	0x200001d8

08001250 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001254:	4802      	ldr	r0, [pc, #8]	@ (8001260 <TIM4_IRQHandler+0x10>)
 8001256:	f003 fec6 	bl	8004fe6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800125a:	bf00      	nop
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	20000224 	.word	0x20000224

08001264 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001268:	4802      	ldr	r0, [pc, #8]	@ (8001274 <USART2_IRQHandler+0x10>)
 800126a:	f004 fea5 	bl	8005fb8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	200003a0 	.word	0x200003a0

08001278 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800127c:	4802      	ldr	r0, [pc, #8]	@ (8001288 <USART3_IRQHandler+0x10>)
 800127e:	f004 fe9b 	bl	8005fb8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000428 	.word	0x20000428

0800128c <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001290:	4803      	ldr	r0, [pc, #12]	@ (80012a0 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8001292:	f003 fea8 	bl	8004fe6 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 8001296:	4803      	ldr	r0, [pc, #12]	@ (80012a4 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8001298:	f003 fea5 	bl	8004fe6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 800129c:	bf00      	nop
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	20000308 	.word	0x20000308
 80012a4:	20000354 	.word	0x20000354

080012a8 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80012ac:	4802      	ldr	r0, [pc, #8]	@ (80012b8 <TIM8_UP_TIM13_IRQHandler+0x10>)
 80012ae:	f003 fe9a 	bl	8004fe6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80012b2:	bf00      	nop
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20000308 	.word	0x20000308

080012bc <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80012c0:	4802      	ldr	r0, [pc, #8]	@ (80012cc <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80012c2:	f003 fe90 	bl	8004fe6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	20000308 	.word	0x20000308

080012d0 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80012d4:	4802      	ldr	r0, [pc, #8]	@ (80012e0 <TIM8_CC_IRQHandler+0x10>)
 80012d6:	f003 fe86 	bl	8004fe6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000308 	.word	0x20000308

080012e4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80012e8:	4802      	ldr	r0, [pc, #8]	@ (80012f4 <TIM5_IRQHandler+0x10>)
 80012ea:	f003 fe7c 	bl	8004fe6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	20000270 	.word	0x20000270

080012f8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80012fc:	4802      	ldr	r0, [pc, #8]	@ (8001308 <TIM6_DAC_IRQHandler+0x10>)
 80012fe:	f003 fe72 	bl	8004fe6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001302:	bf00      	nop
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	200002bc 	.word	0x200002bc

0800130c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001314:	4a14      	ldr	r2, [pc, #80]	@ (8001368 <_sbrk+0x5c>)
 8001316:	4b15      	ldr	r3, [pc, #84]	@ (800136c <_sbrk+0x60>)
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001320:	4b13      	ldr	r3, [pc, #76]	@ (8001370 <_sbrk+0x64>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d102      	bne.n	800132e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001328:	4b11      	ldr	r3, [pc, #68]	@ (8001370 <_sbrk+0x64>)
 800132a:	4a12      	ldr	r2, [pc, #72]	@ (8001374 <_sbrk+0x68>)
 800132c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800132e:	4b10      	ldr	r3, [pc, #64]	@ (8001370 <_sbrk+0x64>)
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4413      	add	r3, r2
 8001336:	693a      	ldr	r2, [r7, #16]
 8001338:	429a      	cmp	r2, r3
 800133a:	d207      	bcs.n	800134c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800133c:	f009 fd76 	bl	800ae2c <__errno>
 8001340:	4603      	mov	r3, r0
 8001342:	220c      	movs	r2, #12
 8001344:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001346:	f04f 33ff 	mov.w	r3, #4294967295
 800134a:	e009      	b.n	8001360 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800134c:	4b08      	ldr	r3, [pc, #32]	@ (8001370 <_sbrk+0x64>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001352:	4b07      	ldr	r3, [pc, #28]	@ (8001370 <_sbrk+0x64>)
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4413      	add	r3, r2
 800135a:	4a05      	ldr	r2, [pc, #20]	@ (8001370 <_sbrk+0x64>)
 800135c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800135e:	68fb      	ldr	r3, [r7, #12]
}
 8001360:	4618      	mov	r0, r3
 8001362:	3718      	adds	r7, #24
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	20080000 	.word	0x20080000
 800136c:	00000400 	.word	0x00000400
 8001370:	2000013c 	.word	0x2000013c
 8001374:	200054e8 	.word	0x200054e8

08001378 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800137c:	4b06      	ldr	r3, [pc, #24]	@ (8001398 <SystemInit+0x20>)
 800137e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001382:	4a05      	ldr	r2, [pc, #20]	@ (8001398 <SystemInit+0x20>)
 8001384:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001388:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800138c:	bf00      	nop
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	e000ed00 	.word	0xe000ed00

0800139c <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b08c      	sub	sp, #48	@ 0x30
 80013a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013a2:	f107 030c 	add.w	r3, r7, #12
 80013a6:	2224      	movs	r2, #36	@ 0x24
 80013a8:	2100      	movs	r1, #0
 80013aa:	4618      	mov	r0, r3
 80013ac:	f009 fd14 	bl	800add8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013b0:	463b      	mov	r3, r7
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013ba:	4b23      	ldr	r3, [pc, #140]	@ (8001448 <MX_TIM1_Init+0xac>)
 80013bc:	4a23      	ldr	r2, [pc, #140]	@ (800144c <MX_TIM1_Init+0xb0>)
 80013be:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80013c0:	4b21      	ldr	r3, [pc, #132]	@ (8001448 <MX_TIM1_Init+0xac>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80013c6:	4b20      	ldr	r3, [pc, #128]	@ (8001448 <MX_TIM1_Init+0xac>)
 80013c8:	2210      	movs	r2, #16
 80013ca:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80013cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001448 <MX_TIM1_Init+0xac>)
 80013ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013d2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013d4:	4b1c      	ldr	r3, [pc, #112]	@ (8001448 <MX_TIM1_Init+0xac>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013da:	4b1b      	ldr	r3, [pc, #108]	@ (8001448 <MX_TIM1_Init+0xac>)
 80013dc:	2200      	movs	r2, #0
 80013de:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013e0:	4b19      	ldr	r3, [pc, #100]	@ (8001448 <MX_TIM1_Init+0xac>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80013e6:	2303      	movs	r3, #3
 80013e8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80013ea:	2300      	movs	r3, #0
 80013ec:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80013ee:	2301      	movs	r3, #1
 80013f0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80013f2:	2300      	movs	r3, #0
 80013f4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 80013f6:	230f      	movs	r3, #15
 80013f8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80013fa:	2300      	movs	r3, #0
 80013fc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80013fe:	2301      	movs	r3, #1
 8001400:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001402:	2300      	movs	r3, #0
 8001404:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8001406:	230f      	movs	r3, #15
 8001408:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800140a:	f107 030c 	add.w	r3, r7, #12
 800140e:	4619      	mov	r1, r3
 8001410:	480d      	ldr	r0, [pc, #52]	@ (8001448 <MX_TIM1_Init+0xac>)
 8001412:	f003 fc0d 	bl	8004c30 <HAL_TIM_Encoder_Init>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 800141c:	f7ff fe72 	bl	8001104 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001420:	2300      	movs	r3, #0
 8001422:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001424:	2300      	movs	r3, #0
 8001426:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001428:	2300      	movs	r3, #0
 800142a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800142c:	463b      	mov	r3, r7
 800142e:	4619      	mov	r1, r3
 8001430:	4805      	ldr	r0, [pc, #20]	@ (8001448 <MX_TIM1_Init+0xac>)
 8001432:	f004 fb4b 	bl	8005acc <HAL_TIMEx_MasterConfigSynchronization>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800143c:	f7ff fe62 	bl	8001104 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001440:	bf00      	nop
 8001442:	3730      	adds	r7, #48	@ 0x30
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	20000140 	.word	0x20000140
 800144c:	40010000 	.word	0x40010000

08001450 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08a      	sub	sp, #40	@ 0x28
 8001454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001456:	f107 031c 	add.w	r3, r7, #28
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	605a      	str	r2, [r3, #4]
 8001460:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001462:	463b      	mov	r3, r7
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	60da      	str	r2, [r3, #12]
 800146e:	611a      	str	r2, [r3, #16]
 8001470:	615a      	str	r2, [r3, #20]
 8001472:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001474:	4b27      	ldr	r3, [pc, #156]	@ (8001514 <MX_TIM2_Init+0xc4>)
 8001476:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800147a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47;
 800147c:	4b25      	ldr	r3, [pc, #148]	@ (8001514 <MX_TIM2_Init+0xc4>)
 800147e:	222f      	movs	r2, #47	@ 0x2f
 8001480:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001482:	4b24      	ldr	r3, [pc, #144]	@ (8001514 <MX_TIM2_Init+0xc4>)
 8001484:	2200      	movs	r2, #0
 8001486:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001488:	4b22      	ldr	r3, [pc, #136]	@ (8001514 <MX_TIM2_Init+0xc4>)
 800148a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800148e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001490:	4b20      	ldr	r3, [pc, #128]	@ (8001514 <MX_TIM2_Init+0xc4>)
 8001492:	2200      	movs	r2, #0
 8001494:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001496:	4b1f      	ldr	r3, [pc, #124]	@ (8001514 <MX_TIM2_Init+0xc4>)
 8001498:	2200      	movs	r2, #0
 800149a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800149c:	481d      	ldr	r0, [pc, #116]	@ (8001514 <MX_TIM2_Init+0xc4>)
 800149e:	f003 f9f6 	bl	800488e <HAL_TIM_PWM_Init>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80014a8:	f7ff fe2c 	bl	8001104 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ac:	2300      	movs	r3, #0
 80014ae:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b0:	2300      	movs	r3, #0
 80014b2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014b4:	f107 031c 	add.w	r3, r7, #28
 80014b8:	4619      	mov	r1, r3
 80014ba:	4816      	ldr	r0, [pc, #88]	@ (8001514 <MX_TIM2_Init+0xc4>)
 80014bc:	f004 fb06 	bl	8005acc <HAL_TIMEx_MasterConfigSynchronization>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80014c6:	f7ff fe1d 	bl	8001104 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014ca:	2360      	movs	r3, #96	@ 0x60
 80014cc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80014ce:	2300      	movs	r3, #0
 80014d0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014d2:	2300      	movs	r3, #0
 80014d4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014d6:	2300      	movs	r3, #0
 80014d8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014da:	463b      	mov	r3, r7
 80014dc:	2200      	movs	r2, #0
 80014de:	4619      	mov	r1, r3
 80014e0:	480c      	ldr	r0, [pc, #48]	@ (8001514 <MX_TIM2_Init+0xc4>)
 80014e2:	f003 fe87 	bl	80051f4 <HAL_TIM_PWM_ConfigChannel>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80014ec:	f7ff fe0a 	bl	8001104 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80014f0:	463b      	mov	r3, r7
 80014f2:	220c      	movs	r2, #12
 80014f4:	4619      	mov	r1, r3
 80014f6:	4807      	ldr	r0, [pc, #28]	@ (8001514 <MX_TIM2_Init+0xc4>)
 80014f8:	f003 fe7c 	bl	80051f4 <HAL_TIM_PWM_ConfigChannel>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8001502:	f7ff fdff 	bl	8001104 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001506:	4803      	ldr	r0, [pc, #12]	@ (8001514 <MX_TIM2_Init+0xc4>)
 8001508:	f000 fbbc 	bl	8001c84 <HAL_TIM_MspPostInit>

}
 800150c:	bf00      	nop
 800150e:	3728      	adds	r7, #40	@ 0x28
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	2000018c 	.word	0x2000018c

08001518 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b08c      	sub	sp, #48	@ 0x30
 800151c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800151e:	f107 030c 	add.w	r3, r7, #12
 8001522:	2224      	movs	r2, #36	@ 0x24
 8001524:	2100      	movs	r1, #0
 8001526:	4618      	mov	r0, r3
 8001528:	f009 fc56 	bl	800add8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800152c:	463b      	mov	r3, r7
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	605a      	str	r2, [r3, #4]
 8001534:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001536:	4b21      	ldr	r3, [pc, #132]	@ (80015bc <MX_TIM3_Init+0xa4>)
 8001538:	4a21      	ldr	r2, [pc, #132]	@ (80015c0 <MX_TIM3_Init+0xa8>)
 800153a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800153c:	4b1f      	ldr	r3, [pc, #124]	@ (80015bc <MX_TIM3_Init+0xa4>)
 800153e:	2200      	movs	r2, #0
 8001540:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8001542:	4b1e      	ldr	r3, [pc, #120]	@ (80015bc <MX_TIM3_Init+0xa4>)
 8001544:	2210      	movs	r2, #16
 8001546:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001548:	4b1c      	ldr	r3, [pc, #112]	@ (80015bc <MX_TIM3_Init+0xa4>)
 800154a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800154e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001550:	4b1a      	ldr	r3, [pc, #104]	@ (80015bc <MX_TIM3_Init+0xa4>)
 8001552:	2200      	movs	r2, #0
 8001554:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001556:	4b19      	ldr	r3, [pc, #100]	@ (80015bc <MX_TIM3_Init+0xa4>)
 8001558:	2200      	movs	r2, #0
 800155a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800155c:	2303      	movs	r3, #3
 800155e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001560:	2300      	movs	r3, #0
 8001562:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001564:	2301      	movs	r3, #1
 8001566:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001568:	2300      	movs	r3, #0
 800156a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 800156c:	230f      	movs	r3, #15
 800156e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001570:	2300      	movs	r3, #0
 8001572:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001574:	2301      	movs	r3, #1
 8001576:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001578:	2300      	movs	r3, #0
 800157a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 800157c:	230f      	movs	r3, #15
 800157e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001580:	f107 030c 	add.w	r3, r7, #12
 8001584:	4619      	mov	r1, r3
 8001586:	480d      	ldr	r0, [pc, #52]	@ (80015bc <MX_TIM3_Init+0xa4>)
 8001588:	f003 fb52 	bl	8004c30 <HAL_TIM_Encoder_Init>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001592:	f7ff fdb7 	bl	8001104 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001596:	2300      	movs	r3, #0
 8001598:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800159a:	2300      	movs	r3, #0
 800159c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800159e:	463b      	mov	r3, r7
 80015a0:	4619      	mov	r1, r3
 80015a2:	4806      	ldr	r0, [pc, #24]	@ (80015bc <MX_TIM3_Init+0xa4>)
 80015a4:	f004 fa92 	bl	8005acc <HAL_TIMEx_MasterConfigSynchronization>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80015ae:	f7ff fda9 	bl	8001104 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80015b2:	bf00      	nop
 80015b4:	3730      	adds	r7, #48	@ 0x30
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	200001d8 	.word	0x200001d8
 80015c0:	40000400 	.word	0x40000400

080015c4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b08c      	sub	sp, #48	@ 0x30
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015ca:	f107 030c 	add.w	r3, r7, #12
 80015ce:	2224      	movs	r2, #36	@ 0x24
 80015d0:	2100      	movs	r1, #0
 80015d2:	4618      	mov	r0, r3
 80015d4:	f009 fc00 	bl	800add8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015d8:	463b      	mov	r3, r7
 80015da:	2200      	movs	r2, #0
 80015dc:	601a      	str	r2, [r3, #0]
 80015de:	605a      	str	r2, [r3, #4]
 80015e0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80015e2:	4b21      	ldr	r3, [pc, #132]	@ (8001668 <MX_TIM4_Init+0xa4>)
 80015e4:	4a21      	ldr	r2, [pc, #132]	@ (800166c <MX_TIM4_Init+0xa8>)
 80015e6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80015e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001668 <MX_TIM4_Init+0xa4>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80015ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001668 <MX_TIM4_Init+0xa4>)
 80015f0:	2210      	movs	r2, #16
 80015f2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80015f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001668 <MX_TIM4_Init+0xa4>)
 80015f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015fa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001668 <MX_TIM4_Init+0xa4>)
 80015fe:	2200      	movs	r2, #0
 8001600:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001602:	4b19      	ldr	r3, [pc, #100]	@ (8001668 <MX_TIM4_Init+0xa4>)
 8001604:	2200      	movs	r2, #0
 8001606:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001608:	2303      	movs	r3, #3
 800160a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800160c:	2300      	movs	r3, #0
 800160e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001610:	2301      	movs	r3, #1
 8001612:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001614:	2300      	movs	r3, #0
 8001616:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001618:	230f      	movs	r3, #15
 800161a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800161c:	2300      	movs	r3, #0
 800161e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001620:	2301      	movs	r3, #1
 8001622:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001624:	2300      	movs	r3, #0
 8001626:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8001628:	230f      	movs	r3, #15
 800162a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800162c:	f107 030c 	add.w	r3, r7, #12
 8001630:	4619      	mov	r1, r3
 8001632:	480d      	ldr	r0, [pc, #52]	@ (8001668 <MX_TIM4_Init+0xa4>)
 8001634:	f003 fafc 	bl	8004c30 <HAL_TIM_Encoder_Init>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800163e:	f7ff fd61 	bl	8001104 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001642:	2300      	movs	r3, #0
 8001644:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001646:	2300      	movs	r3, #0
 8001648:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800164a:	463b      	mov	r3, r7
 800164c:	4619      	mov	r1, r3
 800164e:	4806      	ldr	r0, [pc, #24]	@ (8001668 <MX_TIM4_Init+0xa4>)
 8001650:	f004 fa3c 	bl	8005acc <HAL_TIMEx_MasterConfigSynchronization>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800165a:	f7ff fd53 	bl	8001104 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800165e:	bf00      	nop
 8001660:	3730      	adds	r7, #48	@ 0x30
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	20000224 	.word	0x20000224
 800166c:	40000800 	.word	0x40000800

08001670 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b08a      	sub	sp, #40	@ 0x28
 8001674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001676:	f107 031c 	add.w	r3, r7, #28
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
 800167e:	605a      	str	r2, [r3, #4]
 8001680:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001682:	463b      	mov	r3, r7
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	605a      	str	r2, [r3, #4]
 800168a:	609a      	str	r2, [r3, #8]
 800168c:	60da      	str	r2, [r3, #12]
 800168e:	611a      	str	r2, [r3, #16]
 8001690:	615a      	str	r2, [r3, #20]
 8001692:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001694:	4b27      	ldr	r3, [pc, #156]	@ (8001734 <MX_TIM5_Init+0xc4>)
 8001696:	4a28      	ldr	r2, [pc, #160]	@ (8001738 <MX_TIM5_Init+0xc8>)
 8001698:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 47;
 800169a:	4b26      	ldr	r3, [pc, #152]	@ (8001734 <MX_TIM5_Init+0xc4>)
 800169c:	222f      	movs	r2, #47	@ 0x2f
 800169e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016a0:	4b24      	ldr	r3, [pc, #144]	@ (8001734 <MX_TIM5_Init+0xc4>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 80016a6:	4b23      	ldr	r3, [pc, #140]	@ (8001734 <MX_TIM5_Init+0xc4>)
 80016a8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80016ac:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ae:	4b21      	ldr	r3, [pc, #132]	@ (8001734 <MX_TIM5_Init+0xc4>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001734 <MX_TIM5_Init+0xc4>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80016ba:	481e      	ldr	r0, [pc, #120]	@ (8001734 <MX_TIM5_Init+0xc4>)
 80016bc:	f003 f8e7 	bl	800488e <HAL_TIM_PWM_Init>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_TIM5_Init+0x5a>
  {
    Error_Handler();
 80016c6:	f7ff fd1d 	bl	8001104 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ca:	2300      	movs	r3, #0
 80016cc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ce:	2300      	movs	r3, #0
 80016d0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80016d2:	f107 031c 	add.w	r3, r7, #28
 80016d6:	4619      	mov	r1, r3
 80016d8:	4816      	ldr	r0, [pc, #88]	@ (8001734 <MX_TIM5_Init+0xc4>)
 80016da:	f004 f9f7 	bl	8005acc <HAL_TIMEx_MasterConfigSynchronization>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 80016e4:	f7ff fd0e 	bl	8001104 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016e8:	2360      	movs	r3, #96	@ 0x60
 80016ea:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80016ec:	2300      	movs	r3, #0
 80016ee:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016f0:	2300      	movs	r3, #0
 80016f2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016f4:	2300      	movs	r3, #0
 80016f6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016f8:	463b      	mov	r3, r7
 80016fa:	2200      	movs	r2, #0
 80016fc:	4619      	mov	r1, r3
 80016fe:	480d      	ldr	r0, [pc, #52]	@ (8001734 <MX_TIM5_Init+0xc4>)
 8001700:	f003 fd78 	bl	80051f4 <HAL_TIM_PWM_ConfigChannel>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_TIM5_Init+0x9e>
  {
    Error_Handler();
 800170a:	f7ff fcfb 	bl	8001104 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800170e:	463b      	mov	r3, r7
 8001710:	220c      	movs	r2, #12
 8001712:	4619      	mov	r1, r3
 8001714:	4807      	ldr	r0, [pc, #28]	@ (8001734 <MX_TIM5_Init+0xc4>)
 8001716:	f003 fd6d 	bl	80051f4 <HAL_TIM_PWM_ConfigChannel>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_TIM5_Init+0xb4>
  {
    Error_Handler();
 8001720:	f7ff fcf0 	bl	8001104 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001724:	4803      	ldr	r0, [pc, #12]	@ (8001734 <MX_TIM5_Init+0xc4>)
 8001726:	f000 faad 	bl	8001c84 <HAL_TIM_MspPostInit>

}
 800172a:	bf00      	nop
 800172c:	3728      	adds	r7, #40	@ 0x28
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	20000270 	.word	0x20000270
 8001738:	40000c00 	.word	0x40000c00

0800173c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001742:	1d3b      	adds	r3, r7, #4
 8001744:	2200      	movs	r2, #0
 8001746:	601a      	str	r2, [r3, #0]
 8001748:	605a      	str	r2, [r3, #4]
 800174a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800174c:	4b15      	ldr	r3, [pc, #84]	@ (80017a4 <MX_TIM6_Init+0x68>)
 800174e:	4a16      	ldr	r2, [pc, #88]	@ (80017a8 <MX_TIM6_Init+0x6c>)
 8001750:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9599;
 8001752:	4b14      	ldr	r3, [pc, #80]	@ (80017a4 <MX_TIM6_Init+0x68>)
 8001754:	f242 527f 	movw	r2, #9599	@ 0x257f
 8001758:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800175a:	4b12      	ldr	r3, [pc, #72]	@ (80017a4 <MX_TIM6_Init+0x68>)
 800175c:	2200      	movs	r2, #0
 800175e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8001760:	4b10      	ldr	r3, [pc, #64]	@ (80017a4 <MX_TIM6_Init+0x68>)
 8001762:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001766:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001768:	4b0e      	ldr	r3, [pc, #56]	@ (80017a4 <MX_TIM6_Init+0x68>)
 800176a:	2200      	movs	r2, #0
 800176c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800176e:	480d      	ldr	r0, [pc, #52]	@ (80017a4 <MX_TIM6_Init+0x68>)
 8001770:	f002 ff8e 	bl	8004690 <HAL_TIM_Base_Init>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800177a:	f7ff fcc3 	bl	8001104 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800177e:	2300      	movs	r3, #0
 8001780:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001782:	2300      	movs	r3, #0
 8001784:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001786:	1d3b      	adds	r3, r7, #4
 8001788:	4619      	mov	r1, r3
 800178a:	4806      	ldr	r0, [pc, #24]	@ (80017a4 <MX_TIM6_Init+0x68>)
 800178c:	f004 f99e 	bl	8005acc <HAL_TIMEx_MasterConfigSynchronization>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8001796:	f7ff fcb5 	bl	8001104 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800179a:	bf00      	nop
 800179c:	3710      	adds	r7, #16
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	200002bc 	.word	0x200002bc
 80017a8:	40001000 	.word	0x40001000

080017ac <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b08c      	sub	sp, #48	@ 0x30
 80017b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80017b2:	f107 030c 	add.w	r3, r7, #12
 80017b6:	2224      	movs	r2, #36	@ 0x24
 80017b8:	2100      	movs	r1, #0
 80017ba:	4618      	mov	r0, r3
 80017bc:	f009 fb0c 	bl	800add8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017c0:	463b      	mov	r3, r7
 80017c2:	2200      	movs	r2, #0
 80017c4:	601a      	str	r2, [r3, #0]
 80017c6:	605a      	str	r2, [r3, #4]
 80017c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80017ca:	4b23      	ldr	r3, [pc, #140]	@ (8001858 <MX_TIM8_Init+0xac>)
 80017cc:	4a23      	ldr	r2, [pc, #140]	@ (800185c <MX_TIM8_Init+0xb0>)
 80017ce:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80017d0:	4b21      	ldr	r3, [pc, #132]	@ (8001858 <MX_TIM8_Init+0xac>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80017d6:	4b20      	ldr	r3, [pc, #128]	@ (8001858 <MX_TIM8_Init+0xac>)
 80017d8:	2210      	movs	r2, #16
 80017da:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80017dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001858 <MX_TIM8_Init+0xac>)
 80017de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017e2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001858 <MX_TIM8_Init+0xac>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80017ea:	4b1b      	ldr	r3, [pc, #108]	@ (8001858 <MX_TIM8_Init+0xac>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017f0:	4b19      	ldr	r3, [pc, #100]	@ (8001858 <MX_TIM8_Init+0xac>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80017f6:	2303      	movs	r3, #3
 80017f8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80017fa:	2300      	movs	r3, #0
 80017fc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80017fe:	2301      	movs	r3, #1
 8001800:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001802:	2300      	movs	r3, #0
 8001804:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001806:	230f      	movs	r3, #15
 8001808:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800180a:	2300      	movs	r3, #0
 800180c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800180e:	2301      	movs	r3, #1
 8001810:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001812:	2300      	movs	r3, #0
 8001814:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8001816:	230f      	movs	r3, #15
 8001818:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800181a:	f107 030c 	add.w	r3, r7, #12
 800181e:	4619      	mov	r1, r3
 8001820:	480d      	ldr	r0, [pc, #52]	@ (8001858 <MX_TIM8_Init+0xac>)
 8001822:	f003 fa05 	bl	8004c30 <HAL_TIM_Encoder_Init>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 800182c:	f7ff fc6a 	bl	8001104 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001830:	2300      	movs	r3, #0
 8001832:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001834:	2300      	movs	r3, #0
 8001836:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001838:	2300      	movs	r3, #0
 800183a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800183c:	463b      	mov	r3, r7
 800183e:	4619      	mov	r1, r3
 8001840:	4805      	ldr	r0, [pc, #20]	@ (8001858 <MX_TIM8_Init+0xac>)
 8001842:	f004 f943 	bl	8005acc <HAL_TIMEx_MasterConfigSynchronization>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800184c:	f7ff fc5a 	bl	8001104 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001850:	bf00      	nop
 8001852:	3730      	adds	r7, #48	@ 0x30
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	20000308 	.word	0x20000308
 800185c:	40010400 	.word	0x40010400

08001860 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b088      	sub	sp, #32
 8001864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001866:	1d3b      	adds	r3, r7, #4
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	609a      	str	r2, [r3, #8]
 8001870:	60da      	str	r2, [r3, #12]
 8001872:	611a      	str	r2, [r3, #16]
 8001874:	615a      	str	r2, [r3, #20]
 8001876:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001878:	4b1a      	ldr	r3, [pc, #104]	@ (80018e4 <MX_TIM12_Init+0x84>)
 800187a:	4a1b      	ldr	r2, [pc, #108]	@ (80018e8 <MX_TIM12_Init+0x88>)
 800187c:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 95;
 800187e:	4b19      	ldr	r3, [pc, #100]	@ (80018e4 <MX_TIM12_Init+0x84>)
 8001880:	225f      	movs	r2, #95	@ 0x5f
 8001882:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001884:	4b17      	ldr	r3, [pc, #92]	@ (80018e4 <MX_TIM12_Init+0x84>)
 8001886:	2200      	movs	r2, #0
 8001888:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 999;
 800188a:	4b16      	ldr	r3, [pc, #88]	@ (80018e4 <MX_TIM12_Init+0x84>)
 800188c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001890:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001892:	4b14      	ldr	r3, [pc, #80]	@ (80018e4 <MX_TIM12_Init+0x84>)
 8001894:	2200      	movs	r2, #0
 8001896:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001898:	4b12      	ldr	r3, [pc, #72]	@ (80018e4 <MX_TIM12_Init+0x84>)
 800189a:	2200      	movs	r2, #0
 800189c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800189e:	4811      	ldr	r0, [pc, #68]	@ (80018e4 <MX_TIM12_Init+0x84>)
 80018a0:	f002 fff5 	bl	800488e <HAL_TIM_PWM_Init>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 80018aa:	f7ff fc2b 	bl	8001104 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018ae:	2360      	movs	r3, #96	@ 0x60
 80018b0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80018b2:	2300      	movs	r3, #0
 80018b4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018b6:	2300      	movs	r3, #0
 80018b8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018ba:	2300      	movs	r3, #0
 80018bc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018be:	1d3b      	adds	r3, r7, #4
 80018c0:	2204      	movs	r2, #4
 80018c2:	4619      	mov	r1, r3
 80018c4:	4807      	ldr	r0, [pc, #28]	@ (80018e4 <MX_TIM12_Init+0x84>)
 80018c6:	f003 fc95 	bl	80051f4 <HAL_TIM_PWM_ConfigChannel>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80018d0:	f7ff fc18 	bl	8001104 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80018d4:	4803      	ldr	r0, [pc, #12]	@ (80018e4 <MX_TIM12_Init+0x84>)
 80018d6:	f000 f9d5 	bl	8001c84 <HAL_TIM_MspPostInit>

}
 80018da:	bf00      	nop
 80018dc:	3720      	adds	r7, #32
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	20000354 	.word	0x20000354
 80018e8:	40001800 	.word	0x40001800

080018ec <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b090      	sub	sp, #64	@ 0x40
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	605a      	str	r2, [r3, #4]
 80018fe:	609a      	str	r2, [r3, #8]
 8001900:	60da      	str	r2, [r3, #12]
 8001902:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a93      	ldr	r2, [pc, #588]	@ (8001b58 <HAL_TIM_Encoder_MspInit+0x26c>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d149      	bne.n	80019a2 <HAL_TIM_Encoder_MspInit+0xb6>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800190e:	4b93      	ldr	r3, [pc, #588]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 8001910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001912:	4a92      	ldr	r2, [pc, #584]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 8001914:	f043 0301 	orr.w	r3, r3, #1
 8001918:	6453      	str	r3, [r2, #68]	@ 0x44
 800191a:	4b90      	ldr	r3, [pc, #576]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 800191c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800191e:	f003 0301 	and.w	r3, r3, #1
 8001922:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001924:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001926:	4b8d      	ldr	r3, [pc, #564]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192a:	4a8c      	ldr	r2, [pc, #560]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 800192c:	f043 0310 	orr.w	r3, r3, #16
 8001930:	6313      	str	r3, [r2, #48]	@ 0x30
 8001932:	4b8a      	ldr	r3, [pc, #552]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001936:	f003 0310 	and.w	r3, r3, #16
 800193a:	627b      	str	r3, [r7, #36]	@ 0x24
 800193c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_LF1_Pin|ENCODER_LF2_Pin;
 800193e:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001942:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001944:	2302      	movs	r3, #2
 8001946:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001948:	2300      	movs	r3, #0
 800194a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194c:	2300      	movs	r3, #0
 800194e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001950:	2301      	movs	r3, #1
 8001952:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001954:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001958:	4619      	mov	r1, r3
 800195a:	4881      	ldr	r0, [pc, #516]	@ (8001b60 <HAL_TIM_Encoder_MspInit+0x274>)
 800195c:	f001 fa22 	bl	8002da4 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 8001960:	2200      	movs	r2, #0
 8001962:	2105      	movs	r1, #5
 8001964:	2018      	movs	r0, #24
 8001966:	f000 fdd0 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800196a:	2018      	movs	r0, #24
 800196c:	f000 fde9 	bl	8002542 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8001970:	2200      	movs	r2, #0
 8001972:	2105      	movs	r1, #5
 8001974:	2019      	movs	r0, #25
 8001976:	f000 fdc8 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800197a:	2019      	movs	r0, #25
 800197c:	f000 fde1 	bl	8002542 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 8001980:	2200      	movs	r2, #0
 8001982:	2105      	movs	r1, #5
 8001984:	201a      	movs	r0, #26
 8001986:	f000 fdc0 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800198a:	201a      	movs	r0, #26
 800198c:	f000 fdd9 	bl	8002542 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8001990:	2200      	movs	r2, #0
 8001992:	2105      	movs	r1, #5
 8001994:	201b      	movs	r0, #27
 8001996:	f000 fdb8 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800199a:	201b      	movs	r0, #27
 800199c:	f000 fdd1 	bl	8002542 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80019a0:	e0d5      	b.n	8001b4e <HAL_TIM_Encoder_MspInit+0x262>
  else if(tim_encoderHandle->Instance==TIM3)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a6f      	ldr	r2, [pc, #444]	@ (8001b64 <HAL_TIM_Encoder_MspInit+0x278>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d14c      	bne.n	8001a46 <HAL_TIM_Encoder_MspInit+0x15a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80019ac:	4b6b      	ldr	r3, [pc, #428]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 80019ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b0:	4a6a      	ldr	r2, [pc, #424]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 80019b2:	f043 0302 	orr.w	r3, r3, #2
 80019b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80019b8:	4b68      	ldr	r3, [pc, #416]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 80019ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019bc:	f003 0302 	and.w	r3, r3, #2
 80019c0:	623b      	str	r3, [r7, #32]
 80019c2:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c4:	4b65      	ldr	r3, [pc, #404]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 80019c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c8:	4a64      	ldr	r2, [pc, #400]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 80019ca:	f043 0301 	orr.w	r3, r3, #1
 80019ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80019d0:	4b62      	ldr	r3, [pc, #392]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 80019d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d4:	f003 0301 	and.w	r3, r3, #1
 80019d8:	61fb      	str	r3, [r7, #28]
 80019da:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019dc:	4b5f      	ldr	r3, [pc, #380]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 80019de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e0:	4a5e      	ldr	r2, [pc, #376]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 80019e2:	f043 0302 	orr.w	r3, r3, #2
 80019e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e8:	4b5c      	ldr	r3, [pc, #368]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 80019ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ec:	f003 0302 	and.w	r3, r3, #2
 80019f0:	61bb      	str	r3, [r7, #24]
 80019f2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ENCODER_LB1_Pin;
 80019f4:	2340      	movs	r3, #64	@ 0x40
 80019f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f8:	2302      	movs	r3, #2
 80019fa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fc:	2300      	movs	r3, #0
 80019fe:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a00:	2300      	movs	r3, #0
 8001a02:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001a04:	2302      	movs	r3, #2
 8001a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_LB1_GPIO_Port, &GPIO_InitStruct);
 8001a08:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	4856      	ldr	r0, [pc, #344]	@ (8001b68 <HAL_TIM_Encoder_MspInit+0x27c>)
 8001a10:	f001 f9c8 	bl	8002da4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENCODER_LB2_Pin;
 8001a14:	2320      	movs	r3, #32
 8001a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a20:	2300      	movs	r3, #0
 8001a22:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001a24:	2302      	movs	r3, #2
 8001a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_LB2_GPIO_Port, &GPIO_InitStruct);
 8001a28:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	484f      	ldr	r0, [pc, #316]	@ (8001b6c <HAL_TIM_Encoder_MspInit+0x280>)
 8001a30:	f001 f9b8 	bl	8002da4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001a34:	2200      	movs	r2, #0
 8001a36:	2105      	movs	r1, #5
 8001a38:	201d      	movs	r0, #29
 8001a3a:	f000 fd66 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001a3e:	201d      	movs	r0, #29
 8001a40:	f000 fd7f 	bl	8002542 <HAL_NVIC_EnableIRQ>
}
 8001a44:	e083      	b.n	8001b4e <HAL_TIM_Encoder_MspInit+0x262>
  else if(tim_encoderHandle->Instance==TIM4)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a49      	ldr	r2, [pc, #292]	@ (8001b70 <HAL_TIM_Encoder_MspInit+0x284>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d131      	bne.n	8001ab4 <HAL_TIM_Encoder_MspInit+0x1c8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a50:	4b42      	ldr	r3, [pc, #264]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 8001a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a54:	4a41      	ldr	r2, [pc, #260]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 8001a56:	f043 0304 	orr.w	r3, r3, #4
 8001a5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a5c:	4b3f      	ldr	r3, [pc, #252]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 8001a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a60:	f003 0304 	and.w	r3, r3, #4
 8001a64:	617b      	str	r3, [r7, #20]
 8001a66:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a68:	4b3c      	ldr	r3, [pc, #240]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 8001a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6c:	4a3b      	ldr	r2, [pc, #236]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 8001a6e:	f043 0308 	orr.w	r3, r3, #8
 8001a72:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a74:	4b39      	ldr	r3, [pc, #228]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 8001a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a78:	f003 0308 	and.w	r3, r3, #8
 8001a7c:	613b      	str	r3, [r7, #16]
 8001a7e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ENCODER_RF1_Pin|ENCODER_RF2_Pin;
 8001a80:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a86:	2302      	movs	r3, #2
 8001a88:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001a92:	2302      	movs	r3, #2
 8001a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a96:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	4835      	ldr	r0, [pc, #212]	@ (8001b74 <HAL_TIM_Encoder_MspInit+0x288>)
 8001a9e:	f001 f981 	bl	8002da4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	2105      	movs	r1, #5
 8001aa6:	201e      	movs	r0, #30
 8001aa8:	f000 fd2f 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001aac:	201e      	movs	r0, #30
 8001aae:	f000 fd48 	bl	8002542 <HAL_NVIC_EnableIRQ>
}
 8001ab2:	e04c      	b.n	8001b4e <HAL_TIM_Encoder_MspInit+0x262>
  else if(tim_encoderHandle->Instance==TIM8)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a2f      	ldr	r2, [pc, #188]	@ (8001b78 <HAL_TIM_Encoder_MspInit+0x28c>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d147      	bne.n	8001b4e <HAL_TIM_Encoder_MspInit+0x262>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001abe:	4b27      	ldr	r3, [pc, #156]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 8001ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ac2:	4a26      	ldr	r2, [pc, #152]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 8001ac4:	f043 0302 	orr.w	r3, r3, #2
 8001ac8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001aca:	4b24      	ldr	r3, [pc, #144]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 8001acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ace:	f003 0302 	and.w	r3, r3, #2
 8001ad2:	60fb      	str	r3, [r7, #12]
 8001ad4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ad6:	4b21      	ldr	r3, [pc, #132]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ada:	4a20      	ldr	r2, [pc, #128]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 8001adc:	f043 0304 	orr.w	r3, r3, #4
 8001ae0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ae2:	4b1e      	ldr	r3, [pc, #120]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x270>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae6:	f003 0304 	and.w	r3, r3, #4
 8001aea:	60bb      	str	r3, [r7, #8]
 8001aec:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_RB1_Pin|ENCODER_RB2_Pin;
 8001aee:	23c0      	movs	r3, #192	@ 0xc0
 8001af0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af2:	2302      	movs	r3, #2
 8001af4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af6:	2300      	movs	r3, #0
 8001af8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afa:	2300      	movs	r3, #0
 8001afc:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001afe:	2303      	movs	r3, #3
 8001b00:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b02:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b06:	4619      	mov	r1, r3
 8001b08:	481c      	ldr	r0, [pc, #112]	@ (8001b7c <HAL_TIM_Encoder_MspInit+0x290>)
 8001b0a:	f001 f94b 	bl	8002da4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	2105      	movs	r1, #5
 8001b12:	202b      	movs	r0, #43	@ 0x2b
 8001b14:	f000 fcf9 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8001b18:	202b      	movs	r0, #43	@ 0x2b
 8001b1a:	f000 fd12 	bl	8002542 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 8001b1e:	2200      	movs	r2, #0
 8001b20:	2105      	movs	r1, #5
 8001b22:	202c      	movs	r0, #44	@ 0x2c
 8001b24:	f000 fcf1 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8001b28:	202c      	movs	r0, #44	@ 0x2c
 8001b2a:	f000 fd0a 	bl	8002542 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 5, 0);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2105      	movs	r1, #5
 8001b32:	202d      	movs	r0, #45	@ 0x2d
 8001b34:	f000 fce9 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001b38:	202d      	movs	r0, #45	@ 0x2d
 8001b3a:	f000 fd02 	bl	8002542 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 5, 0);
 8001b3e:	2200      	movs	r2, #0
 8001b40:	2105      	movs	r1, #5
 8001b42:	202e      	movs	r0, #46	@ 0x2e
 8001b44:	f000 fce1 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8001b48:	202e      	movs	r0, #46	@ 0x2e
 8001b4a:	f000 fcfa 	bl	8002542 <HAL_NVIC_EnableIRQ>
}
 8001b4e:	bf00      	nop
 8001b50:	3740      	adds	r7, #64	@ 0x40
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	40010000 	.word	0x40010000
 8001b5c:	40023800 	.word	0x40023800
 8001b60:	40021000 	.word	0x40021000
 8001b64:	40000400 	.word	0x40000400
 8001b68:	40020000 	.word	0x40020000
 8001b6c:	40020400 	.word	0x40020400
 8001b70:	40000800 	.word	0x40000800
 8001b74:	40020c00 	.word	0x40020c00
 8001b78:	40010400 	.word	0x40010400
 8001b7c:	40020800 	.word	0x40020800

08001b80 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b086      	sub	sp, #24
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b90:	d114      	bne.n	8001bbc <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b92:	4b26      	ldr	r3, [pc, #152]	@ (8001c2c <HAL_TIM_PWM_MspInit+0xac>)
 8001b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b96:	4a25      	ldr	r2, [pc, #148]	@ (8001c2c <HAL_TIM_PWM_MspInit+0xac>)
 8001b98:	f043 0301 	orr.w	r3, r3, #1
 8001b9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b9e:	4b23      	ldr	r3, [pc, #140]	@ (8001c2c <HAL_TIM_PWM_MspInit+0xac>)
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	617b      	str	r3, [r7, #20]
 8001ba8:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001baa:	2200      	movs	r2, #0
 8001bac:	2105      	movs	r1, #5
 8001bae:	201c      	movs	r0, #28
 8001bb0:	f000 fcab 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001bb4:	201c      	movs	r0, #28
 8001bb6:	f000 fcc4 	bl	8002542 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8001bba:	e032      	b.n	8001c22 <HAL_TIM_PWM_MspInit+0xa2>
  else if(tim_pwmHandle->Instance==TIM5)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a1b      	ldr	r2, [pc, #108]	@ (8001c30 <HAL_TIM_PWM_MspInit+0xb0>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d114      	bne.n	8001bf0 <HAL_TIM_PWM_MspInit+0x70>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001bc6:	4b19      	ldr	r3, [pc, #100]	@ (8001c2c <HAL_TIM_PWM_MspInit+0xac>)
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bca:	4a18      	ldr	r2, [pc, #96]	@ (8001c2c <HAL_TIM_PWM_MspInit+0xac>)
 8001bcc:	f043 0308 	orr.w	r3, r3, #8
 8001bd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bd2:	4b16      	ldr	r3, [pc, #88]	@ (8001c2c <HAL_TIM_PWM_MspInit+0xac>)
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd6:	f003 0308 	and.w	r3, r3, #8
 8001bda:	613b      	str	r3, [r7, #16]
 8001bdc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8001bde:	2200      	movs	r2, #0
 8001be0:	2105      	movs	r1, #5
 8001be2:	2032      	movs	r0, #50	@ 0x32
 8001be4:	f000 fc91 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001be8:	2032      	movs	r0, #50	@ 0x32
 8001bea:	f000 fcaa 	bl	8002542 <HAL_NVIC_EnableIRQ>
}
 8001bee:	e018      	b.n	8001c22 <HAL_TIM_PWM_MspInit+0xa2>
  else if(tim_pwmHandle->Instance==TIM12)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a0f      	ldr	r2, [pc, #60]	@ (8001c34 <HAL_TIM_PWM_MspInit+0xb4>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d113      	bne.n	8001c22 <HAL_TIM_PWM_MspInit+0xa2>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8001bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8001c2c <HAL_TIM_PWM_MspInit+0xac>)
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfe:	4a0b      	ldr	r2, [pc, #44]	@ (8001c2c <HAL_TIM_PWM_MspInit+0xac>)
 8001c00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c04:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c06:	4b09      	ldr	r3, [pc, #36]	@ (8001c2c <HAL_TIM_PWM_MspInit+0xac>)
 8001c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c0e:	60fb      	str	r3, [r7, #12]
 8001c10:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 8001c12:	2200      	movs	r2, #0
 8001c14:	2105      	movs	r1, #5
 8001c16:	202b      	movs	r0, #43	@ 0x2b
 8001c18:	f000 fc77 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8001c1c:	202b      	movs	r0, #43	@ 0x2b
 8001c1e:	f000 fc90 	bl	8002542 <HAL_NVIC_EnableIRQ>
}
 8001c22:	bf00      	nop
 8001c24:	3718      	adds	r7, #24
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40023800 	.word	0x40023800
 8001c30:	40000c00 	.word	0x40000c00
 8001c34:	40001800 	.word	0x40001800

08001c38 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a0d      	ldr	r2, [pc, #52]	@ (8001c7c <HAL_TIM_Base_MspInit+0x44>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d113      	bne.n	8001c72 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001c80 <HAL_TIM_Base_MspInit+0x48>)
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4e:	4a0c      	ldr	r2, [pc, #48]	@ (8001c80 <HAL_TIM_Base_MspInit+0x48>)
 8001c50:	f043 0310 	orr.w	r3, r3, #16
 8001c54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c56:	4b0a      	ldr	r3, [pc, #40]	@ (8001c80 <HAL_TIM_Base_MspInit+0x48>)
 8001c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5a:	f003 0310 	and.w	r3, r3, #16
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8001c62:	2200      	movs	r2, #0
 8001c64:	2105      	movs	r1, #5
 8001c66:	2036      	movs	r0, #54	@ 0x36
 8001c68:	f000 fc4f 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001c6c:	2036      	movs	r0, #54	@ 0x36
 8001c6e:	f000 fc68 	bl	8002542 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001c72:	bf00      	nop
 8001c74:	3710      	adds	r7, #16
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40001000 	.word	0x40001000
 8001c80:	40023800 	.word	0x40023800

08001c84 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b08c      	sub	sp, #48	@ 0x30
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c8c:	f107 031c 	add.w	r3, r7, #28
 8001c90:	2200      	movs	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]
 8001c94:	605a      	str	r2, [r3, #4]
 8001c96:	609a      	str	r2, [r3, #8]
 8001c98:	60da      	str	r2, [r3, #12]
 8001c9a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ca4:	d139      	bne.n	8001d1a <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca6:	4b41      	ldr	r3, [pc, #260]	@ (8001dac <HAL_TIM_MspPostInit+0x128>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001caa:	4a40      	ldr	r2, [pc, #256]	@ (8001dac <HAL_TIM_MspPostInit+0x128>)
 8001cac:	f043 0301 	orr.w	r3, r3, #1
 8001cb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cb2:	4b3e      	ldr	r3, [pc, #248]	@ (8001dac <HAL_TIM_MspPostInit+0x128>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb6:	f003 0301 	and.w	r3, r3, #1
 8001cba:	61bb      	str	r3, [r7, #24]
 8001cbc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cbe:	4b3b      	ldr	r3, [pc, #236]	@ (8001dac <HAL_TIM_MspPostInit+0x128>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc2:	4a3a      	ldr	r2, [pc, #232]	@ (8001dac <HAL_TIM_MspPostInit+0x128>)
 8001cc4:	f043 0302 	orr.w	r3, r3, #2
 8001cc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cca:	4b38      	ldr	r3, [pc, #224]	@ (8001dac <HAL_TIM_MspPostInit+0x128>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cce:	f003 0302 	and.w	r3, r3, #2
 8001cd2:	617b      	str	r3, [r7, #20]
 8001cd4:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_RF_Pin;
 8001cd6:	2320      	movs	r3, #32
 8001cd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cda:	2302      	movs	r3, #2
 8001cdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MOTOR_RF_GPIO_Port, &GPIO_InitStruct);
 8001cea:	f107 031c 	add.w	r3, r7, #28
 8001cee:	4619      	mov	r1, r3
 8001cf0:	482f      	ldr	r0, [pc, #188]	@ (8001db0 <HAL_TIM_MspPostInit+0x12c>)
 8001cf2:	f001 f857 	bl	8002da4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR_LF_Pin;
 8001cf6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001cfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d00:	2300      	movs	r3, #0
 8001d02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d04:	2300      	movs	r3, #0
 8001d06:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MOTOR_LF_GPIO_Port, &GPIO_InitStruct);
 8001d0c:	f107 031c 	add.w	r3, r7, #28
 8001d10:	4619      	mov	r1, r3
 8001d12:	4828      	ldr	r0, [pc, #160]	@ (8001db4 <HAL_TIM_MspPostInit+0x130>)
 8001d14:	f001 f846 	bl	8002da4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8001d18:	e043      	b.n	8001da2 <HAL_TIM_MspPostInit+0x11e>
  else if(timHandle->Instance==TIM5)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a26      	ldr	r2, [pc, #152]	@ (8001db8 <HAL_TIM_MspPostInit+0x134>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d11c      	bne.n	8001d5e <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d24:	4b21      	ldr	r3, [pc, #132]	@ (8001dac <HAL_TIM_MspPostInit+0x128>)
 8001d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d28:	4a20      	ldr	r2, [pc, #128]	@ (8001dac <HAL_TIM_MspPostInit+0x128>)
 8001d2a:	f043 0301 	orr.w	r3, r3, #1
 8001d2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d30:	4b1e      	ldr	r3, [pc, #120]	@ (8001dac <HAL_TIM_MspPostInit+0x128>)
 8001d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d34:	f003 0301 	and.w	r3, r3, #1
 8001d38:	613b      	str	r3, [r7, #16]
 8001d3a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MOTOR_RB_Pin|MOTOR_LB_Pin;
 8001d3c:	2309      	movs	r3, #9
 8001d3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d40:	2302      	movs	r3, #2
 8001d42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d44:	2300      	movs	r3, #0
 8001d46:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d50:	f107 031c 	add.w	r3, r7, #28
 8001d54:	4619      	mov	r1, r3
 8001d56:	4816      	ldr	r0, [pc, #88]	@ (8001db0 <HAL_TIM_MspPostInit+0x12c>)
 8001d58:	f001 f824 	bl	8002da4 <HAL_GPIO_Init>
}
 8001d5c:	e021      	b.n	8001da2 <HAL_TIM_MspPostInit+0x11e>
  else if(timHandle->Instance==TIM12)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a16      	ldr	r2, [pc, #88]	@ (8001dbc <HAL_TIM_MspPostInit+0x138>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d11c      	bne.n	8001da2 <HAL_TIM_MspPostInit+0x11e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d68:	4b10      	ldr	r3, [pc, #64]	@ (8001dac <HAL_TIM_MspPostInit+0x128>)
 8001d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6c:	4a0f      	ldr	r2, [pc, #60]	@ (8001dac <HAL_TIM_MspPostInit+0x128>)
 8001d6e:	f043 0302 	orr.w	r3, r3, #2
 8001d72:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d74:	4b0d      	ldr	r3, [pc, #52]	@ (8001dac <HAL_TIM_MspPostInit+0x128>)
 8001d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d78:	f003 0302 	and.w	r3, r3, #2
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUZZER_Pin;
 8001d80:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d86:	2302      	movs	r3, #2
 8001d88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8001d92:	2309      	movs	r3, #9
 8001d94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8001d96:	f107 031c 	add.w	r3, r7, #28
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4805      	ldr	r0, [pc, #20]	@ (8001db4 <HAL_TIM_MspPostInit+0x130>)
 8001d9e:	f001 f801 	bl	8002da4 <HAL_GPIO_Init>
}
 8001da2:	bf00      	nop
 8001da4:	3730      	adds	r7, #48	@ 0x30
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	40023800 	.word	0x40023800
 8001db0:	40020000 	.word	0x40020000
 8001db4:	40020400 	.word	0x40020400
 8001db8:	40000c00 	.word	0x40000c00
 8001dbc:	40001800 	.word	0x40001800

08001dc0 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001dc4:	4b14      	ldr	r3, [pc, #80]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001dc6:	4a15      	ldr	r2, [pc, #84]	@ (8001e1c <MX_USART2_UART_Init+0x5c>)
 8001dc8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001dca:	4b13      	ldr	r3, [pc, #76]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001dcc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001dd0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001dd2:	4b11      	ldr	r3, [pc, #68]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001dd8:	4b0f      	ldr	r3, [pc, #60]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001dde:	4b0e      	ldr	r3, [pc, #56]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001de4:	4b0c      	ldr	r3, [pc, #48]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001de6:	220c      	movs	r2, #12
 8001de8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dea:	4b0b      	ldr	r3, [pc, #44]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001df0:	4b09      	ldr	r3, [pc, #36]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001df6:	4b08      	ldr	r3, [pc, #32]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dfc:	4b06      	ldr	r3, [pc, #24]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e02:	4805      	ldr	r0, [pc, #20]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001e04:	f003 ff0e 	bl	8005c24 <HAL_UART_Init>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001e0e:	f7ff f979 	bl	8001104 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e12:	bf00      	nop
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	200003a0 	.word	0x200003a0
 8001e1c:	40004400 	.word	0x40004400

08001e20 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e24:	4b14      	ldr	r3, [pc, #80]	@ (8001e78 <MX_USART3_UART_Init+0x58>)
 8001e26:	4a15      	ldr	r2, [pc, #84]	@ (8001e7c <MX_USART3_UART_Init+0x5c>)
 8001e28:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001e2a:	4b13      	ldr	r3, [pc, #76]	@ (8001e78 <MX_USART3_UART_Init+0x58>)
 8001e2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e30:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e32:	4b11      	ldr	r3, [pc, #68]	@ (8001e78 <MX_USART3_UART_Init+0x58>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e38:	4b0f      	ldr	r3, [pc, #60]	@ (8001e78 <MX_USART3_UART_Init+0x58>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e78 <MX_USART3_UART_Init+0x58>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e44:	4b0c      	ldr	r3, [pc, #48]	@ (8001e78 <MX_USART3_UART_Init+0x58>)
 8001e46:	220c      	movs	r2, #12
 8001e48:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e78 <MX_USART3_UART_Init+0x58>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e50:	4b09      	ldr	r3, [pc, #36]	@ (8001e78 <MX_USART3_UART_Init+0x58>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e56:	4b08      	ldr	r3, [pc, #32]	@ (8001e78 <MX_USART3_UART_Init+0x58>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e5c:	4b06      	ldr	r3, [pc, #24]	@ (8001e78 <MX_USART3_UART_Init+0x58>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e62:	4805      	ldr	r0, [pc, #20]	@ (8001e78 <MX_USART3_UART_Init+0x58>)
 8001e64:	f003 fede 	bl	8005c24 <HAL_UART_Init>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001e6e:	f7ff f949 	bl	8001104 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000428 	.word	0x20000428
 8001e7c:	40004800 	.word	0x40004800

08001e80 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b0b0      	sub	sp, #192	@ 0xc0
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e88:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	601a      	str	r2, [r3, #0]
 8001e90:	605a      	str	r2, [r3, #4]
 8001e92:	609a      	str	r2, [r3, #8]
 8001e94:	60da      	str	r2, [r3, #12]
 8001e96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e98:	f107 031c 	add.w	r3, r7, #28
 8001e9c:	2290      	movs	r2, #144	@ 0x90
 8001e9e:	2100      	movs	r1, #0
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f008 ff99 	bl	800add8 <memset>
  if(uartHandle->Instance==USART2)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a79      	ldr	r2, [pc, #484]	@ (8002090 <HAL_UART_MspInit+0x210>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	f040 80a0 	bne.w	8001ff2 <HAL_UART_MspInit+0x172>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001eb2:	2380      	movs	r3, #128	@ 0x80
 8001eb4:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001eba:	f107 031c 	add.w	r3, r7, #28
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f001 ffbe 	bl	8003e40 <HAL_RCCEx_PeriphCLKConfig>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001eca:	f7ff f91b 	bl	8001104 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ece:	4b71      	ldr	r3, [pc, #452]	@ (8002094 <HAL_UART_MspInit+0x214>)
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed2:	4a70      	ldr	r2, [pc, #448]	@ (8002094 <HAL_UART_MspInit+0x214>)
 8001ed4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ed8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eda:	4b6e      	ldr	r3, [pc, #440]	@ (8002094 <HAL_UART_MspInit+0x214>)
 8001edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ede:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ee2:	61bb      	str	r3, [r7, #24]
 8001ee4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ee6:	4b6b      	ldr	r3, [pc, #428]	@ (8002094 <HAL_UART_MspInit+0x214>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eea:	4a6a      	ldr	r2, [pc, #424]	@ (8002094 <HAL_UART_MspInit+0x214>)
 8001eec:	f043 0308 	orr.w	r3, r3, #8
 8001ef0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ef2:	4b68      	ldr	r3, [pc, #416]	@ (8002094 <HAL_UART_MspInit+0x214>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef6:	f003 0308 	and.w	r3, r3, #8
 8001efa:	617b      	str	r3, [r7, #20]
 8001efc:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001efe:	2360      	movs	r3, #96	@ 0x60
 8001f00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f04:	2302      	movs	r3, #2
 8001f06:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f10:	2303      	movs	r3, #3
 8001f12:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f16:	2307      	movs	r3, #7
 8001f18:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f1c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001f20:	4619      	mov	r1, r3
 8001f22:	485d      	ldr	r0, [pc, #372]	@ (8002098 <HAL_UART_MspInit+0x218>)
 8001f24:	f000 ff3e 	bl	8002da4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001f28:	4b5c      	ldr	r3, [pc, #368]	@ (800209c <HAL_UART_MspInit+0x21c>)
 8001f2a:	4a5d      	ldr	r2, [pc, #372]	@ (80020a0 <HAL_UART_MspInit+0x220>)
 8001f2c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001f2e:	4b5b      	ldr	r3, [pc, #364]	@ (800209c <HAL_UART_MspInit+0x21c>)
 8001f30:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001f34:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f36:	4b59      	ldr	r3, [pc, #356]	@ (800209c <HAL_UART_MspInit+0x21c>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f3c:	4b57      	ldr	r3, [pc, #348]	@ (800209c <HAL_UART_MspInit+0x21c>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f42:	4b56      	ldr	r3, [pc, #344]	@ (800209c <HAL_UART_MspInit+0x21c>)
 8001f44:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f48:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f4a:	4b54      	ldr	r3, [pc, #336]	@ (800209c <HAL_UART_MspInit+0x21c>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f50:	4b52      	ldr	r3, [pc, #328]	@ (800209c <HAL_UART_MspInit+0x21c>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001f56:	4b51      	ldr	r3, [pc, #324]	@ (800209c <HAL_UART_MspInit+0x21c>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f5c:	4b4f      	ldr	r3, [pc, #316]	@ (800209c <HAL_UART_MspInit+0x21c>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f62:	4b4e      	ldr	r3, [pc, #312]	@ (800209c <HAL_UART_MspInit+0x21c>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001f68:	484c      	ldr	r0, [pc, #304]	@ (800209c <HAL_UART_MspInit+0x21c>)
 8001f6a:	f000 fb05 	bl	8002578 <HAL_DMA_Init>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <HAL_UART_MspInit+0xf8>
    {
      Error_Handler();
 8001f74:	f7ff f8c6 	bl	8001104 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	4a48      	ldr	r2, [pc, #288]	@ (800209c <HAL_UART_MspInit+0x21c>)
 8001f7c:	675a      	str	r2, [r3, #116]	@ 0x74
 8001f7e:	4a47      	ldr	r2, [pc, #284]	@ (800209c <HAL_UART_MspInit+0x21c>)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001f84:	4b47      	ldr	r3, [pc, #284]	@ (80020a4 <HAL_UART_MspInit+0x224>)
 8001f86:	4a48      	ldr	r2, [pc, #288]	@ (80020a8 <HAL_UART_MspInit+0x228>)
 8001f88:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001f8a:	4b46      	ldr	r3, [pc, #280]	@ (80020a4 <HAL_UART_MspInit+0x224>)
 8001f8c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001f90:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f92:	4b44      	ldr	r3, [pc, #272]	@ (80020a4 <HAL_UART_MspInit+0x224>)
 8001f94:	2240      	movs	r2, #64	@ 0x40
 8001f96:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f98:	4b42      	ldr	r3, [pc, #264]	@ (80020a4 <HAL_UART_MspInit+0x224>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f9e:	4b41      	ldr	r3, [pc, #260]	@ (80020a4 <HAL_UART_MspInit+0x224>)
 8001fa0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001fa4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001fa6:	4b3f      	ldr	r3, [pc, #252]	@ (80020a4 <HAL_UART_MspInit+0x224>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001fac:	4b3d      	ldr	r3, [pc, #244]	@ (80020a4 <HAL_UART_MspInit+0x224>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001fb2:	4b3c      	ldr	r3, [pc, #240]	@ (80020a4 <HAL_UART_MspInit+0x224>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001fb8:	4b3a      	ldr	r3, [pc, #232]	@ (80020a4 <HAL_UART_MspInit+0x224>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fbe:	4b39      	ldr	r3, [pc, #228]	@ (80020a4 <HAL_UART_MspInit+0x224>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001fc4:	4837      	ldr	r0, [pc, #220]	@ (80020a4 <HAL_UART_MspInit+0x224>)
 8001fc6:	f000 fad7 	bl	8002578 <HAL_DMA_Init>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <HAL_UART_MspInit+0x154>
    {
      Error_Handler();
 8001fd0:	f7ff f898 	bl	8001104 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a33      	ldr	r2, [pc, #204]	@ (80020a4 <HAL_UART_MspInit+0x224>)
 8001fd8:	671a      	str	r2, [r3, #112]	@ 0x70
 8001fda:	4a32      	ldr	r2, [pc, #200]	@ (80020a4 <HAL_UART_MspInit+0x224>)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	2105      	movs	r1, #5
 8001fe4:	2026      	movs	r0, #38	@ 0x26
 8001fe6:	f000 fa90 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001fea:	2026      	movs	r0, #38	@ 0x26
 8001fec:	f000 faa9 	bl	8002542 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001ff0:	e049      	b.n	8002086 <HAL_UART_MspInit+0x206>
  else if(uartHandle->Instance==USART3)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a2d      	ldr	r2, [pc, #180]	@ (80020ac <HAL_UART_MspInit+0x22c>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d144      	bne.n	8002086 <HAL_UART_MspInit+0x206>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001ffc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002000:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002002:	2300      	movs	r3, #0
 8002004:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002006:	f107 031c 	add.w	r3, r7, #28
 800200a:	4618      	mov	r0, r3
 800200c:	f001 ff18 	bl	8003e40 <HAL_RCCEx_PeriphCLKConfig>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <HAL_UART_MspInit+0x19a>
      Error_Handler();
 8002016:	f7ff f875 	bl	8001104 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800201a:	4b1e      	ldr	r3, [pc, #120]	@ (8002094 <HAL_UART_MspInit+0x214>)
 800201c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201e:	4a1d      	ldr	r2, [pc, #116]	@ (8002094 <HAL_UART_MspInit+0x214>)
 8002020:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002024:	6413      	str	r3, [r2, #64]	@ 0x40
 8002026:	4b1b      	ldr	r3, [pc, #108]	@ (8002094 <HAL_UART_MspInit+0x214>)
 8002028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800202e:	613b      	str	r3, [r7, #16]
 8002030:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002032:	4b18      	ldr	r3, [pc, #96]	@ (8002094 <HAL_UART_MspInit+0x214>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002036:	4a17      	ldr	r2, [pc, #92]	@ (8002094 <HAL_UART_MspInit+0x214>)
 8002038:	f043 0308 	orr.w	r3, r3, #8
 800203c:	6313      	str	r3, [r2, #48]	@ 0x30
 800203e:	4b15      	ldr	r3, [pc, #84]	@ (8002094 <HAL_UART_MspInit+0x214>)
 8002040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002042:	f003 0308 	and.w	r3, r3, #8
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800204a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800204e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002052:	2302      	movs	r3, #2
 8002054:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002058:	2300      	movs	r3, #0
 800205a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800205e:	2303      	movs	r3, #3
 8002060:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002064:	2307      	movs	r3, #7
 8002066:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800206a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800206e:	4619      	mov	r1, r3
 8002070:	4809      	ldr	r0, [pc, #36]	@ (8002098 <HAL_UART_MspInit+0x218>)
 8002072:	f000 fe97 	bl	8002da4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002076:	2200      	movs	r2, #0
 8002078:	2105      	movs	r1, #5
 800207a:	2027      	movs	r0, #39	@ 0x27
 800207c:	f000 fa45 	bl	800250a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002080:	2027      	movs	r0, #39	@ 0x27
 8002082:	f000 fa5e 	bl	8002542 <HAL_NVIC_EnableIRQ>
}
 8002086:	bf00      	nop
 8002088:	37c0      	adds	r7, #192	@ 0xc0
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40004400 	.word	0x40004400
 8002094:	40023800 	.word	0x40023800
 8002098:	40020c00 	.word	0x40020c00
 800209c:	200004b0 	.word	0x200004b0
 80020a0:	40026088 	.word	0x40026088
 80020a4:	20000510 	.word	0x20000510
 80020a8:	400260a0 	.word	0x400260a0
 80020ac:	40004800 	.word	0x40004800

080020b0 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80020b4:	4b14      	ldr	r3, [pc, #80]	@ (8002108 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80020b6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80020ba:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80020bc:	4b12      	ldr	r3, [pc, #72]	@ (8002108 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80020be:	2206      	movs	r2, #6
 80020c0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80020c2:	4b11      	ldr	r3, [pc, #68]	@ (8002108 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80020c4:	2202      	movs	r2, #2
 80020c6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80020c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002108 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80020ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002108 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80020d0:	2202      	movs	r2, #2
 80020d2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80020d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002108 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80020d6:	2201      	movs	r2, #1
 80020d8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80020da:	4b0b      	ldr	r3, [pc, #44]	@ (8002108 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80020dc:	2200      	movs	r2, #0
 80020de:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80020e0:	4b09      	ldr	r3, [pc, #36]	@ (8002108 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80020e6:	4b08      	ldr	r3, [pc, #32]	@ (8002108 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80020e8:	2201      	movs	r2, #1
 80020ea:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80020ec:	4b06      	ldr	r3, [pc, #24]	@ (8002108 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80020f2:	4805      	ldr	r0, [pc, #20]	@ (8002108 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80020f4:	f001 f835 	bl	8003162 <HAL_PCD_Init>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80020fe:	f7ff f801 	bl	8001104 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002102:	bf00      	nop
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	20000570 	.word	0x20000570

0800210c <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b0ae      	sub	sp, #184	@ 0xb8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002114:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	609a      	str	r2, [r3, #8]
 8002120:	60da      	str	r2, [r3, #12]
 8002122:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002124:	f107 0314 	add.w	r3, r7, #20
 8002128:	2290      	movs	r2, #144	@ 0x90
 800212a:	2100      	movs	r1, #0
 800212c:	4618      	mov	r0, r3
 800212e:	f008 fe53 	bl	800add8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800213a:	d159      	bne.n	80021f0 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800213c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002140:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002142:	2300      	movs	r3, #0
 8002144:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002148:	f107 0314 	add.w	r3, r7, #20
 800214c:	4618      	mov	r0, r3
 800214e:	f001 fe77 	bl	8003e40 <HAL_RCCEx_PeriphCLKConfig>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8002158:	f7fe ffd4 	bl	8001104 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800215c:	4b26      	ldr	r3, [pc, #152]	@ (80021f8 <HAL_PCD_MspInit+0xec>)
 800215e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002160:	4a25      	ldr	r2, [pc, #148]	@ (80021f8 <HAL_PCD_MspInit+0xec>)
 8002162:	f043 0301 	orr.w	r3, r3, #1
 8002166:	6313      	str	r3, [r2, #48]	@ 0x30
 8002168:	4b23      	ldr	r3, [pc, #140]	@ (80021f8 <HAL_PCD_MspInit+0xec>)
 800216a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216c:	f003 0301 	and.w	r3, r3, #1
 8002170:	613b      	str	r3, [r7, #16]
 8002172:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002174:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002178:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800217c:	2302      	movs	r3, #2
 800217e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002182:	2300      	movs	r3, #0
 8002184:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002188:	2303      	movs	r3, #3
 800218a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800218e:	230a      	movs	r3, #10
 8002190:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002194:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002198:	4619      	mov	r1, r3
 800219a:	4818      	ldr	r0, [pc, #96]	@ (80021fc <HAL_PCD_MspInit+0xf0>)
 800219c:	f000 fe02 	bl	8002da4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80021a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021a8:	2300      	movs	r3, #0
 80021aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ae:	2300      	movs	r3, #0
 80021b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80021b4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80021b8:	4619      	mov	r1, r3
 80021ba:	4810      	ldr	r0, [pc, #64]	@ (80021fc <HAL_PCD_MspInit+0xf0>)
 80021bc:	f000 fdf2 	bl	8002da4 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80021c0:	4b0d      	ldr	r3, [pc, #52]	@ (80021f8 <HAL_PCD_MspInit+0xec>)
 80021c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021c4:	4a0c      	ldr	r2, [pc, #48]	@ (80021f8 <HAL_PCD_MspInit+0xec>)
 80021c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021ca:	6353      	str	r3, [r2, #52]	@ 0x34
 80021cc:	4b0a      	ldr	r3, [pc, #40]	@ (80021f8 <HAL_PCD_MspInit+0xec>)
 80021ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021d4:	60fb      	str	r3, [r7, #12]
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	4b07      	ldr	r3, [pc, #28]	@ (80021f8 <HAL_PCD_MspInit+0xec>)
 80021da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021dc:	4a06      	ldr	r2, [pc, #24]	@ (80021f8 <HAL_PCD_MspInit+0xec>)
 80021de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021e2:	6453      	str	r3, [r2, #68]	@ 0x44
 80021e4:	4b04      	ldr	r3, [pc, #16]	@ (80021f8 <HAL_PCD_MspInit+0xec>)
 80021e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021ec:	60bb      	str	r3, [r7, #8]
 80021ee:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80021f0:	bf00      	nop
 80021f2:	37b8      	adds	r7, #184	@ 0xb8
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40023800 	.word	0x40023800
 80021fc:	40020000 	.word	0x40020000

08002200 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002200:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002238 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002204:	f7ff f8b8 	bl	8001378 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002208:	480c      	ldr	r0, [pc, #48]	@ (800223c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800220a:	490d      	ldr	r1, [pc, #52]	@ (8002240 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800220c:	4a0d      	ldr	r2, [pc, #52]	@ (8002244 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800220e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002210:	e002      	b.n	8002218 <LoopCopyDataInit>

08002212 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002212:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002214:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002216:	3304      	adds	r3, #4

08002218 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002218:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800221a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800221c:	d3f9      	bcc.n	8002212 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800221e:	4a0a      	ldr	r2, [pc, #40]	@ (8002248 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002220:	4c0a      	ldr	r4, [pc, #40]	@ (800224c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002222:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002224:	e001      	b.n	800222a <LoopFillZerobss>

08002226 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002226:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002228:	3204      	adds	r2, #4

0800222a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800222a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800222c:	d3fb      	bcc.n	8002226 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800222e:	f008 fe03 	bl	800ae38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002232:	f7fe fe67 	bl	8000f04 <main>
  bx  lr    
 8002236:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002238:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 800223c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002240:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002244:	0800b8ec 	.word	0x0800b8ec
  ldr r2, =_sbss
 8002248:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800224c:	200054e4 	.word	0x200054e4

08002250 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002250:	e7fe      	b.n	8002250 <ADC_IRQHandler>

08002252 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002252:	b580      	push	{r7, lr}
 8002254:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002256:	2003      	movs	r0, #3
 8002258:	f000 f94c 	bl	80024f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800225c:	200f      	movs	r0, #15
 800225e:	f000 f805 	bl	800226c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002262:	f7fe ff55 	bl	8001110 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002266:	2300      	movs	r3, #0
}
 8002268:	4618      	mov	r0, r3
 800226a:	bd80      	pop	{r7, pc}

0800226c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002274:	4b12      	ldr	r3, [pc, #72]	@ (80022c0 <HAL_InitTick+0x54>)
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	4b12      	ldr	r3, [pc, #72]	@ (80022c4 <HAL_InitTick+0x58>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	4619      	mov	r1, r3
 800227e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002282:	fbb3 f3f1 	udiv	r3, r3, r1
 8002286:	fbb2 f3f3 	udiv	r3, r2, r3
 800228a:	4618      	mov	r0, r3
 800228c:	f000 f967 	bl	800255e <HAL_SYSTICK_Config>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e00e      	b.n	80022b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2b0f      	cmp	r3, #15
 800229e:	d80a      	bhi.n	80022b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022a0:	2200      	movs	r2, #0
 80022a2:	6879      	ldr	r1, [r7, #4]
 80022a4:	f04f 30ff 	mov.w	r0, #4294967295
 80022a8:	f000 f92f 	bl	800250a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022ac:	4a06      	ldr	r2, [pc, #24]	@ (80022c8 <HAL_InitTick+0x5c>)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022b2:	2300      	movs	r3, #0
 80022b4:	e000      	b.n	80022b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	20000000 	.word	0x20000000
 80022c4:	20000008 	.word	0x20000008
 80022c8:	20000004 	.word	0x20000004

080022cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022d0:	4b06      	ldr	r3, [pc, #24]	@ (80022ec <HAL_IncTick+0x20>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	461a      	mov	r2, r3
 80022d6:	4b06      	ldr	r3, [pc, #24]	@ (80022f0 <HAL_IncTick+0x24>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4413      	add	r3, r2
 80022dc:	4a04      	ldr	r2, [pc, #16]	@ (80022f0 <HAL_IncTick+0x24>)
 80022de:	6013      	str	r3, [r2, #0]
}
 80022e0:	bf00      	nop
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	20000008 	.word	0x20000008
 80022f0:	20000a50 	.word	0x20000a50

080022f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  return uwTick;
 80022f8:	4b03      	ldr	r3, [pc, #12]	@ (8002308 <HAL_GetTick+0x14>)
 80022fa:	681b      	ldr	r3, [r3, #0]
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	20000a50 	.word	0x20000a50

0800230c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002314:	f7ff ffee 	bl	80022f4 <HAL_GetTick>
 8002318:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002324:	d005      	beq.n	8002332 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002326:	4b0a      	ldr	r3, [pc, #40]	@ (8002350 <HAL_Delay+0x44>)
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	461a      	mov	r2, r3
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	4413      	add	r3, r2
 8002330:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002332:	bf00      	nop
 8002334:	f7ff ffde 	bl	80022f4 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	68fa      	ldr	r2, [r7, #12]
 8002340:	429a      	cmp	r2, r3
 8002342:	d8f7      	bhi.n	8002334 <HAL_Delay+0x28>
  {
  }
}
 8002344:	bf00      	nop
 8002346:	bf00      	nop
 8002348:	3710      	adds	r7, #16
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	20000008 	.word	0x20000008

08002354 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002354:	b480      	push	{r7}
 8002356:	b085      	sub	sp, #20
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f003 0307 	and.w	r3, r3, #7
 8002362:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002364:	4b0b      	ldr	r3, [pc, #44]	@ (8002394 <__NVIC_SetPriorityGrouping+0x40>)
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800236a:	68ba      	ldr	r2, [r7, #8]
 800236c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002370:	4013      	ands	r3, r2
 8002372:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800237c:	4b06      	ldr	r3, [pc, #24]	@ (8002398 <__NVIC_SetPriorityGrouping+0x44>)
 800237e:	4313      	orrs	r3, r2
 8002380:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002382:	4a04      	ldr	r2, [pc, #16]	@ (8002394 <__NVIC_SetPriorityGrouping+0x40>)
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	60d3      	str	r3, [r2, #12]
}
 8002388:	bf00      	nop
 800238a:	3714      	adds	r7, #20
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr
 8002394:	e000ed00 	.word	0xe000ed00
 8002398:	05fa0000 	.word	0x05fa0000

0800239c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023a0:	4b04      	ldr	r3, [pc, #16]	@ (80023b4 <__NVIC_GetPriorityGrouping+0x18>)
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	0a1b      	lsrs	r3, r3, #8
 80023a6:	f003 0307 	and.w	r3, r3, #7
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr
 80023b4:	e000ed00 	.word	0xe000ed00

080023b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	4603      	mov	r3, r0
 80023c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	db0b      	blt.n	80023e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023ca:	79fb      	ldrb	r3, [r7, #7]
 80023cc:	f003 021f 	and.w	r2, r3, #31
 80023d0:	4907      	ldr	r1, [pc, #28]	@ (80023f0 <__NVIC_EnableIRQ+0x38>)
 80023d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d6:	095b      	lsrs	r3, r3, #5
 80023d8:	2001      	movs	r0, #1
 80023da:	fa00 f202 	lsl.w	r2, r0, r2
 80023de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023e2:	bf00      	nop
 80023e4:	370c      	adds	r7, #12
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	e000e100 	.word	0xe000e100

080023f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	6039      	str	r1, [r7, #0]
 80023fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002400:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002404:	2b00      	cmp	r3, #0
 8002406:	db0a      	blt.n	800241e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	b2da      	uxtb	r2, r3
 800240c:	490c      	ldr	r1, [pc, #48]	@ (8002440 <__NVIC_SetPriority+0x4c>)
 800240e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002412:	0112      	lsls	r2, r2, #4
 8002414:	b2d2      	uxtb	r2, r2
 8002416:	440b      	add	r3, r1
 8002418:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800241c:	e00a      	b.n	8002434 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	b2da      	uxtb	r2, r3
 8002422:	4908      	ldr	r1, [pc, #32]	@ (8002444 <__NVIC_SetPriority+0x50>)
 8002424:	79fb      	ldrb	r3, [r7, #7]
 8002426:	f003 030f 	and.w	r3, r3, #15
 800242a:	3b04      	subs	r3, #4
 800242c:	0112      	lsls	r2, r2, #4
 800242e:	b2d2      	uxtb	r2, r2
 8002430:	440b      	add	r3, r1
 8002432:	761a      	strb	r2, [r3, #24]
}
 8002434:	bf00      	nop
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr
 8002440:	e000e100 	.word	0xe000e100
 8002444:	e000ed00 	.word	0xe000ed00

08002448 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002448:	b480      	push	{r7}
 800244a:	b089      	sub	sp, #36	@ 0x24
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f003 0307 	and.w	r3, r3, #7
 800245a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	f1c3 0307 	rsb	r3, r3, #7
 8002462:	2b04      	cmp	r3, #4
 8002464:	bf28      	it	cs
 8002466:	2304      	movcs	r3, #4
 8002468:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	3304      	adds	r3, #4
 800246e:	2b06      	cmp	r3, #6
 8002470:	d902      	bls.n	8002478 <NVIC_EncodePriority+0x30>
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	3b03      	subs	r3, #3
 8002476:	e000      	b.n	800247a <NVIC_EncodePriority+0x32>
 8002478:	2300      	movs	r3, #0
 800247a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800247c:	f04f 32ff 	mov.w	r2, #4294967295
 8002480:	69bb      	ldr	r3, [r7, #24]
 8002482:	fa02 f303 	lsl.w	r3, r2, r3
 8002486:	43da      	mvns	r2, r3
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	401a      	ands	r2, r3
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002490:	f04f 31ff 	mov.w	r1, #4294967295
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	fa01 f303 	lsl.w	r3, r1, r3
 800249a:	43d9      	mvns	r1, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024a0:	4313      	orrs	r3, r2
         );
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3724      	adds	r7, #36	@ 0x24
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
	...

080024b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	3b01      	subs	r3, #1
 80024bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024c0:	d301      	bcc.n	80024c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024c2:	2301      	movs	r3, #1
 80024c4:	e00f      	b.n	80024e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024c6:	4a0a      	ldr	r2, [pc, #40]	@ (80024f0 <SysTick_Config+0x40>)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	3b01      	subs	r3, #1
 80024cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024ce:	210f      	movs	r1, #15
 80024d0:	f04f 30ff 	mov.w	r0, #4294967295
 80024d4:	f7ff ff8e 	bl	80023f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024d8:	4b05      	ldr	r3, [pc, #20]	@ (80024f0 <SysTick_Config+0x40>)
 80024da:	2200      	movs	r2, #0
 80024dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024de:	4b04      	ldr	r3, [pc, #16]	@ (80024f0 <SysTick_Config+0x40>)
 80024e0:	2207      	movs	r2, #7
 80024e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024e4:	2300      	movs	r3, #0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	e000e010 	.word	0xe000e010

080024f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f7ff ff29 	bl	8002354 <__NVIC_SetPriorityGrouping>
}
 8002502:	bf00      	nop
 8002504:	3708      	adds	r7, #8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800250a:	b580      	push	{r7, lr}
 800250c:	b086      	sub	sp, #24
 800250e:	af00      	add	r7, sp, #0
 8002510:	4603      	mov	r3, r0
 8002512:	60b9      	str	r1, [r7, #8]
 8002514:	607a      	str	r2, [r7, #4]
 8002516:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002518:	2300      	movs	r3, #0
 800251a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800251c:	f7ff ff3e 	bl	800239c <__NVIC_GetPriorityGrouping>
 8002520:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	68b9      	ldr	r1, [r7, #8]
 8002526:	6978      	ldr	r0, [r7, #20]
 8002528:	f7ff ff8e 	bl	8002448 <NVIC_EncodePriority>
 800252c:	4602      	mov	r2, r0
 800252e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002532:	4611      	mov	r1, r2
 8002534:	4618      	mov	r0, r3
 8002536:	f7ff ff5d 	bl	80023f4 <__NVIC_SetPriority>
}
 800253a:	bf00      	nop
 800253c:	3718      	adds	r7, #24
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002542:	b580      	push	{r7, lr}
 8002544:	b082      	sub	sp, #8
 8002546:	af00      	add	r7, sp, #0
 8002548:	4603      	mov	r3, r0
 800254a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800254c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002550:	4618      	mov	r0, r3
 8002552:	f7ff ff31 	bl	80023b8 <__NVIC_EnableIRQ>
}
 8002556:	bf00      	nop
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	b082      	sub	sp, #8
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f7ff ffa2 	bl	80024b0 <SysTick_Config>
 800256c:	4603      	mov	r3, r0
}
 800256e:	4618      	mov	r0, r3
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
	...

08002578 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b086      	sub	sp, #24
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002580:	2300      	movs	r3, #0
 8002582:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002584:	f7ff feb6 	bl	80022f4 <HAL_GetTick>
 8002588:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d101      	bne.n	8002594 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e099      	b.n	80026c8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2202      	movs	r2, #2
 8002598:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2200      	movs	r2, #0
 80025a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f022 0201 	bic.w	r2, r2, #1
 80025b2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025b4:	e00f      	b.n	80025d6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025b6:	f7ff fe9d 	bl	80022f4 <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	2b05      	cmp	r3, #5
 80025c2:	d908      	bls.n	80025d6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2220      	movs	r2, #32
 80025c8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2203      	movs	r2, #3
 80025ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e078      	b.n	80026c8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 0301 	and.w	r3, r3, #1
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d1e8      	bne.n	80025b6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80025ec:	697a      	ldr	r2, [r7, #20]
 80025ee:	4b38      	ldr	r3, [pc, #224]	@ (80026d0 <HAL_DMA_Init+0x158>)
 80025f0:	4013      	ands	r3, r2
 80025f2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685a      	ldr	r2, [r3, #4]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002602:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	691b      	ldr	r3, [r3, #16]
 8002608:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800260e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	699b      	ldr	r3, [r3, #24]
 8002614:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800261a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6a1b      	ldr	r3, [r3, #32]
 8002620:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002622:	697a      	ldr	r2, [r7, #20]
 8002624:	4313      	orrs	r3, r2
 8002626:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262c:	2b04      	cmp	r3, #4
 800262e:	d107      	bne.n	8002640 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002638:	4313      	orrs	r3, r2
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	4313      	orrs	r3, r2
 800263e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	697a      	ldr	r2, [r7, #20]
 8002646:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	695b      	ldr	r3, [r3, #20]
 800264e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	f023 0307 	bic.w	r3, r3, #7
 8002656:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800265c:	697a      	ldr	r2, [r7, #20]
 800265e:	4313      	orrs	r3, r2
 8002660:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002666:	2b04      	cmp	r3, #4
 8002668:	d117      	bne.n	800269a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800266e:	697a      	ldr	r2, [r7, #20]
 8002670:	4313      	orrs	r3, r2
 8002672:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002678:	2b00      	cmp	r3, #0
 800267a:	d00e      	beq.n	800269a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	f000 fb15 	bl	8002cac <DMA_CheckFifoParam>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d008      	beq.n	800269a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2240      	movs	r2, #64	@ 0x40
 800268c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002696:	2301      	movs	r3, #1
 8002698:	e016      	b.n	80026c8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	697a      	ldr	r2, [r7, #20]
 80026a0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f000 facc 	bl	8002c40 <DMA_CalcBaseAndBitshift>
 80026a8:	4603      	mov	r3, r0
 80026aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026b0:	223f      	movs	r2, #63	@ 0x3f
 80026b2:	409a      	lsls	r2, r3
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2201      	movs	r2, #1
 80026c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80026c6:	2300      	movs	r3, #0
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3718      	adds	r7, #24
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	e010803f 	.word	0xe010803f

080026d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b086      	sub	sp, #24
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	607a      	str	r2, [r7, #4]
 80026e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026e2:	2300      	movs	r3, #0
 80026e4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80026f2:	2b01      	cmp	r3, #1
 80026f4:	d101      	bne.n	80026fa <HAL_DMA_Start_IT+0x26>
 80026f6:	2302      	movs	r3, #2
 80026f8:	e048      	b.n	800278c <HAL_DMA_Start_IT+0xb8>
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2201      	movs	r2, #1
 80026fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b01      	cmp	r3, #1
 800270c:	d137      	bne.n	800277e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2202      	movs	r2, #2
 8002712:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2200      	movs	r2, #0
 800271a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	68b9      	ldr	r1, [r7, #8]
 8002722:	68f8      	ldr	r0, [r7, #12]
 8002724:	f000 fa5e 	bl	8002be4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800272c:	223f      	movs	r2, #63	@ 0x3f
 800272e:	409a      	lsls	r2, r3
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f042 0216 	orr.w	r2, r2, #22
 8002742:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	695a      	ldr	r2, [r3, #20]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002752:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002758:	2b00      	cmp	r3, #0
 800275a:	d007      	beq.n	800276c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f042 0208 	orr.w	r2, r2, #8
 800276a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f042 0201 	orr.w	r2, r2, #1
 800277a:	601a      	str	r2, [r3, #0]
 800277c:	e005      	b.n	800278a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002786:	2302      	movs	r3, #2
 8002788:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800278a:	7dfb      	ldrb	r3, [r7, #23]
}
 800278c:	4618      	mov	r0, r3
 800278e:	3718      	adds	r7, #24
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027a0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80027a2:	f7ff fda7 	bl	80022f4 <HAL_GetTick>
 80027a6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d008      	beq.n	80027c6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2280      	movs	r2, #128	@ 0x80
 80027b8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e052      	b.n	800286c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f022 0216 	bic.w	r2, r2, #22
 80027d4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	695a      	ldr	r2, [r3, #20]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80027e4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d103      	bne.n	80027f6 <HAL_DMA_Abort+0x62>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d007      	beq.n	8002806 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f022 0208 	bic.w	r2, r2, #8
 8002804:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f022 0201 	bic.w	r2, r2, #1
 8002814:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002816:	e013      	b.n	8002840 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002818:	f7ff fd6c 	bl	80022f4 <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	2b05      	cmp	r3, #5
 8002824:	d90c      	bls.n	8002840 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2220      	movs	r2, #32
 800282a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2203      	movs	r2, #3
 8002830:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 800283c:	2303      	movs	r3, #3
 800283e:	e015      	b.n	800286c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	2b00      	cmp	r3, #0
 800284c:	d1e4      	bne.n	8002818 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002852:	223f      	movs	r2, #63	@ 0x3f
 8002854:	409a      	lsls	r2, r3
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2201      	movs	r2, #1
 800285e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 800286a:	2300      	movs	r3, #0
}
 800286c:	4618      	mov	r0, r3
 800286e:	3710      	adds	r7, #16
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}

08002874 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002882:	b2db      	uxtb	r3, r3
 8002884:	2b02      	cmp	r3, #2
 8002886:	d004      	beq.n	8002892 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2280      	movs	r2, #128	@ 0x80
 800288c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e00c      	b.n	80028ac <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2205      	movs	r2, #5
 8002896:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f022 0201 	bic.w	r2, r2, #1
 80028a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80028aa:	2300      	movs	r3, #0
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	370c      	adds	r7, #12
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr

080028b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b086      	sub	sp, #24
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80028c0:	2300      	movs	r3, #0
 80028c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80028c4:	4b8e      	ldr	r3, [pc, #568]	@ (8002b00 <HAL_DMA_IRQHandler+0x248>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a8e      	ldr	r2, [pc, #568]	@ (8002b04 <HAL_DMA_IRQHandler+0x24c>)
 80028ca:	fba2 2303 	umull	r2, r3, r2, r3
 80028ce:	0a9b      	lsrs	r3, r3, #10
 80028d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028e2:	2208      	movs	r2, #8
 80028e4:	409a      	lsls	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	4013      	ands	r3, r2
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d01a      	beq.n	8002924 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0304 	and.w	r3, r3, #4
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d013      	beq.n	8002924 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f022 0204 	bic.w	r2, r2, #4
 800290a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002910:	2208      	movs	r2, #8
 8002912:	409a      	lsls	r2, r3
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800291c:	f043 0201 	orr.w	r2, r3, #1
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002928:	2201      	movs	r2, #1
 800292a:	409a      	lsls	r2, r3
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	4013      	ands	r3, r2
 8002930:	2b00      	cmp	r3, #0
 8002932:	d012      	beq.n	800295a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	695b      	ldr	r3, [r3, #20]
 800293a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00b      	beq.n	800295a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002946:	2201      	movs	r2, #1
 8002948:	409a      	lsls	r2, r3
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002952:	f043 0202 	orr.w	r2, r3, #2
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800295e:	2204      	movs	r2, #4
 8002960:	409a      	lsls	r2, r3
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	4013      	ands	r3, r2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d012      	beq.n	8002990 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 0302 	and.w	r3, r3, #2
 8002974:	2b00      	cmp	r3, #0
 8002976:	d00b      	beq.n	8002990 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800297c:	2204      	movs	r2, #4
 800297e:	409a      	lsls	r2, r3
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002988:	f043 0204 	orr.w	r2, r3, #4
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002994:	2210      	movs	r2, #16
 8002996:	409a      	lsls	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	4013      	ands	r3, r2
 800299c:	2b00      	cmp	r3, #0
 800299e:	d043      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0308 	and.w	r3, r3, #8
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d03c      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b2:	2210      	movs	r2, #16
 80029b4:	409a      	lsls	r2, r3
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d018      	beq.n	80029fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d108      	bne.n	80029e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d024      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	4798      	blx	r3
 80029e6:	e01f      	b.n	8002a28 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d01b      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	4798      	blx	r3
 80029f8:	e016      	b.n	8002a28 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d107      	bne.n	8002a18 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f022 0208 	bic.w	r2, r2, #8
 8002a16:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d003      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a2c:	2220      	movs	r2, #32
 8002a2e:	409a      	lsls	r2, r3
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	4013      	ands	r3, r2
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	f000 808f 	beq.w	8002b58 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0310 	and.w	r3, r3, #16
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	f000 8087 	beq.w	8002b58 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a4e:	2220      	movs	r2, #32
 8002a50:	409a      	lsls	r2, r3
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	2b05      	cmp	r3, #5
 8002a60:	d136      	bne.n	8002ad0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f022 0216 	bic.w	r2, r2, #22
 8002a70:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	695a      	ldr	r2, [r3, #20]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a80:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d103      	bne.n	8002a92 <HAL_DMA_IRQHandler+0x1da>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d007      	beq.n	8002aa2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f022 0208 	bic.w	r2, r2, #8
 8002aa0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa6:	223f      	movs	r2, #63	@ 0x3f
 8002aa8:	409a      	lsls	r2, r3
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d07e      	beq.n	8002bc4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	4798      	blx	r3
        }
        return;
 8002ace:	e079      	b.n	8002bc4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d01d      	beq.n	8002b1a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d10d      	bne.n	8002b08 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d031      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	4798      	blx	r3
 8002afc:	e02c      	b.n	8002b58 <HAL_DMA_IRQHandler+0x2a0>
 8002afe:	bf00      	nop
 8002b00:	20000000 	.word	0x20000000
 8002b04:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d023      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	4798      	blx	r3
 8002b18:	e01e      	b.n	8002b58 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d10f      	bne.n	8002b48 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 0210 	bic.w	r2, r2, #16
 8002b36:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d003      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d032      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b64:	f003 0301 	and.w	r3, r3, #1
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d022      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2205      	movs	r2, #5
 8002b70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f022 0201 	bic.w	r2, r2, #1
 8002b82:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	3301      	adds	r3, #1
 8002b88:	60bb      	str	r3, [r7, #8]
 8002b8a:	697a      	ldr	r2, [r7, #20]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d307      	bcc.n	8002ba0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d1f2      	bne.n	8002b84 <HAL_DMA_IRQHandler+0x2cc>
 8002b9e:	e000      	b.n	8002ba2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002ba0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d005      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	4798      	blx	r3
 8002bc2:	e000      	b.n	8002bc6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002bc4:	bf00      	nop
    }
  }
}
 8002bc6:	3718      	adds	r7, #24
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	370c      	adds	r7, #12
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr

08002be4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b085      	sub	sp, #20
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
 8002bf0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002c00:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	683a      	ldr	r2, [r7, #0]
 8002c08:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	2b40      	cmp	r3, #64	@ 0x40
 8002c10:	d108      	bne.n	8002c24 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	68ba      	ldr	r2, [r7, #8]
 8002c20:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002c22:	e007      	b.n	8002c34 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	68ba      	ldr	r2, [r7, #8]
 8002c2a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	60da      	str	r2, [r3, #12]
}
 8002c34:	bf00      	nop
 8002c36:	3714      	adds	r7, #20
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b085      	sub	sp, #20
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	3b10      	subs	r3, #16
 8002c50:	4a13      	ldr	r2, [pc, #76]	@ (8002ca0 <DMA_CalcBaseAndBitshift+0x60>)
 8002c52:	fba2 2303 	umull	r2, r3, r2, r3
 8002c56:	091b      	lsrs	r3, r3, #4
 8002c58:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002c5a:	4a12      	ldr	r2, [pc, #72]	@ (8002ca4 <DMA_CalcBaseAndBitshift+0x64>)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	4413      	add	r3, r2
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	461a      	mov	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2b03      	cmp	r3, #3
 8002c6c:	d908      	bls.n	8002c80 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	461a      	mov	r2, r3
 8002c74:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca8 <DMA_CalcBaseAndBitshift+0x68>)
 8002c76:	4013      	ands	r3, r2
 8002c78:	1d1a      	adds	r2, r3, #4
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	659a      	str	r2, [r3, #88]	@ 0x58
 8002c7e:	e006      	b.n	8002c8e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	461a      	mov	r2, r3
 8002c86:	4b08      	ldr	r3, [pc, #32]	@ (8002ca8 <DMA_CalcBaseAndBitshift+0x68>)
 8002c88:	4013      	ands	r3, r2
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3714      	adds	r7, #20
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	aaaaaaab 	.word	0xaaaaaaab
 8002ca4:	0800b7a0 	.word	0x0800b7a0
 8002ca8:	fffffc00 	.word	0xfffffc00

08002cac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b085      	sub	sp, #20
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cbc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	699b      	ldr	r3, [r3, #24]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d11f      	bne.n	8002d06 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	2b03      	cmp	r3, #3
 8002cca:	d856      	bhi.n	8002d7a <DMA_CheckFifoParam+0xce>
 8002ccc:	a201      	add	r2, pc, #4	@ (adr r2, 8002cd4 <DMA_CheckFifoParam+0x28>)
 8002cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cd2:	bf00      	nop
 8002cd4:	08002ce5 	.word	0x08002ce5
 8002cd8:	08002cf7 	.word	0x08002cf7
 8002cdc:	08002ce5 	.word	0x08002ce5
 8002ce0:	08002d7b 	.word	0x08002d7b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ce8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d046      	beq.n	8002d7e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cf4:	e043      	b.n	8002d7e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cfa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002cfe:	d140      	bne.n	8002d82 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d04:	e03d      	b.n	8002d82 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	699b      	ldr	r3, [r3, #24]
 8002d0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d0e:	d121      	bne.n	8002d54 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	2b03      	cmp	r3, #3
 8002d14:	d837      	bhi.n	8002d86 <DMA_CheckFifoParam+0xda>
 8002d16:	a201      	add	r2, pc, #4	@ (adr r2, 8002d1c <DMA_CheckFifoParam+0x70>)
 8002d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d1c:	08002d2d 	.word	0x08002d2d
 8002d20:	08002d33 	.word	0x08002d33
 8002d24:	08002d2d 	.word	0x08002d2d
 8002d28:	08002d45 	.word	0x08002d45
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d30:	e030      	b.n	8002d94 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d36:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d025      	beq.n	8002d8a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d42:	e022      	b.n	8002d8a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d48:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002d4c:	d11f      	bne.n	8002d8e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d52:	e01c      	b.n	8002d8e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d903      	bls.n	8002d62 <DMA_CheckFifoParam+0xb6>
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	2b03      	cmp	r3, #3
 8002d5e:	d003      	beq.n	8002d68 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002d60:	e018      	b.n	8002d94 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	73fb      	strb	r3, [r7, #15]
      break;
 8002d66:	e015      	b.n	8002d94 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d6c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d00e      	beq.n	8002d92 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	73fb      	strb	r3, [r7, #15]
      break;
 8002d78:	e00b      	b.n	8002d92 <DMA_CheckFifoParam+0xe6>
      break;
 8002d7a:	bf00      	nop
 8002d7c:	e00a      	b.n	8002d94 <DMA_CheckFifoParam+0xe8>
      break;
 8002d7e:	bf00      	nop
 8002d80:	e008      	b.n	8002d94 <DMA_CheckFifoParam+0xe8>
      break;
 8002d82:	bf00      	nop
 8002d84:	e006      	b.n	8002d94 <DMA_CheckFifoParam+0xe8>
      break;
 8002d86:	bf00      	nop
 8002d88:	e004      	b.n	8002d94 <DMA_CheckFifoParam+0xe8>
      break;
 8002d8a:	bf00      	nop
 8002d8c:	e002      	b.n	8002d94 <DMA_CheckFifoParam+0xe8>
      break;   
 8002d8e:	bf00      	nop
 8002d90:	e000      	b.n	8002d94 <DMA_CheckFifoParam+0xe8>
      break;
 8002d92:	bf00      	nop
    }
  } 
  
  return status; 
 8002d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3714      	adds	r7, #20
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop

08002da4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b089      	sub	sp, #36	@ 0x24
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002dae:	2300      	movs	r3, #0
 8002db0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002db2:	2300      	movs	r3, #0
 8002db4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002db6:	2300      	movs	r3, #0
 8002db8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	61fb      	str	r3, [r7, #28]
 8002dc2:	e175      	b.n	80030b0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dcc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	697a      	ldr	r2, [r7, #20]
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002dd8:	693a      	ldr	r2, [r7, #16]
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	f040 8164 	bne.w	80030aa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f003 0303 	and.w	r3, r3, #3
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d005      	beq.n	8002dfa <HAL_GPIO_Init+0x56>
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f003 0303 	and.w	r3, r3, #3
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d130      	bne.n	8002e5c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	005b      	lsls	r3, r3, #1
 8002e04:	2203      	movs	r2, #3
 8002e06:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0a:	43db      	mvns	r3, r3
 8002e0c:	69ba      	ldr	r2, [r7, #24]
 8002e0e:	4013      	ands	r3, r2
 8002e10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	68da      	ldr	r2, [r3, #12]
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1e:	69ba      	ldr	r2, [r7, #24]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	69ba      	ldr	r2, [r7, #24]
 8002e28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e30:	2201      	movs	r2, #1
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	fa02 f303 	lsl.w	r3, r2, r3
 8002e38:	43db      	mvns	r3, r3
 8002e3a:	69ba      	ldr	r2, [r7, #24]
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	091b      	lsrs	r3, r3, #4
 8002e46:	f003 0201 	and.w	r2, r3, #1
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	4313      	orrs	r3, r2
 8002e54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	69ba      	ldr	r2, [r7, #24]
 8002e5a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f003 0303 	and.w	r3, r3, #3
 8002e64:	2b03      	cmp	r3, #3
 8002e66:	d017      	beq.n	8002e98 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	005b      	lsls	r3, r3, #1
 8002e72:	2203      	movs	r2, #3
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	43db      	mvns	r3, r3
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	689a      	ldr	r2, [r3, #8]
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	005b      	lsls	r3, r3, #1
 8002e88:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	69ba      	ldr	r2, [r7, #24]
 8002e96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f003 0303 	and.w	r3, r3, #3
 8002ea0:	2b02      	cmp	r3, #2
 8002ea2:	d123      	bne.n	8002eec <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	08da      	lsrs	r2, r3, #3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	3208      	adds	r2, #8
 8002eac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002eb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	f003 0307 	and.w	r3, r3, #7
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	220f      	movs	r2, #15
 8002ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec0:	43db      	mvns	r3, r3
 8002ec2:	69ba      	ldr	r2, [r7, #24]
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	691a      	ldr	r2, [r3, #16]
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	f003 0307 	and.w	r3, r3, #7
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	08da      	lsrs	r2, r3, #3
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	3208      	adds	r2, #8
 8002ee6:	69b9      	ldr	r1, [r7, #24]
 8002ee8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	2203      	movs	r2, #3
 8002ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8002efc:	43db      	mvns	r3, r3
 8002efe:	69ba      	ldr	r2, [r7, #24]
 8002f00:	4013      	ands	r3, r2
 8002f02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f003 0203 	and.w	r2, r3, #3
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	005b      	lsls	r3, r3, #1
 8002f10:	fa02 f303 	lsl.w	r3, r2, r3
 8002f14:	69ba      	ldr	r2, [r7, #24]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	69ba      	ldr	r2, [r7, #24]
 8002f1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	f000 80be 	beq.w	80030aa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f2e:	4b66      	ldr	r3, [pc, #408]	@ (80030c8 <HAL_GPIO_Init+0x324>)
 8002f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f32:	4a65      	ldr	r2, [pc, #404]	@ (80030c8 <HAL_GPIO_Init+0x324>)
 8002f34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f38:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f3a:	4b63      	ldr	r3, [pc, #396]	@ (80030c8 <HAL_GPIO_Init+0x324>)
 8002f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f42:	60fb      	str	r3, [r7, #12]
 8002f44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002f46:	4a61      	ldr	r2, [pc, #388]	@ (80030cc <HAL_GPIO_Init+0x328>)
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	089b      	lsrs	r3, r3, #2
 8002f4c:	3302      	adds	r3, #2
 8002f4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f52:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	f003 0303 	and.w	r3, r3, #3
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	220f      	movs	r2, #15
 8002f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f62:	43db      	mvns	r3, r3
 8002f64:	69ba      	ldr	r2, [r7, #24]
 8002f66:	4013      	ands	r3, r2
 8002f68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a58      	ldr	r2, [pc, #352]	@ (80030d0 <HAL_GPIO_Init+0x32c>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d037      	beq.n	8002fe2 <HAL_GPIO_Init+0x23e>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a57      	ldr	r2, [pc, #348]	@ (80030d4 <HAL_GPIO_Init+0x330>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d031      	beq.n	8002fde <HAL_GPIO_Init+0x23a>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a56      	ldr	r2, [pc, #344]	@ (80030d8 <HAL_GPIO_Init+0x334>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d02b      	beq.n	8002fda <HAL_GPIO_Init+0x236>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a55      	ldr	r2, [pc, #340]	@ (80030dc <HAL_GPIO_Init+0x338>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d025      	beq.n	8002fd6 <HAL_GPIO_Init+0x232>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a54      	ldr	r2, [pc, #336]	@ (80030e0 <HAL_GPIO_Init+0x33c>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d01f      	beq.n	8002fd2 <HAL_GPIO_Init+0x22e>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a53      	ldr	r2, [pc, #332]	@ (80030e4 <HAL_GPIO_Init+0x340>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d019      	beq.n	8002fce <HAL_GPIO_Init+0x22a>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a52      	ldr	r2, [pc, #328]	@ (80030e8 <HAL_GPIO_Init+0x344>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d013      	beq.n	8002fca <HAL_GPIO_Init+0x226>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a51      	ldr	r2, [pc, #324]	@ (80030ec <HAL_GPIO_Init+0x348>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d00d      	beq.n	8002fc6 <HAL_GPIO_Init+0x222>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a50      	ldr	r2, [pc, #320]	@ (80030f0 <HAL_GPIO_Init+0x34c>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d007      	beq.n	8002fc2 <HAL_GPIO_Init+0x21e>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a4f      	ldr	r2, [pc, #316]	@ (80030f4 <HAL_GPIO_Init+0x350>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d101      	bne.n	8002fbe <HAL_GPIO_Init+0x21a>
 8002fba:	2309      	movs	r3, #9
 8002fbc:	e012      	b.n	8002fe4 <HAL_GPIO_Init+0x240>
 8002fbe:	230a      	movs	r3, #10
 8002fc0:	e010      	b.n	8002fe4 <HAL_GPIO_Init+0x240>
 8002fc2:	2308      	movs	r3, #8
 8002fc4:	e00e      	b.n	8002fe4 <HAL_GPIO_Init+0x240>
 8002fc6:	2307      	movs	r3, #7
 8002fc8:	e00c      	b.n	8002fe4 <HAL_GPIO_Init+0x240>
 8002fca:	2306      	movs	r3, #6
 8002fcc:	e00a      	b.n	8002fe4 <HAL_GPIO_Init+0x240>
 8002fce:	2305      	movs	r3, #5
 8002fd0:	e008      	b.n	8002fe4 <HAL_GPIO_Init+0x240>
 8002fd2:	2304      	movs	r3, #4
 8002fd4:	e006      	b.n	8002fe4 <HAL_GPIO_Init+0x240>
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e004      	b.n	8002fe4 <HAL_GPIO_Init+0x240>
 8002fda:	2302      	movs	r3, #2
 8002fdc:	e002      	b.n	8002fe4 <HAL_GPIO_Init+0x240>
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e000      	b.n	8002fe4 <HAL_GPIO_Init+0x240>
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	69fa      	ldr	r2, [r7, #28]
 8002fe6:	f002 0203 	and.w	r2, r2, #3
 8002fea:	0092      	lsls	r2, r2, #2
 8002fec:	4093      	lsls	r3, r2
 8002fee:	69ba      	ldr	r2, [r7, #24]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002ff4:	4935      	ldr	r1, [pc, #212]	@ (80030cc <HAL_GPIO_Init+0x328>)
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	089b      	lsrs	r3, r3, #2
 8002ffa:	3302      	adds	r3, #2
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003002:	4b3d      	ldr	r3, [pc, #244]	@ (80030f8 <HAL_GPIO_Init+0x354>)
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	43db      	mvns	r3, r3
 800300c:	69ba      	ldr	r2, [r7, #24]
 800300e:	4013      	ands	r3, r2
 8003010:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d003      	beq.n	8003026 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	4313      	orrs	r3, r2
 8003024:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003026:	4a34      	ldr	r2, [pc, #208]	@ (80030f8 <HAL_GPIO_Init+0x354>)
 8003028:	69bb      	ldr	r3, [r7, #24]
 800302a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800302c:	4b32      	ldr	r3, [pc, #200]	@ (80030f8 <HAL_GPIO_Init+0x354>)
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	43db      	mvns	r3, r3
 8003036:	69ba      	ldr	r2, [r7, #24]
 8003038:	4013      	ands	r3, r2
 800303a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003044:	2b00      	cmp	r3, #0
 8003046:	d003      	beq.n	8003050 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003048:	69ba      	ldr	r2, [r7, #24]
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	4313      	orrs	r3, r2
 800304e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003050:	4a29      	ldr	r2, [pc, #164]	@ (80030f8 <HAL_GPIO_Init+0x354>)
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003056:	4b28      	ldr	r3, [pc, #160]	@ (80030f8 <HAL_GPIO_Init+0x354>)
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	43db      	mvns	r3, r3
 8003060:	69ba      	ldr	r2, [r7, #24]
 8003062:	4013      	ands	r3, r2
 8003064:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d003      	beq.n	800307a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003072:	69ba      	ldr	r2, [r7, #24]
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	4313      	orrs	r3, r2
 8003078:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800307a:	4a1f      	ldr	r2, [pc, #124]	@ (80030f8 <HAL_GPIO_Init+0x354>)
 800307c:	69bb      	ldr	r3, [r7, #24]
 800307e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003080:	4b1d      	ldr	r3, [pc, #116]	@ (80030f8 <HAL_GPIO_Init+0x354>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	43db      	mvns	r3, r3
 800308a:	69ba      	ldr	r2, [r7, #24]
 800308c:	4013      	ands	r3, r2
 800308e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d003      	beq.n	80030a4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800309c:	69ba      	ldr	r2, [r7, #24]
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030a4:	4a14      	ldr	r2, [pc, #80]	@ (80030f8 <HAL_GPIO_Init+0x354>)
 80030a6:	69bb      	ldr	r3, [r7, #24]
 80030a8:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	3301      	adds	r3, #1
 80030ae:	61fb      	str	r3, [r7, #28]
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	2b0f      	cmp	r3, #15
 80030b4:	f67f ae86 	bls.w	8002dc4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80030b8:	bf00      	nop
 80030ba:	bf00      	nop
 80030bc:	3724      	adds	r7, #36	@ 0x24
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr
 80030c6:	bf00      	nop
 80030c8:	40023800 	.word	0x40023800
 80030cc:	40013800 	.word	0x40013800
 80030d0:	40020000 	.word	0x40020000
 80030d4:	40020400 	.word	0x40020400
 80030d8:	40020800 	.word	0x40020800
 80030dc:	40020c00 	.word	0x40020c00
 80030e0:	40021000 	.word	0x40021000
 80030e4:	40021400 	.word	0x40021400
 80030e8:	40021800 	.word	0x40021800
 80030ec:	40021c00 	.word	0x40021c00
 80030f0:	40022000 	.word	0x40022000
 80030f4:	40022400 	.word	0x40022400
 80030f8:	40013c00 	.word	0x40013c00

080030fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
 8003104:	460b      	mov	r3, r1
 8003106:	807b      	strh	r3, [r7, #2]
 8003108:	4613      	mov	r3, r2
 800310a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800310c:	787b      	ldrb	r3, [r7, #1]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d003      	beq.n	800311a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003112:	887a      	ldrh	r2, [r7, #2]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003118:	e003      	b.n	8003122 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800311a:	887b      	ldrh	r3, [r7, #2]
 800311c:	041a      	lsls	r2, r3, #16
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	619a      	str	r2, [r3, #24]
}
 8003122:	bf00      	nop
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr

0800312e <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800312e:	b480      	push	{r7}
 8003130:	b085      	sub	sp, #20
 8003132:	af00      	add	r7, sp, #0
 8003134:	6078      	str	r0, [r7, #4]
 8003136:	460b      	mov	r3, r1
 8003138:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	695b      	ldr	r3, [r3, #20]
 800313e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003140:	887a      	ldrh	r2, [r7, #2]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	4013      	ands	r3, r2
 8003146:	041a      	lsls	r2, r3, #16
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	43d9      	mvns	r1, r3
 800314c:	887b      	ldrh	r3, [r7, #2]
 800314e:	400b      	ands	r3, r1
 8003150:	431a      	orrs	r2, r3
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	619a      	str	r2, [r3, #24]
}
 8003156:	bf00      	nop
 8003158:	3714      	adds	r7, #20
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr

08003162 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003162:	b580      	push	{r7, lr}
 8003164:	b086      	sub	sp, #24
 8003166:	af02      	add	r7, sp, #8
 8003168:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d101      	bne.n	8003174 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e108      	b.n	8003386 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003180:	b2db      	uxtb	r3, r3
 8003182:	2b00      	cmp	r3, #0
 8003184:	d106      	bne.n	8003194 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f7fe ffbc 	bl	800210c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2203      	movs	r2, #3
 8003198:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80031a2:	d102      	bne.n	80031aa <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2200      	movs	r2, #0
 80031a8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4618      	mov	r0, r3
 80031b0:	f004 fba6 	bl	8007900 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6818      	ldr	r0, [r3, #0]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	7c1a      	ldrb	r2, [r3, #16]
 80031bc:	f88d 2000 	strb.w	r2, [sp]
 80031c0:	3304      	adds	r3, #4
 80031c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031c4:	f004 fb42 	bl	800784c <USB_CoreInit>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d005      	beq.n	80031da <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2202      	movs	r2, #2
 80031d2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e0d5      	b.n	8003386 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	2100      	movs	r1, #0
 80031e0:	4618      	mov	r0, r3
 80031e2:	f004 fb9e 	bl	8007922 <USB_SetCurrentMode>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d005      	beq.n	80031f8 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2202      	movs	r2, #2
 80031f0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e0c6      	b.n	8003386 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031f8:	2300      	movs	r3, #0
 80031fa:	73fb      	strb	r3, [r7, #15]
 80031fc:	e04a      	b.n	8003294 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80031fe:	7bfa      	ldrb	r2, [r7, #15]
 8003200:	6879      	ldr	r1, [r7, #4]
 8003202:	4613      	mov	r3, r2
 8003204:	00db      	lsls	r3, r3, #3
 8003206:	4413      	add	r3, r2
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	440b      	add	r3, r1
 800320c:	3315      	adds	r3, #21
 800320e:	2201      	movs	r2, #1
 8003210:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003212:	7bfa      	ldrb	r2, [r7, #15]
 8003214:	6879      	ldr	r1, [r7, #4]
 8003216:	4613      	mov	r3, r2
 8003218:	00db      	lsls	r3, r3, #3
 800321a:	4413      	add	r3, r2
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	440b      	add	r3, r1
 8003220:	3314      	adds	r3, #20
 8003222:	7bfa      	ldrb	r2, [r7, #15]
 8003224:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003226:	7bfa      	ldrb	r2, [r7, #15]
 8003228:	7bfb      	ldrb	r3, [r7, #15]
 800322a:	b298      	uxth	r0, r3
 800322c:	6879      	ldr	r1, [r7, #4]
 800322e:	4613      	mov	r3, r2
 8003230:	00db      	lsls	r3, r3, #3
 8003232:	4413      	add	r3, r2
 8003234:	009b      	lsls	r3, r3, #2
 8003236:	440b      	add	r3, r1
 8003238:	332e      	adds	r3, #46	@ 0x2e
 800323a:	4602      	mov	r2, r0
 800323c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800323e:	7bfa      	ldrb	r2, [r7, #15]
 8003240:	6879      	ldr	r1, [r7, #4]
 8003242:	4613      	mov	r3, r2
 8003244:	00db      	lsls	r3, r3, #3
 8003246:	4413      	add	r3, r2
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	440b      	add	r3, r1
 800324c:	3318      	adds	r3, #24
 800324e:	2200      	movs	r2, #0
 8003250:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003252:	7bfa      	ldrb	r2, [r7, #15]
 8003254:	6879      	ldr	r1, [r7, #4]
 8003256:	4613      	mov	r3, r2
 8003258:	00db      	lsls	r3, r3, #3
 800325a:	4413      	add	r3, r2
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	440b      	add	r3, r1
 8003260:	331c      	adds	r3, #28
 8003262:	2200      	movs	r2, #0
 8003264:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003266:	7bfa      	ldrb	r2, [r7, #15]
 8003268:	6879      	ldr	r1, [r7, #4]
 800326a:	4613      	mov	r3, r2
 800326c:	00db      	lsls	r3, r3, #3
 800326e:	4413      	add	r3, r2
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	440b      	add	r3, r1
 8003274:	3320      	adds	r3, #32
 8003276:	2200      	movs	r2, #0
 8003278:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800327a:	7bfa      	ldrb	r2, [r7, #15]
 800327c:	6879      	ldr	r1, [r7, #4]
 800327e:	4613      	mov	r3, r2
 8003280:	00db      	lsls	r3, r3, #3
 8003282:	4413      	add	r3, r2
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	440b      	add	r3, r1
 8003288:	3324      	adds	r3, #36	@ 0x24
 800328a:	2200      	movs	r2, #0
 800328c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800328e:	7bfb      	ldrb	r3, [r7, #15]
 8003290:	3301      	adds	r3, #1
 8003292:	73fb      	strb	r3, [r7, #15]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	791b      	ldrb	r3, [r3, #4]
 8003298:	7bfa      	ldrb	r2, [r7, #15]
 800329a:	429a      	cmp	r2, r3
 800329c:	d3af      	bcc.n	80031fe <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800329e:	2300      	movs	r3, #0
 80032a0:	73fb      	strb	r3, [r7, #15]
 80032a2:	e044      	b.n	800332e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80032a4:	7bfa      	ldrb	r2, [r7, #15]
 80032a6:	6879      	ldr	r1, [r7, #4]
 80032a8:	4613      	mov	r3, r2
 80032aa:	00db      	lsls	r3, r3, #3
 80032ac:	4413      	add	r3, r2
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	440b      	add	r3, r1
 80032b2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80032b6:	2200      	movs	r2, #0
 80032b8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80032ba:	7bfa      	ldrb	r2, [r7, #15]
 80032bc:	6879      	ldr	r1, [r7, #4]
 80032be:	4613      	mov	r3, r2
 80032c0:	00db      	lsls	r3, r3, #3
 80032c2:	4413      	add	r3, r2
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	440b      	add	r3, r1
 80032c8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80032cc:	7bfa      	ldrb	r2, [r7, #15]
 80032ce:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80032d0:	7bfa      	ldrb	r2, [r7, #15]
 80032d2:	6879      	ldr	r1, [r7, #4]
 80032d4:	4613      	mov	r3, r2
 80032d6:	00db      	lsls	r3, r3, #3
 80032d8:	4413      	add	r3, r2
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	440b      	add	r3, r1
 80032de:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80032e2:	2200      	movs	r2, #0
 80032e4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80032e6:	7bfa      	ldrb	r2, [r7, #15]
 80032e8:	6879      	ldr	r1, [r7, #4]
 80032ea:	4613      	mov	r3, r2
 80032ec:	00db      	lsls	r3, r3, #3
 80032ee:	4413      	add	r3, r2
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	440b      	add	r3, r1
 80032f4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80032f8:	2200      	movs	r2, #0
 80032fa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80032fc:	7bfa      	ldrb	r2, [r7, #15]
 80032fe:	6879      	ldr	r1, [r7, #4]
 8003300:	4613      	mov	r3, r2
 8003302:	00db      	lsls	r3, r3, #3
 8003304:	4413      	add	r3, r2
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	440b      	add	r3, r1
 800330a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800330e:	2200      	movs	r2, #0
 8003310:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003312:	7bfa      	ldrb	r2, [r7, #15]
 8003314:	6879      	ldr	r1, [r7, #4]
 8003316:	4613      	mov	r3, r2
 8003318:	00db      	lsls	r3, r3, #3
 800331a:	4413      	add	r3, r2
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	440b      	add	r3, r1
 8003320:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003324:	2200      	movs	r2, #0
 8003326:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003328:	7bfb      	ldrb	r3, [r7, #15]
 800332a:	3301      	adds	r3, #1
 800332c:	73fb      	strb	r3, [r7, #15]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	791b      	ldrb	r3, [r3, #4]
 8003332:	7bfa      	ldrb	r2, [r7, #15]
 8003334:	429a      	cmp	r2, r3
 8003336:	d3b5      	bcc.n	80032a4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6818      	ldr	r0, [r3, #0]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	7c1a      	ldrb	r2, [r3, #16]
 8003340:	f88d 2000 	strb.w	r2, [sp]
 8003344:	3304      	adds	r3, #4
 8003346:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003348:	f004 fb38 	bl	80079bc <USB_DevInit>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d005      	beq.n	800335e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2202      	movs	r2, #2
 8003356:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e013      	b.n	8003386 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	7b1b      	ldrb	r3, [r3, #12]
 8003370:	2b01      	cmp	r3, #1
 8003372:	d102      	bne.n	800337a <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	f000 f80b 	bl	8003390 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4618      	mov	r0, r3
 8003380:	f004 fcf3 	bl	8007d6a <USB_DevDisconnect>

  return HAL_OK;
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3710      	adds	r7, #16
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
	...

08003390 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003390:	b480      	push	{r7}
 8003392:	b085      	sub	sp, #20
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2201      	movs	r2, #1
 80033a2:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	699b      	ldr	r3, [r3, #24]
 80033b2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80033be:	4b05      	ldr	r3, [pc, #20]	@ (80033d4 <HAL_PCDEx_ActivateLPM+0x44>)
 80033c0:	4313      	orrs	r3, r2
 80033c2:	68fa      	ldr	r2, [r7, #12]
 80033c4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3714      	adds	r7, #20
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr
 80033d4:	10000003 	.word	0x10000003

080033d8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80033d8:	b480      	push	{r7}
 80033da:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033dc:	4b05      	ldr	r3, [pc, #20]	@ (80033f4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a04      	ldr	r2, [pc, #16]	@ (80033f4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80033e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033e6:	6013      	str	r3, [r2, #0]
}
 80033e8:	bf00      	nop
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr
 80033f2:	bf00      	nop
 80033f4:	40007000 	.word	0x40007000

080033f8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80033fe:	2300      	movs	r3, #0
 8003400:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003402:	4b23      	ldr	r3, [pc, #140]	@ (8003490 <HAL_PWREx_EnableOverDrive+0x98>)
 8003404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003406:	4a22      	ldr	r2, [pc, #136]	@ (8003490 <HAL_PWREx_EnableOverDrive+0x98>)
 8003408:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800340c:	6413      	str	r3, [r2, #64]	@ 0x40
 800340e:	4b20      	ldr	r3, [pc, #128]	@ (8003490 <HAL_PWREx_EnableOverDrive+0x98>)
 8003410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003412:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003416:	603b      	str	r3, [r7, #0]
 8003418:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800341a:	4b1e      	ldr	r3, [pc, #120]	@ (8003494 <HAL_PWREx_EnableOverDrive+0x9c>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a1d      	ldr	r2, [pc, #116]	@ (8003494 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003420:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003424:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003426:	f7fe ff65 	bl	80022f4 <HAL_GetTick>
 800342a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800342c:	e009      	b.n	8003442 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800342e:	f7fe ff61 	bl	80022f4 <HAL_GetTick>
 8003432:	4602      	mov	r2, r0
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800343c:	d901      	bls.n	8003442 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	e022      	b.n	8003488 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003442:	4b14      	ldr	r3, [pc, #80]	@ (8003494 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800344a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800344e:	d1ee      	bne.n	800342e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003450:	4b10      	ldr	r3, [pc, #64]	@ (8003494 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a0f      	ldr	r2, [pc, #60]	@ (8003494 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003456:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800345a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800345c:	f7fe ff4a 	bl	80022f4 <HAL_GetTick>
 8003460:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003462:	e009      	b.n	8003478 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003464:	f7fe ff46 	bl	80022f4 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003472:	d901      	bls.n	8003478 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e007      	b.n	8003488 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003478:	4b06      	ldr	r3, [pc, #24]	@ (8003494 <HAL_PWREx_EnableOverDrive+0x9c>)
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003480:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003484:	d1ee      	bne.n	8003464 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003486:	2300      	movs	r3, #0
}
 8003488:	4618      	mov	r0, r3
 800348a:	3708      	adds	r7, #8
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}
 8003490:	40023800 	.word	0x40023800
 8003494:	40007000 	.word	0x40007000

08003498 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b086      	sub	sp, #24
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80034a0:	2300      	movs	r3, #0
 80034a2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d101      	bne.n	80034ae <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e29b      	b.n	80039e6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0301 	and.w	r3, r3, #1
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	f000 8087 	beq.w	80035ca <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80034bc:	4b96      	ldr	r3, [pc, #600]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	f003 030c 	and.w	r3, r3, #12
 80034c4:	2b04      	cmp	r3, #4
 80034c6:	d00c      	beq.n	80034e2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034c8:	4b93      	ldr	r3, [pc, #588]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	f003 030c 	and.w	r3, r3, #12
 80034d0:	2b08      	cmp	r3, #8
 80034d2:	d112      	bne.n	80034fa <HAL_RCC_OscConfig+0x62>
 80034d4:	4b90      	ldr	r3, [pc, #576]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034e0:	d10b      	bne.n	80034fa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034e2:	4b8d      	ldr	r3, [pc, #564]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d06c      	beq.n	80035c8 <HAL_RCC_OscConfig+0x130>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d168      	bne.n	80035c8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e275      	b.n	80039e6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003502:	d106      	bne.n	8003512 <HAL_RCC_OscConfig+0x7a>
 8003504:	4b84      	ldr	r3, [pc, #528]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a83      	ldr	r2, [pc, #524]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 800350a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800350e:	6013      	str	r3, [r2, #0]
 8003510:	e02e      	b.n	8003570 <HAL_RCC_OscConfig+0xd8>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d10c      	bne.n	8003534 <HAL_RCC_OscConfig+0x9c>
 800351a:	4b7f      	ldr	r3, [pc, #508]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a7e      	ldr	r2, [pc, #504]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 8003520:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003524:	6013      	str	r3, [r2, #0]
 8003526:	4b7c      	ldr	r3, [pc, #496]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a7b      	ldr	r2, [pc, #492]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 800352c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003530:	6013      	str	r3, [r2, #0]
 8003532:	e01d      	b.n	8003570 <HAL_RCC_OscConfig+0xd8>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800353c:	d10c      	bne.n	8003558 <HAL_RCC_OscConfig+0xc0>
 800353e:	4b76      	ldr	r3, [pc, #472]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a75      	ldr	r2, [pc, #468]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 8003544:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003548:	6013      	str	r3, [r2, #0]
 800354a:	4b73      	ldr	r3, [pc, #460]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a72      	ldr	r2, [pc, #456]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 8003550:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003554:	6013      	str	r3, [r2, #0]
 8003556:	e00b      	b.n	8003570 <HAL_RCC_OscConfig+0xd8>
 8003558:	4b6f      	ldr	r3, [pc, #444]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a6e      	ldr	r2, [pc, #440]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 800355e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003562:	6013      	str	r3, [r2, #0]
 8003564:	4b6c      	ldr	r3, [pc, #432]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a6b      	ldr	r2, [pc, #428]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 800356a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800356e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d013      	beq.n	80035a0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003578:	f7fe febc 	bl	80022f4 <HAL_GetTick>
 800357c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800357e:	e008      	b.n	8003592 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003580:	f7fe feb8 	bl	80022f4 <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	2b64      	cmp	r3, #100	@ 0x64
 800358c:	d901      	bls.n	8003592 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e229      	b.n	80039e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003592:	4b61      	ldr	r3, [pc, #388]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d0f0      	beq.n	8003580 <HAL_RCC_OscConfig+0xe8>
 800359e:	e014      	b.n	80035ca <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035a0:	f7fe fea8 	bl	80022f4 <HAL_GetTick>
 80035a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035a6:	e008      	b.n	80035ba <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035a8:	f7fe fea4 	bl	80022f4 <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	2b64      	cmp	r3, #100	@ 0x64
 80035b4:	d901      	bls.n	80035ba <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e215      	b.n	80039e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035ba:	4b57      	ldr	r3, [pc, #348]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d1f0      	bne.n	80035a8 <HAL_RCC_OscConfig+0x110>
 80035c6:	e000      	b.n	80035ca <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d069      	beq.n	80036aa <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80035d6:	4b50      	ldr	r3, [pc, #320]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	f003 030c 	and.w	r3, r3, #12
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d00b      	beq.n	80035fa <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035e2:	4b4d      	ldr	r3, [pc, #308]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f003 030c 	and.w	r3, r3, #12
 80035ea:	2b08      	cmp	r3, #8
 80035ec:	d11c      	bne.n	8003628 <HAL_RCC_OscConfig+0x190>
 80035ee:	4b4a      	ldr	r3, [pc, #296]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d116      	bne.n	8003628 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035fa:	4b47      	ldr	r3, [pc, #284]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d005      	beq.n	8003612 <HAL_RCC_OscConfig+0x17a>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	2b01      	cmp	r3, #1
 800360c:	d001      	beq.n	8003612 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e1e9      	b.n	80039e6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003612:	4b41      	ldr	r3, [pc, #260]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	691b      	ldr	r3, [r3, #16]
 800361e:	00db      	lsls	r3, r3, #3
 8003620:	493d      	ldr	r1, [pc, #244]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 8003622:	4313      	orrs	r3, r2
 8003624:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003626:	e040      	b.n	80036aa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d023      	beq.n	8003678 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003630:	4b39      	ldr	r3, [pc, #228]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a38      	ldr	r2, [pc, #224]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 8003636:	f043 0301 	orr.w	r3, r3, #1
 800363a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800363c:	f7fe fe5a 	bl	80022f4 <HAL_GetTick>
 8003640:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003644:	f7fe fe56 	bl	80022f4 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e1c7      	b.n	80039e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003656:	4b30      	ldr	r3, [pc, #192]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0302 	and.w	r3, r3, #2
 800365e:	2b00      	cmp	r3, #0
 8003660:	d0f0      	beq.n	8003644 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003662:	4b2d      	ldr	r3, [pc, #180]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	691b      	ldr	r3, [r3, #16]
 800366e:	00db      	lsls	r3, r3, #3
 8003670:	4929      	ldr	r1, [pc, #164]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 8003672:	4313      	orrs	r3, r2
 8003674:	600b      	str	r3, [r1, #0]
 8003676:	e018      	b.n	80036aa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003678:	4b27      	ldr	r3, [pc, #156]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a26      	ldr	r2, [pc, #152]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 800367e:	f023 0301 	bic.w	r3, r3, #1
 8003682:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003684:	f7fe fe36 	bl	80022f4 <HAL_GetTick>
 8003688:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800368a:	e008      	b.n	800369e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800368c:	f7fe fe32 	bl	80022f4 <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b02      	cmp	r3, #2
 8003698:	d901      	bls.n	800369e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e1a3      	b.n	80039e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800369e:	4b1e      	ldr	r3, [pc, #120]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d1f0      	bne.n	800368c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0308 	and.w	r3, r3, #8
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d038      	beq.n	8003728 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	695b      	ldr	r3, [r3, #20]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d019      	beq.n	80036f2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036be:	4b16      	ldr	r3, [pc, #88]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 80036c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036c2:	4a15      	ldr	r2, [pc, #84]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 80036c4:	f043 0301 	orr.w	r3, r3, #1
 80036c8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036ca:	f7fe fe13 	bl	80022f4 <HAL_GetTick>
 80036ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036d0:	e008      	b.n	80036e4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036d2:	f7fe fe0f 	bl	80022f4 <HAL_GetTick>
 80036d6:	4602      	mov	r2, r0
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	2b02      	cmp	r3, #2
 80036de:	d901      	bls.n	80036e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80036e0:	2303      	movs	r3, #3
 80036e2:	e180      	b.n	80039e6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036e4:	4b0c      	ldr	r3, [pc, #48]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 80036e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036e8:	f003 0302 	and.w	r3, r3, #2
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d0f0      	beq.n	80036d2 <HAL_RCC_OscConfig+0x23a>
 80036f0:	e01a      	b.n	8003728 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036f2:	4b09      	ldr	r3, [pc, #36]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 80036f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036f6:	4a08      	ldr	r2, [pc, #32]	@ (8003718 <HAL_RCC_OscConfig+0x280>)
 80036f8:	f023 0301 	bic.w	r3, r3, #1
 80036fc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036fe:	f7fe fdf9 	bl	80022f4 <HAL_GetTick>
 8003702:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003704:	e00a      	b.n	800371c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003706:	f7fe fdf5 	bl	80022f4 <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	2b02      	cmp	r3, #2
 8003712:	d903      	bls.n	800371c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003714:	2303      	movs	r3, #3
 8003716:	e166      	b.n	80039e6 <HAL_RCC_OscConfig+0x54e>
 8003718:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800371c:	4b92      	ldr	r3, [pc, #584]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 800371e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003720:	f003 0302 	and.w	r3, r3, #2
 8003724:	2b00      	cmp	r3, #0
 8003726:	d1ee      	bne.n	8003706 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0304 	and.w	r3, r3, #4
 8003730:	2b00      	cmp	r3, #0
 8003732:	f000 80a4 	beq.w	800387e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003736:	4b8c      	ldr	r3, [pc, #560]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 8003738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800373a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800373e:	2b00      	cmp	r3, #0
 8003740:	d10d      	bne.n	800375e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003742:	4b89      	ldr	r3, [pc, #548]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 8003744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003746:	4a88      	ldr	r2, [pc, #544]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 8003748:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800374c:	6413      	str	r3, [r2, #64]	@ 0x40
 800374e:	4b86      	ldr	r3, [pc, #536]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 8003750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003752:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003756:	60bb      	str	r3, [r7, #8]
 8003758:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800375a:	2301      	movs	r3, #1
 800375c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800375e:	4b83      	ldr	r3, [pc, #524]	@ (800396c <HAL_RCC_OscConfig+0x4d4>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003766:	2b00      	cmp	r3, #0
 8003768:	d118      	bne.n	800379c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800376a:	4b80      	ldr	r3, [pc, #512]	@ (800396c <HAL_RCC_OscConfig+0x4d4>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a7f      	ldr	r2, [pc, #508]	@ (800396c <HAL_RCC_OscConfig+0x4d4>)
 8003770:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003774:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003776:	f7fe fdbd 	bl	80022f4 <HAL_GetTick>
 800377a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800377c:	e008      	b.n	8003790 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800377e:	f7fe fdb9 	bl	80022f4 <HAL_GetTick>
 8003782:	4602      	mov	r2, r0
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	1ad3      	subs	r3, r2, r3
 8003788:	2b64      	cmp	r3, #100	@ 0x64
 800378a:	d901      	bls.n	8003790 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800378c:	2303      	movs	r3, #3
 800378e:	e12a      	b.n	80039e6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003790:	4b76      	ldr	r3, [pc, #472]	@ (800396c <HAL_RCC_OscConfig+0x4d4>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003798:	2b00      	cmp	r3, #0
 800379a:	d0f0      	beq.n	800377e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d106      	bne.n	80037b2 <HAL_RCC_OscConfig+0x31a>
 80037a4:	4b70      	ldr	r3, [pc, #448]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 80037a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037a8:	4a6f      	ldr	r2, [pc, #444]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 80037aa:	f043 0301 	orr.w	r3, r3, #1
 80037ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80037b0:	e02d      	b.n	800380e <HAL_RCC_OscConfig+0x376>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d10c      	bne.n	80037d4 <HAL_RCC_OscConfig+0x33c>
 80037ba:	4b6b      	ldr	r3, [pc, #428]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 80037bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037be:	4a6a      	ldr	r2, [pc, #424]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 80037c0:	f023 0301 	bic.w	r3, r3, #1
 80037c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80037c6:	4b68      	ldr	r3, [pc, #416]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 80037c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ca:	4a67      	ldr	r2, [pc, #412]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 80037cc:	f023 0304 	bic.w	r3, r3, #4
 80037d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80037d2:	e01c      	b.n	800380e <HAL_RCC_OscConfig+0x376>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	2b05      	cmp	r3, #5
 80037da:	d10c      	bne.n	80037f6 <HAL_RCC_OscConfig+0x35e>
 80037dc:	4b62      	ldr	r3, [pc, #392]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 80037de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037e0:	4a61      	ldr	r2, [pc, #388]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 80037e2:	f043 0304 	orr.w	r3, r3, #4
 80037e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80037e8:	4b5f      	ldr	r3, [pc, #380]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 80037ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ec:	4a5e      	ldr	r2, [pc, #376]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 80037ee:	f043 0301 	orr.w	r3, r3, #1
 80037f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80037f4:	e00b      	b.n	800380e <HAL_RCC_OscConfig+0x376>
 80037f6:	4b5c      	ldr	r3, [pc, #368]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 80037f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037fa:	4a5b      	ldr	r2, [pc, #364]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 80037fc:	f023 0301 	bic.w	r3, r3, #1
 8003800:	6713      	str	r3, [r2, #112]	@ 0x70
 8003802:	4b59      	ldr	r3, [pc, #356]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 8003804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003806:	4a58      	ldr	r2, [pc, #352]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 8003808:	f023 0304 	bic.w	r3, r3, #4
 800380c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d015      	beq.n	8003842 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003816:	f7fe fd6d 	bl	80022f4 <HAL_GetTick>
 800381a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800381c:	e00a      	b.n	8003834 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800381e:	f7fe fd69 	bl	80022f4 <HAL_GetTick>
 8003822:	4602      	mov	r2, r0
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	1ad3      	subs	r3, r2, r3
 8003828:	f241 3288 	movw	r2, #5000	@ 0x1388
 800382c:	4293      	cmp	r3, r2
 800382e:	d901      	bls.n	8003834 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003830:	2303      	movs	r3, #3
 8003832:	e0d8      	b.n	80039e6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003834:	4b4c      	ldr	r3, [pc, #304]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 8003836:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003838:	f003 0302 	and.w	r3, r3, #2
 800383c:	2b00      	cmp	r3, #0
 800383e:	d0ee      	beq.n	800381e <HAL_RCC_OscConfig+0x386>
 8003840:	e014      	b.n	800386c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003842:	f7fe fd57 	bl	80022f4 <HAL_GetTick>
 8003846:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003848:	e00a      	b.n	8003860 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800384a:	f7fe fd53 	bl	80022f4 <HAL_GetTick>
 800384e:	4602      	mov	r2, r0
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003858:	4293      	cmp	r3, r2
 800385a:	d901      	bls.n	8003860 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	e0c2      	b.n	80039e6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003860:	4b41      	ldr	r3, [pc, #260]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 8003862:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003864:	f003 0302 	and.w	r3, r3, #2
 8003868:	2b00      	cmp	r3, #0
 800386a:	d1ee      	bne.n	800384a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800386c:	7dfb      	ldrb	r3, [r7, #23]
 800386e:	2b01      	cmp	r3, #1
 8003870:	d105      	bne.n	800387e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003872:	4b3d      	ldr	r3, [pc, #244]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 8003874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003876:	4a3c      	ldr	r2, [pc, #240]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 8003878:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800387c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	699b      	ldr	r3, [r3, #24]
 8003882:	2b00      	cmp	r3, #0
 8003884:	f000 80ae 	beq.w	80039e4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003888:	4b37      	ldr	r3, [pc, #220]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	f003 030c 	and.w	r3, r3, #12
 8003890:	2b08      	cmp	r3, #8
 8003892:	d06d      	beq.n	8003970 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	699b      	ldr	r3, [r3, #24]
 8003898:	2b02      	cmp	r3, #2
 800389a:	d14b      	bne.n	8003934 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800389c:	4b32      	ldr	r3, [pc, #200]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a31      	ldr	r2, [pc, #196]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 80038a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a8:	f7fe fd24 	bl	80022f4 <HAL_GetTick>
 80038ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038ae:	e008      	b.n	80038c2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038b0:	f7fe fd20 	bl	80022f4 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	2b02      	cmp	r3, #2
 80038bc:	d901      	bls.n	80038c2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e091      	b.n	80039e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038c2:	4b29      	ldr	r3, [pc, #164]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d1f0      	bne.n	80038b0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	69da      	ldr	r2, [r3, #28]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a1b      	ldr	r3, [r3, #32]
 80038d6:	431a      	orrs	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038dc:	019b      	lsls	r3, r3, #6
 80038de:	431a      	orrs	r2, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038e4:	085b      	lsrs	r3, r3, #1
 80038e6:	3b01      	subs	r3, #1
 80038e8:	041b      	lsls	r3, r3, #16
 80038ea:	431a      	orrs	r2, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f0:	061b      	lsls	r3, r3, #24
 80038f2:	431a      	orrs	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038f8:	071b      	lsls	r3, r3, #28
 80038fa:	491b      	ldr	r1, [pc, #108]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 80038fc:	4313      	orrs	r3, r2
 80038fe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003900:	4b19      	ldr	r3, [pc, #100]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a18      	ldr	r2, [pc, #96]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 8003906:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800390a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800390c:	f7fe fcf2 	bl	80022f4 <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003912:	e008      	b.n	8003926 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003914:	f7fe fcee 	bl	80022f4 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b02      	cmp	r3, #2
 8003920:	d901      	bls.n	8003926 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e05f      	b.n	80039e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003926:	4b10      	ldr	r3, [pc, #64]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d0f0      	beq.n	8003914 <HAL_RCC_OscConfig+0x47c>
 8003932:	e057      	b.n	80039e4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003934:	4b0c      	ldr	r3, [pc, #48]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a0b      	ldr	r2, [pc, #44]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 800393a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800393e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003940:	f7fe fcd8 	bl	80022f4 <HAL_GetTick>
 8003944:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003946:	e008      	b.n	800395a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003948:	f7fe fcd4 	bl	80022f4 <HAL_GetTick>
 800394c:	4602      	mov	r2, r0
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	2b02      	cmp	r3, #2
 8003954:	d901      	bls.n	800395a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	e045      	b.n	80039e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800395a:	4b03      	ldr	r3, [pc, #12]	@ (8003968 <HAL_RCC_OscConfig+0x4d0>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d1f0      	bne.n	8003948 <HAL_RCC_OscConfig+0x4b0>
 8003966:	e03d      	b.n	80039e4 <HAL_RCC_OscConfig+0x54c>
 8003968:	40023800 	.word	0x40023800
 800396c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003970:	4b1f      	ldr	r3, [pc, #124]	@ (80039f0 <HAL_RCC_OscConfig+0x558>)
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	2b01      	cmp	r3, #1
 800397c:	d030      	beq.n	80039e0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003988:	429a      	cmp	r2, r3
 800398a:	d129      	bne.n	80039e0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003996:	429a      	cmp	r2, r3
 8003998:	d122      	bne.n	80039e0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800399a:	68fa      	ldr	r2, [r7, #12]
 800399c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80039a0:	4013      	ands	r3, r2
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80039a6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d119      	bne.n	80039e0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b6:	085b      	lsrs	r3, r3, #1
 80039b8:	3b01      	subs	r3, #1
 80039ba:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039bc:	429a      	cmp	r2, r3
 80039be:	d10f      	bne.n	80039e0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ca:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d107      	bne.n	80039e0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039da:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039dc:	429a      	cmp	r2, r3
 80039de:	d001      	beq.n	80039e4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e000      	b.n	80039e6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3718      	adds	r7, #24
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	40023800 	.word	0x40023800

080039f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80039fe:	2300      	movs	r3, #0
 8003a00:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d101      	bne.n	8003a0c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e0d0      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a0c:	4b6a      	ldr	r3, [pc, #424]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 030f 	and.w	r3, r3, #15
 8003a14:	683a      	ldr	r2, [r7, #0]
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d910      	bls.n	8003a3c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a1a:	4b67      	ldr	r3, [pc, #412]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f023 020f 	bic.w	r2, r3, #15
 8003a22:	4965      	ldr	r1, [pc, #404]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a2a:	4b63      	ldr	r3, [pc, #396]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 030f 	and.w	r3, r3, #15
 8003a32:	683a      	ldr	r2, [r7, #0]
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d001      	beq.n	8003a3c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e0b8      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0302 	and.w	r3, r3, #2
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d020      	beq.n	8003a8a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0304 	and.w	r3, r3, #4
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d005      	beq.n	8003a60 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a54:	4b59      	ldr	r3, [pc, #356]	@ (8003bbc <HAL_RCC_ClockConfig+0x1c8>)
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	4a58      	ldr	r2, [pc, #352]	@ (8003bbc <HAL_RCC_ClockConfig+0x1c8>)
 8003a5a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003a5e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0308 	and.w	r3, r3, #8
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d005      	beq.n	8003a78 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a6c:	4b53      	ldr	r3, [pc, #332]	@ (8003bbc <HAL_RCC_ClockConfig+0x1c8>)
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	4a52      	ldr	r2, [pc, #328]	@ (8003bbc <HAL_RCC_ClockConfig+0x1c8>)
 8003a72:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a76:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a78:	4b50      	ldr	r3, [pc, #320]	@ (8003bbc <HAL_RCC_ClockConfig+0x1c8>)
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	494d      	ldr	r1, [pc, #308]	@ (8003bbc <HAL_RCC_ClockConfig+0x1c8>)
 8003a86:	4313      	orrs	r3, r2
 8003a88:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0301 	and.w	r3, r3, #1
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d040      	beq.n	8003b18 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d107      	bne.n	8003aae <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a9e:	4b47      	ldr	r3, [pc, #284]	@ (8003bbc <HAL_RCC_ClockConfig+0x1c8>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d115      	bne.n	8003ad6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e07f      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d107      	bne.n	8003ac6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ab6:	4b41      	ldr	r3, [pc, #260]	@ (8003bbc <HAL_RCC_ClockConfig+0x1c8>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d109      	bne.n	8003ad6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e073      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ac6:	4b3d      	ldr	r3, [pc, #244]	@ (8003bbc <HAL_RCC_ClockConfig+0x1c8>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d101      	bne.n	8003ad6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e06b      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ad6:	4b39      	ldr	r3, [pc, #228]	@ (8003bbc <HAL_RCC_ClockConfig+0x1c8>)
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	f023 0203 	bic.w	r2, r3, #3
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	4936      	ldr	r1, [pc, #216]	@ (8003bbc <HAL_RCC_ClockConfig+0x1c8>)
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ae8:	f7fe fc04 	bl	80022f4 <HAL_GetTick>
 8003aec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aee:	e00a      	b.n	8003b06 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003af0:	f7fe fc00 	bl	80022f4 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d901      	bls.n	8003b06 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e053      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b06:	4b2d      	ldr	r3, [pc, #180]	@ (8003bbc <HAL_RCC_ClockConfig+0x1c8>)
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	f003 020c 	and.w	r2, r3, #12
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d1eb      	bne.n	8003af0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b18:	4b27      	ldr	r3, [pc, #156]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 030f 	and.w	r3, r3, #15
 8003b20:	683a      	ldr	r2, [r7, #0]
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d210      	bcs.n	8003b48 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b26:	4b24      	ldr	r3, [pc, #144]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f023 020f 	bic.w	r2, r3, #15
 8003b2e:	4922      	ldr	r1, [pc, #136]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b36:	4b20      	ldr	r3, [pc, #128]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 030f 	and.w	r3, r3, #15
 8003b3e:	683a      	ldr	r2, [r7, #0]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d001      	beq.n	8003b48 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e032      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0304 	and.w	r3, r3, #4
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d008      	beq.n	8003b66 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b54:	4b19      	ldr	r3, [pc, #100]	@ (8003bbc <HAL_RCC_ClockConfig+0x1c8>)
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	4916      	ldr	r1, [pc, #88]	@ (8003bbc <HAL_RCC_ClockConfig+0x1c8>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0308 	and.w	r3, r3, #8
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d009      	beq.n	8003b86 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b72:	4b12      	ldr	r3, [pc, #72]	@ (8003bbc <HAL_RCC_ClockConfig+0x1c8>)
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	00db      	lsls	r3, r3, #3
 8003b80:	490e      	ldr	r1, [pc, #56]	@ (8003bbc <HAL_RCC_ClockConfig+0x1c8>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b86:	f000 f821 	bl	8003bcc <HAL_RCC_GetSysClockFreq>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	4b0b      	ldr	r3, [pc, #44]	@ (8003bbc <HAL_RCC_ClockConfig+0x1c8>)
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	091b      	lsrs	r3, r3, #4
 8003b92:	f003 030f 	and.w	r3, r3, #15
 8003b96:	490a      	ldr	r1, [pc, #40]	@ (8003bc0 <HAL_RCC_ClockConfig+0x1cc>)
 8003b98:	5ccb      	ldrb	r3, [r1, r3]
 8003b9a:	fa22 f303 	lsr.w	r3, r2, r3
 8003b9e:	4a09      	ldr	r2, [pc, #36]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1d0>)
 8003ba0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003ba2:	4b09      	ldr	r3, [pc, #36]	@ (8003bc8 <HAL_RCC_ClockConfig+0x1d4>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7fe fb60 	bl	800226c <HAL_InitTick>

  return HAL_OK;
 8003bac:	2300      	movs	r3, #0
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3710      	adds	r7, #16
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	40023c00 	.word	0x40023c00
 8003bbc:	40023800 	.word	0x40023800
 8003bc0:	0800b788 	.word	0x0800b788
 8003bc4:	20000000 	.word	0x20000000
 8003bc8:	20000004 	.word	0x20000004

08003bcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bd0:	b094      	sub	sp, #80	@ 0x50
 8003bd2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	647b      	str	r3, [r7, #68]	@ 0x44
 8003bd8:	2300      	movs	r3, #0
 8003bda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003bdc:	2300      	movs	r3, #0
 8003bde:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003be0:	2300      	movs	r3, #0
 8003be2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003be4:	4b79      	ldr	r3, [pc, #484]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	f003 030c 	and.w	r3, r3, #12
 8003bec:	2b08      	cmp	r3, #8
 8003bee:	d00d      	beq.n	8003c0c <HAL_RCC_GetSysClockFreq+0x40>
 8003bf0:	2b08      	cmp	r3, #8
 8003bf2:	f200 80e1 	bhi.w	8003db8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d002      	beq.n	8003c00 <HAL_RCC_GetSysClockFreq+0x34>
 8003bfa:	2b04      	cmp	r3, #4
 8003bfc:	d003      	beq.n	8003c06 <HAL_RCC_GetSysClockFreq+0x3a>
 8003bfe:	e0db      	b.n	8003db8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c00:	4b73      	ldr	r3, [pc, #460]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003c02:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003c04:	e0db      	b.n	8003dbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c06:	4b73      	ldr	r3, [pc, #460]	@ (8003dd4 <HAL_RCC_GetSysClockFreq+0x208>)
 8003c08:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003c0a:	e0d8      	b.n	8003dbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c0c:	4b6f      	ldr	r3, [pc, #444]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c14:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003c16:	4b6d      	ldr	r3, [pc, #436]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d063      	beq.n	8003cea <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c22:	4b6a      	ldr	r3, [pc, #424]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	099b      	lsrs	r3, r3, #6
 8003c28:	2200      	movs	r2, #0
 8003c2a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c2c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c34:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c36:	2300      	movs	r3, #0
 8003c38:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c3a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003c3e:	4622      	mov	r2, r4
 8003c40:	462b      	mov	r3, r5
 8003c42:	f04f 0000 	mov.w	r0, #0
 8003c46:	f04f 0100 	mov.w	r1, #0
 8003c4a:	0159      	lsls	r1, r3, #5
 8003c4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c50:	0150      	lsls	r0, r2, #5
 8003c52:	4602      	mov	r2, r0
 8003c54:	460b      	mov	r3, r1
 8003c56:	4621      	mov	r1, r4
 8003c58:	1a51      	subs	r1, r2, r1
 8003c5a:	6139      	str	r1, [r7, #16]
 8003c5c:	4629      	mov	r1, r5
 8003c5e:	eb63 0301 	sbc.w	r3, r3, r1
 8003c62:	617b      	str	r3, [r7, #20]
 8003c64:	f04f 0200 	mov.w	r2, #0
 8003c68:	f04f 0300 	mov.w	r3, #0
 8003c6c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c70:	4659      	mov	r1, fp
 8003c72:	018b      	lsls	r3, r1, #6
 8003c74:	4651      	mov	r1, sl
 8003c76:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c7a:	4651      	mov	r1, sl
 8003c7c:	018a      	lsls	r2, r1, #6
 8003c7e:	4651      	mov	r1, sl
 8003c80:	ebb2 0801 	subs.w	r8, r2, r1
 8003c84:	4659      	mov	r1, fp
 8003c86:	eb63 0901 	sbc.w	r9, r3, r1
 8003c8a:	f04f 0200 	mov.w	r2, #0
 8003c8e:	f04f 0300 	mov.w	r3, #0
 8003c92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c9e:	4690      	mov	r8, r2
 8003ca0:	4699      	mov	r9, r3
 8003ca2:	4623      	mov	r3, r4
 8003ca4:	eb18 0303 	adds.w	r3, r8, r3
 8003ca8:	60bb      	str	r3, [r7, #8]
 8003caa:	462b      	mov	r3, r5
 8003cac:	eb49 0303 	adc.w	r3, r9, r3
 8003cb0:	60fb      	str	r3, [r7, #12]
 8003cb2:	f04f 0200 	mov.w	r2, #0
 8003cb6:	f04f 0300 	mov.w	r3, #0
 8003cba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003cbe:	4629      	mov	r1, r5
 8003cc0:	024b      	lsls	r3, r1, #9
 8003cc2:	4621      	mov	r1, r4
 8003cc4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003cc8:	4621      	mov	r1, r4
 8003cca:	024a      	lsls	r2, r1, #9
 8003ccc:	4610      	mov	r0, r2
 8003cce:	4619      	mov	r1, r3
 8003cd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003cd6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cd8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003cdc:	f7fc fb18 	bl	8000310 <__aeabi_uldivmod>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	460b      	mov	r3, r1
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ce8:	e058      	b.n	8003d9c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cea:	4b38      	ldr	r3, [pc, #224]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	099b      	lsrs	r3, r3, #6
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	4611      	mov	r1, r2
 8003cf6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003cfa:	623b      	str	r3, [r7, #32]
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d00:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003d04:	4642      	mov	r2, r8
 8003d06:	464b      	mov	r3, r9
 8003d08:	f04f 0000 	mov.w	r0, #0
 8003d0c:	f04f 0100 	mov.w	r1, #0
 8003d10:	0159      	lsls	r1, r3, #5
 8003d12:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d16:	0150      	lsls	r0, r2, #5
 8003d18:	4602      	mov	r2, r0
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	4641      	mov	r1, r8
 8003d1e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003d22:	4649      	mov	r1, r9
 8003d24:	eb63 0b01 	sbc.w	fp, r3, r1
 8003d28:	f04f 0200 	mov.w	r2, #0
 8003d2c:	f04f 0300 	mov.w	r3, #0
 8003d30:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003d34:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003d38:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003d3c:	ebb2 040a 	subs.w	r4, r2, sl
 8003d40:	eb63 050b 	sbc.w	r5, r3, fp
 8003d44:	f04f 0200 	mov.w	r2, #0
 8003d48:	f04f 0300 	mov.w	r3, #0
 8003d4c:	00eb      	lsls	r3, r5, #3
 8003d4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d52:	00e2      	lsls	r2, r4, #3
 8003d54:	4614      	mov	r4, r2
 8003d56:	461d      	mov	r5, r3
 8003d58:	4643      	mov	r3, r8
 8003d5a:	18e3      	adds	r3, r4, r3
 8003d5c:	603b      	str	r3, [r7, #0]
 8003d5e:	464b      	mov	r3, r9
 8003d60:	eb45 0303 	adc.w	r3, r5, r3
 8003d64:	607b      	str	r3, [r7, #4]
 8003d66:	f04f 0200 	mov.w	r2, #0
 8003d6a:	f04f 0300 	mov.w	r3, #0
 8003d6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d72:	4629      	mov	r1, r5
 8003d74:	028b      	lsls	r3, r1, #10
 8003d76:	4621      	mov	r1, r4
 8003d78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d7c:	4621      	mov	r1, r4
 8003d7e:	028a      	lsls	r2, r1, #10
 8003d80:	4610      	mov	r0, r2
 8003d82:	4619      	mov	r1, r3
 8003d84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d86:	2200      	movs	r2, #0
 8003d88:	61bb      	str	r3, [r7, #24]
 8003d8a:	61fa      	str	r2, [r7, #28]
 8003d8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d90:	f7fc fabe 	bl	8000310 <__aeabi_uldivmod>
 8003d94:	4602      	mov	r2, r0
 8003d96:	460b      	mov	r3, r1
 8003d98:	4613      	mov	r3, r2
 8003d9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	0c1b      	lsrs	r3, r3, #16
 8003da2:	f003 0303 	and.w	r3, r3, #3
 8003da6:	3301      	adds	r3, #1
 8003da8:	005b      	lsls	r3, r3, #1
 8003daa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003dac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003dae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003db4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003db6:	e002      	b.n	8003dbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003db8:	4b05      	ldr	r3, [pc, #20]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003dba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003dbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003dbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3750      	adds	r7, #80	@ 0x50
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003dca:	bf00      	nop
 8003dcc:	40023800 	.word	0x40023800
 8003dd0:	00f42400 	.word	0x00f42400
 8003dd4:	007a1200 	.word	0x007a1200

08003dd8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ddc:	4b03      	ldr	r3, [pc, #12]	@ (8003dec <HAL_RCC_GetHCLKFreq+0x14>)
 8003dde:	681b      	ldr	r3, [r3, #0]
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop
 8003dec:	20000000 	.word	0x20000000

08003df0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003df4:	f7ff fff0 	bl	8003dd8 <HAL_RCC_GetHCLKFreq>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	4b05      	ldr	r3, [pc, #20]	@ (8003e10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	0a9b      	lsrs	r3, r3, #10
 8003e00:	f003 0307 	and.w	r3, r3, #7
 8003e04:	4903      	ldr	r1, [pc, #12]	@ (8003e14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e06:	5ccb      	ldrb	r3, [r1, r3]
 8003e08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	40023800 	.word	0x40023800
 8003e14:	0800b798 	.word	0x0800b798

08003e18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e1c:	f7ff ffdc 	bl	8003dd8 <HAL_RCC_GetHCLKFreq>
 8003e20:	4602      	mov	r2, r0
 8003e22:	4b05      	ldr	r3, [pc, #20]	@ (8003e38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	0b5b      	lsrs	r3, r3, #13
 8003e28:	f003 0307 	and.w	r3, r3, #7
 8003e2c:	4903      	ldr	r1, [pc, #12]	@ (8003e3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e2e:	5ccb      	ldrb	r3, [r1, r3]
 8003e30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	40023800 	.word	0x40023800
 8003e3c:	0800b798 	.word	0x0800b798

08003e40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b088      	sub	sp, #32
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003e50:	2300      	movs	r3, #0
 8003e52:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003e54:	2300      	movs	r3, #0
 8003e56:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 0301 	and.w	r3, r3, #1
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d012      	beq.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003e68:	4b69      	ldr	r3, [pc, #420]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	4a68      	ldr	r2, [pc, #416]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e6e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003e72:	6093      	str	r3, [r2, #8]
 8003e74:	4b66      	ldr	r3, [pc, #408]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e76:	689a      	ldr	r2, [r3, #8]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e7c:	4964      	ldr	r1, [pc, #400]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d101      	bne.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d017      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e9a:	4b5d      	ldr	r3, [pc, #372]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ea0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ea8:	4959      	ldr	r1, [pc, #356]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eb4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003eb8:	d101      	bne.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d101      	bne.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d017      	beq.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003ed6:	4b4e      	ldr	r3, [pc, #312]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ed8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003edc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee4:	494a      	ldr	r1, [pc, #296]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ef4:	d101      	bne.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d101      	bne.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003f02:	2301      	movs	r3, #1
 8003f04:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d001      	beq.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003f12:	2301      	movs	r3, #1
 8003f14:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0320 	and.w	r3, r3, #32
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	f000 808b 	beq.w	800403a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003f24:	4b3a      	ldr	r3, [pc, #232]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f28:	4a39      	ldr	r2, [pc, #228]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f2e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f30:	4b37      	ldr	r3, [pc, #220]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f38:	60bb      	str	r3, [r7, #8]
 8003f3a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003f3c:	4b35      	ldr	r3, [pc, #212]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a34      	ldr	r2, [pc, #208]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003f42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f48:	f7fe f9d4 	bl	80022f4 <HAL_GetTick>
 8003f4c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003f4e:	e008      	b.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f50:	f7fe f9d0 	bl	80022f4 <HAL_GetTick>
 8003f54:	4602      	mov	r2, r0
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	2b64      	cmp	r3, #100	@ 0x64
 8003f5c:	d901      	bls.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	e38f      	b.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003f62:	4b2c      	ldr	r3, [pc, #176]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d0f0      	beq.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f6e:	4b28      	ldr	r3, [pc, #160]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f76:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d035      	beq.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f86:	693a      	ldr	r2, [r7, #16]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d02e      	beq.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f8c:	4b20      	ldr	r3, [pc, #128]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f94:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f96:	4b1e      	ldr	r3, [pc, #120]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f9a:	4a1d      	ldr	r2, [pc, #116]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fa0:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003fa2:	4b1b      	ldr	r3, [pc, #108]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fa6:	4a1a      	ldr	r2, [pc, #104]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fa8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fac:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003fae:	4a18      	ldr	r2, [pc, #96]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003fb4:	4b16      	ldr	r3, [pc, #88]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fb8:	f003 0301 	and.w	r3, r3, #1
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d114      	bne.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc0:	f7fe f998 	bl	80022f4 <HAL_GetTick>
 8003fc4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fc6:	e00a      	b.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fc8:	f7fe f994 	bl	80022f4 <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d901      	bls.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e351      	b.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fde:	4b0c      	ldr	r3, [pc, #48]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fe0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d0ee      	beq.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ff2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ff6:	d111      	bne.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003ff8:	4b05      	ldr	r3, [pc, #20]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004004:	4b04      	ldr	r3, [pc, #16]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004006:	400b      	ands	r3, r1
 8004008:	4901      	ldr	r1, [pc, #4]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800400a:	4313      	orrs	r3, r2
 800400c:	608b      	str	r3, [r1, #8]
 800400e:	e00b      	b.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004010:	40023800 	.word	0x40023800
 8004014:	40007000 	.word	0x40007000
 8004018:	0ffffcff 	.word	0x0ffffcff
 800401c:	4bac      	ldr	r3, [pc, #688]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	4aab      	ldr	r2, [pc, #684]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004022:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004026:	6093      	str	r3, [r2, #8]
 8004028:	4ba9      	ldr	r3, [pc, #676]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800402a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004030:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004034:	49a6      	ldr	r1, [pc, #664]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004036:	4313      	orrs	r3, r2
 8004038:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0310 	and.w	r3, r3, #16
 8004042:	2b00      	cmp	r3, #0
 8004044:	d010      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004046:	4ba2      	ldr	r3, [pc, #648]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004048:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800404c:	4aa0      	ldr	r2, [pc, #640]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800404e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004052:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004056:	4b9e      	ldr	r3, [pc, #632]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004058:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004060:	499b      	ldr	r1, [pc, #620]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004062:	4313      	orrs	r3, r2
 8004064:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d00a      	beq.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004074:	4b96      	ldr	r3, [pc, #600]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800407a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004082:	4993      	ldr	r1, [pc, #588]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004084:	4313      	orrs	r3, r2
 8004086:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d00a      	beq.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004096:	4b8e      	ldr	r3, [pc, #568]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004098:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800409c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80040a4:	498a      	ldr	r1, [pc, #552]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040a6:	4313      	orrs	r3, r2
 80040a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d00a      	beq.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040b8:	4b85      	ldr	r3, [pc, #532]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040c6:	4982      	ldr	r1, [pc, #520]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d00a      	beq.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80040da:	4b7d      	ldr	r3, [pc, #500]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040e0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040e8:	4979      	ldr	r1, [pc, #484]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040ea:	4313      	orrs	r3, r2
 80040ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d00a      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80040fc:	4b74      	ldr	r3, [pc, #464]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004102:	f023 0203 	bic.w	r2, r3, #3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800410a:	4971      	ldr	r1, [pc, #452]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800410c:	4313      	orrs	r3, r2
 800410e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800411a:	2b00      	cmp	r3, #0
 800411c:	d00a      	beq.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800411e:	4b6c      	ldr	r3, [pc, #432]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004120:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004124:	f023 020c 	bic.w	r2, r3, #12
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800412c:	4968      	ldr	r1, [pc, #416]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800412e:	4313      	orrs	r3, r2
 8004130:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800413c:	2b00      	cmp	r3, #0
 800413e:	d00a      	beq.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004140:	4b63      	ldr	r3, [pc, #396]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004146:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800414e:	4960      	ldr	r1, [pc, #384]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004150:	4313      	orrs	r3, r2
 8004152:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800415e:	2b00      	cmp	r3, #0
 8004160:	d00a      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004162:	4b5b      	ldr	r3, [pc, #364]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004168:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004170:	4957      	ldr	r1, [pc, #348]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004172:	4313      	orrs	r3, r2
 8004174:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004180:	2b00      	cmp	r3, #0
 8004182:	d00a      	beq.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004184:	4b52      	ldr	r3, [pc, #328]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004186:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800418a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004192:	494f      	ldr	r1, [pc, #316]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004194:	4313      	orrs	r3, r2
 8004196:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00a      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80041a6:	4b4a      	ldr	r3, [pc, #296]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ac:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041b4:	4946      	ldr	r1, [pc, #280]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d00a      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80041c8:	4b41      	ldr	r3, [pc, #260]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ce:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041d6:	493e      	ldr	r1, [pc, #248]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00a      	beq.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80041ea:	4b39      	ldr	r3, [pc, #228]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041f0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041f8:	4935      	ldr	r1, [pc, #212]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041fa:	4313      	orrs	r3, r2
 80041fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004208:	2b00      	cmp	r3, #0
 800420a:	d00a      	beq.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800420c:	4b30      	ldr	r3, [pc, #192]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800420e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004212:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800421a:	492d      	ldr	r1, [pc, #180]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800421c:	4313      	orrs	r3, r2
 800421e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800422a:	2b00      	cmp	r3, #0
 800422c:	d011      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800422e:	4b28      	ldr	r3, [pc, #160]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004230:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004234:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800423c:	4924      	ldr	r1, [pc, #144]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800423e:	4313      	orrs	r3, r2
 8004240:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004248:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800424c:	d101      	bne.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800424e:	2301      	movs	r3, #1
 8004250:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 0308 	and.w	r3, r3, #8
 800425a:	2b00      	cmp	r3, #0
 800425c:	d001      	beq.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800425e:	2301      	movs	r3, #1
 8004260:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d00a      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800426e:	4b18      	ldr	r3, [pc, #96]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004270:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004274:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800427c:	4914      	ldr	r1, [pc, #80]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800427e:	4313      	orrs	r3, r2
 8004280:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800428c:	2b00      	cmp	r3, #0
 800428e:	d00b      	beq.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004290:	4b0f      	ldr	r3, [pc, #60]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004292:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004296:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042a0:	490b      	ldr	r1, [pc, #44]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042a2:	4313      	orrs	r3, r2
 80042a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d00f      	beq.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80042b4:	4b06      	ldr	r3, [pc, #24]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ba:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042c4:	4902      	ldr	r1, [pc, #8]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042c6:	4313      	orrs	r3, r2
 80042c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80042cc:	e002      	b.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80042ce:	bf00      	nop
 80042d0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d00b      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80042e0:	4b8a      	ldr	r3, [pc, #552]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80042e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042e6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f0:	4986      	ldr	r1, [pc, #536]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80042f2:	4313      	orrs	r3, r2
 80042f4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004300:	2b00      	cmp	r3, #0
 8004302:	d00b      	beq.n	800431c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004304:	4b81      	ldr	r3, [pc, #516]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004306:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800430a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004314:	497d      	ldr	r1, [pc, #500]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004316:	4313      	orrs	r3, r2
 8004318:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	2b01      	cmp	r3, #1
 8004320:	d006      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800432a:	2b00      	cmp	r3, #0
 800432c:	f000 80d6 	beq.w	80044dc <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004330:	4b76      	ldr	r3, [pc, #472]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a75      	ldr	r2, [pc, #468]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004336:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800433a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800433c:	f7fd ffda 	bl	80022f4 <HAL_GetTick>
 8004340:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004342:	e008      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004344:	f7fd ffd6 	bl	80022f4 <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	2b64      	cmp	r3, #100	@ 0x64
 8004350:	d901      	bls.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e195      	b.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004356:	4b6d      	ldr	r3, [pc, #436]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d1f0      	bne.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b00      	cmp	r3, #0
 800436c:	d021      	beq.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004372:	2b00      	cmp	r3, #0
 8004374:	d11d      	bne.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004376:	4b65      	ldr	r3, [pc, #404]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004378:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800437c:	0c1b      	lsrs	r3, r3, #16
 800437e:	f003 0303 	and.w	r3, r3, #3
 8004382:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004384:	4b61      	ldr	r3, [pc, #388]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004386:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800438a:	0e1b      	lsrs	r3, r3, #24
 800438c:	f003 030f 	and.w	r3, r3, #15
 8004390:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	019a      	lsls	r2, r3, #6
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	041b      	lsls	r3, r3, #16
 800439c:	431a      	orrs	r2, r3
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	061b      	lsls	r3, r3, #24
 80043a2:	431a      	orrs	r2, r3
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	071b      	lsls	r3, r3, #28
 80043aa:	4958      	ldr	r1, [pc, #352]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043ac:	4313      	orrs	r3, r2
 80043ae:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d004      	beq.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043c6:	d00a      	beq.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d02e      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043dc:	d129      	bne.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80043de:	4b4b      	ldr	r3, [pc, #300]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043e4:	0c1b      	lsrs	r3, r3, #16
 80043e6:	f003 0303 	and.w	r3, r3, #3
 80043ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80043ec:	4b47      	ldr	r3, [pc, #284]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043f2:	0f1b      	lsrs	r3, r3, #28
 80043f4:	f003 0307 	and.w	r3, r3, #7
 80043f8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	019a      	lsls	r2, r3, #6
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	041b      	lsls	r3, r3, #16
 8004404:	431a      	orrs	r2, r3
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	061b      	lsls	r3, r3, #24
 800440c:	431a      	orrs	r2, r3
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	071b      	lsls	r3, r3, #28
 8004412:	493e      	ldr	r1, [pc, #248]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004414:	4313      	orrs	r3, r2
 8004416:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800441a:	4b3c      	ldr	r3, [pc, #240]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800441c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004420:	f023 021f 	bic.w	r2, r3, #31
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004428:	3b01      	subs	r3, #1
 800442a:	4938      	ldr	r1, [pc, #224]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800442c:	4313      	orrs	r3, r2
 800442e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d01d      	beq.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800443e:	4b33      	ldr	r3, [pc, #204]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004440:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004444:	0e1b      	lsrs	r3, r3, #24
 8004446:	f003 030f 	and.w	r3, r3, #15
 800444a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800444c:	4b2f      	ldr	r3, [pc, #188]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800444e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004452:	0f1b      	lsrs	r3, r3, #28
 8004454:	f003 0307 	and.w	r3, r3, #7
 8004458:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	019a      	lsls	r2, r3, #6
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	691b      	ldr	r3, [r3, #16]
 8004464:	041b      	lsls	r3, r3, #16
 8004466:	431a      	orrs	r2, r3
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	061b      	lsls	r3, r3, #24
 800446c:	431a      	orrs	r2, r3
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	071b      	lsls	r3, r3, #28
 8004472:	4926      	ldr	r1, [pc, #152]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004474:	4313      	orrs	r3, r2
 8004476:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d011      	beq.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	019a      	lsls	r2, r3, #6
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	691b      	ldr	r3, [r3, #16]
 8004490:	041b      	lsls	r3, r3, #16
 8004492:	431a      	orrs	r2, r3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	061b      	lsls	r3, r3, #24
 800449a:	431a      	orrs	r2, r3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	071b      	lsls	r3, r3, #28
 80044a2:	491a      	ldr	r1, [pc, #104]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80044a4:	4313      	orrs	r3, r2
 80044a6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80044aa:	4b18      	ldr	r3, [pc, #96]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a17      	ldr	r2, [pc, #92]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80044b0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80044b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044b6:	f7fd ff1d 	bl	80022f4 <HAL_GetTick>
 80044ba:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80044bc:	e008      	b.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80044be:	f7fd ff19 	bl	80022f4 <HAL_GetTick>
 80044c2:	4602      	mov	r2, r0
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	2b64      	cmp	r3, #100	@ 0x64
 80044ca:	d901      	bls.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80044cc:	2303      	movs	r3, #3
 80044ce:	e0d8      	b.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80044d0:	4b0e      	ldr	r3, [pc, #56]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d0f0      	beq.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80044dc:	69bb      	ldr	r3, [r7, #24]
 80044de:	2b01      	cmp	r3, #1
 80044e0:	f040 80ce 	bne.w	8004680 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80044e4:	4b09      	ldr	r3, [pc, #36]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a08      	ldr	r2, [pc, #32]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80044ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044f0:	f7fd ff00 	bl	80022f4 <HAL_GetTick>
 80044f4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80044f6:	e00b      	b.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80044f8:	f7fd fefc 	bl	80022f4 <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	2b64      	cmp	r3, #100	@ 0x64
 8004504:	d904      	bls.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e0bb      	b.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800450a:	bf00      	nop
 800450c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004510:	4b5e      	ldr	r3, [pc, #376]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004518:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800451c:	d0ec      	beq.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004526:	2b00      	cmp	r3, #0
 8004528:	d003      	beq.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800452e:	2b00      	cmp	r3, #0
 8004530:	d009      	beq.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800453a:	2b00      	cmp	r3, #0
 800453c:	d02e      	beq.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004542:	2b00      	cmp	r3, #0
 8004544:	d12a      	bne.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004546:	4b51      	ldr	r3, [pc, #324]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800454c:	0c1b      	lsrs	r3, r3, #16
 800454e:	f003 0303 	and.w	r3, r3, #3
 8004552:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004554:	4b4d      	ldr	r3, [pc, #308]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800455a:	0f1b      	lsrs	r3, r3, #28
 800455c:	f003 0307 	and.w	r3, r3, #7
 8004560:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	695b      	ldr	r3, [r3, #20]
 8004566:	019a      	lsls	r2, r3, #6
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	041b      	lsls	r3, r3, #16
 800456c:	431a      	orrs	r2, r3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	699b      	ldr	r3, [r3, #24]
 8004572:	061b      	lsls	r3, r3, #24
 8004574:	431a      	orrs	r2, r3
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	071b      	lsls	r3, r3, #28
 800457a:	4944      	ldr	r1, [pc, #272]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800457c:	4313      	orrs	r3, r2
 800457e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004582:	4b42      	ldr	r3, [pc, #264]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004584:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004588:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004590:	3b01      	subs	r3, #1
 8004592:	021b      	lsls	r3, r3, #8
 8004594:	493d      	ldr	r1, [pc, #244]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004596:	4313      	orrs	r3, r2
 8004598:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d022      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045b0:	d11d      	bne.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80045b2:	4b36      	ldr	r3, [pc, #216]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80045b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045b8:	0e1b      	lsrs	r3, r3, #24
 80045ba:	f003 030f 	and.w	r3, r3, #15
 80045be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80045c0:	4b32      	ldr	r3, [pc, #200]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80045c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c6:	0f1b      	lsrs	r3, r3, #28
 80045c8:	f003 0307 	and.w	r3, r3, #7
 80045cc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	695b      	ldr	r3, [r3, #20]
 80045d2:	019a      	lsls	r2, r3, #6
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a1b      	ldr	r3, [r3, #32]
 80045d8:	041b      	lsls	r3, r3, #16
 80045da:	431a      	orrs	r2, r3
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	061b      	lsls	r3, r3, #24
 80045e0:	431a      	orrs	r2, r3
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	071b      	lsls	r3, r3, #28
 80045e6:	4929      	ldr	r1, [pc, #164]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80045e8:	4313      	orrs	r3, r2
 80045ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0308 	and.w	r3, r3, #8
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d028      	beq.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80045fa:	4b24      	ldr	r3, [pc, #144]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80045fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004600:	0e1b      	lsrs	r3, r3, #24
 8004602:	f003 030f 	and.w	r3, r3, #15
 8004606:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004608:	4b20      	ldr	r3, [pc, #128]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800460a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800460e:	0c1b      	lsrs	r3, r3, #16
 8004610:	f003 0303 	and.w	r3, r3, #3
 8004614:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	695b      	ldr	r3, [r3, #20]
 800461a:	019a      	lsls	r2, r3, #6
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	041b      	lsls	r3, r3, #16
 8004620:	431a      	orrs	r2, r3
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	061b      	lsls	r3, r3, #24
 8004626:	431a      	orrs	r2, r3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	69db      	ldr	r3, [r3, #28]
 800462c:	071b      	lsls	r3, r3, #28
 800462e:	4917      	ldr	r1, [pc, #92]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004630:	4313      	orrs	r3, r2
 8004632:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004636:	4b15      	ldr	r3, [pc, #84]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004638:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800463c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004644:	4911      	ldr	r1, [pc, #68]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004646:	4313      	orrs	r3, r2
 8004648:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800464c:	4b0f      	ldr	r3, [pc, #60]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a0e      	ldr	r2, [pc, #56]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004652:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004656:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004658:	f7fd fe4c 	bl	80022f4 <HAL_GetTick>
 800465c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800465e:	e008      	b.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004660:	f7fd fe48 	bl	80022f4 <HAL_GetTick>
 8004664:	4602      	mov	r2, r0
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	1ad3      	subs	r3, r2, r3
 800466a:	2b64      	cmp	r3, #100	@ 0x64
 800466c:	d901      	bls.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800466e:	2303      	movs	r3, #3
 8004670:	e007      	b.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004672:	4b06      	ldr	r3, [pc, #24]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800467a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800467e:	d1ef      	bne.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004680:	2300      	movs	r3, #0
}
 8004682:	4618      	mov	r0, r3
 8004684:	3720      	adds	r7, #32
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	40023800 	.word	0x40023800

08004690 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d101      	bne.n	80046a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e049      	b.n	8004736 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d106      	bne.n	80046bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2200      	movs	r2, #0
 80046b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f7fd fabe 	bl	8001c38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2202      	movs	r2, #2
 80046c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	3304      	adds	r3, #4
 80046cc:	4619      	mov	r1, r3
 80046ce:	4610      	mov	r0, r2
 80046d0:	f000 fecc 	bl	800546c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	3708      	adds	r7, #8
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
	...

08004740 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004740:	b480      	push	{r7}
 8004742:	b085      	sub	sp, #20
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800474e:	b2db      	uxtb	r3, r3
 8004750:	2b01      	cmp	r3, #1
 8004752:	d001      	beq.n	8004758 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	e054      	b.n	8004802 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2202      	movs	r2, #2
 800475c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68da      	ldr	r2, [r3, #12]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f042 0201 	orr.w	r2, r2, #1
 800476e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a26      	ldr	r2, [pc, #152]	@ (8004810 <HAL_TIM_Base_Start_IT+0xd0>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d022      	beq.n	80047c0 <HAL_TIM_Base_Start_IT+0x80>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004782:	d01d      	beq.n	80047c0 <HAL_TIM_Base_Start_IT+0x80>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a22      	ldr	r2, [pc, #136]	@ (8004814 <HAL_TIM_Base_Start_IT+0xd4>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d018      	beq.n	80047c0 <HAL_TIM_Base_Start_IT+0x80>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a21      	ldr	r2, [pc, #132]	@ (8004818 <HAL_TIM_Base_Start_IT+0xd8>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d013      	beq.n	80047c0 <HAL_TIM_Base_Start_IT+0x80>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a1f      	ldr	r2, [pc, #124]	@ (800481c <HAL_TIM_Base_Start_IT+0xdc>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d00e      	beq.n	80047c0 <HAL_TIM_Base_Start_IT+0x80>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a1e      	ldr	r2, [pc, #120]	@ (8004820 <HAL_TIM_Base_Start_IT+0xe0>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d009      	beq.n	80047c0 <HAL_TIM_Base_Start_IT+0x80>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a1c      	ldr	r2, [pc, #112]	@ (8004824 <HAL_TIM_Base_Start_IT+0xe4>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d004      	beq.n	80047c0 <HAL_TIM_Base_Start_IT+0x80>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a1b      	ldr	r2, [pc, #108]	@ (8004828 <HAL_TIM_Base_Start_IT+0xe8>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d115      	bne.n	80047ec <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	689a      	ldr	r2, [r3, #8]
 80047c6:	4b19      	ldr	r3, [pc, #100]	@ (800482c <HAL_TIM_Base_Start_IT+0xec>)
 80047c8:	4013      	ands	r3, r2
 80047ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2b06      	cmp	r3, #6
 80047d0:	d015      	beq.n	80047fe <HAL_TIM_Base_Start_IT+0xbe>
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047d8:	d011      	beq.n	80047fe <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f042 0201 	orr.w	r2, r2, #1
 80047e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047ea:	e008      	b.n	80047fe <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f042 0201 	orr.w	r2, r2, #1
 80047fa:	601a      	str	r2, [r3, #0]
 80047fc:	e000      	b.n	8004800 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047fe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004800:	2300      	movs	r3, #0
}
 8004802:	4618      	mov	r0, r3
 8004804:	3714      	adds	r7, #20
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr
 800480e:	bf00      	nop
 8004810:	40010000 	.word	0x40010000
 8004814:	40000400 	.word	0x40000400
 8004818:	40000800 	.word	0x40000800
 800481c:	40000c00 	.word	0x40000c00
 8004820:	40010400 	.word	0x40010400
 8004824:	40014000 	.word	0x40014000
 8004828:	40001800 	.word	0x40001800
 800482c:	00010007 	.word	0x00010007

08004830 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68da      	ldr	r2, [r3, #12]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f022 0201 	bic.w	r2, r2, #1
 8004846:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	6a1a      	ldr	r2, [r3, #32]
 800484e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004852:	4013      	ands	r3, r2
 8004854:	2b00      	cmp	r3, #0
 8004856:	d10f      	bne.n	8004878 <HAL_TIM_Base_Stop_IT+0x48>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	6a1a      	ldr	r2, [r3, #32]
 800485e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004862:	4013      	ands	r3, r2
 8004864:	2b00      	cmp	r3, #0
 8004866:	d107      	bne.n	8004878 <HAL_TIM_Base_Stop_IT+0x48>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f022 0201 	bic.w	r2, r2, #1
 8004876:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004880:	2300      	movs	r3, #0
}
 8004882:	4618      	mov	r0, r3
 8004884:	370c      	adds	r7, #12
 8004886:	46bd      	mov	sp, r7
 8004888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488c:	4770      	bx	lr

0800488e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800488e:	b580      	push	{r7, lr}
 8004890:	b082      	sub	sp, #8
 8004892:	af00      	add	r7, sp, #0
 8004894:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d101      	bne.n	80048a0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	e049      	b.n	8004934 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d106      	bne.n	80048ba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f7fd f963 	bl	8001b80 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2202      	movs	r2, #2
 80048be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	3304      	adds	r3, #4
 80048ca:	4619      	mov	r1, r3
 80048cc:	4610      	mov	r0, r2
 80048ce:	f000 fdcd 	bl	800546c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2201      	movs	r2, #1
 80048d6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2201      	movs	r2, #1
 80048de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2201      	movs	r2, #1
 80048ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2201      	movs	r2, #1
 80048fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2201      	movs	r2, #1
 8004906:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2201      	movs	r2, #1
 800491e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2201      	movs	r2, #1
 8004926:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2201      	movs	r2, #1
 800492e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004932:	2300      	movs	r3, #0
}
 8004934:	4618      	mov	r0, r3
 8004936:	3708      	adds	r7, #8
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}

0800493c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d109      	bne.n	8004960 <HAL_TIM_PWM_Start+0x24>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004952:	b2db      	uxtb	r3, r3
 8004954:	2b01      	cmp	r3, #1
 8004956:	bf14      	ite	ne
 8004958:	2301      	movne	r3, #1
 800495a:	2300      	moveq	r3, #0
 800495c:	b2db      	uxtb	r3, r3
 800495e:	e03c      	b.n	80049da <HAL_TIM_PWM_Start+0x9e>
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	2b04      	cmp	r3, #4
 8004964:	d109      	bne.n	800497a <HAL_TIM_PWM_Start+0x3e>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b01      	cmp	r3, #1
 8004970:	bf14      	ite	ne
 8004972:	2301      	movne	r3, #1
 8004974:	2300      	moveq	r3, #0
 8004976:	b2db      	uxtb	r3, r3
 8004978:	e02f      	b.n	80049da <HAL_TIM_PWM_Start+0x9e>
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	2b08      	cmp	r3, #8
 800497e:	d109      	bne.n	8004994 <HAL_TIM_PWM_Start+0x58>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004986:	b2db      	uxtb	r3, r3
 8004988:	2b01      	cmp	r3, #1
 800498a:	bf14      	ite	ne
 800498c:	2301      	movne	r3, #1
 800498e:	2300      	moveq	r3, #0
 8004990:	b2db      	uxtb	r3, r3
 8004992:	e022      	b.n	80049da <HAL_TIM_PWM_Start+0x9e>
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	2b0c      	cmp	r3, #12
 8004998:	d109      	bne.n	80049ae <HAL_TIM_PWM_Start+0x72>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	bf14      	ite	ne
 80049a6:	2301      	movne	r3, #1
 80049a8:	2300      	moveq	r3, #0
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	e015      	b.n	80049da <HAL_TIM_PWM_Start+0x9e>
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	2b10      	cmp	r3, #16
 80049b2:	d109      	bne.n	80049c8 <HAL_TIM_PWM_Start+0x8c>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	2b01      	cmp	r3, #1
 80049be:	bf14      	ite	ne
 80049c0:	2301      	movne	r3, #1
 80049c2:	2300      	moveq	r3, #0
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	e008      	b.n	80049da <HAL_TIM_PWM_Start+0x9e>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	bf14      	ite	ne
 80049d4:	2301      	movne	r3, #1
 80049d6:	2300      	moveq	r3, #0
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d001      	beq.n	80049e2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e092      	b.n	8004b08 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d104      	bne.n	80049f2 <HAL_TIM_PWM_Start+0xb6>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2202      	movs	r2, #2
 80049ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049f0:	e023      	b.n	8004a3a <HAL_TIM_PWM_Start+0xfe>
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	2b04      	cmp	r3, #4
 80049f6:	d104      	bne.n	8004a02 <HAL_TIM_PWM_Start+0xc6>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2202      	movs	r2, #2
 80049fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a00:	e01b      	b.n	8004a3a <HAL_TIM_PWM_Start+0xfe>
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	2b08      	cmp	r3, #8
 8004a06:	d104      	bne.n	8004a12 <HAL_TIM_PWM_Start+0xd6>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a10:	e013      	b.n	8004a3a <HAL_TIM_PWM_Start+0xfe>
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	2b0c      	cmp	r3, #12
 8004a16:	d104      	bne.n	8004a22 <HAL_TIM_PWM_Start+0xe6>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2202      	movs	r2, #2
 8004a1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a20:	e00b      	b.n	8004a3a <HAL_TIM_PWM_Start+0xfe>
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	2b10      	cmp	r3, #16
 8004a26:	d104      	bne.n	8004a32 <HAL_TIM_PWM_Start+0xf6>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2202      	movs	r2, #2
 8004a2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a30:	e003      	b.n	8004a3a <HAL_TIM_PWM_Start+0xfe>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2202      	movs	r2, #2
 8004a36:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	6839      	ldr	r1, [r7, #0]
 8004a42:	4618      	mov	r0, r3
 8004a44:	f001 f81c 	bl	8005a80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a30      	ldr	r2, [pc, #192]	@ (8004b10 <HAL_TIM_PWM_Start+0x1d4>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d004      	beq.n	8004a5c <HAL_TIM_PWM_Start+0x120>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a2f      	ldr	r2, [pc, #188]	@ (8004b14 <HAL_TIM_PWM_Start+0x1d8>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d101      	bne.n	8004a60 <HAL_TIM_PWM_Start+0x124>
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e000      	b.n	8004a62 <HAL_TIM_PWM_Start+0x126>
 8004a60:	2300      	movs	r3, #0
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d007      	beq.n	8004a76 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a74:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a25      	ldr	r2, [pc, #148]	@ (8004b10 <HAL_TIM_PWM_Start+0x1d4>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d022      	beq.n	8004ac6 <HAL_TIM_PWM_Start+0x18a>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a88:	d01d      	beq.n	8004ac6 <HAL_TIM_PWM_Start+0x18a>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a22      	ldr	r2, [pc, #136]	@ (8004b18 <HAL_TIM_PWM_Start+0x1dc>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d018      	beq.n	8004ac6 <HAL_TIM_PWM_Start+0x18a>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a20      	ldr	r2, [pc, #128]	@ (8004b1c <HAL_TIM_PWM_Start+0x1e0>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d013      	beq.n	8004ac6 <HAL_TIM_PWM_Start+0x18a>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a1f      	ldr	r2, [pc, #124]	@ (8004b20 <HAL_TIM_PWM_Start+0x1e4>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d00e      	beq.n	8004ac6 <HAL_TIM_PWM_Start+0x18a>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a19      	ldr	r2, [pc, #100]	@ (8004b14 <HAL_TIM_PWM_Start+0x1d8>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d009      	beq.n	8004ac6 <HAL_TIM_PWM_Start+0x18a>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a1b      	ldr	r2, [pc, #108]	@ (8004b24 <HAL_TIM_PWM_Start+0x1e8>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d004      	beq.n	8004ac6 <HAL_TIM_PWM_Start+0x18a>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a19      	ldr	r2, [pc, #100]	@ (8004b28 <HAL_TIM_PWM_Start+0x1ec>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d115      	bne.n	8004af2 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	689a      	ldr	r2, [r3, #8]
 8004acc:	4b17      	ldr	r3, [pc, #92]	@ (8004b2c <HAL_TIM_PWM_Start+0x1f0>)
 8004ace:	4013      	ands	r3, r2
 8004ad0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2b06      	cmp	r3, #6
 8004ad6:	d015      	beq.n	8004b04 <HAL_TIM_PWM_Start+0x1c8>
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ade:	d011      	beq.n	8004b04 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f042 0201 	orr.w	r2, r2, #1
 8004aee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004af0:	e008      	b.n	8004b04 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f042 0201 	orr.w	r2, r2, #1
 8004b00:	601a      	str	r2, [r3, #0]
 8004b02:	e000      	b.n	8004b06 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b04:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b06:	2300      	movs	r3, #0
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3710      	adds	r7, #16
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	40010000 	.word	0x40010000
 8004b14:	40010400 	.word	0x40010400
 8004b18:	40000400 	.word	0x40000400
 8004b1c:	40000800 	.word	0x40000800
 8004b20:	40000c00 	.word	0x40000c00
 8004b24:	40014000 	.word	0x40014000
 8004b28:	40001800 	.word	0x40001800
 8004b2c:	00010007 	.word	0x00010007

08004b30 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b082      	sub	sp, #8
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	6839      	ldr	r1, [r7, #0]
 8004b42:	4618      	mov	r0, r3
 8004b44:	f000 ff9c 	bl	8005a80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a36      	ldr	r2, [pc, #216]	@ (8004c28 <HAL_TIM_PWM_Stop+0xf8>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d004      	beq.n	8004b5c <HAL_TIM_PWM_Stop+0x2c>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a35      	ldr	r2, [pc, #212]	@ (8004c2c <HAL_TIM_PWM_Stop+0xfc>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d101      	bne.n	8004b60 <HAL_TIM_PWM_Stop+0x30>
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e000      	b.n	8004b62 <HAL_TIM_PWM_Stop+0x32>
 8004b60:	2300      	movs	r3, #0
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d017      	beq.n	8004b96 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	6a1a      	ldr	r2, [r3, #32]
 8004b6c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004b70:	4013      	ands	r3, r2
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d10f      	bne.n	8004b96 <HAL_TIM_PWM_Stop+0x66>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	6a1a      	ldr	r2, [r3, #32]
 8004b7c:	f240 4344 	movw	r3, #1092	@ 0x444
 8004b80:	4013      	ands	r3, r2
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d107      	bne.n	8004b96 <HAL_TIM_PWM_Stop+0x66>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b94:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	6a1a      	ldr	r2, [r3, #32]
 8004b9c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d10f      	bne.n	8004bc6 <HAL_TIM_PWM_Stop+0x96>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	6a1a      	ldr	r2, [r3, #32]
 8004bac:	f240 4344 	movw	r3, #1092	@ 0x444
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d107      	bne.n	8004bc6 <HAL_TIM_PWM_Stop+0x96>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f022 0201 	bic.w	r2, r2, #1
 8004bc4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d104      	bne.n	8004bd6 <HAL_TIM_PWM_Stop+0xa6>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bd4:	e023      	b.n	8004c1e <HAL_TIM_PWM_Stop+0xee>
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	2b04      	cmp	r3, #4
 8004bda:	d104      	bne.n	8004be6 <HAL_TIM_PWM_Stop+0xb6>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004be4:	e01b      	b.n	8004c1e <HAL_TIM_PWM_Stop+0xee>
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	2b08      	cmp	r3, #8
 8004bea:	d104      	bne.n	8004bf6 <HAL_TIM_PWM_Stop+0xc6>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bf4:	e013      	b.n	8004c1e <HAL_TIM_PWM_Stop+0xee>
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	2b0c      	cmp	r3, #12
 8004bfa:	d104      	bne.n	8004c06 <HAL_TIM_PWM_Stop+0xd6>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004c04:	e00b      	b.n	8004c1e <HAL_TIM_PWM_Stop+0xee>
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	2b10      	cmp	r3, #16
 8004c0a:	d104      	bne.n	8004c16 <HAL_TIM_PWM_Stop+0xe6>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c14:	e003      	b.n	8004c1e <HAL_TIM_PWM_Stop+0xee>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8004c1e:	2300      	movs	r3, #0
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3708      	adds	r7, #8
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	40010000 	.word	0x40010000
 8004c2c:	40010400 	.word	0x40010400

08004c30 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b086      	sub	sp, #24
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d101      	bne.n	8004c44 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	e08f      	b.n	8004d64 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d106      	bne.n	8004c5e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f7fc fe47 	bl	80018ec <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2202      	movs	r2, #2
 8004c62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	6899      	ldr	r1, [r3, #8]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	4b3e      	ldr	r3, [pc, #248]	@ (8004d6c <HAL_TIM_Encoder_Init+0x13c>)
 8004c72:	400b      	ands	r3, r1
 8004c74:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	3304      	adds	r3, #4
 8004c7e:	4619      	mov	r1, r3
 8004c80:	4610      	mov	r0, r2
 8004c82:	f000 fbf3 	bl	800546c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	699b      	ldr	r3, [r3, #24]
 8004c94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	6a1b      	ldr	r3, [r3, #32]
 8004c9c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	697a      	ldr	r2, [r7, #20]
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	4b31      	ldr	r3, [pc, #196]	@ (8004d70 <HAL_TIM_Encoder_Init+0x140>)
 8004cac:	4013      	ands	r3, r2
 8004cae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	689a      	ldr	r2, [r3, #8]
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	699b      	ldr	r3, [r3, #24]
 8004cb8:	021b      	lsls	r3, r3, #8
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	693a      	ldr	r2, [r7, #16]
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004cc2:	693a      	ldr	r2, [r7, #16]
 8004cc4:	4b2b      	ldr	r3, [pc, #172]	@ (8004d74 <HAL_TIM_Encoder_Init+0x144>)
 8004cc6:	4013      	ands	r3, r2
 8004cc8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004cca:	693a      	ldr	r2, [r7, #16]
 8004ccc:	4b2a      	ldr	r3, [pc, #168]	@ (8004d78 <HAL_TIM_Encoder_Init+0x148>)
 8004cce:	4013      	ands	r3, r2
 8004cd0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	68da      	ldr	r2, [r3, #12]
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	69db      	ldr	r3, [r3, #28]
 8004cda:	021b      	lsls	r3, r3, #8
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	693a      	ldr	r2, [r7, #16]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	691b      	ldr	r3, [r3, #16]
 8004ce8:	011a      	lsls	r2, r3, #4
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	6a1b      	ldr	r3, [r3, #32]
 8004cee:	031b      	lsls	r3, r3, #12
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	693a      	ldr	r2, [r7, #16]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004cfe:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004d06:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	685a      	ldr	r2, [r3, #4]
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	695b      	ldr	r3, [r3, #20]
 8004d10:	011b      	lsls	r3, r3, #4
 8004d12:	4313      	orrs	r3, r2
 8004d14:	68fa      	ldr	r2, [r7, #12]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	697a      	ldr	r2, [r7, #20]
 8004d20:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	693a      	ldr	r2, [r7, #16]
 8004d28:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	68fa      	ldr	r2, [r7, #12]
 8004d30:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2201      	movs	r2, #1
 8004d36:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2201      	movs	r2, #1
 8004d56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d62:	2300      	movs	r3, #0
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3718      	adds	r7, #24
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	fffebff8 	.word	0xfffebff8
 8004d70:	fffffcfc 	.word	0xfffffcfc
 8004d74:	fffff3f3 	.word	0xfffff3f3
 8004d78:	ffff0f0f 	.word	0xffff0f0f

08004d7c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b084      	sub	sp, #16
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
 8004d84:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d8c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004d94:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004d9c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004da4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d110      	bne.n	8004dce <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004dac:	7bfb      	ldrb	r3, [r7, #15]
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d102      	bne.n	8004db8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004db2:	7b7b      	ldrb	r3, [r7, #13]
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d001      	beq.n	8004dbc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	e069      	b.n	8004e90 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2202      	movs	r2, #2
 8004dc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004dcc:	e031      	b.n	8004e32 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	2b04      	cmp	r3, #4
 8004dd2:	d110      	bne.n	8004df6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004dd4:	7bbb      	ldrb	r3, [r7, #14]
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d102      	bne.n	8004de0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004dda:	7b3b      	ldrb	r3, [r7, #12]
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d001      	beq.n	8004de4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	e055      	b.n	8004e90 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2202      	movs	r2, #2
 8004de8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2202      	movs	r2, #2
 8004df0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004df4:	e01d      	b.n	8004e32 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004df6:	7bfb      	ldrb	r3, [r7, #15]
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d108      	bne.n	8004e0e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004dfc:	7bbb      	ldrb	r3, [r7, #14]
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d105      	bne.n	8004e0e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e02:	7b7b      	ldrb	r3, [r7, #13]
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d102      	bne.n	8004e0e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004e08:	7b3b      	ldrb	r3, [r7, #12]
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d001      	beq.n	8004e12 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e03e      	b.n	8004e90 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2202      	movs	r2, #2
 8004e16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2202      	movs	r2, #2
 8004e1e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2202      	movs	r2, #2
 8004e26:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2202      	movs	r2, #2
 8004e2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d003      	beq.n	8004e40 <HAL_TIM_Encoder_Start+0xc4>
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	2b04      	cmp	r3, #4
 8004e3c:	d008      	beq.n	8004e50 <HAL_TIM_Encoder_Start+0xd4>
 8004e3e:	e00f      	b.n	8004e60 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	2201      	movs	r2, #1
 8004e46:	2100      	movs	r1, #0
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f000 fe19 	bl	8005a80 <TIM_CCxChannelCmd>
      break;
 8004e4e:	e016      	b.n	8004e7e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2201      	movs	r2, #1
 8004e56:	2104      	movs	r1, #4
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f000 fe11 	bl	8005a80 <TIM_CCxChannelCmd>
      break;
 8004e5e:	e00e      	b.n	8004e7e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2201      	movs	r2, #1
 8004e66:	2100      	movs	r1, #0
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f000 fe09 	bl	8005a80 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	2201      	movs	r2, #1
 8004e74:	2104      	movs	r1, #4
 8004e76:	4618      	mov	r0, r3
 8004e78:	f000 fe02 	bl	8005a80 <TIM_CCxChannelCmd>
      break;
 8004e7c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f042 0201 	orr.w	r2, r2, #1
 8004e8c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004e8e:	2300      	movs	r3, #0
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	3710      	adds	r7, #16
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
 8004ea0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d003      	beq.n	8004eb0 <HAL_TIM_Encoder_Stop+0x18>
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	2b04      	cmp	r3, #4
 8004eac:	d008      	beq.n	8004ec0 <HAL_TIM_Encoder_Stop+0x28>
 8004eae:	e00f      	b.n	8004ed0 <HAL_TIM_Encoder_Stop+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	2100      	movs	r1, #0
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f000 fde1 	bl	8005a80 <TIM_CCxChannelCmd>
      break;
 8004ebe:	e016      	b.n	8004eee <HAL_TIM_Encoder_Stop+0x56>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	2104      	movs	r1, #4
 8004ec8:	4618      	mov	r0, r3
 8004eca:	f000 fdd9 	bl	8005a80 <TIM_CCxChannelCmd>
      break;
 8004ece:	e00e      	b.n	8004eee <HAL_TIM_Encoder_Stop+0x56>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	2100      	movs	r1, #0
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f000 fdd1 	bl	8005a80 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	2104      	movs	r1, #4
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f000 fdca 	bl	8005a80 <TIM_CCxChannelCmd>
      break;
 8004eec:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	6a1a      	ldr	r2, [r3, #32]
 8004ef4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004ef8:	4013      	ands	r3, r2
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d10f      	bne.n	8004f1e <HAL_TIM_Encoder_Stop+0x86>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	6a1a      	ldr	r2, [r3, #32]
 8004f04:	f240 4344 	movw	r3, #1092	@ 0x444
 8004f08:	4013      	ands	r3, r2
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d107      	bne.n	8004f1e <HAL_TIM_Encoder_Stop+0x86>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f022 0201 	bic.w	r2, r2, #1
 8004f1c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d002      	beq.n	8004f2a <HAL_TIM_Encoder_Stop+0x92>
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	2b04      	cmp	r3, #4
 8004f28:	d148      	bne.n	8004fbc <HAL_TIM_Encoder_Stop+0x124>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d104      	bne.n	8004f3a <HAL_TIM_Encoder_Stop+0xa2>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f38:	e023      	b.n	8004f82 <HAL_TIM_Encoder_Stop+0xea>
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	2b04      	cmp	r3, #4
 8004f3e:	d104      	bne.n	8004f4a <HAL_TIM_Encoder_Stop+0xb2>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f48:	e01b      	b.n	8004f82 <HAL_TIM_Encoder_Stop+0xea>
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	2b08      	cmp	r3, #8
 8004f4e:	d104      	bne.n	8004f5a <HAL_TIM_Encoder_Stop+0xc2>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f58:	e013      	b.n	8004f82 <HAL_TIM_Encoder_Stop+0xea>
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	2b0c      	cmp	r3, #12
 8004f5e:	d104      	bne.n	8004f6a <HAL_TIM_Encoder_Stop+0xd2>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2201      	movs	r2, #1
 8004f64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f68:	e00b      	b.n	8004f82 <HAL_TIM_Encoder_Stop+0xea>
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	2b10      	cmp	r3, #16
 8004f6e:	d104      	bne.n	8004f7a <HAL_TIM_Encoder_Stop+0xe2>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2201      	movs	r2, #1
 8004f74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f78:	e003      	b.n	8004f82 <HAL_TIM_Encoder_Stop+0xea>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d104      	bne.n	8004f92 <HAL_TIM_Encoder_Stop+0xfa>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f90:	e024      	b.n	8004fdc <HAL_TIM_Encoder_Stop+0x144>
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	2b04      	cmp	r3, #4
 8004f96:	d104      	bne.n	8004fa2 <HAL_TIM_Encoder_Stop+0x10a>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004fa0:	e01c      	b.n	8004fdc <HAL_TIM_Encoder_Stop+0x144>
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	2b08      	cmp	r3, #8
 8004fa6:	d104      	bne.n	8004fb2 <HAL_TIM_Encoder_Stop+0x11a>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004fb0:	e014      	b.n	8004fdc <HAL_TIM_Encoder_Stop+0x144>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
 8004fba:	e00f      	b.n	8004fdc <HAL_TIM_Encoder_Stop+0x144>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3708      	adds	r7, #8
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}

08004fe6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fe6:	b580      	push	{r7, lr}
 8004fe8:	b084      	sub	sp, #16
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	691b      	ldr	r3, [r3, #16]
 8004ffc:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	f003 0302 	and.w	r3, r3, #2
 8005004:	2b00      	cmp	r3, #0
 8005006:	d020      	beq.n	800504a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f003 0302 	and.w	r3, r3, #2
 800500e:	2b00      	cmp	r3, #0
 8005010:	d01b      	beq.n	800504a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f06f 0202 	mvn.w	r2, #2
 800501a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2201      	movs	r2, #1
 8005020:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	699b      	ldr	r3, [r3, #24]
 8005028:	f003 0303 	and.w	r3, r3, #3
 800502c:	2b00      	cmp	r3, #0
 800502e:	d003      	beq.n	8005038 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f000 f9fd 	bl	8005430 <HAL_TIM_IC_CaptureCallback>
 8005036:	e005      	b.n	8005044 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f000 f9ef 	bl	800541c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f000 fa00 	bl	8005444 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2200      	movs	r2, #0
 8005048:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	f003 0304 	and.w	r3, r3, #4
 8005050:	2b00      	cmp	r3, #0
 8005052:	d020      	beq.n	8005096 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f003 0304 	and.w	r3, r3, #4
 800505a:	2b00      	cmp	r3, #0
 800505c:	d01b      	beq.n	8005096 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f06f 0204 	mvn.w	r2, #4
 8005066:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2202      	movs	r2, #2
 800506c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	699b      	ldr	r3, [r3, #24]
 8005074:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005078:	2b00      	cmp	r3, #0
 800507a:	d003      	beq.n	8005084 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800507c:	6878      	ldr	r0, [r7, #4]
 800507e:	f000 f9d7 	bl	8005430 <HAL_TIM_IC_CaptureCallback>
 8005082:	e005      	b.n	8005090 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f000 f9c9 	bl	800541c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f000 f9da 	bl	8005444 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2200      	movs	r2, #0
 8005094:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	f003 0308 	and.w	r3, r3, #8
 800509c:	2b00      	cmp	r3, #0
 800509e:	d020      	beq.n	80050e2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f003 0308 	and.w	r3, r3, #8
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d01b      	beq.n	80050e2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f06f 0208 	mvn.w	r2, #8
 80050b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2204      	movs	r2, #4
 80050b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	69db      	ldr	r3, [r3, #28]
 80050c0:	f003 0303 	and.w	r3, r3, #3
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d003      	beq.n	80050d0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050c8:	6878      	ldr	r0, [r7, #4]
 80050ca:	f000 f9b1 	bl	8005430 <HAL_TIM_IC_CaptureCallback>
 80050ce:	e005      	b.n	80050dc <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f000 f9a3 	bl	800541c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 f9b4 	bl	8005444 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2200      	movs	r2, #0
 80050e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	f003 0310 	and.w	r3, r3, #16
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d020      	beq.n	800512e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f003 0310 	and.w	r3, r3, #16
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d01b      	beq.n	800512e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f06f 0210 	mvn.w	r2, #16
 80050fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2208      	movs	r2, #8
 8005104:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	69db      	ldr	r3, [r3, #28]
 800510c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005110:	2b00      	cmp	r3, #0
 8005112:	d003      	beq.n	800511c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f000 f98b 	bl	8005430 <HAL_TIM_IC_CaptureCallback>
 800511a:	e005      	b.n	8005128 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f000 f97d 	bl	800541c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f000 f98e 	bl	8005444 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	f003 0301 	and.w	r3, r3, #1
 8005134:	2b00      	cmp	r3, #0
 8005136:	d00c      	beq.n	8005152 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f003 0301 	and.w	r3, r3, #1
 800513e:	2b00      	cmp	r3, #0
 8005140:	d007      	beq.n	8005152 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f06f 0201 	mvn.w	r2, #1
 800514a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800514c:	6878      	ldr	r0, [r7, #4]
 800514e:	f7fb fd03 	bl	8000b58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005158:	2b00      	cmp	r3, #0
 800515a:	d104      	bne.n	8005166 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005162:	2b00      	cmp	r3, #0
 8005164:	d00c      	beq.n	8005180 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800516c:	2b00      	cmp	r3, #0
 800516e:	d007      	beq.n	8005180 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f000 fd3e 	bl	8005bfc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005186:	2b00      	cmp	r3, #0
 8005188:	d00c      	beq.n	80051a4 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005190:	2b00      	cmp	r3, #0
 8005192:	d007      	beq.n	80051a4 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800519c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f000 fd36 	bl	8005c10 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00c      	beq.n	80051c8 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d007      	beq.n	80051c8 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80051c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	f000 f948 	bl	8005458 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	f003 0320 	and.w	r3, r3, #32
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d00c      	beq.n	80051ec <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	f003 0320 	and.w	r3, r3, #32
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d007      	beq.n	80051ec <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f06f 0220 	mvn.w	r2, #32
 80051e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 fcfe 	bl	8005be8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051ec:	bf00      	nop
 80051ee:	3710      	adds	r7, #16
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}

080051f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b086      	sub	sp, #24
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005200:	2300      	movs	r3, #0
 8005202:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800520a:	2b01      	cmp	r3, #1
 800520c:	d101      	bne.n	8005212 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800520e:	2302      	movs	r3, #2
 8005210:	e0ff      	b.n	8005412 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2201      	movs	r2, #1
 8005216:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2b14      	cmp	r3, #20
 800521e:	f200 80f0 	bhi.w	8005402 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005222:	a201      	add	r2, pc, #4	@ (adr r2, 8005228 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005228:	0800527d 	.word	0x0800527d
 800522c:	08005403 	.word	0x08005403
 8005230:	08005403 	.word	0x08005403
 8005234:	08005403 	.word	0x08005403
 8005238:	080052bd 	.word	0x080052bd
 800523c:	08005403 	.word	0x08005403
 8005240:	08005403 	.word	0x08005403
 8005244:	08005403 	.word	0x08005403
 8005248:	080052ff 	.word	0x080052ff
 800524c:	08005403 	.word	0x08005403
 8005250:	08005403 	.word	0x08005403
 8005254:	08005403 	.word	0x08005403
 8005258:	0800533f 	.word	0x0800533f
 800525c:	08005403 	.word	0x08005403
 8005260:	08005403 	.word	0x08005403
 8005264:	08005403 	.word	0x08005403
 8005268:	08005381 	.word	0x08005381
 800526c:	08005403 	.word	0x08005403
 8005270:	08005403 	.word	0x08005403
 8005274:	08005403 	.word	0x08005403
 8005278:	080053c1 	.word	0x080053c1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68b9      	ldr	r1, [r7, #8]
 8005282:	4618      	mov	r0, r3
 8005284:	f000 f99e 	bl	80055c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	699a      	ldr	r2, [r3, #24]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f042 0208 	orr.w	r2, r2, #8
 8005296:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	699a      	ldr	r2, [r3, #24]
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f022 0204 	bic.w	r2, r2, #4
 80052a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	6999      	ldr	r1, [r3, #24]
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	691a      	ldr	r2, [r3, #16]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	430a      	orrs	r2, r1
 80052b8:	619a      	str	r2, [r3, #24]
      break;
 80052ba:	e0a5      	b.n	8005408 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68b9      	ldr	r1, [r7, #8]
 80052c2:	4618      	mov	r0, r3
 80052c4:	f000 f9f0 	bl	80056a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	699a      	ldr	r2, [r3, #24]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	699a      	ldr	r2, [r3, #24]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	6999      	ldr	r1, [r3, #24]
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	021a      	lsls	r2, r3, #8
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	430a      	orrs	r2, r1
 80052fa:	619a      	str	r2, [r3, #24]
      break;
 80052fc:	e084      	b.n	8005408 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	68b9      	ldr	r1, [r7, #8]
 8005304:	4618      	mov	r0, r3
 8005306:	f000 fa47 	bl	8005798 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	69da      	ldr	r2, [r3, #28]
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f042 0208 	orr.w	r2, r2, #8
 8005318:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	69da      	ldr	r2, [r3, #28]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f022 0204 	bic.w	r2, r2, #4
 8005328:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	69d9      	ldr	r1, [r3, #28]
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	691a      	ldr	r2, [r3, #16]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	430a      	orrs	r2, r1
 800533a:	61da      	str	r2, [r3, #28]
      break;
 800533c:	e064      	b.n	8005408 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	68b9      	ldr	r1, [r7, #8]
 8005344:	4618      	mov	r0, r3
 8005346:	f000 fa9d 	bl	8005884 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	69da      	ldr	r2, [r3, #28]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005358:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	69da      	ldr	r2, [r3, #28]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005368:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	69d9      	ldr	r1, [r3, #28]
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	691b      	ldr	r3, [r3, #16]
 8005374:	021a      	lsls	r2, r3, #8
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	430a      	orrs	r2, r1
 800537c:	61da      	str	r2, [r3, #28]
      break;
 800537e:	e043      	b.n	8005408 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68b9      	ldr	r1, [r7, #8]
 8005386:	4618      	mov	r0, r3
 8005388:	f000 fad4 	bl	8005934 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f042 0208 	orr.w	r2, r2, #8
 800539a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f022 0204 	bic.w	r2, r2, #4
 80053aa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	691a      	ldr	r2, [r3, #16]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	430a      	orrs	r2, r1
 80053bc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80053be:	e023      	b.n	8005408 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68b9      	ldr	r1, [r7, #8]
 80053c6:	4618      	mov	r0, r3
 80053c8:	f000 fb06 	bl	80059d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053da:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053ea:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	691b      	ldr	r3, [r3, #16]
 80053f6:	021a      	lsls	r2, r3, #8
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	430a      	orrs	r2, r1
 80053fe:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005400:	e002      	b.n	8005408 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	75fb      	strb	r3, [r7, #23]
      break;
 8005406:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2200      	movs	r2, #0
 800540c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005410:	7dfb      	ldrb	r3, [r7, #23]
}
 8005412:	4618      	mov	r0, r3
 8005414:	3718      	adds	r7, #24
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}
 800541a:	bf00      	nop

0800541c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005424:	bf00      	nop
 8005426:	370c      	adds	r7, #12
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr

08005430 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005430:	b480      	push	{r7}
 8005432:	b083      	sub	sp, #12
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005438:	bf00      	nop
 800543a:	370c      	adds	r7, #12
 800543c:	46bd      	mov	sp, r7
 800543e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005442:	4770      	bx	lr

08005444 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005444:	b480      	push	{r7}
 8005446:	b083      	sub	sp, #12
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800544c:	bf00      	nop
 800544e:	370c      	adds	r7, #12
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr

08005458 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005458:	b480      	push	{r7}
 800545a:	b083      	sub	sp, #12
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005460:	bf00      	nop
 8005462:	370c      	adds	r7, #12
 8005464:	46bd      	mov	sp, r7
 8005466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546a:	4770      	bx	lr

0800546c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800546c:	b480      	push	{r7}
 800546e:	b085      	sub	sp, #20
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4a46      	ldr	r2, [pc, #280]	@ (8005598 <TIM_Base_SetConfig+0x12c>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d013      	beq.n	80054ac <TIM_Base_SetConfig+0x40>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800548a:	d00f      	beq.n	80054ac <TIM_Base_SetConfig+0x40>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	4a43      	ldr	r2, [pc, #268]	@ (800559c <TIM_Base_SetConfig+0x130>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d00b      	beq.n	80054ac <TIM_Base_SetConfig+0x40>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	4a42      	ldr	r2, [pc, #264]	@ (80055a0 <TIM_Base_SetConfig+0x134>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d007      	beq.n	80054ac <TIM_Base_SetConfig+0x40>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	4a41      	ldr	r2, [pc, #260]	@ (80055a4 <TIM_Base_SetConfig+0x138>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d003      	beq.n	80054ac <TIM_Base_SetConfig+0x40>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a40      	ldr	r2, [pc, #256]	@ (80055a8 <TIM_Base_SetConfig+0x13c>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d108      	bne.n	80054be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	68fa      	ldr	r2, [r7, #12]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	4a35      	ldr	r2, [pc, #212]	@ (8005598 <TIM_Base_SetConfig+0x12c>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d02b      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054cc:	d027      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a32      	ldr	r2, [pc, #200]	@ (800559c <TIM_Base_SetConfig+0x130>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d023      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	4a31      	ldr	r2, [pc, #196]	@ (80055a0 <TIM_Base_SetConfig+0x134>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d01f      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	4a30      	ldr	r2, [pc, #192]	@ (80055a4 <TIM_Base_SetConfig+0x138>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d01b      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a2f      	ldr	r2, [pc, #188]	@ (80055a8 <TIM_Base_SetConfig+0x13c>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d017      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a2e      	ldr	r2, [pc, #184]	@ (80055ac <TIM_Base_SetConfig+0x140>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d013      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a2d      	ldr	r2, [pc, #180]	@ (80055b0 <TIM_Base_SetConfig+0x144>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d00f      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a2c      	ldr	r2, [pc, #176]	@ (80055b4 <TIM_Base_SetConfig+0x148>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d00b      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4a2b      	ldr	r2, [pc, #172]	@ (80055b8 <TIM_Base_SetConfig+0x14c>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d007      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a2a      	ldr	r2, [pc, #168]	@ (80055bc <TIM_Base_SetConfig+0x150>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d003      	beq.n	800551e <TIM_Base_SetConfig+0xb2>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4a29      	ldr	r2, [pc, #164]	@ (80055c0 <TIM_Base_SetConfig+0x154>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d108      	bne.n	8005530 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005524:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	68fa      	ldr	r2, [r7, #12]
 800552c:	4313      	orrs	r3, r2
 800552e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	695b      	ldr	r3, [r3, #20]
 800553a:	4313      	orrs	r3, r2
 800553c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	68fa      	ldr	r2, [r7, #12]
 8005542:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	689a      	ldr	r2, [r3, #8]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	4a10      	ldr	r2, [pc, #64]	@ (8005598 <TIM_Base_SetConfig+0x12c>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d003      	beq.n	8005564 <TIM_Base_SetConfig+0xf8>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a12      	ldr	r2, [pc, #72]	@ (80055a8 <TIM_Base_SetConfig+0x13c>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d103      	bne.n	800556c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	691a      	ldr	r2, [r3, #16]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	691b      	ldr	r3, [r3, #16]
 8005576:	f003 0301 	and.w	r3, r3, #1
 800557a:	2b01      	cmp	r3, #1
 800557c:	d105      	bne.n	800558a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	691b      	ldr	r3, [r3, #16]
 8005582:	f023 0201 	bic.w	r2, r3, #1
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	611a      	str	r2, [r3, #16]
  }
}
 800558a:	bf00      	nop
 800558c:	3714      	adds	r7, #20
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr
 8005596:	bf00      	nop
 8005598:	40010000 	.word	0x40010000
 800559c:	40000400 	.word	0x40000400
 80055a0:	40000800 	.word	0x40000800
 80055a4:	40000c00 	.word	0x40000c00
 80055a8:	40010400 	.word	0x40010400
 80055ac:	40014000 	.word	0x40014000
 80055b0:	40014400 	.word	0x40014400
 80055b4:	40014800 	.word	0x40014800
 80055b8:	40001800 	.word	0x40001800
 80055bc:	40001c00 	.word	0x40001c00
 80055c0:	40002000 	.word	0x40002000

080055c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b087      	sub	sp, #28
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6a1b      	ldr	r3, [r3, #32]
 80055d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6a1b      	ldr	r3, [r3, #32]
 80055d8:	f023 0201 	bic.w	r2, r3, #1
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	699b      	ldr	r3, [r3, #24]
 80055ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055ec:	68fa      	ldr	r2, [r7, #12]
 80055ee:	4b2b      	ldr	r3, [pc, #172]	@ (800569c <TIM_OC1_SetConfig+0xd8>)
 80055f0:	4013      	ands	r3, r2
 80055f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f023 0303 	bic.w	r3, r3, #3
 80055fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	68fa      	ldr	r2, [r7, #12]
 8005602:	4313      	orrs	r3, r2
 8005604:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	f023 0302 	bic.w	r3, r3, #2
 800560c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	697a      	ldr	r2, [r7, #20]
 8005614:	4313      	orrs	r3, r2
 8005616:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	4a21      	ldr	r2, [pc, #132]	@ (80056a0 <TIM_OC1_SetConfig+0xdc>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d003      	beq.n	8005628 <TIM_OC1_SetConfig+0x64>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	4a20      	ldr	r2, [pc, #128]	@ (80056a4 <TIM_OC1_SetConfig+0xe0>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d10c      	bne.n	8005642 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	f023 0308 	bic.w	r3, r3, #8
 800562e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	68db      	ldr	r3, [r3, #12]
 8005634:	697a      	ldr	r2, [r7, #20]
 8005636:	4313      	orrs	r3, r2
 8005638:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	f023 0304 	bic.w	r3, r3, #4
 8005640:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a16      	ldr	r2, [pc, #88]	@ (80056a0 <TIM_OC1_SetConfig+0xdc>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d003      	beq.n	8005652 <TIM_OC1_SetConfig+0x8e>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a15      	ldr	r2, [pc, #84]	@ (80056a4 <TIM_OC1_SetConfig+0xe0>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d111      	bne.n	8005676 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005658:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005660:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	695b      	ldr	r3, [r3, #20]
 8005666:	693a      	ldr	r2, [r7, #16]
 8005668:	4313      	orrs	r3, r2
 800566a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	699b      	ldr	r3, [r3, #24]
 8005670:	693a      	ldr	r2, [r7, #16]
 8005672:	4313      	orrs	r3, r2
 8005674:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	693a      	ldr	r2, [r7, #16]
 800567a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	68fa      	ldr	r2, [r7, #12]
 8005680:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	685a      	ldr	r2, [r3, #4]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	697a      	ldr	r2, [r7, #20]
 800568e:	621a      	str	r2, [r3, #32]
}
 8005690:	bf00      	nop
 8005692:	371c      	adds	r7, #28
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr
 800569c:	fffeff8f 	.word	0xfffeff8f
 80056a0:	40010000 	.word	0x40010000
 80056a4:	40010400 	.word	0x40010400

080056a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b087      	sub	sp, #28
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6a1b      	ldr	r3, [r3, #32]
 80056b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6a1b      	ldr	r3, [r3, #32]
 80056bc:	f023 0210 	bic.w	r2, r3, #16
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	699b      	ldr	r3, [r3, #24]
 80056ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80056d0:	68fa      	ldr	r2, [r7, #12]
 80056d2:	4b2e      	ldr	r3, [pc, #184]	@ (800578c <TIM_OC2_SetConfig+0xe4>)
 80056d4:	4013      	ands	r3, r2
 80056d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	021b      	lsls	r3, r3, #8
 80056e6:	68fa      	ldr	r2, [r7, #12]
 80056e8:	4313      	orrs	r3, r2
 80056ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	f023 0320 	bic.w	r3, r3, #32
 80056f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	011b      	lsls	r3, r3, #4
 80056fa:	697a      	ldr	r2, [r7, #20]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4a23      	ldr	r2, [pc, #140]	@ (8005790 <TIM_OC2_SetConfig+0xe8>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d003      	beq.n	8005710 <TIM_OC2_SetConfig+0x68>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4a22      	ldr	r2, [pc, #136]	@ (8005794 <TIM_OC2_SetConfig+0xec>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d10d      	bne.n	800572c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005716:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	011b      	lsls	r3, r3, #4
 800571e:	697a      	ldr	r2, [r7, #20]
 8005720:	4313      	orrs	r3, r2
 8005722:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800572a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	4a18      	ldr	r2, [pc, #96]	@ (8005790 <TIM_OC2_SetConfig+0xe8>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d003      	beq.n	800573c <TIM_OC2_SetConfig+0x94>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4a17      	ldr	r2, [pc, #92]	@ (8005794 <TIM_OC2_SetConfig+0xec>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d113      	bne.n	8005764 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005742:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800574a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	695b      	ldr	r3, [r3, #20]
 8005750:	009b      	lsls	r3, r3, #2
 8005752:	693a      	ldr	r2, [r7, #16]
 8005754:	4313      	orrs	r3, r2
 8005756:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	699b      	ldr	r3, [r3, #24]
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	693a      	ldr	r2, [r7, #16]
 8005760:	4313      	orrs	r3, r2
 8005762:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	693a      	ldr	r2, [r7, #16]
 8005768:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	68fa      	ldr	r2, [r7, #12]
 800576e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	685a      	ldr	r2, [r3, #4]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	697a      	ldr	r2, [r7, #20]
 800577c:	621a      	str	r2, [r3, #32]
}
 800577e:	bf00      	nop
 8005780:	371c      	adds	r7, #28
 8005782:	46bd      	mov	sp, r7
 8005784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005788:	4770      	bx	lr
 800578a:	bf00      	nop
 800578c:	feff8fff 	.word	0xfeff8fff
 8005790:	40010000 	.word	0x40010000
 8005794:	40010400 	.word	0x40010400

08005798 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005798:	b480      	push	{r7}
 800579a:	b087      	sub	sp, #28
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6a1b      	ldr	r3, [r3, #32]
 80057a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6a1b      	ldr	r3, [r3, #32]
 80057ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	69db      	ldr	r3, [r3, #28]
 80057be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80057c0:	68fa      	ldr	r2, [r7, #12]
 80057c2:	4b2d      	ldr	r3, [pc, #180]	@ (8005878 <TIM_OC3_SetConfig+0xe0>)
 80057c4:	4013      	ands	r3, r2
 80057c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f023 0303 	bic.w	r3, r3, #3
 80057ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68fa      	ldr	r2, [r7, #12]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80057e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	021b      	lsls	r3, r3, #8
 80057e8:	697a      	ldr	r2, [r7, #20]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	4a22      	ldr	r2, [pc, #136]	@ (800587c <TIM_OC3_SetConfig+0xe4>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d003      	beq.n	80057fe <TIM_OC3_SetConfig+0x66>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a21      	ldr	r2, [pc, #132]	@ (8005880 <TIM_OC3_SetConfig+0xe8>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d10d      	bne.n	800581a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005804:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	68db      	ldr	r3, [r3, #12]
 800580a:	021b      	lsls	r3, r3, #8
 800580c:	697a      	ldr	r2, [r7, #20]
 800580e:	4313      	orrs	r3, r2
 8005810:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005818:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4a17      	ldr	r2, [pc, #92]	@ (800587c <TIM_OC3_SetConfig+0xe4>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d003      	beq.n	800582a <TIM_OC3_SetConfig+0x92>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4a16      	ldr	r2, [pc, #88]	@ (8005880 <TIM_OC3_SetConfig+0xe8>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d113      	bne.n	8005852 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005830:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005838:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	695b      	ldr	r3, [r3, #20]
 800583e:	011b      	lsls	r3, r3, #4
 8005840:	693a      	ldr	r2, [r7, #16]
 8005842:	4313      	orrs	r3, r2
 8005844:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	699b      	ldr	r3, [r3, #24]
 800584a:	011b      	lsls	r3, r3, #4
 800584c:	693a      	ldr	r2, [r7, #16]
 800584e:	4313      	orrs	r3, r2
 8005850:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	693a      	ldr	r2, [r7, #16]
 8005856:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	68fa      	ldr	r2, [r7, #12]
 800585c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	685a      	ldr	r2, [r3, #4]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	697a      	ldr	r2, [r7, #20]
 800586a:	621a      	str	r2, [r3, #32]
}
 800586c:	bf00      	nop
 800586e:	371c      	adds	r7, #28
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr
 8005878:	fffeff8f 	.word	0xfffeff8f
 800587c:	40010000 	.word	0x40010000
 8005880:	40010400 	.word	0x40010400

08005884 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005884:	b480      	push	{r7}
 8005886:	b087      	sub	sp, #28
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6a1b      	ldr	r3, [r3, #32]
 8005892:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6a1b      	ldr	r3, [r3, #32]
 8005898:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	69db      	ldr	r3, [r3, #28]
 80058aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058ac:	68fa      	ldr	r2, [r7, #12]
 80058ae:	4b1e      	ldr	r3, [pc, #120]	@ (8005928 <TIM_OC4_SetConfig+0xa4>)
 80058b0:	4013      	ands	r3, r2
 80058b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	021b      	lsls	r3, r3, #8
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80058ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	031b      	lsls	r3, r3, #12
 80058d6:	693a      	ldr	r2, [r7, #16]
 80058d8:	4313      	orrs	r3, r2
 80058da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a13      	ldr	r2, [pc, #76]	@ (800592c <TIM_OC4_SetConfig+0xa8>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d003      	beq.n	80058ec <TIM_OC4_SetConfig+0x68>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4a12      	ldr	r2, [pc, #72]	@ (8005930 <TIM_OC4_SetConfig+0xac>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d109      	bne.n	8005900 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80058f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	695b      	ldr	r3, [r3, #20]
 80058f8:	019b      	lsls	r3, r3, #6
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	697a      	ldr	r2, [r7, #20]
 8005904:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	68fa      	ldr	r2, [r7, #12]
 800590a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	685a      	ldr	r2, [r3, #4]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	693a      	ldr	r2, [r7, #16]
 8005918:	621a      	str	r2, [r3, #32]
}
 800591a:	bf00      	nop
 800591c:	371c      	adds	r7, #28
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr
 8005926:	bf00      	nop
 8005928:	feff8fff 	.word	0xfeff8fff
 800592c:	40010000 	.word	0x40010000
 8005930:	40010400 	.word	0x40010400

08005934 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005934:	b480      	push	{r7}
 8005936:	b087      	sub	sp, #28
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6a1b      	ldr	r3, [r3, #32]
 8005942:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6a1b      	ldr	r3, [r3, #32]
 8005948:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800595a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800595c:	68fa      	ldr	r2, [r7, #12]
 800595e:	4b1b      	ldr	r3, [pc, #108]	@ (80059cc <TIM_OC5_SetConfig+0x98>)
 8005960:	4013      	ands	r3, r2
 8005962:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	68fa      	ldr	r2, [r7, #12]
 800596a:	4313      	orrs	r3, r2
 800596c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005974:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	041b      	lsls	r3, r3, #16
 800597c:	693a      	ldr	r2, [r7, #16]
 800597e:	4313      	orrs	r3, r2
 8005980:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a12      	ldr	r2, [pc, #72]	@ (80059d0 <TIM_OC5_SetConfig+0x9c>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d003      	beq.n	8005992 <TIM_OC5_SetConfig+0x5e>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a11      	ldr	r2, [pc, #68]	@ (80059d4 <TIM_OC5_SetConfig+0xa0>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d109      	bne.n	80059a6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005998:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	021b      	lsls	r3, r3, #8
 80059a0:	697a      	ldr	r2, [r7, #20]
 80059a2:	4313      	orrs	r3, r2
 80059a4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	697a      	ldr	r2, [r7, #20]
 80059aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	68fa      	ldr	r2, [r7, #12]
 80059b0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	685a      	ldr	r2, [r3, #4]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	693a      	ldr	r2, [r7, #16]
 80059be:	621a      	str	r2, [r3, #32]
}
 80059c0:	bf00      	nop
 80059c2:	371c      	adds	r7, #28
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr
 80059cc:	fffeff8f 	.word	0xfffeff8f
 80059d0:	40010000 	.word	0x40010000
 80059d4:	40010400 	.word	0x40010400

080059d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80059d8:	b480      	push	{r7}
 80059da:	b087      	sub	sp, #28
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a1b      	ldr	r3, [r3, #32]
 80059e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6a1b      	ldr	r3, [r3, #32]
 80059ec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a00:	68fa      	ldr	r2, [r7, #12]
 8005a02:	4b1c      	ldr	r3, [pc, #112]	@ (8005a74 <TIM_OC6_SetConfig+0x9c>)
 8005a04:	4013      	ands	r3, r2
 8005a06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	021b      	lsls	r3, r3, #8
 8005a0e:	68fa      	ldr	r2, [r7, #12]
 8005a10:	4313      	orrs	r3, r2
 8005a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005a1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	051b      	lsls	r3, r3, #20
 8005a22:	693a      	ldr	r2, [r7, #16]
 8005a24:	4313      	orrs	r3, r2
 8005a26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a13      	ldr	r2, [pc, #76]	@ (8005a78 <TIM_OC6_SetConfig+0xa0>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d003      	beq.n	8005a38 <TIM_OC6_SetConfig+0x60>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a12      	ldr	r2, [pc, #72]	@ (8005a7c <TIM_OC6_SetConfig+0xa4>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d109      	bne.n	8005a4c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a3e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	695b      	ldr	r3, [r3, #20]
 8005a44:	029b      	lsls	r3, r3, #10
 8005a46:	697a      	ldr	r2, [r7, #20]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	697a      	ldr	r2, [r7, #20]
 8005a50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	68fa      	ldr	r2, [r7, #12]
 8005a56:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	685a      	ldr	r2, [r3, #4]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	693a      	ldr	r2, [r7, #16]
 8005a64:	621a      	str	r2, [r3, #32]
}
 8005a66:	bf00      	nop
 8005a68:	371c      	adds	r7, #28
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr
 8005a72:	bf00      	nop
 8005a74:	feff8fff 	.word	0xfeff8fff
 8005a78:	40010000 	.word	0x40010000
 8005a7c:	40010400 	.word	0x40010400

08005a80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b087      	sub	sp, #28
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	60f8      	str	r0, [r7, #12]
 8005a88:	60b9      	str	r1, [r7, #8]
 8005a8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	f003 031f 	and.w	r3, r3, #31
 8005a92:	2201      	movs	r2, #1
 8005a94:	fa02 f303 	lsl.w	r3, r2, r3
 8005a98:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	6a1a      	ldr	r2, [r3, #32]
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	43db      	mvns	r3, r3
 8005aa2:	401a      	ands	r2, r3
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	6a1a      	ldr	r2, [r3, #32]
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	f003 031f 	and.w	r3, r3, #31
 8005ab2:	6879      	ldr	r1, [r7, #4]
 8005ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ab8:	431a      	orrs	r2, r3
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	621a      	str	r2, [r3, #32]
}
 8005abe:	bf00      	nop
 8005ac0:	371c      	adds	r7, #28
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr
	...

08005acc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b085      	sub	sp, #20
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d101      	bne.n	8005ae4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ae0:	2302      	movs	r3, #2
 8005ae2:	e06d      	b.n	8005bc0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2202      	movs	r2, #2
 8005af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a30      	ldr	r2, [pc, #192]	@ (8005bcc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d004      	beq.n	8005b18 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a2f      	ldr	r2, [pc, #188]	@ (8005bd0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d108      	bne.n	8005b2a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005b1e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	68fa      	ldr	r2, [r7, #12]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b30:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	68fa      	ldr	r2, [r7, #12]
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	68fa      	ldr	r2, [r7, #12]
 8005b42:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a20      	ldr	r2, [pc, #128]	@ (8005bcc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d022      	beq.n	8005b94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b56:	d01d      	beq.n	8005b94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a1d      	ldr	r2, [pc, #116]	@ (8005bd4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d018      	beq.n	8005b94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a1c      	ldr	r2, [pc, #112]	@ (8005bd8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d013      	beq.n	8005b94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a1a      	ldr	r2, [pc, #104]	@ (8005bdc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d00e      	beq.n	8005b94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a15      	ldr	r2, [pc, #84]	@ (8005bd0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d009      	beq.n	8005b94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a16      	ldr	r2, [pc, #88]	@ (8005be0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d004      	beq.n	8005b94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a15      	ldr	r2, [pc, #84]	@ (8005be4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d10c      	bne.n	8005bae <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b9a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	68ba      	ldr	r2, [r7, #8]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	68ba      	ldr	r2, [r7, #8]
 8005bac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005bbe:	2300      	movs	r3, #0
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3714      	adds	r7, #20
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr
 8005bcc:	40010000 	.word	0x40010000
 8005bd0:	40010400 	.word	0x40010400
 8005bd4:	40000400 	.word	0x40000400
 8005bd8:	40000800 	.word	0x40000800
 8005bdc:	40000c00 	.word	0x40000c00
 8005be0:	40014000 	.word	0x40014000
 8005be4:	40001800 	.word	0x40001800

08005be8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b083      	sub	sp, #12
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005bf0:	bf00      	nop
 8005bf2:	370c      	adds	r7, #12
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	4770      	bx	lr

08005bfc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b083      	sub	sp, #12
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c04:	bf00      	nop
 8005c06:	370c      	adds	r7, #12
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr

08005c10 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b083      	sub	sp, #12
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005c18:	bf00      	nop
 8005c1a:	370c      	adds	r7, #12
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr

08005c24 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b082      	sub	sp, #8
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d101      	bne.n	8005c36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e040      	b.n	8005cb8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d106      	bne.n	8005c4c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f7fc f91a 	bl	8001e80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2224      	movs	r2, #36	@ 0x24
 8005c50:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f022 0201 	bic.w	r2, r2, #1
 8005c60:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d002      	beq.n	8005c70 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f000 ff18 	bl	8006aa0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f000 fcb1 	bl	80065d8 <UART_SetConfig>
 8005c76:	4603      	mov	r3, r0
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d101      	bne.n	8005c80 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e01b      	b.n	8005cb8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	685a      	ldr	r2, [r3, #4]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005c8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	689a      	ldr	r2, [r3, #8]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005c9e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f042 0201 	orr.w	r2, r2, #1
 8005cae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005cb0:	6878      	ldr	r0, [r7, #4]
 8005cb2:	f000 ff97 	bl	8006be4 <UART_CheckIdleState>
 8005cb6:	4603      	mov	r3, r0
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3708      	adds	r7, #8
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b08a      	sub	sp, #40	@ 0x28
 8005cc4:	af02      	add	r7, sp, #8
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	60b9      	str	r1, [r7, #8]
 8005cca:	603b      	str	r3, [r7, #0]
 8005ccc:	4613      	mov	r3, r2
 8005cce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005cd4:	2b20      	cmp	r3, #32
 8005cd6:	d177      	bne.n	8005dc8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d002      	beq.n	8005ce4 <HAL_UART_Transmit+0x24>
 8005cde:	88fb      	ldrh	r3, [r7, #6]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d101      	bne.n	8005ce8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e070      	b.n	8005dca <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2200      	movs	r2, #0
 8005cec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2221      	movs	r2, #33	@ 0x21
 8005cf4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005cf6:	f7fc fafd 	bl	80022f4 <HAL_GetTick>
 8005cfa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	88fa      	ldrh	r2, [r7, #6]
 8005d00:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	88fa      	ldrh	r2, [r7, #6]
 8005d08:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d14:	d108      	bne.n	8005d28 <HAL_UART_Transmit+0x68>
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	691b      	ldr	r3, [r3, #16]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d104      	bne.n	8005d28 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	61bb      	str	r3, [r7, #24]
 8005d26:	e003      	b.n	8005d30 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005d30:	e02f      	b.n	8005d92 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	9300      	str	r3, [sp, #0]
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	2180      	movs	r1, #128	@ 0x80
 8005d3c:	68f8      	ldr	r0, [r7, #12]
 8005d3e:	f000 fff9 	bl	8006d34 <UART_WaitOnFlagUntilTimeout>
 8005d42:	4603      	mov	r3, r0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d004      	beq.n	8005d52 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2220      	movs	r2, #32
 8005d4c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005d4e:	2303      	movs	r3, #3
 8005d50:	e03b      	b.n	8005dca <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005d52:	69fb      	ldr	r3, [r7, #28]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d10b      	bne.n	8005d70 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005d58:	69bb      	ldr	r3, [r7, #24]
 8005d5a:	881b      	ldrh	r3, [r3, #0]
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d66:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005d68:	69bb      	ldr	r3, [r7, #24]
 8005d6a:	3302      	adds	r3, #2
 8005d6c:	61bb      	str	r3, [r7, #24]
 8005d6e:	e007      	b.n	8005d80 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	781a      	ldrb	r2, [r3, #0]
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005d7a:	69fb      	ldr	r3, [r7, #28]
 8005d7c:	3301      	adds	r3, #1
 8005d7e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	3b01      	subs	r3, #1
 8005d8a:	b29a      	uxth	r2, r3
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d1c9      	bne.n	8005d32 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	9300      	str	r3, [sp, #0]
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	2200      	movs	r2, #0
 8005da6:	2140      	movs	r1, #64	@ 0x40
 8005da8:	68f8      	ldr	r0, [r7, #12]
 8005daa:	f000 ffc3 	bl	8006d34 <UART_WaitOnFlagUntilTimeout>
 8005dae:	4603      	mov	r3, r0
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d004      	beq.n	8005dbe <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2220      	movs	r2, #32
 8005db8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005dba:	2303      	movs	r3, #3
 8005dbc:	e005      	b.n	8005dca <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2220      	movs	r2, #32
 8005dc2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	e000      	b.n	8005dca <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005dc8:	2302      	movs	r3, #2
  }
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3720      	adds	r7, #32
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}

08005dd2 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005dd2:	b580      	push	{r7, lr}
 8005dd4:	b08a      	sub	sp, #40	@ 0x28
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	60f8      	str	r0, [r7, #12]
 8005dda:	60b9      	str	r1, [r7, #8]
 8005ddc:	4613      	mov	r3, r2
 8005dde:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005de6:	2b20      	cmp	r3, #32
 8005de8:	d132      	bne.n	8005e50 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d002      	beq.n	8005df6 <HAL_UART_Receive_IT+0x24>
 8005df0:	88fb      	ldrh	r3, [r7, #6]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d101      	bne.n	8005dfa <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e02b      	b.n	8005e52 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d018      	beq.n	8005e40 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	e853 3f00 	ldrex	r3, [r3]
 8005e1a:	613b      	str	r3, [r7, #16]
   return(result);
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005e22:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	461a      	mov	r2, r3
 8005e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e2c:	623b      	str	r3, [r7, #32]
 8005e2e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e30:	69f9      	ldr	r1, [r7, #28]
 8005e32:	6a3a      	ldr	r2, [r7, #32]
 8005e34:	e841 2300 	strex	r3, r2, [r1]
 8005e38:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e3a:	69bb      	ldr	r3, [r7, #24]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d1e6      	bne.n	8005e0e <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005e40:	88fb      	ldrh	r3, [r7, #6]
 8005e42:	461a      	mov	r2, r3
 8005e44:	68b9      	ldr	r1, [r7, #8]
 8005e46:	68f8      	ldr	r0, [r7, #12]
 8005e48:	f000 ffe2 	bl	8006e10 <UART_Start_Receive_IT>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	e000      	b.n	8005e52 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8005e50:	2302      	movs	r3, #2
  }
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3728      	adds	r7, #40	@ 0x28
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}

08005e5a <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8005e5a:	b580      	push	{r7, lr}
 8005e5c:	b09a      	sub	sp, #104	@ 0x68
 8005e5e:	af00      	add	r7, sp, #0
 8005e60:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e6a:	e853 3f00 	ldrex	r3, [r3]
 8005e6e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005e70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e72:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e76:	667b      	str	r3, [r7, #100]	@ 0x64
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	461a      	mov	r2, r3
 8005e7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e80:	657b      	str	r3, [r7, #84]	@ 0x54
 8005e82:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e84:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005e86:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005e88:	e841 2300 	strex	r3, r2, [r1]
 8005e8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005e8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d1e6      	bne.n	8005e62 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	3308      	adds	r3, #8
 8005e9a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e9e:	e853 3f00 	ldrex	r3, [r3]
 8005ea2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea6:	f023 0301 	bic.w	r3, r3, #1
 8005eaa:	663b      	str	r3, [r7, #96]	@ 0x60
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	3308      	adds	r3, #8
 8005eb2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005eb4:	643a      	str	r2, [r7, #64]	@ 0x40
 8005eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005eba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ebc:	e841 2300 	strex	r3, r2, [r1]
 8005ec0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d1e5      	bne.n	8005e94 <HAL_UART_AbortReceive+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d118      	bne.n	8005f02 <HAL_UART_AbortReceive+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed6:	6a3b      	ldr	r3, [r7, #32]
 8005ed8:	e853 3f00 	ldrex	r3, [r3]
 8005edc:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ede:	69fb      	ldr	r3, [r7, #28]
 8005ee0:	f023 0310 	bic.w	r3, r3, #16
 8005ee4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	461a      	mov	r2, r3
 8005eec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005eee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ef0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ef2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ef4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ef6:	e841 2300 	strex	r3, r2, [r1]
 8005efa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d1e6      	bne.n	8005ed0 <HAL_UART_AbortReceive+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f0c:	2b40      	cmp	r3, #64	@ 0x40
 8005f0e:	d137      	bne.n	8005f80 <HAL_UART_AbortReceive+0x126>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	3308      	adds	r3, #8
 8005f16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	e853 3f00 	ldrex	r3, [r3]
 8005f1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f26:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	3308      	adds	r3, #8
 8005f2e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005f30:	61ba      	str	r2, [r7, #24]
 8005f32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f34:	6979      	ldr	r1, [r7, #20]
 8005f36:	69ba      	ldr	r2, [r7, #24]
 8005f38:	e841 2300 	strex	r3, r2, [r1]
 8005f3c:	613b      	str	r3, [r7, #16]
   return(result);
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d1e5      	bne.n	8005f10 <HAL_UART_AbortReceive+0xb6>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d019      	beq.n	8005f80 <HAL_UART_AbortReceive+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f50:	2200      	movs	r2, #0
 8005f52:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f7fc fc1b 	bl	8002794 <HAL_DMA_Abort>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d00d      	beq.n	8005f80 <HAL_UART_AbortReceive+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f68:	4618      	mov	r0, r3
 8005f6a:	f7fc fe2f 	bl	8002bcc <HAL_DMA_GetError>
 8005f6e:	4603      	mov	r3, r0
 8005f70:	2b20      	cmp	r3, #32
 8005f72:	d105      	bne.n	8005f80 <HAL_UART_AbortReceive+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2210      	movs	r2, #16
 8005f78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005f7c:	2303      	movs	r3, #3
 8005f7e:	e017      	b.n	8005fb0 <HAL_UART_AbortReceive+0x156>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2200      	movs	r2, #0
 8005f84:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	220f      	movs	r2, #15
 8005f8e:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	699a      	ldr	r2, [r3, #24]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f042 0208 	orr.w	r2, r2, #8
 8005f9e:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2220      	movs	r2, #32
 8005fa4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	661a      	str	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8005fae:	2300      	movs	r3, #0
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3768      	adds	r7, #104	@ 0x68
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}

08005fb8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b0ba      	sub	sp, #232	@ 0xe8
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	69db      	ldr	r3, [r3, #28]
 8005fc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005fde:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005fe2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005fe6:	4013      	ands	r3, r2
 8005fe8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005fec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d115      	bne.n	8006020 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005ff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ff8:	f003 0320 	and.w	r3, r3, #32
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d00f      	beq.n	8006020 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006000:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006004:	f003 0320 	and.w	r3, r3, #32
 8006008:	2b00      	cmp	r3, #0
 800600a:	d009      	beq.n	8006020 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006010:	2b00      	cmp	r3, #0
 8006012:	f000 82ac 	beq.w	800656e <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	4798      	blx	r3
      }
      return;
 800601e:	e2a6      	b.n	800656e <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006020:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006024:	2b00      	cmp	r3, #0
 8006026:	f000 8117 	beq.w	8006258 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800602a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800602e:	f003 0301 	and.w	r3, r3, #1
 8006032:	2b00      	cmp	r3, #0
 8006034:	d106      	bne.n	8006044 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006036:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800603a:	4b85      	ldr	r3, [pc, #532]	@ (8006250 <HAL_UART_IRQHandler+0x298>)
 800603c:	4013      	ands	r3, r2
 800603e:	2b00      	cmp	r3, #0
 8006040:	f000 810a 	beq.w	8006258 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006044:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006048:	f003 0301 	and.w	r3, r3, #1
 800604c:	2b00      	cmp	r3, #0
 800604e:	d011      	beq.n	8006074 <HAL_UART_IRQHandler+0xbc>
 8006050:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006054:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006058:	2b00      	cmp	r3, #0
 800605a:	d00b      	beq.n	8006074 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	2201      	movs	r2, #1
 8006062:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800606a:	f043 0201 	orr.w	r2, r3, #1
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006078:	f003 0302 	and.w	r3, r3, #2
 800607c:	2b00      	cmp	r3, #0
 800607e:	d011      	beq.n	80060a4 <HAL_UART_IRQHandler+0xec>
 8006080:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006084:	f003 0301 	and.w	r3, r3, #1
 8006088:	2b00      	cmp	r3, #0
 800608a:	d00b      	beq.n	80060a4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	2202      	movs	r2, #2
 8006092:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800609a:	f043 0204 	orr.w	r2, r3, #4
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060a8:	f003 0304 	and.w	r3, r3, #4
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d011      	beq.n	80060d4 <HAL_UART_IRQHandler+0x11c>
 80060b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80060b4:	f003 0301 	and.w	r3, r3, #1
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d00b      	beq.n	80060d4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	2204      	movs	r2, #4
 80060c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060ca:	f043 0202 	orr.w	r2, r3, #2
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80060d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060d8:	f003 0308 	and.w	r3, r3, #8
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d017      	beq.n	8006110 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80060e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060e4:	f003 0320 	and.w	r3, r3, #32
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d105      	bne.n	80060f8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80060ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80060f0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d00b      	beq.n	8006110 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2208      	movs	r2, #8
 80060fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006106:	f043 0208 	orr.w	r2, r3, #8
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006110:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006114:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006118:	2b00      	cmp	r3, #0
 800611a:	d012      	beq.n	8006142 <HAL_UART_IRQHandler+0x18a>
 800611c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006120:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006124:	2b00      	cmp	r3, #0
 8006126:	d00c      	beq.n	8006142 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006130:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006138:	f043 0220 	orr.w	r2, r3, #32
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006148:	2b00      	cmp	r3, #0
 800614a:	f000 8212 	beq.w	8006572 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800614e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006152:	f003 0320 	and.w	r3, r3, #32
 8006156:	2b00      	cmp	r3, #0
 8006158:	d00d      	beq.n	8006176 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800615a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800615e:	f003 0320 	and.w	r3, r3, #32
 8006162:	2b00      	cmp	r3, #0
 8006164:	d007      	beq.n	8006176 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800616a:	2b00      	cmp	r3, #0
 800616c:	d003      	beq.n	8006176 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800617c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800618a:	2b40      	cmp	r3, #64	@ 0x40
 800618c:	d005      	beq.n	800619a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800618e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006192:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006196:	2b00      	cmp	r3, #0
 8006198:	d04f      	beq.n	800623a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f000 ffc4 	bl	8007128 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061aa:	2b40      	cmp	r3, #64	@ 0x40
 80061ac:	d141      	bne.n	8006232 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	3308      	adds	r3, #8
 80061b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80061bc:	e853 3f00 	ldrex	r3, [r3]
 80061c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80061c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80061c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	3308      	adds	r3, #8
 80061d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80061da:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80061de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80061e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80061ea:	e841 2300 	strex	r3, r2, [r1]
 80061ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80061f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d1d9      	bne.n	80061ae <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d013      	beq.n	800622a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006206:	4a13      	ldr	r2, [pc, #76]	@ (8006254 <HAL_UART_IRQHandler+0x29c>)
 8006208:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800620e:	4618      	mov	r0, r3
 8006210:	f7fc fb30 	bl	8002874 <HAL_DMA_Abort_IT>
 8006214:	4603      	mov	r3, r0
 8006216:	2b00      	cmp	r3, #0
 8006218:	d017      	beq.n	800624a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800621e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006220:	687a      	ldr	r2, [r7, #4]
 8006222:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006224:	4610      	mov	r0, r2
 8006226:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006228:	e00f      	b.n	800624a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f000 f9c0 	bl	80065b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006230:	e00b      	b.n	800624a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f000 f9bc 	bl	80065b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006238:	e007      	b.n	800624a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800623a:	6878      	ldr	r0, [r7, #4]
 800623c:	f000 f9b8 	bl	80065b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006248:	e193      	b.n	8006572 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800624a:	bf00      	nop
    return;
 800624c:	e191      	b.n	8006572 <HAL_UART_IRQHandler+0x5ba>
 800624e:	bf00      	nop
 8006250:	04000120 	.word	0x04000120
 8006254:	080073d5 	.word	0x080073d5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800625c:	2b01      	cmp	r3, #1
 800625e:	f040 814c 	bne.w	80064fa <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006262:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006266:	f003 0310 	and.w	r3, r3, #16
 800626a:	2b00      	cmp	r3, #0
 800626c:	f000 8145 	beq.w	80064fa <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006270:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006274:	f003 0310 	and.w	r3, r3, #16
 8006278:	2b00      	cmp	r3, #0
 800627a:	f000 813e 	beq.w	80064fa <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	2210      	movs	r2, #16
 8006284:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006290:	2b40      	cmp	r3, #64	@ 0x40
 8006292:	f040 80b6 	bne.w	8006402 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80062a2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	f000 8165 	beq.w	8006576 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80062b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80062b6:	429a      	cmp	r2, r3
 80062b8:	f080 815d 	bcs.w	8006576 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80062c2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062ca:	69db      	ldr	r3, [r3, #28]
 80062cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062d0:	f000 8086 	beq.w	80063e0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80062e0:	e853 3f00 	ldrex	r3, [r3]
 80062e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80062e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80062ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	461a      	mov	r2, r3
 80062fa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80062fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006302:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006306:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800630a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800630e:	e841 2300 	strex	r3, r2, [r1]
 8006312:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006316:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800631a:	2b00      	cmp	r3, #0
 800631c:	d1da      	bne.n	80062d4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	3308      	adds	r3, #8
 8006324:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006326:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006328:	e853 3f00 	ldrex	r3, [r3]
 800632c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800632e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006330:	f023 0301 	bic.w	r3, r3, #1
 8006334:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	3308      	adds	r3, #8
 800633e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006342:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006346:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006348:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800634a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800634e:	e841 2300 	strex	r3, r2, [r1]
 8006352:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006354:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006356:	2b00      	cmp	r3, #0
 8006358:	d1e1      	bne.n	800631e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	3308      	adds	r3, #8
 8006360:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006362:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006364:	e853 3f00 	ldrex	r3, [r3]
 8006368:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800636a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800636c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006370:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	3308      	adds	r3, #8
 800637a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800637e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006380:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006382:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006384:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006386:	e841 2300 	strex	r3, r2, [r1]
 800638a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800638c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800638e:	2b00      	cmp	r3, #0
 8006390:	d1e3      	bne.n	800635a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2220      	movs	r2, #32
 8006396:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2200      	movs	r2, #0
 800639e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063a8:	e853 3f00 	ldrex	r3, [r3]
 80063ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80063ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063b0:	f023 0310 	bic.w	r3, r3, #16
 80063b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	461a      	mov	r2, r3
 80063be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80063c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80063c4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80063c8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80063ca:	e841 2300 	strex	r3, r2, [r1]
 80063ce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80063d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d1e4      	bne.n	80063a0 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063da:	4618      	mov	r0, r3
 80063dc:	f7fc f9da 	bl	8002794 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2202      	movs	r2, #2
 80063e4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80063f2:	b29b      	uxth	r3, r3
 80063f4:	1ad3      	subs	r3, r2, r3
 80063f6:	b29b      	uxth	r3, r3
 80063f8:	4619      	mov	r1, r3
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f7fa fa3e 	bl	800087c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006400:	e0b9      	b.n	8006576 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800640e:	b29b      	uxth	r3, r3
 8006410:	1ad3      	subs	r3, r2, r3
 8006412:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800641c:	b29b      	uxth	r3, r3
 800641e:	2b00      	cmp	r3, #0
 8006420:	f000 80ab 	beq.w	800657a <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8006424:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006428:	2b00      	cmp	r3, #0
 800642a:	f000 80a6 	beq.w	800657a <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006436:	e853 3f00 	ldrex	r3, [r3]
 800643a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800643c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800643e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006442:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	461a      	mov	r2, r3
 800644c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006450:	647b      	str	r3, [r7, #68]	@ 0x44
 8006452:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006454:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006456:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006458:	e841 2300 	strex	r3, r2, [r1]
 800645c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800645e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006460:	2b00      	cmp	r3, #0
 8006462:	d1e4      	bne.n	800642e <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	3308      	adds	r3, #8
 800646a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800646c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800646e:	e853 3f00 	ldrex	r3, [r3]
 8006472:	623b      	str	r3, [r7, #32]
   return(result);
 8006474:	6a3b      	ldr	r3, [r7, #32]
 8006476:	f023 0301 	bic.w	r3, r3, #1
 800647a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	3308      	adds	r3, #8
 8006484:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006488:	633a      	str	r2, [r7, #48]	@ 0x30
 800648a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800648c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800648e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006490:	e841 2300 	strex	r3, r2, [r1]
 8006494:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006498:	2b00      	cmp	r3, #0
 800649a:	d1e3      	bne.n	8006464 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2220      	movs	r2, #32
 80064a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2200      	movs	r2, #0
 80064a8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2200      	movs	r2, #0
 80064ae:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	e853 3f00 	ldrex	r3, [r3]
 80064bc:	60fb      	str	r3, [r7, #12]
   return(result);
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	f023 0310 	bic.w	r3, r3, #16
 80064c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	461a      	mov	r2, r3
 80064ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80064d2:	61fb      	str	r3, [r7, #28]
 80064d4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d6:	69b9      	ldr	r1, [r7, #24]
 80064d8:	69fa      	ldr	r2, [r7, #28]
 80064da:	e841 2300 	strex	r3, r2, [r1]
 80064de:	617b      	str	r3, [r7, #20]
   return(result);
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d1e4      	bne.n	80064b0 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2202      	movs	r2, #2
 80064ea:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80064ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80064f0:	4619      	mov	r1, r3
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f7fa f9c2 	bl	800087c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80064f8:	e03f      	b.n	800657a <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80064fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006502:	2b00      	cmp	r3, #0
 8006504:	d00e      	beq.n	8006524 <HAL_UART_IRQHandler+0x56c>
 8006506:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800650a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800650e:	2b00      	cmp	r3, #0
 8006510:	d008      	beq.n	8006524 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800651a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	f000 f851 	bl	80065c4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006522:	e02d      	b.n	8006580 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006524:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006528:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800652c:	2b00      	cmp	r3, #0
 800652e:	d00e      	beq.n	800654e <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006530:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006534:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006538:	2b00      	cmp	r3, #0
 800653a:	d008      	beq.n	800654e <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006540:	2b00      	cmp	r3, #0
 8006542:	d01c      	beq.n	800657e <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	4798      	blx	r3
    }
    return;
 800654c:	e017      	b.n	800657e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800654e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006556:	2b00      	cmp	r3, #0
 8006558:	d012      	beq.n	8006580 <HAL_UART_IRQHandler+0x5c8>
 800655a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800655e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006562:	2b00      	cmp	r3, #0
 8006564:	d00c      	beq.n	8006580 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f000 ff4a 	bl	8007400 <UART_EndTransmit_IT>
    return;
 800656c:	e008      	b.n	8006580 <HAL_UART_IRQHandler+0x5c8>
      return;
 800656e:	bf00      	nop
 8006570:	e006      	b.n	8006580 <HAL_UART_IRQHandler+0x5c8>
    return;
 8006572:	bf00      	nop
 8006574:	e004      	b.n	8006580 <HAL_UART_IRQHandler+0x5c8>
      return;
 8006576:	bf00      	nop
 8006578:	e002      	b.n	8006580 <HAL_UART_IRQHandler+0x5c8>
      return;
 800657a:	bf00      	nop
 800657c:	e000      	b.n	8006580 <HAL_UART_IRQHandler+0x5c8>
    return;
 800657e:	bf00      	nop
  }

}
 8006580:	37e8      	adds	r7, #232	@ 0xe8
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}
 8006586:	bf00      	nop

08006588 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006590:	bf00      	nop
 8006592:	370c      	adds	r7, #12
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr

0800659c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800659c:	b480      	push	{r7}
 800659e:	b083      	sub	sp, #12
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80065a4:	bf00      	nop
 80065a6:	370c      	adds	r7, #12
 80065a8:	46bd      	mov	sp, r7
 80065aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ae:	4770      	bx	lr

080065b0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b083      	sub	sp, #12
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80065b8:	bf00      	nop
 80065ba:	370c      	adds	r7, #12
 80065bc:	46bd      	mov	sp, r7
 80065be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c2:	4770      	bx	lr

080065c4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b083      	sub	sp, #12
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80065cc:	bf00      	nop
 80065ce:	370c      	adds	r7, #12
 80065d0:	46bd      	mov	sp, r7
 80065d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d6:	4770      	bx	lr

080065d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b088      	sub	sp, #32
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80065e0:	2300      	movs	r3, #0
 80065e2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	689a      	ldr	r2, [r3, #8]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	691b      	ldr	r3, [r3, #16]
 80065ec:	431a      	orrs	r2, r3
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	695b      	ldr	r3, [r3, #20]
 80065f2:	431a      	orrs	r2, r3
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	69db      	ldr	r3, [r3, #28]
 80065f8:	4313      	orrs	r3, r2
 80065fa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	4ba6      	ldr	r3, [pc, #664]	@ (800689c <UART_SetConfig+0x2c4>)
 8006604:	4013      	ands	r3, r2
 8006606:	687a      	ldr	r2, [r7, #4]
 8006608:	6812      	ldr	r2, [r2, #0]
 800660a:	6979      	ldr	r1, [r7, #20]
 800660c:	430b      	orrs	r3, r1
 800660e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	68da      	ldr	r2, [r3, #12]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	430a      	orrs	r2, r1
 8006624:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	699b      	ldr	r3, [r3, #24]
 800662a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6a1b      	ldr	r3, [r3, #32]
 8006630:	697a      	ldr	r2, [r7, #20]
 8006632:	4313      	orrs	r3, r2
 8006634:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	697a      	ldr	r2, [r7, #20]
 8006646:	430a      	orrs	r2, r1
 8006648:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a94      	ldr	r2, [pc, #592]	@ (80068a0 <UART_SetConfig+0x2c8>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d120      	bne.n	8006696 <UART_SetConfig+0xbe>
 8006654:	4b93      	ldr	r3, [pc, #588]	@ (80068a4 <UART_SetConfig+0x2cc>)
 8006656:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800665a:	f003 0303 	and.w	r3, r3, #3
 800665e:	2b03      	cmp	r3, #3
 8006660:	d816      	bhi.n	8006690 <UART_SetConfig+0xb8>
 8006662:	a201      	add	r2, pc, #4	@ (adr r2, 8006668 <UART_SetConfig+0x90>)
 8006664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006668:	08006679 	.word	0x08006679
 800666c:	08006685 	.word	0x08006685
 8006670:	0800667f 	.word	0x0800667f
 8006674:	0800668b 	.word	0x0800668b
 8006678:	2301      	movs	r3, #1
 800667a:	77fb      	strb	r3, [r7, #31]
 800667c:	e150      	b.n	8006920 <UART_SetConfig+0x348>
 800667e:	2302      	movs	r3, #2
 8006680:	77fb      	strb	r3, [r7, #31]
 8006682:	e14d      	b.n	8006920 <UART_SetConfig+0x348>
 8006684:	2304      	movs	r3, #4
 8006686:	77fb      	strb	r3, [r7, #31]
 8006688:	e14a      	b.n	8006920 <UART_SetConfig+0x348>
 800668a:	2308      	movs	r3, #8
 800668c:	77fb      	strb	r3, [r7, #31]
 800668e:	e147      	b.n	8006920 <UART_SetConfig+0x348>
 8006690:	2310      	movs	r3, #16
 8006692:	77fb      	strb	r3, [r7, #31]
 8006694:	e144      	b.n	8006920 <UART_SetConfig+0x348>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a83      	ldr	r2, [pc, #524]	@ (80068a8 <UART_SetConfig+0x2d0>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d132      	bne.n	8006706 <UART_SetConfig+0x12e>
 80066a0:	4b80      	ldr	r3, [pc, #512]	@ (80068a4 <UART_SetConfig+0x2cc>)
 80066a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066a6:	f003 030c 	and.w	r3, r3, #12
 80066aa:	2b0c      	cmp	r3, #12
 80066ac:	d828      	bhi.n	8006700 <UART_SetConfig+0x128>
 80066ae:	a201      	add	r2, pc, #4	@ (adr r2, 80066b4 <UART_SetConfig+0xdc>)
 80066b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066b4:	080066e9 	.word	0x080066e9
 80066b8:	08006701 	.word	0x08006701
 80066bc:	08006701 	.word	0x08006701
 80066c0:	08006701 	.word	0x08006701
 80066c4:	080066f5 	.word	0x080066f5
 80066c8:	08006701 	.word	0x08006701
 80066cc:	08006701 	.word	0x08006701
 80066d0:	08006701 	.word	0x08006701
 80066d4:	080066ef 	.word	0x080066ef
 80066d8:	08006701 	.word	0x08006701
 80066dc:	08006701 	.word	0x08006701
 80066e0:	08006701 	.word	0x08006701
 80066e4:	080066fb 	.word	0x080066fb
 80066e8:	2300      	movs	r3, #0
 80066ea:	77fb      	strb	r3, [r7, #31]
 80066ec:	e118      	b.n	8006920 <UART_SetConfig+0x348>
 80066ee:	2302      	movs	r3, #2
 80066f0:	77fb      	strb	r3, [r7, #31]
 80066f2:	e115      	b.n	8006920 <UART_SetConfig+0x348>
 80066f4:	2304      	movs	r3, #4
 80066f6:	77fb      	strb	r3, [r7, #31]
 80066f8:	e112      	b.n	8006920 <UART_SetConfig+0x348>
 80066fa:	2308      	movs	r3, #8
 80066fc:	77fb      	strb	r3, [r7, #31]
 80066fe:	e10f      	b.n	8006920 <UART_SetConfig+0x348>
 8006700:	2310      	movs	r3, #16
 8006702:	77fb      	strb	r3, [r7, #31]
 8006704:	e10c      	b.n	8006920 <UART_SetConfig+0x348>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a68      	ldr	r2, [pc, #416]	@ (80068ac <UART_SetConfig+0x2d4>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d120      	bne.n	8006752 <UART_SetConfig+0x17a>
 8006710:	4b64      	ldr	r3, [pc, #400]	@ (80068a4 <UART_SetConfig+0x2cc>)
 8006712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006716:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800671a:	2b30      	cmp	r3, #48	@ 0x30
 800671c:	d013      	beq.n	8006746 <UART_SetConfig+0x16e>
 800671e:	2b30      	cmp	r3, #48	@ 0x30
 8006720:	d814      	bhi.n	800674c <UART_SetConfig+0x174>
 8006722:	2b20      	cmp	r3, #32
 8006724:	d009      	beq.n	800673a <UART_SetConfig+0x162>
 8006726:	2b20      	cmp	r3, #32
 8006728:	d810      	bhi.n	800674c <UART_SetConfig+0x174>
 800672a:	2b00      	cmp	r3, #0
 800672c:	d002      	beq.n	8006734 <UART_SetConfig+0x15c>
 800672e:	2b10      	cmp	r3, #16
 8006730:	d006      	beq.n	8006740 <UART_SetConfig+0x168>
 8006732:	e00b      	b.n	800674c <UART_SetConfig+0x174>
 8006734:	2300      	movs	r3, #0
 8006736:	77fb      	strb	r3, [r7, #31]
 8006738:	e0f2      	b.n	8006920 <UART_SetConfig+0x348>
 800673a:	2302      	movs	r3, #2
 800673c:	77fb      	strb	r3, [r7, #31]
 800673e:	e0ef      	b.n	8006920 <UART_SetConfig+0x348>
 8006740:	2304      	movs	r3, #4
 8006742:	77fb      	strb	r3, [r7, #31]
 8006744:	e0ec      	b.n	8006920 <UART_SetConfig+0x348>
 8006746:	2308      	movs	r3, #8
 8006748:	77fb      	strb	r3, [r7, #31]
 800674a:	e0e9      	b.n	8006920 <UART_SetConfig+0x348>
 800674c:	2310      	movs	r3, #16
 800674e:	77fb      	strb	r3, [r7, #31]
 8006750:	e0e6      	b.n	8006920 <UART_SetConfig+0x348>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a56      	ldr	r2, [pc, #344]	@ (80068b0 <UART_SetConfig+0x2d8>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d120      	bne.n	800679e <UART_SetConfig+0x1c6>
 800675c:	4b51      	ldr	r3, [pc, #324]	@ (80068a4 <UART_SetConfig+0x2cc>)
 800675e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006762:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006766:	2bc0      	cmp	r3, #192	@ 0xc0
 8006768:	d013      	beq.n	8006792 <UART_SetConfig+0x1ba>
 800676a:	2bc0      	cmp	r3, #192	@ 0xc0
 800676c:	d814      	bhi.n	8006798 <UART_SetConfig+0x1c0>
 800676e:	2b80      	cmp	r3, #128	@ 0x80
 8006770:	d009      	beq.n	8006786 <UART_SetConfig+0x1ae>
 8006772:	2b80      	cmp	r3, #128	@ 0x80
 8006774:	d810      	bhi.n	8006798 <UART_SetConfig+0x1c0>
 8006776:	2b00      	cmp	r3, #0
 8006778:	d002      	beq.n	8006780 <UART_SetConfig+0x1a8>
 800677a:	2b40      	cmp	r3, #64	@ 0x40
 800677c:	d006      	beq.n	800678c <UART_SetConfig+0x1b4>
 800677e:	e00b      	b.n	8006798 <UART_SetConfig+0x1c0>
 8006780:	2300      	movs	r3, #0
 8006782:	77fb      	strb	r3, [r7, #31]
 8006784:	e0cc      	b.n	8006920 <UART_SetConfig+0x348>
 8006786:	2302      	movs	r3, #2
 8006788:	77fb      	strb	r3, [r7, #31]
 800678a:	e0c9      	b.n	8006920 <UART_SetConfig+0x348>
 800678c:	2304      	movs	r3, #4
 800678e:	77fb      	strb	r3, [r7, #31]
 8006790:	e0c6      	b.n	8006920 <UART_SetConfig+0x348>
 8006792:	2308      	movs	r3, #8
 8006794:	77fb      	strb	r3, [r7, #31]
 8006796:	e0c3      	b.n	8006920 <UART_SetConfig+0x348>
 8006798:	2310      	movs	r3, #16
 800679a:	77fb      	strb	r3, [r7, #31]
 800679c:	e0c0      	b.n	8006920 <UART_SetConfig+0x348>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a44      	ldr	r2, [pc, #272]	@ (80068b4 <UART_SetConfig+0x2dc>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d125      	bne.n	80067f4 <UART_SetConfig+0x21c>
 80067a8:	4b3e      	ldr	r3, [pc, #248]	@ (80068a4 <UART_SetConfig+0x2cc>)
 80067aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067b6:	d017      	beq.n	80067e8 <UART_SetConfig+0x210>
 80067b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067bc:	d817      	bhi.n	80067ee <UART_SetConfig+0x216>
 80067be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067c2:	d00b      	beq.n	80067dc <UART_SetConfig+0x204>
 80067c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067c8:	d811      	bhi.n	80067ee <UART_SetConfig+0x216>
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d003      	beq.n	80067d6 <UART_SetConfig+0x1fe>
 80067ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067d2:	d006      	beq.n	80067e2 <UART_SetConfig+0x20a>
 80067d4:	e00b      	b.n	80067ee <UART_SetConfig+0x216>
 80067d6:	2300      	movs	r3, #0
 80067d8:	77fb      	strb	r3, [r7, #31]
 80067da:	e0a1      	b.n	8006920 <UART_SetConfig+0x348>
 80067dc:	2302      	movs	r3, #2
 80067de:	77fb      	strb	r3, [r7, #31]
 80067e0:	e09e      	b.n	8006920 <UART_SetConfig+0x348>
 80067e2:	2304      	movs	r3, #4
 80067e4:	77fb      	strb	r3, [r7, #31]
 80067e6:	e09b      	b.n	8006920 <UART_SetConfig+0x348>
 80067e8:	2308      	movs	r3, #8
 80067ea:	77fb      	strb	r3, [r7, #31]
 80067ec:	e098      	b.n	8006920 <UART_SetConfig+0x348>
 80067ee:	2310      	movs	r3, #16
 80067f0:	77fb      	strb	r3, [r7, #31]
 80067f2:	e095      	b.n	8006920 <UART_SetConfig+0x348>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a2f      	ldr	r2, [pc, #188]	@ (80068b8 <UART_SetConfig+0x2e0>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d125      	bne.n	800684a <UART_SetConfig+0x272>
 80067fe:	4b29      	ldr	r3, [pc, #164]	@ (80068a4 <UART_SetConfig+0x2cc>)
 8006800:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006804:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006808:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800680c:	d017      	beq.n	800683e <UART_SetConfig+0x266>
 800680e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006812:	d817      	bhi.n	8006844 <UART_SetConfig+0x26c>
 8006814:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006818:	d00b      	beq.n	8006832 <UART_SetConfig+0x25a>
 800681a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800681e:	d811      	bhi.n	8006844 <UART_SetConfig+0x26c>
 8006820:	2b00      	cmp	r3, #0
 8006822:	d003      	beq.n	800682c <UART_SetConfig+0x254>
 8006824:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006828:	d006      	beq.n	8006838 <UART_SetConfig+0x260>
 800682a:	e00b      	b.n	8006844 <UART_SetConfig+0x26c>
 800682c:	2301      	movs	r3, #1
 800682e:	77fb      	strb	r3, [r7, #31]
 8006830:	e076      	b.n	8006920 <UART_SetConfig+0x348>
 8006832:	2302      	movs	r3, #2
 8006834:	77fb      	strb	r3, [r7, #31]
 8006836:	e073      	b.n	8006920 <UART_SetConfig+0x348>
 8006838:	2304      	movs	r3, #4
 800683a:	77fb      	strb	r3, [r7, #31]
 800683c:	e070      	b.n	8006920 <UART_SetConfig+0x348>
 800683e:	2308      	movs	r3, #8
 8006840:	77fb      	strb	r3, [r7, #31]
 8006842:	e06d      	b.n	8006920 <UART_SetConfig+0x348>
 8006844:	2310      	movs	r3, #16
 8006846:	77fb      	strb	r3, [r7, #31]
 8006848:	e06a      	b.n	8006920 <UART_SetConfig+0x348>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a1b      	ldr	r2, [pc, #108]	@ (80068bc <UART_SetConfig+0x2e4>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d138      	bne.n	80068c6 <UART_SetConfig+0x2ee>
 8006854:	4b13      	ldr	r3, [pc, #76]	@ (80068a4 <UART_SetConfig+0x2cc>)
 8006856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800685a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800685e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006862:	d017      	beq.n	8006894 <UART_SetConfig+0x2bc>
 8006864:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006868:	d82a      	bhi.n	80068c0 <UART_SetConfig+0x2e8>
 800686a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800686e:	d00b      	beq.n	8006888 <UART_SetConfig+0x2b0>
 8006870:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006874:	d824      	bhi.n	80068c0 <UART_SetConfig+0x2e8>
 8006876:	2b00      	cmp	r3, #0
 8006878:	d003      	beq.n	8006882 <UART_SetConfig+0x2aa>
 800687a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800687e:	d006      	beq.n	800688e <UART_SetConfig+0x2b6>
 8006880:	e01e      	b.n	80068c0 <UART_SetConfig+0x2e8>
 8006882:	2300      	movs	r3, #0
 8006884:	77fb      	strb	r3, [r7, #31]
 8006886:	e04b      	b.n	8006920 <UART_SetConfig+0x348>
 8006888:	2302      	movs	r3, #2
 800688a:	77fb      	strb	r3, [r7, #31]
 800688c:	e048      	b.n	8006920 <UART_SetConfig+0x348>
 800688e:	2304      	movs	r3, #4
 8006890:	77fb      	strb	r3, [r7, #31]
 8006892:	e045      	b.n	8006920 <UART_SetConfig+0x348>
 8006894:	2308      	movs	r3, #8
 8006896:	77fb      	strb	r3, [r7, #31]
 8006898:	e042      	b.n	8006920 <UART_SetConfig+0x348>
 800689a:	bf00      	nop
 800689c:	efff69f3 	.word	0xefff69f3
 80068a0:	40011000 	.word	0x40011000
 80068a4:	40023800 	.word	0x40023800
 80068a8:	40004400 	.word	0x40004400
 80068ac:	40004800 	.word	0x40004800
 80068b0:	40004c00 	.word	0x40004c00
 80068b4:	40005000 	.word	0x40005000
 80068b8:	40011400 	.word	0x40011400
 80068bc:	40007800 	.word	0x40007800
 80068c0:	2310      	movs	r3, #16
 80068c2:	77fb      	strb	r3, [r7, #31]
 80068c4:	e02c      	b.n	8006920 <UART_SetConfig+0x348>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a72      	ldr	r2, [pc, #456]	@ (8006a94 <UART_SetConfig+0x4bc>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d125      	bne.n	800691c <UART_SetConfig+0x344>
 80068d0:	4b71      	ldr	r3, [pc, #452]	@ (8006a98 <UART_SetConfig+0x4c0>)
 80068d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068d6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80068da:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80068de:	d017      	beq.n	8006910 <UART_SetConfig+0x338>
 80068e0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80068e4:	d817      	bhi.n	8006916 <UART_SetConfig+0x33e>
 80068e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068ea:	d00b      	beq.n	8006904 <UART_SetConfig+0x32c>
 80068ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068f0:	d811      	bhi.n	8006916 <UART_SetConfig+0x33e>
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d003      	beq.n	80068fe <UART_SetConfig+0x326>
 80068f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80068fa:	d006      	beq.n	800690a <UART_SetConfig+0x332>
 80068fc:	e00b      	b.n	8006916 <UART_SetConfig+0x33e>
 80068fe:	2300      	movs	r3, #0
 8006900:	77fb      	strb	r3, [r7, #31]
 8006902:	e00d      	b.n	8006920 <UART_SetConfig+0x348>
 8006904:	2302      	movs	r3, #2
 8006906:	77fb      	strb	r3, [r7, #31]
 8006908:	e00a      	b.n	8006920 <UART_SetConfig+0x348>
 800690a:	2304      	movs	r3, #4
 800690c:	77fb      	strb	r3, [r7, #31]
 800690e:	e007      	b.n	8006920 <UART_SetConfig+0x348>
 8006910:	2308      	movs	r3, #8
 8006912:	77fb      	strb	r3, [r7, #31]
 8006914:	e004      	b.n	8006920 <UART_SetConfig+0x348>
 8006916:	2310      	movs	r3, #16
 8006918:	77fb      	strb	r3, [r7, #31]
 800691a:	e001      	b.n	8006920 <UART_SetConfig+0x348>
 800691c:	2310      	movs	r3, #16
 800691e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	69db      	ldr	r3, [r3, #28]
 8006924:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006928:	d15b      	bne.n	80069e2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800692a:	7ffb      	ldrb	r3, [r7, #31]
 800692c:	2b08      	cmp	r3, #8
 800692e:	d828      	bhi.n	8006982 <UART_SetConfig+0x3aa>
 8006930:	a201      	add	r2, pc, #4	@ (adr r2, 8006938 <UART_SetConfig+0x360>)
 8006932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006936:	bf00      	nop
 8006938:	0800695d 	.word	0x0800695d
 800693c:	08006965 	.word	0x08006965
 8006940:	0800696d 	.word	0x0800696d
 8006944:	08006983 	.word	0x08006983
 8006948:	08006973 	.word	0x08006973
 800694c:	08006983 	.word	0x08006983
 8006950:	08006983 	.word	0x08006983
 8006954:	08006983 	.word	0x08006983
 8006958:	0800697b 	.word	0x0800697b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800695c:	f7fd fa48 	bl	8003df0 <HAL_RCC_GetPCLK1Freq>
 8006960:	61b8      	str	r0, [r7, #24]
        break;
 8006962:	e013      	b.n	800698c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006964:	f7fd fa58 	bl	8003e18 <HAL_RCC_GetPCLK2Freq>
 8006968:	61b8      	str	r0, [r7, #24]
        break;
 800696a:	e00f      	b.n	800698c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800696c:	4b4b      	ldr	r3, [pc, #300]	@ (8006a9c <UART_SetConfig+0x4c4>)
 800696e:	61bb      	str	r3, [r7, #24]
        break;
 8006970:	e00c      	b.n	800698c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006972:	f7fd f92b 	bl	8003bcc <HAL_RCC_GetSysClockFreq>
 8006976:	61b8      	str	r0, [r7, #24]
        break;
 8006978:	e008      	b.n	800698c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800697a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800697e:	61bb      	str	r3, [r7, #24]
        break;
 8006980:	e004      	b.n	800698c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006982:	2300      	movs	r3, #0
 8006984:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006986:	2301      	movs	r3, #1
 8006988:	77bb      	strb	r3, [r7, #30]
        break;
 800698a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800698c:	69bb      	ldr	r3, [r7, #24]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d074      	beq.n	8006a7c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006992:	69bb      	ldr	r3, [r7, #24]
 8006994:	005a      	lsls	r2, r3, #1
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	085b      	lsrs	r3, r3, #1
 800699c:	441a      	add	r2, r3
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80069a6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	2b0f      	cmp	r3, #15
 80069ac:	d916      	bls.n	80069dc <UART_SetConfig+0x404>
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069b4:	d212      	bcs.n	80069dc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	f023 030f 	bic.w	r3, r3, #15
 80069be:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	085b      	lsrs	r3, r3, #1
 80069c4:	b29b      	uxth	r3, r3
 80069c6:	f003 0307 	and.w	r3, r3, #7
 80069ca:	b29a      	uxth	r2, r3
 80069cc:	89fb      	ldrh	r3, [r7, #14]
 80069ce:	4313      	orrs	r3, r2
 80069d0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	89fa      	ldrh	r2, [r7, #14]
 80069d8:	60da      	str	r2, [r3, #12]
 80069da:	e04f      	b.n	8006a7c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	77bb      	strb	r3, [r7, #30]
 80069e0:	e04c      	b.n	8006a7c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80069e2:	7ffb      	ldrb	r3, [r7, #31]
 80069e4:	2b08      	cmp	r3, #8
 80069e6:	d828      	bhi.n	8006a3a <UART_SetConfig+0x462>
 80069e8:	a201      	add	r2, pc, #4	@ (adr r2, 80069f0 <UART_SetConfig+0x418>)
 80069ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069ee:	bf00      	nop
 80069f0:	08006a15 	.word	0x08006a15
 80069f4:	08006a1d 	.word	0x08006a1d
 80069f8:	08006a25 	.word	0x08006a25
 80069fc:	08006a3b 	.word	0x08006a3b
 8006a00:	08006a2b 	.word	0x08006a2b
 8006a04:	08006a3b 	.word	0x08006a3b
 8006a08:	08006a3b 	.word	0x08006a3b
 8006a0c:	08006a3b 	.word	0x08006a3b
 8006a10:	08006a33 	.word	0x08006a33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a14:	f7fd f9ec 	bl	8003df0 <HAL_RCC_GetPCLK1Freq>
 8006a18:	61b8      	str	r0, [r7, #24]
        break;
 8006a1a:	e013      	b.n	8006a44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a1c:	f7fd f9fc 	bl	8003e18 <HAL_RCC_GetPCLK2Freq>
 8006a20:	61b8      	str	r0, [r7, #24]
        break;
 8006a22:	e00f      	b.n	8006a44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a24:	4b1d      	ldr	r3, [pc, #116]	@ (8006a9c <UART_SetConfig+0x4c4>)
 8006a26:	61bb      	str	r3, [r7, #24]
        break;
 8006a28:	e00c      	b.n	8006a44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a2a:	f7fd f8cf 	bl	8003bcc <HAL_RCC_GetSysClockFreq>
 8006a2e:	61b8      	str	r0, [r7, #24]
        break;
 8006a30:	e008      	b.n	8006a44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a36:	61bb      	str	r3, [r7, #24]
        break;
 8006a38:	e004      	b.n	8006a44 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	77bb      	strb	r3, [r7, #30]
        break;
 8006a42:	bf00      	nop
    }

    if (pclk != 0U)
 8006a44:	69bb      	ldr	r3, [r7, #24]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d018      	beq.n	8006a7c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	085a      	lsrs	r2, r3, #1
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	441a      	add	r2, r3
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a5c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	2b0f      	cmp	r3, #15
 8006a62:	d909      	bls.n	8006a78 <UART_SetConfig+0x4a0>
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a6a:	d205      	bcs.n	8006a78 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	b29a      	uxth	r2, r3
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	60da      	str	r2, [r3, #12]
 8006a76:	e001      	b.n	8006a7c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2200      	movs	r2, #0
 8006a86:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006a88:	7fbb      	ldrb	r3, [r7, #30]
}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	3720      	adds	r7, #32
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bd80      	pop	{r7, pc}
 8006a92:	bf00      	nop
 8006a94:	40007c00 	.word	0x40007c00
 8006a98:	40023800 	.word	0x40023800
 8006a9c:	00f42400 	.word	0x00f42400

08006aa0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b083      	sub	sp, #12
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aac:	f003 0308 	and.w	r3, r3, #8
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d00a      	beq.n	8006aca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	430a      	orrs	r2, r1
 8006ac8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ace:	f003 0301 	and.w	r3, r3, #1
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d00a      	beq.n	8006aec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	430a      	orrs	r2, r1
 8006aea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af0:	f003 0302 	and.w	r3, r3, #2
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d00a      	beq.n	8006b0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	430a      	orrs	r2, r1
 8006b0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b12:	f003 0304 	and.w	r3, r3, #4
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d00a      	beq.n	8006b30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	430a      	orrs	r2, r1
 8006b2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b34:	f003 0310 	and.w	r3, r3, #16
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d00a      	beq.n	8006b52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	430a      	orrs	r2, r1
 8006b50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b56:	f003 0320 	and.w	r3, r3, #32
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d00a      	beq.n	8006b74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	430a      	orrs	r2, r1
 8006b72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d01a      	beq.n	8006bb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	430a      	orrs	r2, r1
 8006b94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b9e:	d10a      	bne.n	8006bb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	430a      	orrs	r2, r1
 8006bb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d00a      	beq.n	8006bd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	430a      	orrs	r2, r1
 8006bd6:	605a      	str	r2, [r3, #4]
  }
}
 8006bd8:	bf00      	nop
 8006bda:	370c      	adds	r7, #12
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr

08006be4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b098      	sub	sp, #96	@ 0x60
 8006be8:	af02      	add	r7, sp, #8
 8006bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006bf4:	f7fb fb7e 	bl	80022f4 <HAL_GetTick>
 8006bf8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 0308 	and.w	r3, r3, #8
 8006c04:	2b08      	cmp	r3, #8
 8006c06:	d12e      	bne.n	8006c66 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c08:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006c0c:	9300      	str	r3, [sp, #0]
 8006c0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c10:	2200      	movs	r2, #0
 8006c12:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 f88c 	bl	8006d34 <UART_WaitOnFlagUntilTimeout>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d021      	beq.n	8006c66 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c2a:	e853 3f00 	ldrex	r3, [r3]
 8006c2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c36:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c40:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c42:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c48:	e841 2300 	strex	r3, r2, [r1]
 8006c4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d1e6      	bne.n	8006c22 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2220      	movs	r2, #32
 8006c58:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c62:	2303      	movs	r3, #3
 8006c64:	e062      	b.n	8006d2c <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0304 	and.w	r3, r3, #4
 8006c70:	2b04      	cmp	r3, #4
 8006c72:	d149      	bne.n	8006d08 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c74:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006c78:	9300      	str	r3, [sp, #0]
 8006c7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f000 f856 	bl	8006d34 <UART_WaitOnFlagUntilTimeout>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d03c      	beq.n	8006d08 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c96:	e853 3f00 	ldrex	r3, [r3]
 8006c9a:	623b      	str	r3, [r7, #32]
   return(result);
 8006c9c:	6a3b      	ldr	r3, [r7, #32]
 8006c9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ca2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	461a      	mov	r2, r3
 8006caa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cac:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006cb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cb4:	e841 2300 	strex	r3, r2, [r1]
 8006cb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d1e6      	bne.n	8006c8e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	3308      	adds	r3, #8
 8006cc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	e853 3f00 	ldrex	r3, [r3]
 8006cce:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	f023 0301 	bic.w	r3, r3, #1
 8006cd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	3308      	adds	r3, #8
 8006cde:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ce0:	61fa      	str	r2, [r7, #28]
 8006ce2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce4:	69b9      	ldr	r1, [r7, #24]
 8006ce6:	69fa      	ldr	r2, [r7, #28]
 8006ce8:	e841 2300 	strex	r3, r2, [r1]
 8006cec:	617b      	str	r3, [r7, #20]
   return(result);
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d1e5      	bne.n	8006cc0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2220      	movs	r2, #32
 8006cf8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d04:	2303      	movs	r3, #3
 8006d06:	e011      	b.n	8006d2c <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2220      	movs	r2, #32
 8006d0c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2220      	movs	r2, #32
 8006d12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2200      	movs	r2, #0
 8006d26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006d2a:	2300      	movs	r3, #0
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3758      	adds	r7, #88	@ 0x58
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b084      	sub	sp, #16
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	60f8      	str	r0, [r7, #12]
 8006d3c:	60b9      	str	r1, [r7, #8]
 8006d3e:	603b      	str	r3, [r7, #0]
 8006d40:	4613      	mov	r3, r2
 8006d42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d44:	e04f      	b.n	8006de6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d46:	69bb      	ldr	r3, [r7, #24]
 8006d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d4c:	d04b      	beq.n	8006de6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d4e:	f7fb fad1 	bl	80022f4 <HAL_GetTick>
 8006d52:	4602      	mov	r2, r0
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	1ad3      	subs	r3, r2, r3
 8006d58:	69ba      	ldr	r2, [r7, #24]
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d302      	bcc.n	8006d64 <UART_WaitOnFlagUntilTimeout+0x30>
 8006d5e:	69bb      	ldr	r3, [r7, #24]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d101      	bne.n	8006d68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006d64:	2303      	movs	r3, #3
 8006d66:	e04e      	b.n	8006e06 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f003 0304 	and.w	r3, r3, #4
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d037      	beq.n	8006de6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	2b80      	cmp	r3, #128	@ 0x80
 8006d7a:	d034      	beq.n	8006de6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	2b40      	cmp	r3, #64	@ 0x40
 8006d80:	d031      	beq.n	8006de6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	69db      	ldr	r3, [r3, #28]
 8006d88:	f003 0308 	and.w	r3, r3, #8
 8006d8c:	2b08      	cmp	r3, #8
 8006d8e:	d110      	bne.n	8006db2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	2208      	movs	r2, #8
 8006d96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d98:	68f8      	ldr	r0, [r7, #12]
 8006d9a:	f000 f9c5 	bl	8007128 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2208      	movs	r2, #8
 8006da2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2200      	movs	r2, #0
 8006daa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	e029      	b.n	8006e06 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	69db      	ldr	r3, [r3, #28]
 8006db8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006dbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006dc0:	d111      	bne.n	8006de6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006dca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006dcc:	68f8      	ldr	r0, [r7, #12]
 8006dce:	f000 f9ab 	bl	8007128 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2220      	movs	r2, #32
 8006dd6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006de2:	2303      	movs	r3, #3
 8006de4:	e00f      	b.n	8006e06 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	69da      	ldr	r2, [r3, #28]
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	4013      	ands	r3, r2
 8006df0:	68ba      	ldr	r2, [r7, #8]
 8006df2:	429a      	cmp	r2, r3
 8006df4:	bf0c      	ite	eq
 8006df6:	2301      	moveq	r3, #1
 8006df8:	2300      	movne	r3, #0
 8006dfa:	b2db      	uxtb	r3, r3
 8006dfc:	461a      	mov	r2, r3
 8006dfe:	79fb      	ldrb	r3, [r7, #7]
 8006e00:	429a      	cmp	r2, r3
 8006e02:	d0a0      	beq.n	8006d46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e04:	2300      	movs	r3, #0
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3710      	adds	r7, #16
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}
	...

08006e10 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e10:	b480      	push	{r7}
 8006e12:	b097      	sub	sp, #92	@ 0x5c
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	4613      	mov	r3, r2
 8006e1c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	68ba      	ldr	r2, [r7, #8]
 8006e22:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	88fa      	ldrh	r2, [r7, #6]
 8006e28:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	88fa      	ldrh	r2, [r7, #6]
 8006e30:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2200      	movs	r2, #0
 8006e38:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	689b      	ldr	r3, [r3, #8]
 8006e3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e42:	d10e      	bne.n	8006e62 <UART_Start_Receive_IT+0x52>
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	691b      	ldr	r3, [r3, #16]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d105      	bne.n	8006e58 <UART_Start_Receive_IT+0x48>
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006e52:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006e56:	e02d      	b.n	8006eb4 <UART_Start_Receive_IT+0xa4>
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	22ff      	movs	r2, #255	@ 0xff
 8006e5c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006e60:	e028      	b.n	8006eb4 <UART_Start_Receive_IT+0xa4>
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d10d      	bne.n	8006e86 <UART_Start_Receive_IT+0x76>
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	691b      	ldr	r3, [r3, #16]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d104      	bne.n	8006e7c <UART_Start_Receive_IT+0x6c>
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	22ff      	movs	r2, #255	@ 0xff
 8006e76:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006e7a:	e01b      	b.n	8006eb4 <UART_Start_Receive_IT+0xa4>
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	227f      	movs	r2, #127	@ 0x7f
 8006e80:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006e84:	e016      	b.n	8006eb4 <UART_Start_Receive_IT+0xa4>
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e8e:	d10d      	bne.n	8006eac <UART_Start_Receive_IT+0x9c>
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	691b      	ldr	r3, [r3, #16]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d104      	bne.n	8006ea2 <UART_Start_Receive_IT+0x92>
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	227f      	movs	r2, #127	@ 0x7f
 8006e9c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006ea0:	e008      	b.n	8006eb4 <UART_Start_Receive_IT+0xa4>
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	223f      	movs	r2, #63	@ 0x3f
 8006ea6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006eaa:	e003      	b.n	8006eb4 <UART_Start_Receive_IT+0xa4>
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	2222      	movs	r2, #34	@ 0x22
 8006ec0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	3308      	adds	r3, #8
 8006eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ecc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ece:	e853 3f00 	ldrex	r3, [r3]
 8006ed2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ed6:	f043 0301 	orr.w	r3, r3, #1
 8006eda:	657b      	str	r3, [r7, #84]	@ 0x54
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	3308      	adds	r3, #8
 8006ee2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006ee4:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006ee6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006eea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006eec:	e841 2300 	strex	r3, r2, [r1]
 8006ef0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006ef2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d1e5      	bne.n	8006ec4 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	689b      	ldr	r3, [r3, #8]
 8006efc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f00:	d107      	bne.n	8006f12 <UART_Start_Receive_IT+0x102>
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	691b      	ldr	r3, [r3, #16]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d103      	bne.n	8006f12 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	4a21      	ldr	r2, [pc, #132]	@ (8006f94 <UART_Start_Receive_IT+0x184>)
 8006f0e:	669a      	str	r2, [r3, #104]	@ 0x68
 8006f10:	e002      	b.n	8006f18 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	4a20      	ldr	r2, [pc, #128]	@ (8006f98 <UART_Start_Receive_IT+0x188>)
 8006f16:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	691b      	ldr	r3, [r3, #16]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d019      	beq.n	8006f54 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f28:	e853 3f00 	ldrex	r3, [r3]
 8006f2c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f30:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006f34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	461a      	mov	r2, r3
 8006f3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f40:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f42:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006f44:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f46:	e841 2300 	strex	r3, r2, [r1]
 8006f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d1e6      	bne.n	8006f20 <UART_Start_Receive_IT+0x110>
 8006f52:	e018      	b.n	8006f86 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	e853 3f00 	ldrex	r3, [r3]
 8006f60:	613b      	str	r3, [r7, #16]
   return(result);
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	f043 0320 	orr.w	r3, r3, #32
 8006f68:	653b      	str	r3, [r7, #80]	@ 0x50
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	461a      	mov	r2, r3
 8006f70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f72:	623b      	str	r3, [r7, #32]
 8006f74:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f76:	69f9      	ldr	r1, [r7, #28]
 8006f78:	6a3a      	ldr	r2, [r7, #32]
 8006f7a:	e841 2300 	strex	r3, r2, [r1]
 8006f7e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f80:	69bb      	ldr	r3, [r7, #24]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d1e6      	bne.n	8006f54 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8006f86:	2300      	movs	r3, #0
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	375c      	adds	r7, #92	@ 0x5c
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr
 8006f94:	080075fd 	.word	0x080075fd
 8006f98:	08007455 	.word	0x08007455

08006f9c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b096      	sub	sp, #88	@ 0x58
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	60f8      	str	r0, [r7, #12]
 8006fa4:	60b9      	str	r1, [r7, #8]
 8006fa6:	4613      	mov	r3, r2
 8006fa8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	68ba      	ldr	r2, [r7, #8]
 8006fae:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	88fa      	ldrh	r2, [r7, #6]
 8006fb4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2222      	movs	r2, #34	@ 0x22
 8006fc4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d028      	beq.n	8007022 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fd4:	4a3e      	ldr	r2, [pc, #248]	@ (80070d0 <UART_Start_Receive_DMA+0x134>)
 8006fd6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fdc:	4a3d      	ldr	r2, [pc, #244]	@ (80070d4 <UART_Start_Receive_DMA+0x138>)
 8006fde:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fe4:	4a3c      	ldr	r2, [pc, #240]	@ (80070d8 <UART_Start_Receive_DMA+0x13c>)
 8006fe6:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fec:	2200      	movs	r2, #0
 8006fee:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	3324      	adds	r3, #36	@ 0x24
 8006ffa:	4619      	mov	r1, r3
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007000:	461a      	mov	r2, r3
 8007002:	88fb      	ldrh	r3, [r7, #6]
 8007004:	f7fb fb66 	bl	80026d4 <HAL_DMA_Start_IT>
 8007008:	4603      	mov	r3, r0
 800700a:	2b00      	cmp	r3, #0
 800700c:	d009      	beq.n	8007022 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	2210      	movs	r2, #16
 8007012:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2220      	movs	r2, #32
 800701a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800701e:	2301      	movs	r3, #1
 8007020:	e051      	b.n	80070c6 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	691b      	ldr	r3, [r3, #16]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d018      	beq.n	800705c <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007030:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007032:	e853 3f00 	ldrex	r3, [r3]
 8007036:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800703a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800703e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	461a      	mov	r2, r3
 8007046:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007048:	64bb      	str	r3, [r7, #72]	@ 0x48
 800704a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800704c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800704e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007050:	e841 2300 	strex	r3, r2, [r1]
 8007054:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007056:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007058:	2b00      	cmp	r3, #0
 800705a:	d1e6      	bne.n	800702a <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	3308      	adds	r3, #8
 8007062:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007066:	e853 3f00 	ldrex	r3, [r3]
 800706a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800706c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800706e:	f043 0301 	orr.w	r3, r3, #1
 8007072:	653b      	str	r3, [r7, #80]	@ 0x50
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	3308      	adds	r3, #8
 800707a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800707c:	637a      	str	r2, [r7, #52]	@ 0x34
 800707e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007080:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007082:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007084:	e841 2300 	strex	r3, r2, [r1]
 8007088:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800708a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800708c:	2b00      	cmp	r3, #0
 800708e:	d1e5      	bne.n	800705c <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	3308      	adds	r3, #8
 8007096:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	e853 3f00 	ldrex	r3, [r3]
 800709e:	613b      	str	r3, [r7, #16]
   return(result);
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	3308      	adds	r3, #8
 80070ae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80070b0:	623a      	str	r2, [r7, #32]
 80070b2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070b4:	69f9      	ldr	r1, [r7, #28]
 80070b6:	6a3a      	ldr	r2, [r7, #32]
 80070b8:	e841 2300 	strex	r3, r2, [r1]
 80070bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80070be:	69bb      	ldr	r3, [r7, #24]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d1e5      	bne.n	8007090 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 80070c4:	2300      	movs	r3, #0
}
 80070c6:	4618      	mov	r0, r3
 80070c8:	3758      	adds	r7, #88	@ 0x58
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bd80      	pop	{r7, pc}
 80070ce:	bf00      	nop
 80070d0:	080071f1 	.word	0x080071f1
 80070d4:	08007319 	.word	0x08007319
 80070d8:	08007357 	.word	0x08007357

080070dc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80070dc:	b480      	push	{r7}
 80070de:	b089      	sub	sp, #36	@ 0x24
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	e853 3f00 	ldrex	r3, [r3]
 80070f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80070f8:	61fb      	str	r3, [r7, #28]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	461a      	mov	r2, r3
 8007100:	69fb      	ldr	r3, [r7, #28]
 8007102:	61bb      	str	r3, [r7, #24]
 8007104:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007106:	6979      	ldr	r1, [r7, #20]
 8007108:	69ba      	ldr	r2, [r7, #24]
 800710a:	e841 2300 	strex	r3, r2, [r1]
 800710e:	613b      	str	r3, [r7, #16]
   return(result);
 8007110:	693b      	ldr	r3, [r7, #16]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d1e6      	bne.n	80070e4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2220      	movs	r2, #32
 800711a:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800711c:	bf00      	nop
 800711e:	3724      	adds	r7, #36	@ 0x24
 8007120:	46bd      	mov	sp, r7
 8007122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007126:	4770      	bx	lr

08007128 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007128:	b480      	push	{r7}
 800712a:	b095      	sub	sp, #84	@ 0x54
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007136:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007138:	e853 3f00 	ldrex	r3, [r3]
 800713c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800713e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007140:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007144:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	461a      	mov	r2, r3
 800714c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800714e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007150:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007152:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007154:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007156:	e841 2300 	strex	r3, r2, [r1]
 800715a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800715c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800715e:	2b00      	cmp	r3, #0
 8007160:	d1e6      	bne.n	8007130 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	3308      	adds	r3, #8
 8007168:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716a:	6a3b      	ldr	r3, [r7, #32]
 800716c:	e853 3f00 	ldrex	r3, [r3]
 8007170:	61fb      	str	r3, [r7, #28]
   return(result);
 8007172:	69fb      	ldr	r3, [r7, #28]
 8007174:	f023 0301 	bic.w	r3, r3, #1
 8007178:	64bb      	str	r3, [r7, #72]	@ 0x48
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	3308      	adds	r3, #8
 8007180:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007182:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007184:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007186:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007188:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800718a:	e841 2300 	strex	r3, r2, [r1]
 800718e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007192:	2b00      	cmp	r3, #0
 8007194:	d1e5      	bne.n	8007162 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800719a:	2b01      	cmp	r3, #1
 800719c:	d118      	bne.n	80071d0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	e853 3f00 	ldrex	r3, [r3]
 80071aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	f023 0310 	bic.w	r3, r3, #16
 80071b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	461a      	mov	r2, r3
 80071ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071bc:	61bb      	str	r3, [r7, #24]
 80071be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c0:	6979      	ldr	r1, [r7, #20]
 80071c2:	69ba      	ldr	r2, [r7, #24]
 80071c4:	e841 2300 	strex	r3, r2, [r1]
 80071c8:	613b      	str	r3, [r7, #16]
   return(result);
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d1e6      	bne.n	800719e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2220      	movs	r2, #32
 80071d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2200      	movs	r2, #0
 80071dc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2200      	movs	r2, #0
 80071e2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80071e4:	bf00      	nop
 80071e6:	3754      	adds	r7, #84	@ 0x54
 80071e8:	46bd      	mov	sp, r7
 80071ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ee:	4770      	bx	lr

080071f0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b09c      	sub	sp, #112	@ 0x70
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071fc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	69db      	ldr	r3, [r3, #28]
 8007202:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007206:	d071      	beq.n	80072ec <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8007208:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800720a:	2200      	movs	r2, #0
 800720c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007210:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007216:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007218:	e853 3f00 	ldrex	r3, [r3]
 800721c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800721e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007220:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007224:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007226:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	461a      	mov	r2, r3
 800722c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800722e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007230:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007232:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007234:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007236:	e841 2300 	strex	r3, r2, [r1]
 800723a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800723c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800723e:	2b00      	cmp	r3, #0
 8007240:	d1e6      	bne.n	8007210 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007242:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	3308      	adds	r3, #8
 8007248:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800724a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800724c:	e853 3f00 	ldrex	r3, [r3]
 8007250:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007252:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007254:	f023 0301 	bic.w	r3, r3, #1
 8007258:	667b      	str	r3, [r7, #100]	@ 0x64
 800725a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	3308      	adds	r3, #8
 8007260:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007262:	647a      	str	r2, [r7, #68]	@ 0x44
 8007264:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007266:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007268:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800726a:	e841 2300 	strex	r3, r2, [r1]
 800726e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007270:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007272:	2b00      	cmp	r3, #0
 8007274:	d1e5      	bne.n	8007242 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007276:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	3308      	adds	r3, #8
 800727c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800727e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007280:	e853 3f00 	ldrex	r3, [r3]
 8007284:	623b      	str	r3, [r7, #32]
   return(result);
 8007286:	6a3b      	ldr	r3, [r7, #32]
 8007288:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800728c:	663b      	str	r3, [r7, #96]	@ 0x60
 800728e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	3308      	adds	r3, #8
 8007294:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007296:	633a      	str	r2, [r7, #48]	@ 0x30
 8007298:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800729a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800729c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800729e:	e841 2300 	strex	r3, r2, [r1]
 80072a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80072a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d1e5      	bne.n	8007276 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80072aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072ac:	2220      	movs	r2, #32
 80072ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072b6:	2b01      	cmp	r3, #1
 80072b8:	d118      	bne.n	80072ec <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c0:	693b      	ldr	r3, [r7, #16]
 80072c2:	e853 3f00 	ldrex	r3, [r3]
 80072c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	f023 0310 	bic.w	r3, r3, #16
 80072ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80072d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	461a      	mov	r2, r3
 80072d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80072d8:	61fb      	str	r3, [r7, #28]
 80072da:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072dc:	69b9      	ldr	r1, [r7, #24]
 80072de:	69fa      	ldr	r2, [r7, #28]
 80072e0:	e841 2300 	strex	r3, r2, [r1]
 80072e4:	617b      	str	r3, [r7, #20]
   return(result);
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d1e6      	bne.n	80072ba <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072ee:	2200      	movs	r2, #0
 80072f0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072f6:	2b01      	cmp	r3, #1
 80072f8:	d107      	bne.n	800730a <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80072fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072fc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007300:	4619      	mov	r1, r3
 8007302:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007304:	f7f9 faba 	bl	800087c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007308:	e002      	b.n	8007310 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 800730a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800730c:	f7f9 fec8 	bl	80010a0 <HAL_UART_RxCpltCallback>
}
 8007310:	bf00      	nop
 8007312:	3770      	adds	r7, #112	@ 0x70
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}

08007318 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b084      	sub	sp, #16
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007324:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	2201      	movs	r2, #1
 800732a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007330:	2b01      	cmp	r3, #1
 8007332:	d109      	bne.n	8007348 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800733a:	085b      	lsrs	r3, r3, #1
 800733c:	b29b      	uxth	r3, r3
 800733e:	4619      	mov	r1, r3
 8007340:	68f8      	ldr	r0, [r7, #12]
 8007342:	f7f9 fa9b 	bl	800087c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007346:	e002      	b.n	800734e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8007348:	68f8      	ldr	r0, [r7, #12]
 800734a:	f7ff f927 	bl	800659c <HAL_UART_RxHalfCpltCallback>
}
 800734e:	bf00      	nop
 8007350:	3710      	adds	r7, #16
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}

08007356 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007356:	b580      	push	{r7, lr}
 8007358:	b086      	sub	sp, #24
 800735a:	af00      	add	r7, sp, #0
 800735c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007362:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007368:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007370:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	689b      	ldr	r3, [r3, #8]
 8007378:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800737c:	2b80      	cmp	r3, #128	@ 0x80
 800737e:	d109      	bne.n	8007394 <UART_DMAError+0x3e>
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	2b21      	cmp	r3, #33	@ 0x21
 8007384:	d106      	bne.n	8007394 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	2200      	movs	r2, #0
 800738a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800738e:	6978      	ldr	r0, [r7, #20]
 8007390:	f7ff fea4 	bl	80070dc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007394:	697b      	ldr	r3, [r7, #20]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800739e:	2b40      	cmp	r3, #64	@ 0x40
 80073a0:	d109      	bne.n	80073b6 <UART_DMAError+0x60>
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2b22      	cmp	r3, #34	@ 0x22
 80073a6:	d106      	bne.n	80073b6 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	2200      	movs	r2, #0
 80073ac:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 80073b0:	6978      	ldr	r0, [r7, #20]
 80073b2:	f7ff feb9 	bl	8007128 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073bc:	f043 0210 	orr.w	r2, r3, #16
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80073c6:	6978      	ldr	r0, [r7, #20]
 80073c8:	f7ff f8f2 	bl	80065b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80073cc:	bf00      	nop
 80073ce:	3718      	adds	r7, #24
 80073d0:	46bd      	mov	sp, r7
 80073d2:	bd80      	pop	{r7, pc}

080073d4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b084      	sub	sp, #16
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073e0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	2200      	movs	r2, #0
 80073e6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2200      	movs	r2, #0
 80073ee:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80073f2:	68f8      	ldr	r0, [r7, #12]
 80073f4:	f7ff f8dc 	bl	80065b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80073f8:	bf00      	nop
 80073fa:	3710      	adds	r7, #16
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bd80      	pop	{r7, pc}

08007400 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b088      	sub	sp, #32
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	e853 3f00 	ldrex	r3, [r3]
 8007414:	60bb      	str	r3, [r7, #8]
   return(result);
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800741c:	61fb      	str	r3, [r7, #28]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	461a      	mov	r2, r3
 8007424:	69fb      	ldr	r3, [r7, #28]
 8007426:	61bb      	str	r3, [r7, #24]
 8007428:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742a:	6979      	ldr	r1, [r7, #20]
 800742c:	69ba      	ldr	r2, [r7, #24]
 800742e:	e841 2300 	strex	r3, r2, [r1]
 8007432:	613b      	str	r3, [r7, #16]
   return(result);
 8007434:	693b      	ldr	r3, [r7, #16]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d1e6      	bne.n	8007408 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2220      	movs	r2, #32
 800743e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2200      	movs	r2, #0
 8007444:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007446:	6878      	ldr	r0, [r7, #4]
 8007448:	f7ff f89e 	bl	8006588 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800744c:	bf00      	nop
 800744e:	3720      	adds	r7, #32
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}

08007454 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b09c      	sub	sp, #112	@ 0x70
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007462:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800746c:	2b22      	cmp	r3, #34	@ 0x22
 800746e:	f040 80b9 	bne.w	80075e4 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007478:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800747c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007480:	b2d9      	uxtb	r1, r3
 8007482:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007486:	b2da      	uxtb	r2, r3
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800748c:	400a      	ands	r2, r1
 800748e:	b2d2      	uxtb	r2, r2
 8007490:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007496:	1c5a      	adds	r2, r3, #1
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80074a2:	b29b      	uxth	r3, r3
 80074a4:	3b01      	subs	r3, #1
 80074a6:	b29a      	uxth	r2, r3
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80074b4:	b29b      	uxth	r3, r3
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	f040 809c 	bne.w	80075f4 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074c4:	e853 3f00 	ldrex	r3, [r3]
 80074c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80074ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	461a      	mov	r2, r3
 80074d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80074da:	65bb      	str	r3, [r7, #88]	@ 0x58
 80074dc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074de:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80074e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80074e2:	e841 2300 	strex	r3, r2, [r1]
 80074e6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80074e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d1e6      	bne.n	80074bc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	3308      	adds	r3, #8
 80074f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074f8:	e853 3f00 	ldrex	r3, [r3]
 80074fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80074fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007500:	f023 0301 	bic.w	r3, r3, #1
 8007504:	667b      	str	r3, [r7, #100]	@ 0x64
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	3308      	adds	r3, #8
 800750c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800750e:	647a      	str	r2, [r7, #68]	@ 0x44
 8007510:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007512:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007514:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007516:	e841 2300 	strex	r3, r2, [r1]
 800751a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800751c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800751e:	2b00      	cmp	r3, #0
 8007520:	d1e5      	bne.n	80074ee <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2220      	movs	r2, #32
 8007526:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2200      	movs	r2, #0
 800752e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2200      	movs	r2, #0
 8007534:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007540:	2b00      	cmp	r3, #0
 8007542:	d018      	beq.n	8007576 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800754a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800754c:	e853 3f00 	ldrex	r3, [r3]
 8007550:	623b      	str	r3, [r7, #32]
   return(result);
 8007552:	6a3b      	ldr	r3, [r7, #32]
 8007554:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007558:	663b      	str	r3, [r7, #96]	@ 0x60
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	461a      	mov	r2, r3
 8007560:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007562:	633b      	str	r3, [r7, #48]	@ 0x30
 8007564:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007566:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007568:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800756a:	e841 2300 	strex	r3, r2, [r1]
 800756e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007572:	2b00      	cmp	r3, #0
 8007574:	d1e6      	bne.n	8007544 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800757a:	2b01      	cmp	r3, #1
 800757c:	d12e      	bne.n	80075dc <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2200      	movs	r2, #0
 8007582:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800758a:	693b      	ldr	r3, [r7, #16]
 800758c:	e853 3f00 	ldrex	r3, [r3]
 8007590:	60fb      	str	r3, [r7, #12]
   return(result);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	f023 0310 	bic.w	r3, r3, #16
 8007598:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	461a      	mov	r2, r3
 80075a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075a2:	61fb      	str	r3, [r7, #28]
 80075a4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a6:	69b9      	ldr	r1, [r7, #24]
 80075a8:	69fa      	ldr	r2, [r7, #28]
 80075aa:	e841 2300 	strex	r3, r2, [r1]
 80075ae:	617b      	str	r3, [r7, #20]
   return(result);
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d1e6      	bne.n	8007584 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	69db      	ldr	r3, [r3, #28]
 80075bc:	f003 0310 	and.w	r3, r3, #16
 80075c0:	2b10      	cmp	r3, #16
 80075c2:	d103      	bne.n	80075cc <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	2210      	movs	r2, #16
 80075ca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80075d2:	4619      	mov	r1, r3
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f7f9 f951 	bl	800087c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80075da:	e00b      	b.n	80075f4 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80075dc:	6878      	ldr	r0, [r7, #4]
 80075de:	f7f9 fd5f 	bl	80010a0 <HAL_UART_RxCpltCallback>
}
 80075e2:	e007      	b.n	80075f4 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	699a      	ldr	r2, [r3, #24]
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f042 0208 	orr.w	r2, r2, #8
 80075f2:	619a      	str	r2, [r3, #24]
}
 80075f4:	bf00      	nop
 80075f6:	3770      	adds	r7, #112	@ 0x70
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}

080075fc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b09c      	sub	sp, #112	@ 0x70
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800760a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007614:	2b22      	cmp	r3, #34	@ 0x22
 8007616:	f040 80b9 	bne.w	800778c <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007620:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007628:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800762a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800762e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007632:	4013      	ands	r3, r2
 8007634:	b29a      	uxth	r2, r3
 8007636:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007638:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800763e:	1c9a      	adds	r2, r3, #2
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800764a:	b29b      	uxth	r3, r3
 800764c:	3b01      	subs	r3, #1
 800764e:	b29a      	uxth	r2, r3
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800765c:	b29b      	uxth	r3, r3
 800765e:	2b00      	cmp	r3, #0
 8007660:	f040 809c 	bne.w	800779c <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800766a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800766c:	e853 3f00 	ldrex	r3, [r3]
 8007670:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007672:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007674:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007678:	667b      	str	r3, [r7, #100]	@ 0x64
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	461a      	mov	r2, r3
 8007680:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007682:	657b      	str	r3, [r7, #84]	@ 0x54
 8007684:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007686:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007688:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800768a:	e841 2300 	strex	r3, r2, [r1]
 800768e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007690:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007692:	2b00      	cmp	r3, #0
 8007694:	d1e6      	bne.n	8007664 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	3308      	adds	r3, #8
 800769c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800769e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076a0:	e853 3f00 	ldrex	r3, [r3]
 80076a4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80076a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a8:	f023 0301 	bic.w	r3, r3, #1
 80076ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	3308      	adds	r3, #8
 80076b4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80076b6:	643a      	str	r2, [r7, #64]	@ 0x40
 80076b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80076bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80076be:	e841 2300 	strex	r3, r2, [r1]
 80076c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80076c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d1e5      	bne.n	8007696 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2220      	movs	r2, #32
 80076ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2200      	movs	r2, #0
 80076d6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2200      	movs	r2, #0
 80076dc:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	685b      	ldr	r3, [r3, #4]
 80076e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d018      	beq.n	800771e <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f2:	6a3b      	ldr	r3, [r7, #32]
 80076f4:	e853 3f00 	ldrex	r3, [r3]
 80076f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80076fa:	69fb      	ldr	r3, [r7, #28]
 80076fc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007700:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	461a      	mov	r2, r3
 8007708:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800770a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800770c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007710:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007712:	e841 2300 	strex	r3, r2, [r1]
 8007716:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800771a:	2b00      	cmp	r3, #0
 800771c:	d1e6      	bne.n	80076ec <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007722:	2b01      	cmp	r3, #1
 8007724:	d12e      	bne.n	8007784 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2200      	movs	r2, #0
 800772a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	e853 3f00 	ldrex	r3, [r3]
 8007738:	60bb      	str	r3, [r7, #8]
   return(result);
 800773a:	68bb      	ldr	r3, [r7, #8]
 800773c:	f023 0310 	bic.w	r3, r3, #16
 8007740:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	461a      	mov	r2, r3
 8007748:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800774a:	61bb      	str	r3, [r7, #24]
 800774c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774e:	6979      	ldr	r1, [r7, #20]
 8007750:	69ba      	ldr	r2, [r7, #24]
 8007752:	e841 2300 	strex	r3, r2, [r1]
 8007756:	613b      	str	r3, [r7, #16]
   return(result);
 8007758:	693b      	ldr	r3, [r7, #16]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d1e6      	bne.n	800772c <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	69db      	ldr	r3, [r3, #28]
 8007764:	f003 0310 	and.w	r3, r3, #16
 8007768:	2b10      	cmp	r3, #16
 800776a:	d103      	bne.n	8007774 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	2210      	movs	r2, #16
 8007772:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800777a:	4619      	mov	r1, r3
 800777c:	6878      	ldr	r0, [r7, #4]
 800777e:	f7f9 f87d 	bl	800087c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007782:	e00b      	b.n	800779c <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	f7f9 fc8b 	bl	80010a0 <HAL_UART_RxCpltCallback>
}
 800778a:	e007      	b.n	800779c <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	699a      	ldr	r2, [r3, #24]
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f042 0208 	orr.w	r2, r2, #8
 800779a:	619a      	str	r2, [r3, #24]
}
 800779c:	bf00      	nop
 800779e:	3770      	adds	r7, #112	@ 0x70
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}

080077a4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b08c      	sub	sp, #48	@ 0x30
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	60f8      	str	r0, [r7, #12]
 80077ac:	60b9      	str	r1, [r7, #8]
 80077ae:	4613      	mov	r3, r2
 80077b0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077b8:	2b20      	cmp	r3, #32
 80077ba:	d142      	bne.n	8007842 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d002      	beq.n	80077c8 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 80077c2:	88fb      	ldrh	r3, [r7, #6]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d101      	bne.n	80077cc <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 80077c8:	2301      	movs	r3, #1
 80077ca:	e03b      	b.n	8007844 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2201      	movs	r2, #1
 80077d0:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2200      	movs	r2, #0
 80077d6:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80077d8:	88fb      	ldrh	r3, [r7, #6]
 80077da:	461a      	mov	r2, r3
 80077dc:	68b9      	ldr	r1, [r7, #8]
 80077de:	68f8      	ldr	r0, [r7, #12]
 80077e0:	f7ff fbdc 	bl	8006f9c <UART_Start_Receive_DMA>
 80077e4:	4603      	mov	r3, r0
 80077e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80077ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d124      	bne.n	800783c <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077f6:	2b01      	cmp	r3, #1
 80077f8:	d11d      	bne.n	8007836 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	2210      	movs	r2, #16
 8007800:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007808:	69bb      	ldr	r3, [r7, #24]
 800780a:	e853 3f00 	ldrex	r3, [r3]
 800780e:	617b      	str	r3, [r7, #20]
   return(result);
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	f043 0310 	orr.w	r3, r3, #16
 8007816:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	461a      	mov	r2, r3
 800781e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007820:	627b      	str	r3, [r7, #36]	@ 0x24
 8007822:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007824:	6a39      	ldr	r1, [r7, #32]
 8007826:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007828:	e841 2300 	strex	r3, r2, [r1]
 800782c:	61fb      	str	r3, [r7, #28]
   return(result);
 800782e:	69fb      	ldr	r3, [r7, #28]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d1e6      	bne.n	8007802 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8007834:	e002      	b.n	800783c <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8007836:	2301      	movs	r3, #1
 8007838:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800783c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007840:	e000      	b.n	8007844 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007842:	2302      	movs	r3, #2
  }
}
 8007844:	4618      	mov	r0, r3
 8007846:	3730      	adds	r7, #48	@ 0x30
 8007848:	46bd      	mov	sp, r7
 800784a:	bd80      	pop	{r7, pc}

0800784c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800784c:	b084      	sub	sp, #16
 800784e:	b580      	push	{r7, lr}
 8007850:	b084      	sub	sp, #16
 8007852:	af00      	add	r7, sp, #0
 8007854:	6078      	str	r0, [r7, #4]
 8007856:	f107 001c 	add.w	r0, r7, #28
 800785a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800785e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007862:	2b01      	cmp	r3, #1
 8007864:	d121      	bne.n	80078aa <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800786a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	68da      	ldr	r2, [r3, #12]
 8007876:	4b21      	ldr	r3, [pc, #132]	@ (80078fc <USB_CoreInit+0xb0>)
 8007878:	4013      	ands	r3, r2
 800787a:	687a      	ldr	r2, [r7, #4]
 800787c:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	68db      	ldr	r3, [r3, #12]
 8007882:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800788a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800788e:	2b01      	cmp	r3, #1
 8007890:	d105      	bne.n	800789e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	68db      	ldr	r3, [r3, #12]
 8007896:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	f000 fa92 	bl	8007dc8 <USB_CoreReset>
 80078a4:	4603      	mov	r3, r0
 80078a6:	73fb      	strb	r3, [r7, #15]
 80078a8:	e010      	b.n	80078cc <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	68db      	ldr	r3, [r3, #12]
 80078ae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	f000 fa86 	bl	8007dc8 <USB_CoreReset>
 80078bc:	4603      	mov	r3, r0
 80078be:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078c4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80078cc:	7fbb      	ldrb	r3, [r7, #30]
 80078ce:	2b01      	cmp	r3, #1
 80078d0:	d10b      	bne.n	80078ea <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	689b      	ldr	r3, [r3, #8]
 80078d6:	f043 0206 	orr.w	r2, r3, #6
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	689b      	ldr	r3, [r3, #8]
 80078e2:	f043 0220 	orr.w	r2, r3, #32
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80078ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3710      	adds	r7, #16
 80078f0:	46bd      	mov	sp, r7
 80078f2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80078f6:	b004      	add	sp, #16
 80078f8:	4770      	bx	lr
 80078fa:	bf00      	nop
 80078fc:	ffbdffbf 	.word	0xffbdffbf

08007900 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007900:	b480      	push	{r7}
 8007902:	b083      	sub	sp, #12
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	689b      	ldr	r3, [r3, #8]
 800790c:	f023 0201 	bic.w	r2, r3, #1
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007914:	2300      	movs	r3, #0
}
 8007916:	4618      	mov	r0, r3
 8007918:	370c      	adds	r7, #12
 800791a:	46bd      	mov	sp, r7
 800791c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007920:	4770      	bx	lr

08007922 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007922:	b580      	push	{r7, lr}
 8007924:	b084      	sub	sp, #16
 8007926:	af00      	add	r7, sp, #0
 8007928:	6078      	str	r0, [r7, #4]
 800792a:	460b      	mov	r3, r1
 800792c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800792e:	2300      	movs	r3, #0
 8007930:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	68db      	ldr	r3, [r3, #12]
 8007936:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800793e:	78fb      	ldrb	r3, [r7, #3]
 8007940:	2b01      	cmp	r3, #1
 8007942:	d115      	bne.n	8007970 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	68db      	ldr	r3, [r3, #12]
 8007948:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007950:	200a      	movs	r0, #10
 8007952:	f7fa fcdb 	bl	800230c <HAL_Delay>
      ms += 10U;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	330a      	adds	r3, #10
 800795a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f000 fa25 	bl	8007dac <USB_GetMode>
 8007962:	4603      	mov	r3, r0
 8007964:	2b01      	cmp	r3, #1
 8007966:	d01e      	beq.n	80079a6 <USB_SetCurrentMode+0x84>
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	2bc7      	cmp	r3, #199	@ 0xc7
 800796c:	d9f0      	bls.n	8007950 <USB_SetCurrentMode+0x2e>
 800796e:	e01a      	b.n	80079a6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007970:	78fb      	ldrb	r3, [r7, #3]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d115      	bne.n	80079a2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	68db      	ldr	r3, [r3, #12]
 800797a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007982:	200a      	movs	r0, #10
 8007984:	f7fa fcc2 	bl	800230c <HAL_Delay>
      ms += 10U;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	330a      	adds	r3, #10
 800798c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800798e:	6878      	ldr	r0, [r7, #4]
 8007990:	f000 fa0c 	bl	8007dac <USB_GetMode>
 8007994:	4603      	mov	r3, r0
 8007996:	2b00      	cmp	r3, #0
 8007998:	d005      	beq.n	80079a6 <USB_SetCurrentMode+0x84>
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	2bc7      	cmp	r3, #199	@ 0xc7
 800799e:	d9f0      	bls.n	8007982 <USB_SetCurrentMode+0x60>
 80079a0:	e001      	b.n	80079a6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	e005      	b.n	80079b2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2bc8      	cmp	r3, #200	@ 0xc8
 80079aa:	d101      	bne.n	80079b0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80079ac:	2301      	movs	r3, #1
 80079ae:	e000      	b.n	80079b2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80079b0:	2300      	movs	r3, #0
}
 80079b2:	4618      	mov	r0, r3
 80079b4:	3710      	adds	r7, #16
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}
	...

080079bc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80079bc:	b084      	sub	sp, #16
 80079be:	b580      	push	{r7, lr}
 80079c0:	b086      	sub	sp, #24
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	6078      	str	r0, [r7, #4]
 80079c6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80079ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80079ce:	2300      	movs	r3, #0
 80079d0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80079d6:	2300      	movs	r3, #0
 80079d8:	613b      	str	r3, [r7, #16]
 80079da:	e009      	b.n	80079f0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80079dc:	687a      	ldr	r2, [r7, #4]
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	3340      	adds	r3, #64	@ 0x40
 80079e2:	009b      	lsls	r3, r3, #2
 80079e4:	4413      	add	r3, r2
 80079e6:	2200      	movs	r2, #0
 80079e8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80079ea:	693b      	ldr	r3, [r7, #16]
 80079ec:	3301      	adds	r3, #1
 80079ee:	613b      	str	r3, [r7, #16]
 80079f0:	693b      	ldr	r3, [r7, #16]
 80079f2:	2b0e      	cmp	r3, #14
 80079f4:	d9f2      	bls.n	80079dc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80079f6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d11c      	bne.n	8007a38 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	68fa      	ldr	r2, [r7, #12]
 8007a08:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007a0c:	f043 0302 	orr.w	r3, r3, #2
 8007a10:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a16:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	601a      	str	r2, [r3, #0]
 8007a36:	e005      	b.n	8007a44 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a3c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007a50:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007a54:	2b01      	cmp	r3, #1
 8007a56:	d10d      	bne.n	8007a74 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007a58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d104      	bne.n	8007a6a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007a60:	2100      	movs	r1, #0
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f000 f968 	bl	8007d38 <USB_SetDevSpeed>
 8007a68:	e008      	b.n	8007a7c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007a6a:	2101      	movs	r1, #1
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f000 f963 	bl	8007d38 <USB_SetDevSpeed>
 8007a72:	e003      	b.n	8007a7c <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007a74:	2103      	movs	r1, #3
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 f95e 	bl	8007d38 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007a7c:	2110      	movs	r1, #16
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f000 f8fa 	bl	8007c78 <USB_FlushTxFifo>
 8007a84:	4603      	mov	r3, r0
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d001      	beq.n	8007a8e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f000 f924 	bl	8007cdc <USB_FlushRxFifo>
 8007a94:	4603      	mov	r3, r0
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d001      	beq.n	8007a9e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007aa4:	461a      	mov	r2, r3
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ab0:	461a      	mov	r2, r3
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007abc:	461a      	mov	r2, r3
 8007abe:	2300      	movs	r3, #0
 8007ac0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	613b      	str	r3, [r7, #16]
 8007ac6:	e043      	b.n	8007b50 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	015a      	lsls	r2, r3, #5
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	4413      	add	r3, r2
 8007ad0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ada:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ade:	d118      	bne.n	8007b12 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d10a      	bne.n	8007afc <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	015a      	lsls	r2, r3, #5
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	4413      	add	r3, r2
 8007aee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007af2:	461a      	mov	r2, r3
 8007af4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007af8:	6013      	str	r3, [r2, #0]
 8007afa:	e013      	b.n	8007b24 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007afc:	693b      	ldr	r3, [r7, #16]
 8007afe:	015a      	lsls	r2, r3, #5
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	4413      	add	r3, r2
 8007b04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b08:	461a      	mov	r2, r3
 8007b0a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007b0e:	6013      	str	r3, [r2, #0]
 8007b10:	e008      	b.n	8007b24 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007b12:	693b      	ldr	r3, [r7, #16]
 8007b14:	015a      	lsls	r2, r3, #5
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	4413      	add	r3, r2
 8007b1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b1e:	461a      	mov	r2, r3
 8007b20:	2300      	movs	r3, #0
 8007b22:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007b24:	693b      	ldr	r3, [r7, #16]
 8007b26:	015a      	lsls	r2, r3, #5
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	4413      	add	r3, r2
 8007b2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b30:	461a      	mov	r2, r3
 8007b32:	2300      	movs	r3, #0
 8007b34:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	015a      	lsls	r2, r3, #5
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	4413      	add	r3, r2
 8007b3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b42:	461a      	mov	r2, r3
 8007b44:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007b48:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b4a:	693b      	ldr	r3, [r7, #16]
 8007b4c:	3301      	adds	r3, #1
 8007b4e:	613b      	str	r3, [r7, #16]
 8007b50:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007b54:	461a      	mov	r2, r3
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d3b5      	bcc.n	8007ac8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	613b      	str	r3, [r7, #16]
 8007b60:	e043      	b.n	8007bea <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007b62:	693b      	ldr	r3, [r7, #16]
 8007b64:	015a      	lsls	r2, r3, #5
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	4413      	add	r3, r2
 8007b6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b78:	d118      	bne.n	8007bac <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d10a      	bne.n	8007b96 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	015a      	lsls	r2, r3, #5
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	4413      	add	r3, r2
 8007b88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b8c:	461a      	mov	r2, r3
 8007b8e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007b92:	6013      	str	r3, [r2, #0]
 8007b94:	e013      	b.n	8007bbe <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007b96:	693b      	ldr	r3, [r7, #16]
 8007b98:	015a      	lsls	r2, r3, #5
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	4413      	add	r3, r2
 8007b9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ba2:	461a      	mov	r2, r3
 8007ba4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007ba8:	6013      	str	r3, [r2, #0]
 8007baa:	e008      	b.n	8007bbe <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	015a      	lsls	r2, r3, #5
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	4413      	add	r3, r2
 8007bb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bb8:	461a      	mov	r2, r3
 8007bba:	2300      	movs	r3, #0
 8007bbc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	015a      	lsls	r2, r3, #5
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	4413      	add	r3, r2
 8007bc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bca:	461a      	mov	r2, r3
 8007bcc:	2300      	movs	r3, #0
 8007bce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	015a      	lsls	r2, r3, #5
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	4413      	add	r3, r2
 8007bd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bdc:	461a      	mov	r2, r3
 8007bde:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007be2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	3301      	adds	r3, #1
 8007be8:	613b      	str	r3, [r7, #16]
 8007bea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007bee:	461a      	mov	r2, r3
 8007bf0:	693b      	ldr	r3, [r7, #16]
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d3b5      	bcc.n	8007b62 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bfc:	691b      	ldr	r3, [r3, #16]
 8007bfe:	68fa      	ldr	r2, [r7, #12]
 8007c00:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007c04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c08:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007c16:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007c18:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d105      	bne.n	8007c2c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	699b      	ldr	r3, [r3, #24]
 8007c24:	f043 0210 	orr.w	r2, r3, #16
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	699a      	ldr	r2, [r3, #24]
 8007c30:	4b0f      	ldr	r3, [pc, #60]	@ (8007c70 <USB_DevInit+0x2b4>)
 8007c32:	4313      	orrs	r3, r2
 8007c34:	687a      	ldr	r2, [r7, #4]
 8007c36:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007c38:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d005      	beq.n	8007c4c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	699b      	ldr	r3, [r3, #24]
 8007c44:	f043 0208 	orr.w	r2, r3, #8
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007c4c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007c50:	2b01      	cmp	r3, #1
 8007c52:	d105      	bne.n	8007c60 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	699a      	ldr	r2, [r3, #24]
 8007c58:	4b06      	ldr	r3, [pc, #24]	@ (8007c74 <USB_DevInit+0x2b8>)
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	687a      	ldr	r2, [r7, #4]
 8007c5e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007c60:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3718      	adds	r7, #24
 8007c66:	46bd      	mov	sp, r7
 8007c68:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007c6c:	b004      	add	sp, #16
 8007c6e:	4770      	bx	lr
 8007c70:	803c3800 	.word	0x803c3800
 8007c74:	40000004 	.word	0x40000004

08007c78 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b085      	sub	sp, #20
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
 8007c80:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007c82:	2300      	movs	r3, #0
 8007c84:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	3301      	adds	r3, #1
 8007c8a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c92:	d901      	bls.n	8007c98 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007c94:	2303      	movs	r3, #3
 8007c96:	e01b      	b.n	8007cd0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	691b      	ldr	r3, [r3, #16]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	daf2      	bge.n	8007c86 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	019b      	lsls	r3, r3, #6
 8007ca8:	f043 0220 	orr.w	r2, r3, #32
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	3301      	adds	r3, #1
 8007cb4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007cbc:	d901      	bls.n	8007cc2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007cbe:	2303      	movs	r3, #3
 8007cc0:	e006      	b.n	8007cd0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	691b      	ldr	r3, [r3, #16]
 8007cc6:	f003 0320 	and.w	r3, r3, #32
 8007cca:	2b20      	cmp	r3, #32
 8007ccc:	d0f0      	beq.n	8007cb0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007cce:	2300      	movs	r3, #0
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	3714      	adds	r7, #20
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cda:	4770      	bx	lr

08007cdc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b085      	sub	sp, #20
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	3301      	adds	r3, #1
 8007cec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007cf4:	d901      	bls.n	8007cfa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007cf6:	2303      	movs	r3, #3
 8007cf8:	e018      	b.n	8007d2c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	691b      	ldr	r3, [r3, #16]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	daf2      	bge.n	8007ce8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007d02:	2300      	movs	r3, #0
 8007d04:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2210      	movs	r2, #16
 8007d0a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	3301      	adds	r3, #1
 8007d10:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007d18:	d901      	bls.n	8007d1e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007d1a:	2303      	movs	r3, #3
 8007d1c:	e006      	b.n	8007d2c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	691b      	ldr	r3, [r3, #16]
 8007d22:	f003 0310 	and.w	r3, r3, #16
 8007d26:	2b10      	cmp	r3, #16
 8007d28:	d0f0      	beq.n	8007d0c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007d2a:	2300      	movs	r3, #0
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	3714      	adds	r7, #20
 8007d30:	46bd      	mov	sp, r7
 8007d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d36:	4770      	bx	lr

08007d38 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b085      	sub	sp, #20
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	460b      	mov	r3, r1
 8007d42:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d4e:	681a      	ldr	r2, [r3, #0]
 8007d50:	78fb      	ldrb	r3, [r7, #3]
 8007d52:	68f9      	ldr	r1, [r7, #12]
 8007d54:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007d5c:	2300      	movs	r3, #0
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	3714      	adds	r7, #20
 8007d62:	46bd      	mov	sp, r7
 8007d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d68:	4770      	bx	lr

08007d6a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007d6a:	b480      	push	{r7}
 8007d6c:	b085      	sub	sp, #20
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	68fa      	ldr	r2, [r7, #12]
 8007d80:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007d84:	f023 0303 	bic.w	r3, r3, #3
 8007d88:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d90:	685b      	ldr	r3, [r3, #4]
 8007d92:	68fa      	ldr	r2, [r7, #12]
 8007d94:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007d98:	f043 0302 	orr.w	r3, r3, #2
 8007d9c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007d9e:	2300      	movs	r3, #0
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3714      	adds	r7, #20
 8007da4:	46bd      	mov	sp, r7
 8007da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007daa:	4770      	bx	lr

08007dac <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b083      	sub	sp, #12
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	695b      	ldr	r3, [r3, #20]
 8007db8:	f003 0301 	and.w	r3, r3, #1
}
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	370c      	adds	r7, #12
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc6:	4770      	bx	lr

08007dc8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b085      	sub	sp, #20
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	3301      	adds	r3, #1
 8007dd8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007de0:	d901      	bls.n	8007de6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007de2:	2303      	movs	r3, #3
 8007de4:	e01b      	b.n	8007e1e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	691b      	ldr	r3, [r3, #16]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	daf2      	bge.n	8007dd4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007dee:	2300      	movs	r3, #0
 8007df0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	691b      	ldr	r3, [r3, #16]
 8007df6:	f043 0201 	orr.w	r2, r3, #1
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	3301      	adds	r3, #1
 8007e02:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e0a:	d901      	bls.n	8007e10 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007e0c:	2303      	movs	r3, #3
 8007e0e:	e006      	b.n	8007e1e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	691b      	ldr	r3, [r3, #16]
 8007e14:	f003 0301 	and.w	r3, r3, #1
 8007e18:	2b01      	cmp	r3, #1
 8007e1a:	d0f0      	beq.n	8007dfe <USB_CoreReset+0x36>

  return HAL_OK;
 8007e1c:	2300      	movs	r3, #0
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3714      	adds	r7, #20
 8007e22:	46bd      	mov	sp, r7
 8007e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e28:	4770      	bx	lr

08007e2a <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007e2a:	b480      	push	{r7}
 8007e2c:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8007e2e:	bf00      	nop
 8007e30:	46bd      	mov	sp, r7
 8007e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e36:	4770      	bx	lr

08007e38 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007e38:	b480      	push	{r7}
 8007e3a:	b085      	sub	sp, #20
 8007e3c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e3e:	f3ef 8305 	mrs	r3, IPSR
 8007e42:	60bb      	str	r3, [r7, #8]
  return(result);
 8007e44:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d10f      	bne.n	8007e6a <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e4a:	f3ef 8310 	mrs	r3, PRIMASK
 8007e4e:	607b      	str	r3, [r7, #4]
  return(result);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d105      	bne.n	8007e62 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007e56:	f3ef 8311 	mrs	r3, BASEPRI
 8007e5a:	603b      	str	r3, [r7, #0]
  return(result);
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d007      	beq.n	8007e72 <osKernelInitialize+0x3a>
 8007e62:	4b0e      	ldr	r3, [pc, #56]	@ (8007e9c <osKernelInitialize+0x64>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	2b02      	cmp	r3, #2
 8007e68:	d103      	bne.n	8007e72 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8007e6a:	f06f 0305 	mvn.w	r3, #5
 8007e6e:	60fb      	str	r3, [r7, #12]
 8007e70:	e00c      	b.n	8007e8c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007e72:	4b0a      	ldr	r3, [pc, #40]	@ (8007e9c <osKernelInitialize+0x64>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d105      	bne.n	8007e86 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007e7a:	4b08      	ldr	r3, [pc, #32]	@ (8007e9c <osKernelInitialize+0x64>)
 8007e7c:	2201      	movs	r2, #1
 8007e7e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007e80:	2300      	movs	r3, #0
 8007e82:	60fb      	str	r3, [r7, #12]
 8007e84:	e002      	b.n	8007e8c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8007e86:	f04f 33ff 	mov.w	r3, #4294967295
 8007e8a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
}
 8007e8e:	4618      	mov	r0, r3
 8007e90:	3714      	adds	r7, #20
 8007e92:	46bd      	mov	sp, r7
 8007e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e98:	4770      	bx	lr
 8007e9a:	bf00      	nop
 8007e9c:	20000a54 	.word	0x20000a54

08007ea0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b084      	sub	sp, #16
 8007ea4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ea6:	f3ef 8305 	mrs	r3, IPSR
 8007eaa:	60bb      	str	r3, [r7, #8]
  return(result);
 8007eac:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d10f      	bne.n	8007ed2 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007eb2:	f3ef 8310 	mrs	r3, PRIMASK
 8007eb6:	607b      	str	r3, [r7, #4]
  return(result);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d105      	bne.n	8007eca <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007ebe:	f3ef 8311 	mrs	r3, BASEPRI
 8007ec2:	603b      	str	r3, [r7, #0]
  return(result);
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d007      	beq.n	8007eda <osKernelStart+0x3a>
 8007eca:	4b0f      	ldr	r3, [pc, #60]	@ (8007f08 <osKernelStart+0x68>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	2b02      	cmp	r3, #2
 8007ed0:	d103      	bne.n	8007eda <osKernelStart+0x3a>
    stat = osErrorISR;
 8007ed2:	f06f 0305 	mvn.w	r3, #5
 8007ed6:	60fb      	str	r3, [r7, #12]
 8007ed8:	e010      	b.n	8007efc <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007eda:	4b0b      	ldr	r3, [pc, #44]	@ (8007f08 <osKernelStart+0x68>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	2b01      	cmp	r3, #1
 8007ee0:	d109      	bne.n	8007ef6 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007ee2:	f7ff ffa2 	bl	8007e2a <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007ee6:	4b08      	ldr	r3, [pc, #32]	@ (8007f08 <osKernelStart+0x68>)
 8007ee8:	2202      	movs	r2, #2
 8007eea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007eec:	f001 f8ca 	bl	8009084 <vTaskStartScheduler>
      stat = osOK;
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	60fb      	str	r3, [r7, #12]
 8007ef4:	e002      	b.n	8007efc <osKernelStart+0x5c>
    } else {
      stat = osError;
 8007ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8007efa:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8007efc:	68fb      	ldr	r3, [r7, #12]
}
 8007efe:	4618      	mov	r0, r3
 8007f00:	3710      	adds	r7, #16
 8007f02:	46bd      	mov	sp, r7
 8007f04:	bd80      	pop	{r7, pc}
 8007f06:	bf00      	nop
 8007f08:	20000a54 	.word	0x20000a54

08007f0c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b090      	sub	sp, #64	@ 0x40
 8007f10:	af04      	add	r7, sp, #16
 8007f12:	60f8      	str	r0, [r7, #12]
 8007f14:	60b9      	str	r1, [r7, #8]
 8007f16:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007f18:	2300      	movs	r3, #0
 8007f1a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f1c:	f3ef 8305 	mrs	r3, IPSR
 8007f20:	61fb      	str	r3, [r7, #28]
  return(result);
 8007f22:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	f040 808f 	bne.w	8008048 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f2a:	f3ef 8310 	mrs	r3, PRIMASK
 8007f2e:	61bb      	str	r3, [r7, #24]
  return(result);
 8007f30:	69bb      	ldr	r3, [r7, #24]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d105      	bne.n	8007f42 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007f36:	f3ef 8311 	mrs	r3, BASEPRI
 8007f3a:	617b      	str	r3, [r7, #20]
  return(result);
 8007f3c:	697b      	ldr	r3, [r7, #20]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d003      	beq.n	8007f4a <osThreadNew+0x3e>
 8007f42:	4b44      	ldr	r3, [pc, #272]	@ (8008054 <osThreadNew+0x148>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	2b02      	cmp	r3, #2
 8007f48:	d07e      	beq.n	8008048 <osThreadNew+0x13c>
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d07b      	beq.n	8008048 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8007f50:	2380      	movs	r3, #128	@ 0x80
 8007f52:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8007f54:	2318      	movs	r3, #24
 8007f56:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 8007f58:	2300      	movs	r3, #0
 8007f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 8007f5c:	f04f 33ff 	mov.w	r3, #4294967295
 8007f60:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d045      	beq.n	8007ff4 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d002      	beq.n	8007f76 <osThreadNew+0x6a>
        name = attr->name;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	699b      	ldr	r3, [r3, #24]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d002      	beq.n	8007f84 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	699b      	ldr	r3, [r3, #24]
 8007f82:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d008      	beq.n	8007f9c <osThreadNew+0x90>
 8007f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f8c:	2b38      	cmp	r3, #56	@ 0x38
 8007f8e:	d805      	bhi.n	8007f9c <osThreadNew+0x90>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	f003 0301 	and.w	r3, r3, #1
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d001      	beq.n	8007fa0 <osThreadNew+0x94>
        return (NULL);
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	e054      	b.n	800804a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	695b      	ldr	r3, [r3, #20]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d003      	beq.n	8007fb0 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	695b      	ldr	r3, [r3, #20]
 8007fac:	089b      	lsrs	r3, r3, #2
 8007fae:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	689b      	ldr	r3, [r3, #8]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d00e      	beq.n	8007fd6 <osThreadNew+0xca>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	68db      	ldr	r3, [r3, #12]
 8007fbc:	2b5b      	cmp	r3, #91	@ 0x5b
 8007fbe:	d90a      	bls.n	8007fd6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d006      	beq.n	8007fd6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	695b      	ldr	r3, [r3, #20]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d002      	beq.n	8007fd6 <osThreadNew+0xca>
        mem = 1;
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	623b      	str	r3, [r7, #32]
 8007fd4:	e010      	b.n	8007ff8 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	689b      	ldr	r3, [r3, #8]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d10c      	bne.n	8007ff8 <osThreadNew+0xec>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	68db      	ldr	r3, [r3, #12]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d108      	bne.n	8007ff8 <osThreadNew+0xec>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	691b      	ldr	r3, [r3, #16]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d104      	bne.n	8007ff8 <osThreadNew+0xec>
          mem = 0;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	623b      	str	r3, [r7, #32]
 8007ff2:	e001      	b.n	8007ff8 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8007ff8:	6a3b      	ldr	r3, [r7, #32]
 8007ffa:	2b01      	cmp	r3, #1
 8007ffc:	d110      	bne.n	8008020 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8008002:	687a      	ldr	r2, [r7, #4]
 8008004:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008006:	9202      	str	r2, [sp, #8]
 8008008:	9301      	str	r3, [sp, #4]
 800800a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800800c:	9300      	str	r3, [sp, #0]
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008012:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008014:	68f8      	ldr	r0, [r7, #12]
 8008016:	f000 fe4f 	bl	8008cb8 <xTaskCreateStatic>
 800801a:	4603      	mov	r3, r0
 800801c:	613b      	str	r3, [r7, #16]
 800801e:	e013      	b.n	8008048 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8008020:	6a3b      	ldr	r3, [r7, #32]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d110      	bne.n	8008048 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008028:	b29a      	uxth	r2, r3
 800802a:	f107 0310 	add.w	r3, r7, #16
 800802e:	9301      	str	r3, [sp, #4]
 8008030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008032:	9300      	str	r3, [sp, #0]
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008038:	68f8      	ldr	r0, [r7, #12]
 800803a:	f000 fea3 	bl	8008d84 <xTaskCreate>
 800803e:	4603      	mov	r3, r0
 8008040:	2b01      	cmp	r3, #1
 8008042:	d001      	beq.n	8008048 <osThreadNew+0x13c>
          hTask = NULL;
 8008044:	2300      	movs	r3, #0
 8008046:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008048:	693b      	ldr	r3, [r7, #16]
}
 800804a:	4618      	mov	r0, r3
 800804c:	3730      	adds	r7, #48	@ 0x30
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}
 8008052:	bf00      	nop
 8008054:	20000a54 	.word	0x20000a54

08008058 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8008058:	b580      	push	{r7, lr}
 800805a:	b086      	sub	sp, #24
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008060:	f3ef 8305 	mrs	r3, IPSR
 8008064:	613b      	str	r3, [r7, #16]
  return(result);
 8008066:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008068:	2b00      	cmp	r3, #0
 800806a:	d10f      	bne.n	800808c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800806c:	f3ef 8310 	mrs	r3, PRIMASK
 8008070:	60fb      	str	r3, [r7, #12]
  return(result);
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d105      	bne.n	8008084 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008078:	f3ef 8311 	mrs	r3, BASEPRI
 800807c:	60bb      	str	r3, [r7, #8]
  return(result);
 800807e:	68bb      	ldr	r3, [r7, #8]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d007      	beq.n	8008094 <osDelay+0x3c>
 8008084:	4b0a      	ldr	r3, [pc, #40]	@ (80080b0 <osDelay+0x58>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	2b02      	cmp	r3, #2
 800808a:	d103      	bne.n	8008094 <osDelay+0x3c>
    stat = osErrorISR;
 800808c:	f06f 0305 	mvn.w	r3, #5
 8008090:	617b      	str	r3, [r7, #20]
 8008092:	e007      	b.n	80080a4 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8008094:	2300      	movs	r3, #0
 8008096:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d002      	beq.n	80080a4 <osDelay+0x4c>
      vTaskDelay(ticks);
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f000 ffb8 	bl	8009014 <vTaskDelay>
    }
  }

  return (stat);
 80080a4:	697b      	ldr	r3, [r7, #20]
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	3718      	adds	r7, #24
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}
 80080ae:	bf00      	nop
 80080b0:	20000a54 	.word	0x20000a54

080080b4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80080b4:	b480      	push	{r7}
 80080b6:	b085      	sub	sp, #20
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	60f8      	str	r0, [r7, #12]
 80080bc:	60b9      	str	r1, [r7, #8]
 80080be:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	4a07      	ldr	r2, [pc, #28]	@ (80080e0 <vApplicationGetIdleTaskMemory+0x2c>)
 80080c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	4a06      	ldr	r2, [pc, #24]	@ (80080e4 <vApplicationGetIdleTaskMemory+0x30>)
 80080ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2280      	movs	r2, #128	@ 0x80
 80080d0:	601a      	str	r2, [r3, #0]
}
 80080d2:	bf00      	nop
 80080d4:	3714      	adds	r7, #20
 80080d6:	46bd      	mov	sp, r7
 80080d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080dc:	4770      	bx	lr
 80080de:	bf00      	nop
 80080e0:	20000a58 	.word	0x20000a58
 80080e4:	20000ab4 	.word	0x20000ab4

080080e8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80080e8:	b480      	push	{r7}
 80080ea:	b085      	sub	sp, #20
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	60f8      	str	r0, [r7, #12]
 80080f0:	60b9      	str	r1, [r7, #8]
 80080f2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	4a07      	ldr	r2, [pc, #28]	@ (8008114 <vApplicationGetTimerTaskMemory+0x2c>)
 80080f8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	4a06      	ldr	r2, [pc, #24]	@ (8008118 <vApplicationGetTimerTaskMemory+0x30>)
 80080fe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008106:	601a      	str	r2, [r3, #0]
}
 8008108:	bf00      	nop
 800810a:	3714      	adds	r7, #20
 800810c:	46bd      	mov	sp, r7
 800810e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008112:	4770      	bx	lr
 8008114:	20000cb4 	.word	0x20000cb4
 8008118:	20000d10 	.word	0x20000d10

0800811c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800811c:	b480      	push	{r7}
 800811e:	b083      	sub	sp, #12
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	f103 0208 	add.w	r2, r3, #8
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	f04f 32ff 	mov.w	r2, #4294967295
 8008134:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	f103 0208 	add.w	r2, r3, #8
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f103 0208 	add.w	r2, r3, #8
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2200      	movs	r2, #0
 800814e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008150:	bf00      	nop
 8008152:	370c      	adds	r7, #12
 8008154:	46bd      	mov	sp, r7
 8008156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815a:	4770      	bx	lr

0800815c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800815c:	b480      	push	{r7}
 800815e:	b083      	sub	sp, #12
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2200      	movs	r2, #0
 8008168:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800816a:	bf00      	nop
 800816c:	370c      	adds	r7, #12
 800816e:	46bd      	mov	sp, r7
 8008170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008174:	4770      	bx	lr

08008176 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008176:	b480      	push	{r7}
 8008178:	b085      	sub	sp, #20
 800817a:	af00      	add	r7, sp, #0
 800817c:	6078      	str	r0, [r7, #4]
 800817e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	68fa      	ldr	r2, [r7, #12]
 800818a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	689a      	ldr	r2, [r3, #8]
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	689b      	ldr	r3, [r3, #8]
 8008198:	683a      	ldr	r2, [r7, #0]
 800819a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	683a      	ldr	r2, [r7, #0]
 80081a0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	687a      	ldr	r2, [r7, #4]
 80081a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	1c5a      	adds	r2, r3, #1
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	601a      	str	r2, [r3, #0]
}
 80081b2:	bf00      	nop
 80081b4:	3714      	adds	r7, #20
 80081b6:	46bd      	mov	sp, r7
 80081b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081bc:	4770      	bx	lr

080081be <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80081be:	b480      	push	{r7}
 80081c0:	b085      	sub	sp, #20
 80081c2:	af00      	add	r7, sp, #0
 80081c4:	6078      	str	r0, [r7, #4]
 80081c6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081d4:	d103      	bne.n	80081de <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	691b      	ldr	r3, [r3, #16]
 80081da:	60fb      	str	r3, [r7, #12]
 80081dc:	e00c      	b.n	80081f8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	3308      	adds	r3, #8
 80081e2:	60fb      	str	r3, [r7, #12]
 80081e4:	e002      	b.n	80081ec <vListInsert+0x2e>
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	685b      	ldr	r3, [r3, #4]
 80081ea:	60fb      	str	r3, [r7, #12]
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	685b      	ldr	r3, [r3, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	68ba      	ldr	r2, [r7, #8]
 80081f4:	429a      	cmp	r2, r3
 80081f6:	d2f6      	bcs.n	80081e6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	685a      	ldr	r2, [r3, #4]
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	683a      	ldr	r2, [r7, #0]
 8008206:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	68fa      	ldr	r2, [r7, #12]
 800820c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	683a      	ldr	r2, [r7, #0]
 8008212:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	687a      	ldr	r2, [r7, #4]
 8008218:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	1c5a      	adds	r2, r3, #1
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	601a      	str	r2, [r3, #0]
}
 8008224:	bf00      	nop
 8008226:	3714      	adds	r7, #20
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr

08008230 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008230:	b480      	push	{r7}
 8008232:	b085      	sub	sp, #20
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	691b      	ldr	r3, [r3, #16]
 800823c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	685b      	ldr	r3, [r3, #4]
 8008242:	687a      	ldr	r2, [r7, #4]
 8008244:	6892      	ldr	r2, [r2, #8]
 8008246:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	687a      	ldr	r2, [r7, #4]
 800824e:	6852      	ldr	r2, [r2, #4]
 8008250:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	685b      	ldr	r3, [r3, #4]
 8008256:	687a      	ldr	r2, [r7, #4]
 8008258:	429a      	cmp	r2, r3
 800825a:	d103      	bne.n	8008264 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	689a      	ldr	r2, [r3, #8]
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2200      	movs	r2, #0
 8008268:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	1e5a      	subs	r2, r3, #1
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
}
 8008278:	4618      	mov	r0, r3
 800827a:	3714      	adds	r7, #20
 800827c:	46bd      	mov	sp, r7
 800827e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008282:	4770      	bx	lr

08008284 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b084      	sub	sp, #16
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
 800828c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d10d      	bne.n	80082b4 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800829c:	b672      	cpsid	i
 800829e:	f383 8811 	msr	BASEPRI, r3
 80082a2:	f3bf 8f6f 	isb	sy
 80082a6:	f3bf 8f4f 	dsb	sy
 80082aa:	b662      	cpsie	i
 80082ac:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80082ae:	bf00      	nop
 80082b0:	bf00      	nop
 80082b2:	e7fd      	b.n	80082b0 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 80082b4:	f002 f8aa 	bl	800a40c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681a      	ldr	r2, [r3, #0]
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082c0:	68f9      	ldr	r1, [r7, #12]
 80082c2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80082c4:	fb01 f303 	mul.w	r3, r1, r3
 80082c8:	441a      	add	r2, r3
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	2200      	movs	r2, #0
 80082d2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681a      	ldr	r2, [r3, #0]
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681a      	ldr	r2, [r3, #0]
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082e4:	3b01      	subs	r3, #1
 80082e6:	68f9      	ldr	r1, [r7, #12]
 80082e8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80082ea:	fb01 f303 	mul.w	r3, r1, r3
 80082ee:	441a      	add	r2, r3
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	22ff      	movs	r2, #255	@ 0xff
 80082f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	22ff      	movs	r2, #255	@ 0xff
 8008300:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d114      	bne.n	8008334 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	691b      	ldr	r3, [r3, #16]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d01a      	beq.n	8008348 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	3310      	adds	r3, #16
 8008316:	4618      	mov	r0, r3
 8008318:	f001 f950 	bl	80095bc <xTaskRemoveFromEventList>
 800831c:	4603      	mov	r3, r0
 800831e:	2b00      	cmp	r3, #0
 8008320:	d012      	beq.n	8008348 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008322:	4b0d      	ldr	r3, [pc, #52]	@ (8008358 <xQueueGenericReset+0xd4>)
 8008324:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008328:	601a      	str	r2, [r3, #0]
 800832a:	f3bf 8f4f 	dsb	sy
 800832e:	f3bf 8f6f 	isb	sy
 8008332:	e009      	b.n	8008348 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	3310      	adds	r3, #16
 8008338:	4618      	mov	r0, r3
 800833a:	f7ff feef 	bl	800811c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	3324      	adds	r3, #36	@ 0x24
 8008342:	4618      	mov	r0, r3
 8008344:	f7ff feea 	bl	800811c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008348:	f002 f896 	bl	800a478 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800834c:	2301      	movs	r3, #1
}
 800834e:	4618      	mov	r0, r3
 8008350:	3710      	adds	r7, #16
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}
 8008356:	bf00      	nop
 8008358:	e000ed04 	.word	0xe000ed04

0800835c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800835c:	b580      	push	{r7, lr}
 800835e:	b08e      	sub	sp, #56	@ 0x38
 8008360:	af02      	add	r7, sp, #8
 8008362:	60f8      	str	r0, [r7, #12]
 8008364:	60b9      	str	r1, [r7, #8]
 8008366:	607a      	str	r2, [r7, #4]
 8008368:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d10d      	bne.n	800838c <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8008370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008374:	b672      	cpsid	i
 8008376:	f383 8811 	msr	BASEPRI, r3
 800837a:	f3bf 8f6f 	isb	sy
 800837e:	f3bf 8f4f 	dsb	sy
 8008382:	b662      	cpsie	i
 8008384:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008386:	bf00      	nop
 8008388:	bf00      	nop
 800838a:	e7fd      	b.n	8008388 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d10d      	bne.n	80083ae <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8008392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008396:	b672      	cpsid	i
 8008398:	f383 8811 	msr	BASEPRI, r3
 800839c:	f3bf 8f6f 	isb	sy
 80083a0:	f3bf 8f4f 	dsb	sy
 80083a4:	b662      	cpsie	i
 80083a6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80083a8:	bf00      	nop
 80083aa:	bf00      	nop
 80083ac:	e7fd      	b.n	80083aa <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d002      	beq.n	80083ba <xQueueGenericCreateStatic+0x5e>
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d001      	beq.n	80083be <xQueueGenericCreateStatic+0x62>
 80083ba:	2301      	movs	r3, #1
 80083bc:	e000      	b.n	80083c0 <xQueueGenericCreateStatic+0x64>
 80083be:	2300      	movs	r3, #0
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d10d      	bne.n	80083e0 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 80083c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083c8:	b672      	cpsid	i
 80083ca:	f383 8811 	msr	BASEPRI, r3
 80083ce:	f3bf 8f6f 	isb	sy
 80083d2:	f3bf 8f4f 	dsb	sy
 80083d6:	b662      	cpsie	i
 80083d8:	623b      	str	r3, [r7, #32]
}
 80083da:	bf00      	nop
 80083dc:	bf00      	nop
 80083de:	e7fd      	b.n	80083dc <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d102      	bne.n	80083ec <xQueueGenericCreateStatic+0x90>
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d101      	bne.n	80083f0 <xQueueGenericCreateStatic+0x94>
 80083ec:	2301      	movs	r3, #1
 80083ee:	e000      	b.n	80083f2 <xQueueGenericCreateStatic+0x96>
 80083f0:	2300      	movs	r3, #0
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d10d      	bne.n	8008412 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 80083f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083fa:	b672      	cpsid	i
 80083fc:	f383 8811 	msr	BASEPRI, r3
 8008400:	f3bf 8f6f 	isb	sy
 8008404:	f3bf 8f4f 	dsb	sy
 8008408:	b662      	cpsie	i
 800840a:	61fb      	str	r3, [r7, #28]
}
 800840c:	bf00      	nop
 800840e:	bf00      	nop
 8008410:	e7fd      	b.n	800840e <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008412:	2350      	movs	r3, #80	@ 0x50
 8008414:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	2b50      	cmp	r3, #80	@ 0x50
 800841a:	d00d      	beq.n	8008438 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800841c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008420:	b672      	cpsid	i
 8008422:	f383 8811 	msr	BASEPRI, r3
 8008426:	f3bf 8f6f 	isb	sy
 800842a:	f3bf 8f4f 	dsb	sy
 800842e:	b662      	cpsie	i
 8008430:	61bb      	str	r3, [r7, #24]
}
 8008432:	bf00      	nop
 8008434:	bf00      	nop
 8008436:	e7fd      	b.n	8008434 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008438:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800843e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008440:	2b00      	cmp	r3, #0
 8008442:	d00d      	beq.n	8008460 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008446:	2201      	movs	r2, #1
 8008448:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800844c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008452:	9300      	str	r3, [sp, #0]
 8008454:	4613      	mov	r3, r2
 8008456:	687a      	ldr	r2, [r7, #4]
 8008458:	68b9      	ldr	r1, [r7, #8]
 800845a:	68f8      	ldr	r0, [r7, #12]
 800845c:	f000 f805 	bl	800846a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008462:	4618      	mov	r0, r3
 8008464:	3730      	adds	r7, #48	@ 0x30
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}

0800846a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800846a:	b580      	push	{r7, lr}
 800846c:	b084      	sub	sp, #16
 800846e:	af00      	add	r7, sp, #0
 8008470:	60f8      	str	r0, [r7, #12]
 8008472:	60b9      	str	r1, [r7, #8]
 8008474:	607a      	str	r2, [r7, #4]
 8008476:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d103      	bne.n	8008486 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800847e:	69bb      	ldr	r3, [r7, #24]
 8008480:	69ba      	ldr	r2, [r7, #24]
 8008482:	601a      	str	r2, [r3, #0]
 8008484:	e002      	b.n	800848c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008486:	69bb      	ldr	r3, [r7, #24]
 8008488:	687a      	ldr	r2, [r7, #4]
 800848a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800848c:	69bb      	ldr	r3, [r7, #24]
 800848e:	68fa      	ldr	r2, [r7, #12]
 8008490:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008492:	69bb      	ldr	r3, [r7, #24]
 8008494:	68ba      	ldr	r2, [r7, #8]
 8008496:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008498:	2101      	movs	r1, #1
 800849a:	69b8      	ldr	r0, [r7, #24]
 800849c:	f7ff fef2 	bl	8008284 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80084a0:	69bb      	ldr	r3, [r7, #24]
 80084a2:	78fa      	ldrb	r2, [r7, #3]
 80084a4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80084a8:	bf00      	nop
 80084aa:	3710      	adds	r7, #16
 80084ac:	46bd      	mov	sp, r7
 80084ae:	bd80      	pop	{r7, pc}

080084b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b08e      	sub	sp, #56	@ 0x38
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	60f8      	str	r0, [r7, #12]
 80084b8:	60b9      	str	r1, [r7, #8]
 80084ba:	607a      	str	r2, [r7, #4]
 80084bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80084be:	2300      	movs	r3, #0
 80084c0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80084c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d10d      	bne.n	80084e8 <xQueueGenericSend+0x38>
	__asm volatile
 80084cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d0:	b672      	cpsid	i
 80084d2:	f383 8811 	msr	BASEPRI, r3
 80084d6:	f3bf 8f6f 	isb	sy
 80084da:	f3bf 8f4f 	dsb	sy
 80084de:	b662      	cpsie	i
 80084e0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80084e2:	bf00      	nop
 80084e4:	bf00      	nop
 80084e6:	e7fd      	b.n	80084e4 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d103      	bne.n	80084f6 <xQueueGenericSend+0x46>
 80084ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d101      	bne.n	80084fa <xQueueGenericSend+0x4a>
 80084f6:	2301      	movs	r3, #1
 80084f8:	e000      	b.n	80084fc <xQueueGenericSend+0x4c>
 80084fa:	2300      	movs	r3, #0
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d10d      	bne.n	800851c <xQueueGenericSend+0x6c>
	__asm volatile
 8008500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008504:	b672      	cpsid	i
 8008506:	f383 8811 	msr	BASEPRI, r3
 800850a:	f3bf 8f6f 	isb	sy
 800850e:	f3bf 8f4f 	dsb	sy
 8008512:	b662      	cpsie	i
 8008514:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008516:	bf00      	nop
 8008518:	bf00      	nop
 800851a:	e7fd      	b.n	8008518 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	2b02      	cmp	r3, #2
 8008520:	d103      	bne.n	800852a <xQueueGenericSend+0x7a>
 8008522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008524:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008526:	2b01      	cmp	r3, #1
 8008528:	d101      	bne.n	800852e <xQueueGenericSend+0x7e>
 800852a:	2301      	movs	r3, #1
 800852c:	e000      	b.n	8008530 <xQueueGenericSend+0x80>
 800852e:	2300      	movs	r3, #0
 8008530:	2b00      	cmp	r3, #0
 8008532:	d10d      	bne.n	8008550 <xQueueGenericSend+0xa0>
	__asm volatile
 8008534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008538:	b672      	cpsid	i
 800853a:	f383 8811 	msr	BASEPRI, r3
 800853e:	f3bf 8f6f 	isb	sy
 8008542:	f3bf 8f4f 	dsb	sy
 8008546:	b662      	cpsie	i
 8008548:	623b      	str	r3, [r7, #32]
}
 800854a:	bf00      	nop
 800854c:	bf00      	nop
 800854e:	e7fd      	b.n	800854c <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008550:	f001 f9fc 	bl	800994c <xTaskGetSchedulerState>
 8008554:	4603      	mov	r3, r0
 8008556:	2b00      	cmp	r3, #0
 8008558:	d102      	bne.n	8008560 <xQueueGenericSend+0xb0>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d101      	bne.n	8008564 <xQueueGenericSend+0xb4>
 8008560:	2301      	movs	r3, #1
 8008562:	e000      	b.n	8008566 <xQueueGenericSend+0xb6>
 8008564:	2300      	movs	r3, #0
 8008566:	2b00      	cmp	r3, #0
 8008568:	d10d      	bne.n	8008586 <xQueueGenericSend+0xd6>
	__asm volatile
 800856a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800856e:	b672      	cpsid	i
 8008570:	f383 8811 	msr	BASEPRI, r3
 8008574:	f3bf 8f6f 	isb	sy
 8008578:	f3bf 8f4f 	dsb	sy
 800857c:	b662      	cpsie	i
 800857e:	61fb      	str	r3, [r7, #28]
}
 8008580:	bf00      	nop
 8008582:	bf00      	nop
 8008584:	e7fd      	b.n	8008582 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008586:	f001 ff41 	bl	800a40c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800858a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800858c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800858e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008590:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008592:	429a      	cmp	r2, r3
 8008594:	d302      	bcc.n	800859c <xQueueGenericSend+0xec>
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	2b02      	cmp	r3, #2
 800859a:	d129      	bne.n	80085f0 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800859c:	683a      	ldr	r2, [r7, #0]
 800859e:	68b9      	ldr	r1, [r7, #8]
 80085a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80085a2:	f000 fa1b 	bl	80089dc <prvCopyDataToQueue>
 80085a6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80085a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d010      	beq.n	80085d2 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80085b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b2:	3324      	adds	r3, #36	@ 0x24
 80085b4:	4618      	mov	r0, r3
 80085b6:	f001 f801 	bl	80095bc <xTaskRemoveFromEventList>
 80085ba:	4603      	mov	r3, r0
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d013      	beq.n	80085e8 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80085c0:	4b3f      	ldr	r3, [pc, #252]	@ (80086c0 <xQueueGenericSend+0x210>)
 80085c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085c6:	601a      	str	r2, [r3, #0]
 80085c8:	f3bf 8f4f 	dsb	sy
 80085cc:	f3bf 8f6f 	isb	sy
 80085d0:	e00a      	b.n	80085e8 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80085d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d007      	beq.n	80085e8 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80085d8:	4b39      	ldr	r3, [pc, #228]	@ (80086c0 <xQueueGenericSend+0x210>)
 80085da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085de:	601a      	str	r2, [r3, #0]
 80085e0:	f3bf 8f4f 	dsb	sy
 80085e4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80085e8:	f001 ff46 	bl	800a478 <vPortExitCritical>
				return pdPASS;
 80085ec:	2301      	movs	r3, #1
 80085ee:	e063      	b.n	80086b8 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d103      	bne.n	80085fe <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80085f6:	f001 ff3f 	bl	800a478 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80085fa:	2300      	movs	r3, #0
 80085fc:	e05c      	b.n	80086b8 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 80085fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008600:	2b00      	cmp	r3, #0
 8008602:	d106      	bne.n	8008612 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008604:	f107 0314 	add.w	r3, r7, #20
 8008608:	4618      	mov	r0, r3
 800860a:	f001 f83d 	bl	8009688 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800860e:	2301      	movs	r3, #1
 8008610:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008612:	f001 ff31 	bl	800a478 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008616:	f000 fda1 	bl	800915c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800861a:	f001 fef7 	bl	800a40c <vPortEnterCritical>
 800861e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008620:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008624:	b25b      	sxtb	r3, r3
 8008626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800862a:	d103      	bne.n	8008634 <xQueueGenericSend+0x184>
 800862c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800862e:	2200      	movs	r2, #0
 8008630:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008636:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800863a:	b25b      	sxtb	r3, r3
 800863c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008640:	d103      	bne.n	800864a <xQueueGenericSend+0x19a>
 8008642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008644:	2200      	movs	r2, #0
 8008646:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800864a:	f001 ff15 	bl	800a478 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800864e:	1d3a      	adds	r2, r7, #4
 8008650:	f107 0314 	add.w	r3, r7, #20
 8008654:	4611      	mov	r1, r2
 8008656:	4618      	mov	r0, r3
 8008658:	f001 f82c 	bl	80096b4 <xTaskCheckForTimeOut>
 800865c:	4603      	mov	r3, r0
 800865e:	2b00      	cmp	r3, #0
 8008660:	d124      	bne.n	80086ac <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008662:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008664:	f000 fab2 	bl	8008bcc <prvIsQueueFull>
 8008668:	4603      	mov	r3, r0
 800866a:	2b00      	cmp	r3, #0
 800866c:	d018      	beq.n	80086a0 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800866e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008670:	3310      	adds	r3, #16
 8008672:	687a      	ldr	r2, [r7, #4]
 8008674:	4611      	mov	r1, r2
 8008676:	4618      	mov	r0, r3
 8008678:	f000 ff4a 	bl	8009510 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800867c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800867e:	f000 fa3d 	bl	8008afc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008682:	f000 fd79 	bl	8009178 <xTaskResumeAll>
 8008686:	4603      	mov	r3, r0
 8008688:	2b00      	cmp	r3, #0
 800868a:	f47f af7c 	bne.w	8008586 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800868e:	4b0c      	ldr	r3, [pc, #48]	@ (80086c0 <xQueueGenericSend+0x210>)
 8008690:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008694:	601a      	str	r2, [r3, #0]
 8008696:	f3bf 8f4f 	dsb	sy
 800869a:	f3bf 8f6f 	isb	sy
 800869e:	e772      	b.n	8008586 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80086a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80086a2:	f000 fa2b 	bl	8008afc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80086a6:	f000 fd67 	bl	8009178 <xTaskResumeAll>
 80086aa:	e76c      	b.n	8008586 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80086ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80086ae:	f000 fa25 	bl	8008afc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80086b2:	f000 fd61 	bl	8009178 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80086b6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80086b8:	4618      	mov	r0, r3
 80086ba:	3738      	adds	r7, #56	@ 0x38
 80086bc:	46bd      	mov	sp, r7
 80086be:	bd80      	pop	{r7, pc}
 80086c0:	e000ed04 	.word	0xe000ed04

080086c4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b08e      	sub	sp, #56	@ 0x38
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	60f8      	str	r0, [r7, #12]
 80086cc:	60b9      	str	r1, [r7, #8]
 80086ce:	607a      	str	r2, [r7, #4]
 80086d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80086d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d10d      	bne.n	80086f8 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 80086dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e0:	b672      	cpsid	i
 80086e2:	f383 8811 	msr	BASEPRI, r3
 80086e6:	f3bf 8f6f 	isb	sy
 80086ea:	f3bf 8f4f 	dsb	sy
 80086ee:	b662      	cpsie	i
 80086f0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80086f2:	bf00      	nop
 80086f4:	bf00      	nop
 80086f6:	e7fd      	b.n	80086f4 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d103      	bne.n	8008706 <xQueueGenericSendFromISR+0x42>
 80086fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008702:	2b00      	cmp	r3, #0
 8008704:	d101      	bne.n	800870a <xQueueGenericSendFromISR+0x46>
 8008706:	2301      	movs	r3, #1
 8008708:	e000      	b.n	800870c <xQueueGenericSendFromISR+0x48>
 800870a:	2300      	movs	r3, #0
 800870c:	2b00      	cmp	r3, #0
 800870e:	d10d      	bne.n	800872c <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8008710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008714:	b672      	cpsid	i
 8008716:	f383 8811 	msr	BASEPRI, r3
 800871a:	f3bf 8f6f 	isb	sy
 800871e:	f3bf 8f4f 	dsb	sy
 8008722:	b662      	cpsie	i
 8008724:	623b      	str	r3, [r7, #32]
}
 8008726:	bf00      	nop
 8008728:	bf00      	nop
 800872a:	e7fd      	b.n	8008728 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	2b02      	cmp	r3, #2
 8008730:	d103      	bne.n	800873a <xQueueGenericSendFromISR+0x76>
 8008732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008736:	2b01      	cmp	r3, #1
 8008738:	d101      	bne.n	800873e <xQueueGenericSendFromISR+0x7a>
 800873a:	2301      	movs	r3, #1
 800873c:	e000      	b.n	8008740 <xQueueGenericSendFromISR+0x7c>
 800873e:	2300      	movs	r3, #0
 8008740:	2b00      	cmp	r3, #0
 8008742:	d10d      	bne.n	8008760 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8008744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008748:	b672      	cpsid	i
 800874a:	f383 8811 	msr	BASEPRI, r3
 800874e:	f3bf 8f6f 	isb	sy
 8008752:	f3bf 8f4f 	dsb	sy
 8008756:	b662      	cpsie	i
 8008758:	61fb      	str	r3, [r7, #28]
}
 800875a:	bf00      	nop
 800875c:	bf00      	nop
 800875e:	e7fd      	b.n	800875c <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008760:	f001 ff3c 	bl	800a5dc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008764:	f3ef 8211 	mrs	r2, BASEPRI
 8008768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800876c:	b672      	cpsid	i
 800876e:	f383 8811 	msr	BASEPRI, r3
 8008772:	f3bf 8f6f 	isb	sy
 8008776:	f3bf 8f4f 	dsb	sy
 800877a:	b662      	cpsie	i
 800877c:	61ba      	str	r2, [r7, #24]
 800877e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008780:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008782:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008786:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800878a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800878c:	429a      	cmp	r2, r3
 800878e:	d302      	bcc.n	8008796 <xQueueGenericSendFromISR+0xd2>
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	2b02      	cmp	r3, #2
 8008794:	d12c      	bne.n	80087f0 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008798:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800879c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80087a0:	683a      	ldr	r2, [r7, #0]
 80087a2:	68b9      	ldr	r1, [r7, #8]
 80087a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80087a6:	f000 f919 	bl	80089dc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80087aa:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80087ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087b2:	d112      	bne.n	80087da <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80087b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d016      	beq.n	80087ea <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80087bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087be:	3324      	adds	r3, #36	@ 0x24
 80087c0:	4618      	mov	r0, r3
 80087c2:	f000 fefb 	bl	80095bc <xTaskRemoveFromEventList>
 80087c6:	4603      	mov	r3, r0
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d00e      	beq.n	80087ea <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d00b      	beq.n	80087ea <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2201      	movs	r2, #1
 80087d6:	601a      	str	r2, [r3, #0]
 80087d8:	e007      	b.n	80087ea <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80087da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80087de:	3301      	adds	r3, #1
 80087e0:	b2db      	uxtb	r3, r3
 80087e2:	b25a      	sxtb	r2, r3
 80087e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80087ea:	2301      	movs	r3, #1
 80087ec:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 80087ee:	e001      	b.n	80087f4 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80087f0:	2300      	movs	r3, #0
 80087f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80087f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087f6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80087f8:	693b      	ldr	r3, [r7, #16]
 80087fa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80087fe:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008800:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008802:	4618      	mov	r0, r3
 8008804:	3738      	adds	r7, #56	@ 0x38
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}
	...

0800880c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b08c      	sub	sp, #48	@ 0x30
 8008810:	af00      	add	r7, sp, #0
 8008812:	60f8      	str	r0, [r7, #12]
 8008814:	60b9      	str	r1, [r7, #8]
 8008816:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008818:	2300      	movs	r3, #0
 800881a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008822:	2b00      	cmp	r3, #0
 8008824:	d10d      	bne.n	8008842 <xQueueReceive+0x36>
	__asm volatile
 8008826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800882a:	b672      	cpsid	i
 800882c:	f383 8811 	msr	BASEPRI, r3
 8008830:	f3bf 8f6f 	isb	sy
 8008834:	f3bf 8f4f 	dsb	sy
 8008838:	b662      	cpsie	i
 800883a:	623b      	str	r3, [r7, #32]
}
 800883c:	bf00      	nop
 800883e:	bf00      	nop
 8008840:	e7fd      	b.n	800883e <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d103      	bne.n	8008850 <xQueueReceive+0x44>
 8008848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800884a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800884c:	2b00      	cmp	r3, #0
 800884e:	d101      	bne.n	8008854 <xQueueReceive+0x48>
 8008850:	2301      	movs	r3, #1
 8008852:	e000      	b.n	8008856 <xQueueReceive+0x4a>
 8008854:	2300      	movs	r3, #0
 8008856:	2b00      	cmp	r3, #0
 8008858:	d10d      	bne.n	8008876 <xQueueReceive+0x6a>
	__asm volatile
 800885a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800885e:	b672      	cpsid	i
 8008860:	f383 8811 	msr	BASEPRI, r3
 8008864:	f3bf 8f6f 	isb	sy
 8008868:	f3bf 8f4f 	dsb	sy
 800886c:	b662      	cpsie	i
 800886e:	61fb      	str	r3, [r7, #28]
}
 8008870:	bf00      	nop
 8008872:	bf00      	nop
 8008874:	e7fd      	b.n	8008872 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008876:	f001 f869 	bl	800994c <xTaskGetSchedulerState>
 800887a:	4603      	mov	r3, r0
 800887c:	2b00      	cmp	r3, #0
 800887e:	d102      	bne.n	8008886 <xQueueReceive+0x7a>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d101      	bne.n	800888a <xQueueReceive+0x7e>
 8008886:	2301      	movs	r3, #1
 8008888:	e000      	b.n	800888c <xQueueReceive+0x80>
 800888a:	2300      	movs	r3, #0
 800888c:	2b00      	cmp	r3, #0
 800888e:	d10d      	bne.n	80088ac <xQueueReceive+0xa0>
	__asm volatile
 8008890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008894:	b672      	cpsid	i
 8008896:	f383 8811 	msr	BASEPRI, r3
 800889a:	f3bf 8f6f 	isb	sy
 800889e:	f3bf 8f4f 	dsb	sy
 80088a2:	b662      	cpsie	i
 80088a4:	61bb      	str	r3, [r7, #24]
}
 80088a6:	bf00      	nop
 80088a8:	bf00      	nop
 80088aa:	e7fd      	b.n	80088a8 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80088ac:	f001 fdae 	bl	800a40c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80088b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088b4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80088b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d01f      	beq.n	80088fc <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80088bc:	68b9      	ldr	r1, [r7, #8]
 80088be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80088c0:	f000 f8f6 	bl	8008ab0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80088c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088c6:	1e5a      	subs	r2, r3, #1
 80088c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ca:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80088cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ce:	691b      	ldr	r3, [r3, #16]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d00f      	beq.n	80088f4 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80088d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088d6:	3310      	adds	r3, #16
 80088d8:	4618      	mov	r0, r3
 80088da:	f000 fe6f 	bl	80095bc <xTaskRemoveFromEventList>
 80088de:	4603      	mov	r3, r0
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d007      	beq.n	80088f4 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80088e4:	4b3c      	ldr	r3, [pc, #240]	@ (80089d8 <xQueueReceive+0x1cc>)
 80088e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088ea:	601a      	str	r2, [r3, #0]
 80088ec:	f3bf 8f4f 	dsb	sy
 80088f0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80088f4:	f001 fdc0 	bl	800a478 <vPortExitCritical>
				return pdPASS;
 80088f8:	2301      	movs	r3, #1
 80088fa:	e069      	b.n	80089d0 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d103      	bne.n	800890a <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008902:	f001 fdb9 	bl	800a478 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008906:	2300      	movs	r3, #0
 8008908:	e062      	b.n	80089d0 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800890a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800890c:	2b00      	cmp	r3, #0
 800890e:	d106      	bne.n	800891e <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008910:	f107 0310 	add.w	r3, r7, #16
 8008914:	4618      	mov	r0, r3
 8008916:	f000 feb7 	bl	8009688 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800891a:	2301      	movs	r3, #1
 800891c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800891e:	f001 fdab 	bl	800a478 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008922:	f000 fc1b 	bl	800915c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008926:	f001 fd71 	bl	800a40c <vPortEnterCritical>
 800892a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800892c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008930:	b25b      	sxtb	r3, r3
 8008932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008936:	d103      	bne.n	8008940 <xQueueReceive+0x134>
 8008938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800893a:	2200      	movs	r2, #0
 800893c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008942:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008946:	b25b      	sxtb	r3, r3
 8008948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800894c:	d103      	bne.n	8008956 <xQueueReceive+0x14a>
 800894e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008950:	2200      	movs	r2, #0
 8008952:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008956:	f001 fd8f 	bl	800a478 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800895a:	1d3a      	adds	r2, r7, #4
 800895c:	f107 0310 	add.w	r3, r7, #16
 8008960:	4611      	mov	r1, r2
 8008962:	4618      	mov	r0, r3
 8008964:	f000 fea6 	bl	80096b4 <xTaskCheckForTimeOut>
 8008968:	4603      	mov	r3, r0
 800896a:	2b00      	cmp	r3, #0
 800896c:	d123      	bne.n	80089b6 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800896e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008970:	f000 f916 	bl	8008ba0 <prvIsQueueEmpty>
 8008974:	4603      	mov	r3, r0
 8008976:	2b00      	cmp	r3, #0
 8008978:	d017      	beq.n	80089aa <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800897a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800897c:	3324      	adds	r3, #36	@ 0x24
 800897e:	687a      	ldr	r2, [r7, #4]
 8008980:	4611      	mov	r1, r2
 8008982:	4618      	mov	r0, r3
 8008984:	f000 fdc4 	bl	8009510 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008988:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800898a:	f000 f8b7 	bl	8008afc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800898e:	f000 fbf3 	bl	8009178 <xTaskResumeAll>
 8008992:	4603      	mov	r3, r0
 8008994:	2b00      	cmp	r3, #0
 8008996:	d189      	bne.n	80088ac <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8008998:	4b0f      	ldr	r3, [pc, #60]	@ (80089d8 <xQueueReceive+0x1cc>)
 800899a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800899e:	601a      	str	r2, [r3, #0]
 80089a0:	f3bf 8f4f 	dsb	sy
 80089a4:	f3bf 8f6f 	isb	sy
 80089a8:	e780      	b.n	80088ac <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80089aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089ac:	f000 f8a6 	bl	8008afc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80089b0:	f000 fbe2 	bl	8009178 <xTaskResumeAll>
 80089b4:	e77a      	b.n	80088ac <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80089b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089b8:	f000 f8a0 	bl	8008afc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80089bc:	f000 fbdc 	bl	8009178 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80089c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089c2:	f000 f8ed 	bl	8008ba0 <prvIsQueueEmpty>
 80089c6:	4603      	mov	r3, r0
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	f43f af6f 	beq.w	80088ac <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80089ce:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80089d0:	4618      	mov	r0, r3
 80089d2:	3730      	adds	r7, #48	@ 0x30
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bd80      	pop	{r7, pc}
 80089d8:	e000ed04 	.word	0xe000ed04

080089dc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b086      	sub	sp, #24
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	60f8      	str	r0, [r7, #12]
 80089e4:	60b9      	str	r1, [r7, #8]
 80089e6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80089e8:	2300      	movs	r3, #0
 80089ea:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089f0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d10d      	bne.n	8008a16 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d14d      	bne.n	8008a9e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	689b      	ldr	r3, [r3, #8]
 8008a06:	4618      	mov	r0, r3
 8008a08:	f000 ffbe 	bl	8009988 <xTaskPriorityDisinherit>
 8008a0c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2200      	movs	r2, #0
 8008a12:	609a      	str	r2, [r3, #8]
 8008a14:	e043      	b.n	8008a9e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d119      	bne.n	8008a50 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	6858      	ldr	r0, [r3, #4]
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a24:	461a      	mov	r2, r3
 8008a26:	68b9      	ldr	r1, [r7, #8]
 8008a28:	f002 fa2c 	bl	800ae84 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	685a      	ldr	r2, [r3, #4]
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a34:	441a      	add	r2, r3
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	685a      	ldr	r2, [r3, #4]
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	689b      	ldr	r3, [r3, #8]
 8008a42:	429a      	cmp	r2, r3
 8008a44:	d32b      	bcc.n	8008a9e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681a      	ldr	r2, [r3, #0]
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	605a      	str	r2, [r3, #4]
 8008a4e:	e026      	b.n	8008a9e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	68d8      	ldr	r0, [r3, #12]
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a58:	461a      	mov	r2, r3
 8008a5a:	68b9      	ldr	r1, [r7, #8]
 8008a5c:	f002 fa12 	bl	800ae84 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	68da      	ldr	r2, [r3, #12]
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a68:	425b      	negs	r3, r3
 8008a6a:	441a      	add	r2, r3
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	68da      	ldr	r2, [r3, #12]
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	429a      	cmp	r2, r3
 8008a7a:	d207      	bcs.n	8008a8c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	689a      	ldr	r2, [r3, #8]
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a84:	425b      	negs	r3, r3
 8008a86:	441a      	add	r2, r3
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2b02      	cmp	r3, #2
 8008a90:	d105      	bne.n	8008a9e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008a92:	693b      	ldr	r3, [r7, #16]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d002      	beq.n	8008a9e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	3b01      	subs	r3, #1
 8008a9c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008a9e:	693b      	ldr	r3, [r7, #16]
 8008aa0:	1c5a      	adds	r2, r3, #1
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008aa6:	697b      	ldr	r3, [r7, #20]
}
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	3718      	adds	r7, #24
 8008aac:	46bd      	mov	sp, r7
 8008aae:	bd80      	pop	{r7, pc}

08008ab0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b082      	sub	sp, #8
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
 8008ab8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d018      	beq.n	8008af4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	68da      	ldr	r2, [r3, #12]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aca:	441a      	add	r2, r3
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	68da      	ldr	r2, [r3, #12]
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	689b      	ldr	r3, [r3, #8]
 8008ad8:	429a      	cmp	r2, r3
 8008ada:	d303      	bcc.n	8008ae4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681a      	ldr	r2, [r3, #0]
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	68d9      	ldr	r1, [r3, #12]
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aec:	461a      	mov	r2, r3
 8008aee:	6838      	ldr	r0, [r7, #0]
 8008af0:	f002 f9c8 	bl	800ae84 <memcpy>
	}
}
 8008af4:	bf00      	nop
 8008af6:	3708      	adds	r7, #8
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}

08008afc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b084      	sub	sp, #16
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008b04:	f001 fc82 	bl	800a40c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008b0e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b10:	e011      	b.n	8008b36 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d012      	beq.n	8008b40 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	3324      	adds	r3, #36	@ 0x24
 8008b1e:	4618      	mov	r0, r3
 8008b20:	f000 fd4c 	bl	80095bc <xTaskRemoveFromEventList>
 8008b24:	4603      	mov	r3, r0
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d001      	beq.n	8008b2e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008b2a:	f000 fe2b 	bl	8009784 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008b2e:	7bfb      	ldrb	r3, [r7, #15]
 8008b30:	3b01      	subs	r3, #1
 8008b32:	b2db      	uxtb	r3, r3
 8008b34:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	dce9      	bgt.n	8008b12 <prvUnlockQueue+0x16>
 8008b3e:	e000      	b.n	8008b42 <prvUnlockQueue+0x46>
					break;
 8008b40:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	22ff      	movs	r2, #255	@ 0xff
 8008b46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008b4a:	f001 fc95 	bl	800a478 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008b4e:	f001 fc5d 	bl	800a40c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008b58:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008b5a:	e011      	b.n	8008b80 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	691b      	ldr	r3, [r3, #16]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d012      	beq.n	8008b8a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	3310      	adds	r3, #16
 8008b68:	4618      	mov	r0, r3
 8008b6a:	f000 fd27 	bl	80095bc <xTaskRemoveFromEventList>
 8008b6e:	4603      	mov	r3, r0
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d001      	beq.n	8008b78 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008b74:	f000 fe06 	bl	8009784 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008b78:	7bbb      	ldrb	r3, [r7, #14]
 8008b7a:	3b01      	subs	r3, #1
 8008b7c:	b2db      	uxtb	r3, r3
 8008b7e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008b80:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	dce9      	bgt.n	8008b5c <prvUnlockQueue+0x60>
 8008b88:	e000      	b.n	8008b8c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008b8a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	22ff      	movs	r2, #255	@ 0xff
 8008b90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008b94:	f001 fc70 	bl	800a478 <vPortExitCritical>
}
 8008b98:	bf00      	nop
 8008b9a:	3710      	adds	r7, #16
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	bd80      	pop	{r7, pc}

08008ba0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b084      	sub	sp, #16
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008ba8:	f001 fc30 	bl	800a40c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d102      	bne.n	8008bba <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	60fb      	str	r3, [r7, #12]
 8008bb8:	e001      	b.n	8008bbe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008bbe:	f001 fc5b 	bl	800a478 <vPortExitCritical>

	return xReturn;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	3710      	adds	r7, #16
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}

08008bcc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b084      	sub	sp, #16
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008bd4:	f001 fc1a 	bl	800a40c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008be0:	429a      	cmp	r2, r3
 8008be2:	d102      	bne.n	8008bea <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008be4:	2301      	movs	r3, #1
 8008be6:	60fb      	str	r3, [r7, #12]
 8008be8:	e001      	b.n	8008bee <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008bea:	2300      	movs	r3, #0
 8008bec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008bee:	f001 fc43 	bl	800a478 <vPortExitCritical>

	return xReturn;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
}
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	3710      	adds	r7, #16
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}

08008bfc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b085      	sub	sp, #20
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
 8008c04:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008c06:	2300      	movs	r3, #0
 8008c08:	60fb      	str	r3, [r7, #12]
 8008c0a:	e014      	b.n	8008c36 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008c0c:	4a0f      	ldr	r2, [pc, #60]	@ (8008c4c <vQueueAddToRegistry+0x50>)
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d10b      	bne.n	8008c30 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008c18:	490c      	ldr	r1, [pc, #48]	@ (8008c4c <vQueueAddToRegistry+0x50>)
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	683a      	ldr	r2, [r7, #0]
 8008c1e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008c22:	4a0a      	ldr	r2, [pc, #40]	@ (8008c4c <vQueueAddToRegistry+0x50>)
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	00db      	lsls	r3, r3, #3
 8008c28:	4413      	add	r3, r2
 8008c2a:	687a      	ldr	r2, [r7, #4]
 8008c2c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008c2e:	e006      	b.n	8008c3e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	3301      	adds	r3, #1
 8008c34:	60fb      	str	r3, [r7, #12]
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	2b07      	cmp	r3, #7
 8008c3a:	d9e7      	bls.n	8008c0c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008c3c:	bf00      	nop
 8008c3e:	bf00      	nop
 8008c40:	3714      	adds	r7, #20
 8008c42:	46bd      	mov	sp, r7
 8008c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c48:	4770      	bx	lr
 8008c4a:	bf00      	nop
 8008c4c:	20001110 	.word	0x20001110

08008c50 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b086      	sub	sp, #24
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	60f8      	str	r0, [r7, #12]
 8008c58:	60b9      	str	r1, [r7, #8]
 8008c5a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008c60:	f001 fbd4 	bl	800a40c <vPortEnterCritical>
 8008c64:	697b      	ldr	r3, [r7, #20]
 8008c66:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008c6a:	b25b      	sxtb	r3, r3
 8008c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c70:	d103      	bne.n	8008c7a <vQueueWaitForMessageRestricted+0x2a>
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	2200      	movs	r2, #0
 8008c76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008c80:	b25b      	sxtb	r3, r3
 8008c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c86:	d103      	bne.n	8008c90 <vQueueWaitForMessageRestricted+0x40>
 8008c88:	697b      	ldr	r3, [r7, #20]
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008c90:	f001 fbf2 	bl	800a478 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008c94:	697b      	ldr	r3, [r7, #20]
 8008c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d106      	bne.n	8008caa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008c9c:	697b      	ldr	r3, [r7, #20]
 8008c9e:	3324      	adds	r3, #36	@ 0x24
 8008ca0:	687a      	ldr	r2, [r7, #4]
 8008ca2:	68b9      	ldr	r1, [r7, #8]
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	f000 fc5b 	bl	8009560 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008caa:	6978      	ldr	r0, [r7, #20]
 8008cac:	f7ff ff26 	bl	8008afc <prvUnlockQueue>
	}
 8008cb0:	bf00      	nop
 8008cb2:	3718      	adds	r7, #24
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bd80      	pop	{r7, pc}

08008cb8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b08e      	sub	sp, #56	@ 0x38
 8008cbc:	af04      	add	r7, sp, #16
 8008cbe:	60f8      	str	r0, [r7, #12]
 8008cc0:	60b9      	str	r1, [r7, #8]
 8008cc2:	607a      	str	r2, [r7, #4]
 8008cc4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008cc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d10d      	bne.n	8008ce8 <xTaskCreateStatic+0x30>
	__asm volatile
 8008ccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cd0:	b672      	cpsid	i
 8008cd2:	f383 8811 	msr	BASEPRI, r3
 8008cd6:	f3bf 8f6f 	isb	sy
 8008cda:	f3bf 8f4f 	dsb	sy
 8008cde:	b662      	cpsie	i
 8008ce0:	623b      	str	r3, [r7, #32]
}
 8008ce2:	bf00      	nop
 8008ce4:	bf00      	nop
 8008ce6:	e7fd      	b.n	8008ce4 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8008ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d10d      	bne.n	8008d0a <xTaskCreateStatic+0x52>
	__asm volatile
 8008cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cf2:	b672      	cpsid	i
 8008cf4:	f383 8811 	msr	BASEPRI, r3
 8008cf8:	f3bf 8f6f 	isb	sy
 8008cfc:	f3bf 8f4f 	dsb	sy
 8008d00:	b662      	cpsie	i
 8008d02:	61fb      	str	r3, [r7, #28]
}
 8008d04:	bf00      	nop
 8008d06:	bf00      	nop
 8008d08:	e7fd      	b.n	8008d06 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008d0a:	235c      	movs	r3, #92	@ 0x5c
 8008d0c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008d0e:	693b      	ldr	r3, [r7, #16]
 8008d10:	2b5c      	cmp	r3, #92	@ 0x5c
 8008d12:	d00d      	beq.n	8008d30 <xTaskCreateStatic+0x78>
	__asm volatile
 8008d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d18:	b672      	cpsid	i
 8008d1a:	f383 8811 	msr	BASEPRI, r3
 8008d1e:	f3bf 8f6f 	isb	sy
 8008d22:	f3bf 8f4f 	dsb	sy
 8008d26:	b662      	cpsie	i
 8008d28:	61bb      	str	r3, [r7, #24]
}
 8008d2a:	bf00      	nop
 8008d2c:	bf00      	nop
 8008d2e:	e7fd      	b.n	8008d2c <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008d30:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d01e      	beq.n	8008d76 <xTaskCreateStatic+0xbe>
 8008d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d01b      	beq.n	8008d76 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d40:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d44:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008d46:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d4a:	2202      	movs	r2, #2
 8008d4c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008d50:	2300      	movs	r3, #0
 8008d52:	9303      	str	r3, [sp, #12]
 8008d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d56:	9302      	str	r3, [sp, #8]
 8008d58:	f107 0314 	add.w	r3, r7, #20
 8008d5c:	9301      	str	r3, [sp, #4]
 8008d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d60:	9300      	str	r3, [sp, #0]
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	687a      	ldr	r2, [r7, #4]
 8008d66:	68b9      	ldr	r1, [r7, #8]
 8008d68:	68f8      	ldr	r0, [r7, #12]
 8008d6a:	f000 f850 	bl	8008e0e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008d6e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008d70:	f000 f8e0 	bl	8008f34 <prvAddNewTaskToReadyList>
 8008d74:	e001      	b.n	8008d7a <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8008d76:	2300      	movs	r3, #0
 8008d78:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008d7a:	697b      	ldr	r3, [r7, #20]
	}
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	3728      	adds	r7, #40	@ 0x28
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}

08008d84 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b08c      	sub	sp, #48	@ 0x30
 8008d88:	af04      	add	r7, sp, #16
 8008d8a:	60f8      	str	r0, [r7, #12]
 8008d8c:	60b9      	str	r1, [r7, #8]
 8008d8e:	603b      	str	r3, [r7, #0]
 8008d90:	4613      	mov	r3, r2
 8008d92:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008d94:	88fb      	ldrh	r3, [r7, #6]
 8008d96:	009b      	lsls	r3, r3, #2
 8008d98:	4618      	mov	r0, r3
 8008d9a:	f001 fc65 	bl	800a668 <pvPortMalloc>
 8008d9e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008da0:	697b      	ldr	r3, [r7, #20]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d00e      	beq.n	8008dc4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008da6:	205c      	movs	r0, #92	@ 0x5c
 8008da8:	f001 fc5e 	bl	800a668 <pvPortMalloc>
 8008dac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008dae:	69fb      	ldr	r3, [r7, #28]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d003      	beq.n	8008dbc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008db4:	69fb      	ldr	r3, [r7, #28]
 8008db6:	697a      	ldr	r2, [r7, #20]
 8008db8:	631a      	str	r2, [r3, #48]	@ 0x30
 8008dba:	e005      	b.n	8008dc8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008dbc:	6978      	ldr	r0, [r7, #20]
 8008dbe:	f001 fd21 	bl	800a804 <vPortFree>
 8008dc2:	e001      	b.n	8008dc8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008dc8:	69fb      	ldr	r3, [r7, #28]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d017      	beq.n	8008dfe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008dce:	69fb      	ldr	r3, [r7, #28]
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008dd6:	88fa      	ldrh	r2, [r7, #6]
 8008dd8:	2300      	movs	r3, #0
 8008dda:	9303      	str	r3, [sp, #12]
 8008ddc:	69fb      	ldr	r3, [r7, #28]
 8008dde:	9302      	str	r3, [sp, #8]
 8008de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008de2:	9301      	str	r3, [sp, #4]
 8008de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008de6:	9300      	str	r3, [sp, #0]
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	68b9      	ldr	r1, [r7, #8]
 8008dec:	68f8      	ldr	r0, [r7, #12]
 8008dee:	f000 f80e 	bl	8008e0e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008df2:	69f8      	ldr	r0, [r7, #28]
 8008df4:	f000 f89e 	bl	8008f34 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008df8:	2301      	movs	r3, #1
 8008dfa:	61bb      	str	r3, [r7, #24]
 8008dfc:	e002      	b.n	8008e04 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8008e02:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008e04:	69bb      	ldr	r3, [r7, #24]
	}
 8008e06:	4618      	mov	r0, r3
 8008e08:	3720      	adds	r7, #32
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}

08008e0e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008e0e:	b580      	push	{r7, lr}
 8008e10:	b088      	sub	sp, #32
 8008e12:	af00      	add	r7, sp, #0
 8008e14:	60f8      	str	r0, [r7, #12]
 8008e16:	60b9      	str	r1, [r7, #8]
 8008e18:	607a      	str	r2, [r7, #4]
 8008e1a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e1e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	009b      	lsls	r3, r3, #2
 8008e24:	461a      	mov	r2, r3
 8008e26:	21a5      	movs	r1, #165	@ 0xa5
 8008e28:	f001 ffd6 	bl	800add8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e2e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008e30:	6879      	ldr	r1, [r7, #4]
 8008e32:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8008e36:	440b      	add	r3, r1
 8008e38:	009b      	lsls	r3, r3, #2
 8008e3a:	4413      	add	r3, r2
 8008e3c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008e3e:	69bb      	ldr	r3, [r7, #24]
 8008e40:	f023 0307 	bic.w	r3, r3, #7
 8008e44:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008e46:	69bb      	ldr	r3, [r7, #24]
 8008e48:	f003 0307 	and.w	r3, r3, #7
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d00d      	beq.n	8008e6c <prvInitialiseNewTask+0x5e>
	__asm volatile
 8008e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e54:	b672      	cpsid	i
 8008e56:	f383 8811 	msr	BASEPRI, r3
 8008e5a:	f3bf 8f6f 	isb	sy
 8008e5e:	f3bf 8f4f 	dsb	sy
 8008e62:	b662      	cpsie	i
 8008e64:	617b      	str	r3, [r7, #20]
}
 8008e66:	bf00      	nop
 8008e68:	bf00      	nop
 8008e6a:	e7fd      	b.n	8008e68 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008e6c:	68bb      	ldr	r3, [r7, #8]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d01f      	beq.n	8008eb2 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008e72:	2300      	movs	r3, #0
 8008e74:	61fb      	str	r3, [r7, #28]
 8008e76:	e012      	b.n	8008e9e <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008e78:	68ba      	ldr	r2, [r7, #8]
 8008e7a:	69fb      	ldr	r3, [r7, #28]
 8008e7c:	4413      	add	r3, r2
 8008e7e:	7819      	ldrb	r1, [r3, #0]
 8008e80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e82:	69fb      	ldr	r3, [r7, #28]
 8008e84:	4413      	add	r3, r2
 8008e86:	3334      	adds	r3, #52	@ 0x34
 8008e88:	460a      	mov	r2, r1
 8008e8a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008e8c:	68ba      	ldr	r2, [r7, #8]
 8008e8e:	69fb      	ldr	r3, [r7, #28]
 8008e90:	4413      	add	r3, r2
 8008e92:	781b      	ldrb	r3, [r3, #0]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d006      	beq.n	8008ea6 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008e98:	69fb      	ldr	r3, [r7, #28]
 8008e9a:	3301      	adds	r3, #1
 8008e9c:	61fb      	str	r3, [r7, #28]
 8008e9e:	69fb      	ldr	r3, [r7, #28]
 8008ea0:	2b0f      	cmp	r3, #15
 8008ea2:	d9e9      	bls.n	8008e78 <prvInitialiseNewTask+0x6a>
 8008ea4:	e000      	b.n	8008ea8 <prvInitialiseNewTask+0x9a>
			{
				break;
 8008ea6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eaa:	2200      	movs	r2, #0
 8008eac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008eb0:	e003      	b.n	8008eba <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ebc:	2b37      	cmp	r3, #55	@ 0x37
 8008ebe:	d901      	bls.n	8008ec4 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008ec0:	2337      	movs	r3, #55	@ 0x37
 8008ec2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ec6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008ec8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ecc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008ece:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ed8:	3304      	adds	r3, #4
 8008eda:	4618      	mov	r0, r3
 8008edc:	f7ff f93e 	bl	800815c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ee2:	3318      	adds	r3, #24
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	f7ff f939 	bl	800815c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008eee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ef2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008efc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008efe:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f02:	2200      	movs	r2, #0
 8008f04:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f08:	2200      	movs	r2, #0
 8008f0a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008f0e:	683a      	ldr	r2, [r7, #0]
 8008f10:	68f9      	ldr	r1, [r7, #12]
 8008f12:	69b8      	ldr	r0, [r7, #24]
 8008f14:	f001 f968 	bl	800a1e8 <pxPortInitialiseStack>
 8008f18:	4602      	mov	r2, r0
 8008f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f1c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008f1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d002      	beq.n	8008f2a <prvInitialiseNewTask+0x11c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f28:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f2a:	bf00      	nop
 8008f2c:	3720      	adds	r7, #32
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	bd80      	pop	{r7, pc}
	...

08008f34 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b082      	sub	sp, #8
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008f3c:	f001 fa66 	bl	800a40c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008f40:	4b2d      	ldr	r3, [pc, #180]	@ (8008ff8 <prvAddNewTaskToReadyList+0xc4>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	3301      	adds	r3, #1
 8008f46:	4a2c      	ldr	r2, [pc, #176]	@ (8008ff8 <prvAddNewTaskToReadyList+0xc4>)
 8008f48:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008f4a:	4b2c      	ldr	r3, [pc, #176]	@ (8008ffc <prvAddNewTaskToReadyList+0xc8>)
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d109      	bne.n	8008f66 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008f52:	4a2a      	ldr	r2, [pc, #168]	@ (8008ffc <prvAddNewTaskToReadyList+0xc8>)
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008f58:	4b27      	ldr	r3, [pc, #156]	@ (8008ff8 <prvAddNewTaskToReadyList+0xc4>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	2b01      	cmp	r3, #1
 8008f5e:	d110      	bne.n	8008f82 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008f60:	f000 fc34 	bl	80097cc <prvInitialiseTaskLists>
 8008f64:	e00d      	b.n	8008f82 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008f66:	4b26      	ldr	r3, [pc, #152]	@ (8009000 <prvAddNewTaskToReadyList+0xcc>)
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d109      	bne.n	8008f82 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008f6e:	4b23      	ldr	r3, [pc, #140]	@ (8008ffc <prvAddNewTaskToReadyList+0xc8>)
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f78:	429a      	cmp	r2, r3
 8008f7a:	d802      	bhi.n	8008f82 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008f7c:	4a1f      	ldr	r2, [pc, #124]	@ (8008ffc <prvAddNewTaskToReadyList+0xc8>)
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008f82:	4b20      	ldr	r3, [pc, #128]	@ (8009004 <prvAddNewTaskToReadyList+0xd0>)
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	3301      	adds	r3, #1
 8008f88:	4a1e      	ldr	r2, [pc, #120]	@ (8009004 <prvAddNewTaskToReadyList+0xd0>)
 8008f8a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008f8c:	4b1d      	ldr	r3, [pc, #116]	@ (8009004 <prvAddNewTaskToReadyList+0xd0>)
 8008f8e:	681a      	ldr	r2, [r3, #0]
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f98:	4b1b      	ldr	r3, [pc, #108]	@ (8009008 <prvAddNewTaskToReadyList+0xd4>)
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	429a      	cmp	r2, r3
 8008f9e:	d903      	bls.n	8008fa8 <prvAddNewTaskToReadyList+0x74>
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fa4:	4a18      	ldr	r2, [pc, #96]	@ (8009008 <prvAddNewTaskToReadyList+0xd4>)
 8008fa6:	6013      	str	r3, [r2, #0]
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fac:	4613      	mov	r3, r2
 8008fae:	009b      	lsls	r3, r3, #2
 8008fb0:	4413      	add	r3, r2
 8008fb2:	009b      	lsls	r3, r3, #2
 8008fb4:	4a15      	ldr	r2, [pc, #84]	@ (800900c <prvAddNewTaskToReadyList+0xd8>)
 8008fb6:	441a      	add	r2, r3
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	3304      	adds	r3, #4
 8008fbc:	4619      	mov	r1, r3
 8008fbe:	4610      	mov	r0, r2
 8008fc0:	f7ff f8d9 	bl	8008176 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008fc4:	f001 fa58 	bl	800a478 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008fc8:	4b0d      	ldr	r3, [pc, #52]	@ (8009000 <prvAddNewTaskToReadyList+0xcc>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d00e      	beq.n	8008fee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8008ffc <prvAddNewTaskToReadyList+0xc8>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fda:	429a      	cmp	r2, r3
 8008fdc:	d207      	bcs.n	8008fee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008fde:	4b0c      	ldr	r3, [pc, #48]	@ (8009010 <prvAddNewTaskToReadyList+0xdc>)
 8008fe0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fe4:	601a      	str	r2, [r3, #0]
 8008fe6:	f3bf 8f4f 	dsb	sy
 8008fea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008fee:	bf00      	nop
 8008ff0:	3708      	adds	r7, #8
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}
 8008ff6:	bf00      	nop
 8008ff8:	20001624 	.word	0x20001624
 8008ffc:	20001150 	.word	0x20001150
 8009000:	20001630 	.word	0x20001630
 8009004:	20001640 	.word	0x20001640
 8009008:	2000162c 	.word	0x2000162c
 800900c:	20001154 	.word	0x20001154
 8009010:	e000ed04 	.word	0xe000ed04

08009014 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009014:	b580      	push	{r7, lr}
 8009016:	b084      	sub	sp, #16
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800901c:	2300      	movs	r3, #0
 800901e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d01a      	beq.n	800905c <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009026:	4b15      	ldr	r3, [pc, #84]	@ (800907c <vTaskDelay+0x68>)
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d00d      	beq.n	800904a <vTaskDelay+0x36>
	__asm volatile
 800902e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009032:	b672      	cpsid	i
 8009034:	f383 8811 	msr	BASEPRI, r3
 8009038:	f3bf 8f6f 	isb	sy
 800903c:	f3bf 8f4f 	dsb	sy
 8009040:	b662      	cpsie	i
 8009042:	60bb      	str	r3, [r7, #8]
}
 8009044:	bf00      	nop
 8009046:	bf00      	nop
 8009048:	e7fd      	b.n	8009046 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800904a:	f000 f887 	bl	800915c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800904e:	2100      	movs	r1, #0
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	f000 fd0d 	bl	8009a70 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009056:	f000 f88f 	bl	8009178 <xTaskResumeAll>
 800905a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d107      	bne.n	8009072 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8009062:	4b07      	ldr	r3, [pc, #28]	@ (8009080 <vTaskDelay+0x6c>)
 8009064:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009068:	601a      	str	r2, [r3, #0]
 800906a:	f3bf 8f4f 	dsb	sy
 800906e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009072:	bf00      	nop
 8009074:	3710      	adds	r7, #16
 8009076:	46bd      	mov	sp, r7
 8009078:	bd80      	pop	{r7, pc}
 800907a:	bf00      	nop
 800907c:	2000164c 	.word	0x2000164c
 8009080:	e000ed04 	.word	0xe000ed04

08009084 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b08a      	sub	sp, #40	@ 0x28
 8009088:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800908a:	2300      	movs	r3, #0
 800908c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800908e:	2300      	movs	r3, #0
 8009090:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009092:	463a      	mov	r2, r7
 8009094:	1d39      	adds	r1, r7, #4
 8009096:	f107 0308 	add.w	r3, r7, #8
 800909a:	4618      	mov	r0, r3
 800909c:	f7ff f80a 	bl	80080b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80090a0:	6839      	ldr	r1, [r7, #0]
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	68ba      	ldr	r2, [r7, #8]
 80090a6:	9202      	str	r2, [sp, #8]
 80090a8:	9301      	str	r3, [sp, #4]
 80090aa:	2300      	movs	r3, #0
 80090ac:	9300      	str	r3, [sp, #0]
 80090ae:	2300      	movs	r3, #0
 80090b0:	460a      	mov	r2, r1
 80090b2:	4924      	ldr	r1, [pc, #144]	@ (8009144 <vTaskStartScheduler+0xc0>)
 80090b4:	4824      	ldr	r0, [pc, #144]	@ (8009148 <vTaskStartScheduler+0xc4>)
 80090b6:	f7ff fdff 	bl	8008cb8 <xTaskCreateStatic>
 80090ba:	4603      	mov	r3, r0
 80090bc:	4a23      	ldr	r2, [pc, #140]	@ (800914c <vTaskStartScheduler+0xc8>)
 80090be:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80090c0:	4b22      	ldr	r3, [pc, #136]	@ (800914c <vTaskStartScheduler+0xc8>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d002      	beq.n	80090ce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80090c8:	2301      	movs	r3, #1
 80090ca:	617b      	str	r3, [r7, #20]
 80090cc:	e001      	b.n	80090d2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80090ce:	2300      	movs	r3, #0
 80090d0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80090d2:	697b      	ldr	r3, [r7, #20]
 80090d4:	2b01      	cmp	r3, #1
 80090d6:	d102      	bne.n	80090de <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80090d8:	f000 fd1e 	bl	8009b18 <xTimerCreateTimerTask>
 80090dc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80090de:	697b      	ldr	r3, [r7, #20]
 80090e0:	2b01      	cmp	r3, #1
 80090e2:	d118      	bne.n	8009116 <vTaskStartScheduler+0x92>
	__asm volatile
 80090e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090e8:	b672      	cpsid	i
 80090ea:	f383 8811 	msr	BASEPRI, r3
 80090ee:	f3bf 8f6f 	isb	sy
 80090f2:	f3bf 8f4f 	dsb	sy
 80090f6:	b662      	cpsie	i
 80090f8:	613b      	str	r3, [r7, #16]
}
 80090fa:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80090fc:	4b14      	ldr	r3, [pc, #80]	@ (8009150 <vTaskStartScheduler+0xcc>)
 80090fe:	f04f 32ff 	mov.w	r2, #4294967295
 8009102:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009104:	4b13      	ldr	r3, [pc, #76]	@ (8009154 <vTaskStartScheduler+0xd0>)
 8009106:	2201      	movs	r2, #1
 8009108:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800910a:	4b13      	ldr	r3, [pc, #76]	@ (8009158 <vTaskStartScheduler+0xd4>)
 800910c:	2200      	movs	r2, #0
 800910e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009110:	f001 f8fe 	bl	800a310 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009114:	e011      	b.n	800913a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800911c:	d10d      	bne.n	800913a <vTaskStartScheduler+0xb6>
	__asm volatile
 800911e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009122:	b672      	cpsid	i
 8009124:	f383 8811 	msr	BASEPRI, r3
 8009128:	f3bf 8f6f 	isb	sy
 800912c:	f3bf 8f4f 	dsb	sy
 8009130:	b662      	cpsie	i
 8009132:	60fb      	str	r3, [r7, #12]
}
 8009134:	bf00      	nop
 8009136:	bf00      	nop
 8009138:	e7fd      	b.n	8009136 <vTaskStartScheduler+0xb2>
}
 800913a:	bf00      	nop
 800913c:	3718      	adds	r7, #24
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}
 8009142:	bf00      	nop
 8009144:	0800b74c 	.word	0x0800b74c
 8009148:	0800979d 	.word	0x0800979d
 800914c:	20001648 	.word	0x20001648
 8009150:	20001644 	.word	0x20001644
 8009154:	20001630 	.word	0x20001630
 8009158:	20001628 	.word	0x20001628

0800915c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800915c:	b480      	push	{r7}
 800915e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009160:	4b04      	ldr	r3, [pc, #16]	@ (8009174 <vTaskSuspendAll+0x18>)
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	3301      	adds	r3, #1
 8009166:	4a03      	ldr	r2, [pc, #12]	@ (8009174 <vTaskSuspendAll+0x18>)
 8009168:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800916a:	bf00      	nop
 800916c:	46bd      	mov	sp, r7
 800916e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009172:	4770      	bx	lr
 8009174:	2000164c 	.word	0x2000164c

08009178 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b084      	sub	sp, #16
 800917c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800917e:	2300      	movs	r3, #0
 8009180:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009182:	2300      	movs	r3, #0
 8009184:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009186:	4b43      	ldr	r3, [pc, #268]	@ (8009294 <xTaskResumeAll+0x11c>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d10d      	bne.n	80091aa <xTaskResumeAll+0x32>
	__asm volatile
 800918e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009192:	b672      	cpsid	i
 8009194:	f383 8811 	msr	BASEPRI, r3
 8009198:	f3bf 8f6f 	isb	sy
 800919c:	f3bf 8f4f 	dsb	sy
 80091a0:	b662      	cpsie	i
 80091a2:	603b      	str	r3, [r7, #0]
}
 80091a4:	bf00      	nop
 80091a6:	bf00      	nop
 80091a8:	e7fd      	b.n	80091a6 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80091aa:	f001 f92f 	bl	800a40c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80091ae:	4b39      	ldr	r3, [pc, #228]	@ (8009294 <xTaskResumeAll+0x11c>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	3b01      	subs	r3, #1
 80091b4:	4a37      	ldr	r2, [pc, #220]	@ (8009294 <xTaskResumeAll+0x11c>)
 80091b6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80091b8:	4b36      	ldr	r3, [pc, #216]	@ (8009294 <xTaskResumeAll+0x11c>)
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d162      	bne.n	8009286 <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80091c0:	4b35      	ldr	r3, [pc, #212]	@ (8009298 <xTaskResumeAll+0x120>)
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d05e      	beq.n	8009286 <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80091c8:	e02f      	b.n	800922a <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091ca:	4b34      	ldr	r3, [pc, #208]	@ (800929c <xTaskResumeAll+0x124>)
 80091cc:	68db      	ldr	r3, [r3, #12]
 80091ce:	68db      	ldr	r3, [r3, #12]
 80091d0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	3318      	adds	r3, #24
 80091d6:	4618      	mov	r0, r3
 80091d8:	f7ff f82a 	bl	8008230 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	3304      	adds	r3, #4
 80091e0:	4618      	mov	r0, r3
 80091e2:	f7ff f825 	bl	8008230 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091ea:	4b2d      	ldr	r3, [pc, #180]	@ (80092a0 <xTaskResumeAll+0x128>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	429a      	cmp	r2, r3
 80091f0:	d903      	bls.n	80091fa <xTaskResumeAll+0x82>
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091f6:	4a2a      	ldr	r2, [pc, #168]	@ (80092a0 <xTaskResumeAll+0x128>)
 80091f8:	6013      	str	r3, [r2, #0]
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091fe:	4613      	mov	r3, r2
 8009200:	009b      	lsls	r3, r3, #2
 8009202:	4413      	add	r3, r2
 8009204:	009b      	lsls	r3, r3, #2
 8009206:	4a27      	ldr	r2, [pc, #156]	@ (80092a4 <xTaskResumeAll+0x12c>)
 8009208:	441a      	add	r2, r3
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	3304      	adds	r3, #4
 800920e:	4619      	mov	r1, r3
 8009210:	4610      	mov	r0, r2
 8009212:	f7fe ffb0 	bl	8008176 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800921a:	4b23      	ldr	r3, [pc, #140]	@ (80092a8 <xTaskResumeAll+0x130>)
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009220:	429a      	cmp	r2, r3
 8009222:	d302      	bcc.n	800922a <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 8009224:	4b21      	ldr	r3, [pc, #132]	@ (80092ac <xTaskResumeAll+0x134>)
 8009226:	2201      	movs	r2, #1
 8009228:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800922a:	4b1c      	ldr	r3, [pc, #112]	@ (800929c <xTaskResumeAll+0x124>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d1cb      	bne.n	80091ca <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d001      	beq.n	800923c <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009238:	f000 fb68 	bl	800990c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800923c:	4b1c      	ldr	r3, [pc, #112]	@ (80092b0 <xTaskResumeAll+0x138>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d010      	beq.n	800926a <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009248:	f000 f846 	bl	80092d8 <xTaskIncrementTick>
 800924c:	4603      	mov	r3, r0
 800924e:	2b00      	cmp	r3, #0
 8009250:	d002      	beq.n	8009258 <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 8009252:	4b16      	ldr	r3, [pc, #88]	@ (80092ac <xTaskResumeAll+0x134>)
 8009254:	2201      	movs	r2, #1
 8009256:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	3b01      	subs	r3, #1
 800925c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d1f1      	bne.n	8009248 <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 8009264:	4b12      	ldr	r3, [pc, #72]	@ (80092b0 <xTaskResumeAll+0x138>)
 8009266:	2200      	movs	r2, #0
 8009268:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800926a:	4b10      	ldr	r3, [pc, #64]	@ (80092ac <xTaskResumeAll+0x134>)
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d009      	beq.n	8009286 <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009272:	2301      	movs	r3, #1
 8009274:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009276:	4b0f      	ldr	r3, [pc, #60]	@ (80092b4 <xTaskResumeAll+0x13c>)
 8009278:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800927c:	601a      	str	r2, [r3, #0]
 800927e:	f3bf 8f4f 	dsb	sy
 8009282:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009286:	f001 f8f7 	bl	800a478 <vPortExitCritical>

	return xAlreadyYielded;
 800928a:	68bb      	ldr	r3, [r7, #8]
}
 800928c:	4618      	mov	r0, r3
 800928e:	3710      	adds	r7, #16
 8009290:	46bd      	mov	sp, r7
 8009292:	bd80      	pop	{r7, pc}
 8009294:	2000164c 	.word	0x2000164c
 8009298:	20001624 	.word	0x20001624
 800929c:	200015e4 	.word	0x200015e4
 80092a0:	2000162c 	.word	0x2000162c
 80092a4:	20001154 	.word	0x20001154
 80092a8:	20001150 	.word	0x20001150
 80092ac:	20001638 	.word	0x20001638
 80092b0:	20001634 	.word	0x20001634
 80092b4:	e000ed04 	.word	0xe000ed04

080092b8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80092b8:	b480      	push	{r7}
 80092ba:	b083      	sub	sp, #12
 80092bc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80092be:	4b05      	ldr	r3, [pc, #20]	@ (80092d4 <xTaskGetTickCount+0x1c>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80092c4:	687b      	ldr	r3, [r7, #4]
}
 80092c6:	4618      	mov	r0, r3
 80092c8:	370c      	adds	r7, #12
 80092ca:	46bd      	mov	sp, r7
 80092cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d0:	4770      	bx	lr
 80092d2:	bf00      	nop
 80092d4:	20001628 	.word	0x20001628

080092d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80092d8:	b580      	push	{r7, lr}
 80092da:	b086      	sub	sp, #24
 80092dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80092de:	2300      	movs	r3, #0
 80092e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80092e2:	4b50      	ldr	r3, [pc, #320]	@ (8009424 <xTaskIncrementTick+0x14c>)
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	f040 808c 	bne.w	8009404 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80092ec:	4b4e      	ldr	r3, [pc, #312]	@ (8009428 <xTaskIncrementTick+0x150>)
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	3301      	adds	r3, #1
 80092f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80092f4:	4a4c      	ldr	r2, [pc, #304]	@ (8009428 <xTaskIncrementTick+0x150>)
 80092f6:	693b      	ldr	r3, [r7, #16]
 80092f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80092fa:	693b      	ldr	r3, [r7, #16]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d123      	bne.n	8009348 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8009300:	4b4a      	ldr	r3, [pc, #296]	@ (800942c <xTaskIncrementTick+0x154>)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d00d      	beq.n	8009326 <xTaskIncrementTick+0x4e>
	__asm volatile
 800930a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800930e:	b672      	cpsid	i
 8009310:	f383 8811 	msr	BASEPRI, r3
 8009314:	f3bf 8f6f 	isb	sy
 8009318:	f3bf 8f4f 	dsb	sy
 800931c:	b662      	cpsie	i
 800931e:	603b      	str	r3, [r7, #0]
}
 8009320:	bf00      	nop
 8009322:	bf00      	nop
 8009324:	e7fd      	b.n	8009322 <xTaskIncrementTick+0x4a>
 8009326:	4b41      	ldr	r3, [pc, #260]	@ (800942c <xTaskIncrementTick+0x154>)
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	60fb      	str	r3, [r7, #12]
 800932c:	4b40      	ldr	r3, [pc, #256]	@ (8009430 <xTaskIncrementTick+0x158>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a3e      	ldr	r2, [pc, #248]	@ (800942c <xTaskIncrementTick+0x154>)
 8009332:	6013      	str	r3, [r2, #0]
 8009334:	4a3e      	ldr	r2, [pc, #248]	@ (8009430 <xTaskIncrementTick+0x158>)
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	6013      	str	r3, [r2, #0]
 800933a:	4b3e      	ldr	r3, [pc, #248]	@ (8009434 <xTaskIncrementTick+0x15c>)
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	3301      	adds	r3, #1
 8009340:	4a3c      	ldr	r2, [pc, #240]	@ (8009434 <xTaskIncrementTick+0x15c>)
 8009342:	6013      	str	r3, [r2, #0]
 8009344:	f000 fae2 	bl	800990c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009348:	4b3b      	ldr	r3, [pc, #236]	@ (8009438 <xTaskIncrementTick+0x160>)
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	693a      	ldr	r2, [r7, #16]
 800934e:	429a      	cmp	r2, r3
 8009350:	d349      	bcc.n	80093e6 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009352:	4b36      	ldr	r3, [pc, #216]	@ (800942c <xTaskIncrementTick+0x154>)
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d104      	bne.n	8009366 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800935c:	4b36      	ldr	r3, [pc, #216]	@ (8009438 <xTaskIncrementTick+0x160>)
 800935e:	f04f 32ff 	mov.w	r2, #4294967295
 8009362:	601a      	str	r2, [r3, #0]
					break;
 8009364:	e03f      	b.n	80093e6 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009366:	4b31      	ldr	r3, [pc, #196]	@ (800942c <xTaskIncrementTick+0x154>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	68db      	ldr	r3, [r3, #12]
 800936c:	68db      	ldr	r3, [r3, #12]
 800936e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	685b      	ldr	r3, [r3, #4]
 8009374:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009376:	693a      	ldr	r2, [r7, #16]
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	429a      	cmp	r2, r3
 800937c:	d203      	bcs.n	8009386 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800937e:	4a2e      	ldr	r2, [pc, #184]	@ (8009438 <xTaskIncrementTick+0x160>)
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009384:	e02f      	b.n	80093e6 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	3304      	adds	r3, #4
 800938a:	4618      	mov	r0, r3
 800938c:	f7fe ff50 	bl	8008230 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009390:	68bb      	ldr	r3, [r7, #8]
 8009392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009394:	2b00      	cmp	r3, #0
 8009396:	d004      	beq.n	80093a2 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009398:	68bb      	ldr	r3, [r7, #8]
 800939a:	3318      	adds	r3, #24
 800939c:	4618      	mov	r0, r3
 800939e:	f7fe ff47 	bl	8008230 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093a6:	4b25      	ldr	r3, [pc, #148]	@ (800943c <xTaskIncrementTick+0x164>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	429a      	cmp	r2, r3
 80093ac:	d903      	bls.n	80093b6 <xTaskIncrementTick+0xde>
 80093ae:	68bb      	ldr	r3, [r7, #8]
 80093b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093b2:	4a22      	ldr	r2, [pc, #136]	@ (800943c <xTaskIncrementTick+0x164>)
 80093b4:	6013      	str	r3, [r2, #0]
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093ba:	4613      	mov	r3, r2
 80093bc:	009b      	lsls	r3, r3, #2
 80093be:	4413      	add	r3, r2
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	4a1f      	ldr	r2, [pc, #124]	@ (8009440 <xTaskIncrementTick+0x168>)
 80093c4:	441a      	add	r2, r3
 80093c6:	68bb      	ldr	r3, [r7, #8]
 80093c8:	3304      	adds	r3, #4
 80093ca:	4619      	mov	r1, r3
 80093cc:	4610      	mov	r0, r2
 80093ce:	f7fe fed2 	bl	8008176 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093d6:	4b1b      	ldr	r3, [pc, #108]	@ (8009444 <xTaskIncrementTick+0x16c>)
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093dc:	429a      	cmp	r2, r3
 80093de:	d3b8      	bcc.n	8009352 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 80093e0:	2301      	movs	r3, #1
 80093e2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80093e4:	e7b5      	b.n	8009352 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80093e6:	4b17      	ldr	r3, [pc, #92]	@ (8009444 <xTaskIncrementTick+0x16c>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093ec:	4914      	ldr	r1, [pc, #80]	@ (8009440 <xTaskIncrementTick+0x168>)
 80093ee:	4613      	mov	r3, r2
 80093f0:	009b      	lsls	r3, r3, #2
 80093f2:	4413      	add	r3, r2
 80093f4:	009b      	lsls	r3, r3, #2
 80093f6:	440b      	add	r3, r1
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	2b01      	cmp	r3, #1
 80093fc:	d907      	bls.n	800940e <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 80093fe:	2301      	movs	r3, #1
 8009400:	617b      	str	r3, [r7, #20]
 8009402:	e004      	b.n	800940e <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009404:	4b10      	ldr	r3, [pc, #64]	@ (8009448 <xTaskIncrementTick+0x170>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	3301      	adds	r3, #1
 800940a:	4a0f      	ldr	r2, [pc, #60]	@ (8009448 <xTaskIncrementTick+0x170>)
 800940c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800940e:	4b0f      	ldr	r3, [pc, #60]	@ (800944c <xTaskIncrementTick+0x174>)
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d001      	beq.n	800941a <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8009416:	2301      	movs	r3, #1
 8009418:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800941a:	697b      	ldr	r3, [r7, #20]
}
 800941c:	4618      	mov	r0, r3
 800941e:	3718      	adds	r7, #24
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}
 8009424:	2000164c 	.word	0x2000164c
 8009428:	20001628 	.word	0x20001628
 800942c:	200015dc 	.word	0x200015dc
 8009430:	200015e0 	.word	0x200015e0
 8009434:	2000163c 	.word	0x2000163c
 8009438:	20001644 	.word	0x20001644
 800943c:	2000162c 	.word	0x2000162c
 8009440:	20001154 	.word	0x20001154
 8009444:	20001150 	.word	0x20001150
 8009448:	20001634 	.word	0x20001634
 800944c:	20001638 	.word	0x20001638

08009450 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009450:	b480      	push	{r7}
 8009452:	b085      	sub	sp, #20
 8009454:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009456:	4b29      	ldr	r3, [pc, #164]	@ (80094fc <vTaskSwitchContext+0xac>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d003      	beq.n	8009466 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800945e:	4b28      	ldr	r3, [pc, #160]	@ (8009500 <vTaskSwitchContext+0xb0>)
 8009460:	2201      	movs	r2, #1
 8009462:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009464:	e044      	b.n	80094f0 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8009466:	4b26      	ldr	r3, [pc, #152]	@ (8009500 <vTaskSwitchContext+0xb0>)
 8009468:	2200      	movs	r2, #0
 800946a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800946c:	4b25      	ldr	r3, [pc, #148]	@ (8009504 <vTaskSwitchContext+0xb4>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	60fb      	str	r3, [r7, #12]
 8009472:	e013      	b.n	800949c <vTaskSwitchContext+0x4c>
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d10d      	bne.n	8009496 <vTaskSwitchContext+0x46>
	__asm volatile
 800947a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800947e:	b672      	cpsid	i
 8009480:	f383 8811 	msr	BASEPRI, r3
 8009484:	f3bf 8f6f 	isb	sy
 8009488:	f3bf 8f4f 	dsb	sy
 800948c:	b662      	cpsie	i
 800948e:	607b      	str	r3, [r7, #4]
}
 8009490:	bf00      	nop
 8009492:	bf00      	nop
 8009494:	e7fd      	b.n	8009492 <vTaskSwitchContext+0x42>
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	3b01      	subs	r3, #1
 800949a:	60fb      	str	r3, [r7, #12]
 800949c:	491a      	ldr	r1, [pc, #104]	@ (8009508 <vTaskSwitchContext+0xb8>)
 800949e:	68fa      	ldr	r2, [r7, #12]
 80094a0:	4613      	mov	r3, r2
 80094a2:	009b      	lsls	r3, r3, #2
 80094a4:	4413      	add	r3, r2
 80094a6:	009b      	lsls	r3, r3, #2
 80094a8:	440b      	add	r3, r1
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d0e1      	beq.n	8009474 <vTaskSwitchContext+0x24>
 80094b0:	68fa      	ldr	r2, [r7, #12]
 80094b2:	4613      	mov	r3, r2
 80094b4:	009b      	lsls	r3, r3, #2
 80094b6:	4413      	add	r3, r2
 80094b8:	009b      	lsls	r3, r3, #2
 80094ba:	4a13      	ldr	r2, [pc, #76]	@ (8009508 <vTaskSwitchContext+0xb8>)
 80094bc:	4413      	add	r3, r2
 80094be:	60bb      	str	r3, [r7, #8]
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	685b      	ldr	r3, [r3, #4]
 80094c4:	685a      	ldr	r2, [r3, #4]
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	605a      	str	r2, [r3, #4]
 80094ca:	68bb      	ldr	r3, [r7, #8]
 80094cc:	685a      	ldr	r2, [r3, #4]
 80094ce:	68bb      	ldr	r3, [r7, #8]
 80094d0:	3308      	adds	r3, #8
 80094d2:	429a      	cmp	r2, r3
 80094d4:	d104      	bne.n	80094e0 <vTaskSwitchContext+0x90>
 80094d6:	68bb      	ldr	r3, [r7, #8]
 80094d8:	685b      	ldr	r3, [r3, #4]
 80094da:	685a      	ldr	r2, [r3, #4]
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	605a      	str	r2, [r3, #4]
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	685b      	ldr	r3, [r3, #4]
 80094e4:	68db      	ldr	r3, [r3, #12]
 80094e6:	4a09      	ldr	r2, [pc, #36]	@ (800950c <vTaskSwitchContext+0xbc>)
 80094e8:	6013      	str	r3, [r2, #0]
 80094ea:	4a06      	ldr	r2, [pc, #24]	@ (8009504 <vTaskSwitchContext+0xb4>)
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	6013      	str	r3, [r2, #0]
}
 80094f0:	bf00      	nop
 80094f2:	3714      	adds	r7, #20
 80094f4:	46bd      	mov	sp, r7
 80094f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fa:	4770      	bx	lr
 80094fc:	2000164c 	.word	0x2000164c
 8009500:	20001638 	.word	0x20001638
 8009504:	2000162c 	.word	0x2000162c
 8009508:	20001154 	.word	0x20001154
 800950c:	20001150 	.word	0x20001150

08009510 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b084      	sub	sp, #16
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
 8009518:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d10d      	bne.n	800953c <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8009520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009524:	b672      	cpsid	i
 8009526:	f383 8811 	msr	BASEPRI, r3
 800952a:	f3bf 8f6f 	isb	sy
 800952e:	f3bf 8f4f 	dsb	sy
 8009532:	b662      	cpsie	i
 8009534:	60fb      	str	r3, [r7, #12]
}
 8009536:	bf00      	nop
 8009538:	bf00      	nop
 800953a:	e7fd      	b.n	8009538 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800953c:	4b07      	ldr	r3, [pc, #28]	@ (800955c <vTaskPlaceOnEventList+0x4c>)
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	3318      	adds	r3, #24
 8009542:	4619      	mov	r1, r3
 8009544:	6878      	ldr	r0, [r7, #4]
 8009546:	f7fe fe3a 	bl	80081be <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800954a:	2101      	movs	r1, #1
 800954c:	6838      	ldr	r0, [r7, #0]
 800954e:	f000 fa8f 	bl	8009a70 <prvAddCurrentTaskToDelayedList>
}
 8009552:	bf00      	nop
 8009554:	3710      	adds	r7, #16
 8009556:	46bd      	mov	sp, r7
 8009558:	bd80      	pop	{r7, pc}
 800955a:	bf00      	nop
 800955c:	20001150 	.word	0x20001150

08009560 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009560:	b580      	push	{r7, lr}
 8009562:	b086      	sub	sp, #24
 8009564:	af00      	add	r7, sp, #0
 8009566:	60f8      	str	r0, [r7, #12]
 8009568:	60b9      	str	r1, [r7, #8]
 800956a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d10d      	bne.n	800958e <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 8009572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009576:	b672      	cpsid	i
 8009578:	f383 8811 	msr	BASEPRI, r3
 800957c:	f3bf 8f6f 	isb	sy
 8009580:	f3bf 8f4f 	dsb	sy
 8009584:	b662      	cpsie	i
 8009586:	617b      	str	r3, [r7, #20]
}
 8009588:	bf00      	nop
 800958a:	bf00      	nop
 800958c:	e7fd      	b.n	800958a <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800958e:	4b0a      	ldr	r3, [pc, #40]	@ (80095b8 <vTaskPlaceOnEventListRestricted+0x58>)
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	3318      	adds	r3, #24
 8009594:	4619      	mov	r1, r3
 8009596:	68f8      	ldr	r0, [r7, #12]
 8009598:	f7fe fded 	bl	8008176 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d002      	beq.n	80095a8 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 80095a2:	f04f 33ff 	mov.w	r3, #4294967295
 80095a6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80095a8:	6879      	ldr	r1, [r7, #4]
 80095aa:	68b8      	ldr	r0, [r7, #8]
 80095ac:	f000 fa60 	bl	8009a70 <prvAddCurrentTaskToDelayedList>
	}
 80095b0:	bf00      	nop
 80095b2:	3718      	adds	r7, #24
 80095b4:	46bd      	mov	sp, r7
 80095b6:	bd80      	pop	{r7, pc}
 80095b8:	20001150 	.word	0x20001150

080095bc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b086      	sub	sp, #24
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	68db      	ldr	r3, [r3, #12]
 80095c8:	68db      	ldr	r3, [r3, #12]
 80095ca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80095cc:	693b      	ldr	r3, [r7, #16]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d10d      	bne.n	80095ee <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80095d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095d6:	b672      	cpsid	i
 80095d8:	f383 8811 	msr	BASEPRI, r3
 80095dc:	f3bf 8f6f 	isb	sy
 80095e0:	f3bf 8f4f 	dsb	sy
 80095e4:	b662      	cpsie	i
 80095e6:	60fb      	str	r3, [r7, #12]
}
 80095e8:	bf00      	nop
 80095ea:	bf00      	nop
 80095ec:	e7fd      	b.n	80095ea <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	3318      	adds	r3, #24
 80095f2:	4618      	mov	r0, r3
 80095f4:	f7fe fe1c 	bl	8008230 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80095f8:	4b1d      	ldr	r3, [pc, #116]	@ (8009670 <xTaskRemoveFromEventList+0xb4>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d11d      	bne.n	800963c <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009600:	693b      	ldr	r3, [r7, #16]
 8009602:	3304      	adds	r3, #4
 8009604:	4618      	mov	r0, r3
 8009606:	f7fe fe13 	bl	8008230 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800960a:	693b      	ldr	r3, [r7, #16]
 800960c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800960e:	4b19      	ldr	r3, [pc, #100]	@ (8009674 <xTaskRemoveFromEventList+0xb8>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	429a      	cmp	r2, r3
 8009614:	d903      	bls.n	800961e <xTaskRemoveFromEventList+0x62>
 8009616:	693b      	ldr	r3, [r7, #16]
 8009618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800961a:	4a16      	ldr	r2, [pc, #88]	@ (8009674 <xTaskRemoveFromEventList+0xb8>)
 800961c:	6013      	str	r3, [r2, #0]
 800961e:	693b      	ldr	r3, [r7, #16]
 8009620:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009622:	4613      	mov	r3, r2
 8009624:	009b      	lsls	r3, r3, #2
 8009626:	4413      	add	r3, r2
 8009628:	009b      	lsls	r3, r3, #2
 800962a:	4a13      	ldr	r2, [pc, #76]	@ (8009678 <xTaskRemoveFromEventList+0xbc>)
 800962c:	441a      	add	r2, r3
 800962e:	693b      	ldr	r3, [r7, #16]
 8009630:	3304      	adds	r3, #4
 8009632:	4619      	mov	r1, r3
 8009634:	4610      	mov	r0, r2
 8009636:	f7fe fd9e 	bl	8008176 <vListInsertEnd>
 800963a:	e005      	b.n	8009648 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800963c:	693b      	ldr	r3, [r7, #16]
 800963e:	3318      	adds	r3, #24
 8009640:	4619      	mov	r1, r3
 8009642:	480e      	ldr	r0, [pc, #56]	@ (800967c <xTaskRemoveFromEventList+0xc0>)
 8009644:	f7fe fd97 	bl	8008176 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800964c:	4b0c      	ldr	r3, [pc, #48]	@ (8009680 <xTaskRemoveFromEventList+0xc4>)
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009652:	429a      	cmp	r2, r3
 8009654:	d905      	bls.n	8009662 <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009656:	2301      	movs	r3, #1
 8009658:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800965a:	4b0a      	ldr	r3, [pc, #40]	@ (8009684 <xTaskRemoveFromEventList+0xc8>)
 800965c:	2201      	movs	r2, #1
 800965e:	601a      	str	r2, [r3, #0]
 8009660:	e001      	b.n	8009666 <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 8009662:	2300      	movs	r3, #0
 8009664:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009666:	697b      	ldr	r3, [r7, #20]
}
 8009668:	4618      	mov	r0, r3
 800966a:	3718      	adds	r7, #24
 800966c:	46bd      	mov	sp, r7
 800966e:	bd80      	pop	{r7, pc}
 8009670:	2000164c 	.word	0x2000164c
 8009674:	2000162c 	.word	0x2000162c
 8009678:	20001154 	.word	0x20001154
 800967c:	200015e4 	.word	0x200015e4
 8009680:	20001150 	.word	0x20001150
 8009684:	20001638 	.word	0x20001638

08009688 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009688:	b480      	push	{r7}
 800968a:	b083      	sub	sp, #12
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009690:	4b06      	ldr	r3, [pc, #24]	@ (80096ac <vTaskInternalSetTimeOutState+0x24>)
 8009692:	681a      	ldr	r2, [r3, #0]
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009698:	4b05      	ldr	r3, [pc, #20]	@ (80096b0 <vTaskInternalSetTimeOutState+0x28>)
 800969a:	681a      	ldr	r2, [r3, #0]
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	605a      	str	r2, [r3, #4]
}
 80096a0:	bf00      	nop
 80096a2:	370c      	adds	r7, #12
 80096a4:	46bd      	mov	sp, r7
 80096a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096aa:	4770      	bx	lr
 80096ac:	2000163c 	.word	0x2000163c
 80096b0:	20001628 	.word	0x20001628

080096b4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	b088      	sub	sp, #32
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
 80096bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d10d      	bne.n	80096e0 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80096c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096c8:	b672      	cpsid	i
 80096ca:	f383 8811 	msr	BASEPRI, r3
 80096ce:	f3bf 8f6f 	isb	sy
 80096d2:	f3bf 8f4f 	dsb	sy
 80096d6:	b662      	cpsie	i
 80096d8:	613b      	str	r3, [r7, #16]
}
 80096da:	bf00      	nop
 80096dc:	bf00      	nop
 80096de:	e7fd      	b.n	80096dc <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d10d      	bne.n	8009702 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80096e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096ea:	b672      	cpsid	i
 80096ec:	f383 8811 	msr	BASEPRI, r3
 80096f0:	f3bf 8f6f 	isb	sy
 80096f4:	f3bf 8f4f 	dsb	sy
 80096f8:	b662      	cpsie	i
 80096fa:	60fb      	str	r3, [r7, #12]
}
 80096fc:	bf00      	nop
 80096fe:	bf00      	nop
 8009700:	e7fd      	b.n	80096fe <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8009702:	f000 fe83 	bl	800a40c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009706:	4b1d      	ldr	r3, [pc, #116]	@ (800977c <xTaskCheckForTimeOut+0xc8>)
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	69ba      	ldr	r2, [r7, #24]
 8009712:	1ad3      	subs	r3, r2, r3
 8009714:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800971e:	d102      	bne.n	8009726 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009720:	2300      	movs	r3, #0
 8009722:	61fb      	str	r3, [r7, #28]
 8009724:	e023      	b.n	800976e <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681a      	ldr	r2, [r3, #0]
 800972a:	4b15      	ldr	r3, [pc, #84]	@ (8009780 <xTaskCheckForTimeOut+0xcc>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	429a      	cmp	r2, r3
 8009730:	d007      	beq.n	8009742 <xTaskCheckForTimeOut+0x8e>
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	685b      	ldr	r3, [r3, #4]
 8009736:	69ba      	ldr	r2, [r7, #24]
 8009738:	429a      	cmp	r2, r3
 800973a:	d302      	bcc.n	8009742 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800973c:	2301      	movs	r3, #1
 800973e:	61fb      	str	r3, [r7, #28]
 8009740:	e015      	b.n	800976e <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	697a      	ldr	r2, [r7, #20]
 8009748:	429a      	cmp	r2, r3
 800974a:	d20b      	bcs.n	8009764 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	681a      	ldr	r2, [r3, #0]
 8009750:	697b      	ldr	r3, [r7, #20]
 8009752:	1ad2      	subs	r2, r2, r3
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	f7ff ff95 	bl	8009688 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800975e:	2300      	movs	r3, #0
 8009760:	61fb      	str	r3, [r7, #28]
 8009762:	e004      	b.n	800976e <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	2200      	movs	r2, #0
 8009768:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800976a:	2301      	movs	r3, #1
 800976c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800976e:	f000 fe83 	bl	800a478 <vPortExitCritical>

	return xReturn;
 8009772:	69fb      	ldr	r3, [r7, #28]
}
 8009774:	4618      	mov	r0, r3
 8009776:	3720      	adds	r7, #32
 8009778:	46bd      	mov	sp, r7
 800977a:	bd80      	pop	{r7, pc}
 800977c:	20001628 	.word	0x20001628
 8009780:	2000163c 	.word	0x2000163c

08009784 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009784:	b480      	push	{r7}
 8009786:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009788:	4b03      	ldr	r3, [pc, #12]	@ (8009798 <vTaskMissedYield+0x14>)
 800978a:	2201      	movs	r2, #1
 800978c:	601a      	str	r2, [r3, #0]
}
 800978e:	bf00      	nop
 8009790:	46bd      	mov	sp, r7
 8009792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009796:	4770      	bx	lr
 8009798:	20001638 	.word	0x20001638

0800979c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b082      	sub	sp, #8
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80097a4:	f000 f852 	bl	800984c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80097a8:	4b06      	ldr	r3, [pc, #24]	@ (80097c4 <prvIdleTask+0x28>)
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	2b01      	cmp	r3, #1
 80097ae:	d9f9      	bls.n	80097a4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80097b0:	4b05      	ldr	r3, [pc, #20]	@ (80097c8 <prvIdleTask+0x2c>)
 80097b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097b6:	601a      	str	r2, [r3, #0]
 80097b8:	f3bf 8f4f 	dsb	sy
 80097bc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80097c0:	e7f0      	b.n	80097a4 <prvIdleTask+0x8>
 80097c2:	bf00      	nop
 80097c4:	20001154 	.word	0x20001154
 80097c8:	e000ed04 	.word	0xe000ed04

080097cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b082      	sub	sp, #8
 80097d0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80097d2:	2300      	movs	r3, #0
 80097d4:	607b      	str	r3, [r7, #4]
 80097d6:	e00c      	b.n	80097f2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80097d8:	687a      	ldr	r2, [r7, #4]
 80097da:	4613      	mov	r3, r2
 80097dc:	009b      	lsls	r3, r3, #2
 80097de:	4413      	add	r3, r2
 80097e0:	009b      	lsls	r3, r3, #2
 80097e2:	4a12      	ldr	r2, [pc, #72]	@ (800982c <prvInitialiseTaskLists+0x60>)
 80097e4:	4413      	add	r3, r2
 80097e6:	4618      	mov	r0, r3
 80097e8:	f7fe fc98 	bl	800811c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	3301      	adds	r3, #1
 80097f0:	607b      	str	r3, [r7, #4]
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2b37      	cmp	r3, #55	@ 0x37
 80097f6:	d9ef      	bls.n	80097d8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80097f8:	480d      	ldr	r0, [pc, #52]	@ (8009830 <prvInitialiseTaskLists+0x64>)
 80097fa:	f7fe fc8f 	bl	800811c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80097fe:	480d      	ldr	r0, [pc, #52]	@ (8009834 <prvInitialiseTaskLists+0x68>)
 8009800:	f7fe fc8c 	bl	800811c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009804:	480c      	ldr	r0, [pc, #48]	@ (8009838 <prvInitialiseTaskLists+0x6c>)
 8009806:	f7fe fc89 	bl	800811c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800980a:	480c      	ldr	r0, [pc, #48]	@ (800983c <prvInitialiseTaskLists+0x70>)
 800980c:	f7fe fc86 	bl	800811c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009810:	480b      	ldr	r0, [pc, #44]	@ (8009840 <prvInitialiseTaskLists+0x74>)
 8009812:	f7fe fc83 	bl	800811c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009816:	4b0b      	ldr	r3, [pc, #44]	@ (8009844 <prvInitialiseTaskLists+0x78>)
 8009818:	4a05      	ldr	r2, [pc, #20]	@ (8009830 <prvInitialiseTaskLists+0x64>)
 800981a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800981c:	4b0a      	ldr	r3, [pc, #40]	@ (8009848 <prvInitialiseTaskLists+0x7c>)
 800981e:	4a05      	ldr	r2, [pc, #20]	@ (8009834 <prvInitialiseTaskLists+0x68>)
 8009820:	601a      	str	r2, [r3, #0]
}
 8009822:	bf00      	nop
 8009824:	3708      	adds	r7, #8
 8009826:	46bd      	mov	sp, r7
 8009828:	bd80      	pop	{r7, pc}
 800982a:	bf00      	nop
 800982c:	20001154 	.word	0x20001154
 8009830:	200015b4 	.word	0x200015b4
 8009834:	200015c8 	.word	0x200015c8
 8009838:	200015e4 	.word	0x200015e4
 800983c:	200015f8 	.word	0x200015f8
 8009840:	20001610 	.word	0x20001610
 8009844:	200015dc 	.word	0x200015dc
 8009848:	200015e0 	.word	0x200015e0

0800984c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b082      	sub	sp, #8
 8009850:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009852:	e019      	b.n	8009888 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009854:	f000 fdda 	bl	800a40c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009858:	4b10      	ldr	r3, [pc, #64]	@ (800989c <prvCheckTasksWaitingTermination+0x50>)
 800985a:	68db      	ldr	r3, [r3, #12]
 800985c:	68db      	ldr	r3, [r3, #12]
 800985e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	3304      	adds	r3, #4
 8009864:	4618      	mov	r0, r3
 8009866:	f7fe fce3 	bl	8008230 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800986a:	4b0d      	ldr	r3, [pc, #52]	@ (80098a0 <prvCheckTasksWaitingTermination+0x54>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	3b01      	subs	r3, #1
 8009870:	4a0b      	ldr	r2, [pc, #44]	@ (80098a0 <prvCheckTasksWaitingTermination+0x54>)
 8009872:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009874:	4b0b      	ldr	r3, [pc, #44]	@ (80098a4 <prvCheckTasksWaitingTermination+0x58>)
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	3b01      	subs	r3, #1
 800987a:	4a0a      	ldr	r2, [pc, #40]	@ (80098a4 <prvCheckTasksWaitingTermination+0x58>)
 800987c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800987e:	f000 fdfb 	bl	800a478 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009882:	6878      	ldr	r0, [r7, #4]
 8009884:	f000 f810 	bl	80098a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009888:	4b06      	ldr	r3, [pc, #24]	@ (80098a4 <prvCheckTasksWaitingTermination+0x58>)
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d1e1      	bne.n	8009854 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009890:	bf00      	nop
 8009892:	bf00      	nop
 8009894:	3708      	adds	r7, #8
 8009896:	46bd      	mov	sp, r7
 8009898:	bd80      	pop	{r7, pc}
 800989a:	bf00      	nop
 800989c:	200015f8 	.word	0x200015f8
 80098a0:	20001624 	.word	0x20001624
 80098a4:	2000160c 	.word	0x2000160c

080098a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b084      	sub	sp, #16
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d108      	bne.n	80098cc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098be:	4618      	mov	r0, r3
 80098c0:	f000 ffa0 	bl	800a804 <vPortFree>
				vPortFree( pxTCB );
 80098c4:	6878      	ldr	r0, [r7, #4]
 80098c6:	f000 ff9d 	bl	800a804 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80098ca:	e01b      	b.n	8009904 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80098d2:	2b01      	cmp	r3, #1
 80098d4:	d103      	bne.n	80098de <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80098d6:	6878      	ldr	r0, [r7, #4]
 80098d8:	f000 ff94 	bl	800a804 <vPortFree>
	}
 80098dc:	e012      	b.n	8009904 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80098e4:	2b02      	cmp	r3, #2
 80098e6:	d00d      	beq.n	8009904 <prvDeleteTCB+0x5c>
	__asm volatile
 80098e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098ec:	b672      	cpsid	i
 80098ee:	f383 8811 	msr	BASEPRI, r3
 80098f2:	f3bf 8f6f 	isb	sy
 80098f6:	f3bf 8f4f 	dsb	sy
 80098fa:	b662      	cpsie	i
 80098fc:	60fb      	str	r3, [r7, #12]
}
 80098fe:	bf00      	nop
 8009900:	bf00      	nop
 8009902:	e7fd      	b.n	8009900 <prvDeleteTCB+0x58>
	}
 8009904:	bf00      	nop
 8009906:	3710      	adds	r7, #16
 8009908:	46bd      	mov	sp, r7
 800990a:	bd80      	pop	{r7, pc}

0800990c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800990c:	b480      	push	{r7}
 800990e:	b083      	sub	sp, #12
 8009910:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009912:	4b0c      	ldr	r3, [pc, #48]	@ (8009944 <prvResetNextTaskUnblockTime+0x38>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d104      	bne.n	8009926 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800991c:	4b0a      	ldr	r3, [pc, #40]	@ (8009948 <prvResetNextTaskUnblockTime+0x3c>)
 800991e:	f04f 32ff 	mov.w	r2, #4294967295
 8009922:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009924:	e008      	b.n	8009938 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009926:	4b07      	ldr	r3, [pc, #28]	@ (8009944 <prvResetNextTaskUnblockTime+0x38>)
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	68db      	ldr	r3, [r3, #12]
 800992c:	68db      	ldr	r3, [r3, #12]
 800992e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	685b      	ldr	r3, [r3, #4]
 8009934:	4a04      	ldr	r2, [pc, #16]	@ (8009948 <prvResetNextTaskUnblockTime+0x3c>)
 8009936:	6013      	str	r3, [r2, #0]
}
 8009938:	bf00      	nop
 800993a:	370c      	adds	r7, #12
 800993c:	46bd      	mov	sp, r7
 800993e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009942:	4770      	bx	lr
 8009944:	200015dc 	.word	0x200015dc
 8009948:	20001644 	.word	0x20001644

0800994c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800994c:	b480      	push	{r7}
 800994e:	b083      	sub	sp, #12
 8009950:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009952:	4b0b      	ldr	r3, [pc, #44]	@ (8009980 <xTaskGetSchedulerState+0x34>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d102      	bne.n	8009960 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800995a:	2301      	movs	r3, #1
 800995c:	607b      	str	r3, [r7, #4]
 800995e:	e008      	b.n	8009972 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009960:	4b08      	ldr	r3, [pc, #32]	@ (8009984 <xTaskGetSchedulerState+0x38>)
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d102      	bne.n	800996e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009968:	2302      	movs	r3, #2
 800996a:	607b      	str	r3, [r7, #4]
 800996c:	e001      	b.n	8009972 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800996e:	2300      	movs	r3, #0
 8009970:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009972:	687b      	ldr	r3, [r7, #4]
	}
 8009974:	4618      	mov	r0, r3
 8009976:	370c      	adds	r7, #12
 8009978:	46bd      	mov	sp, r7
 800997a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997e:	4770      	bx	lr
 8009980:	20001630 	.word	0x20001630
 8009984:	2000164c 	.word	0x2000164c

08009988 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009988:	b580      	push	{r7, lr}
 800998a:	b086      	sub	sp, #24
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009994:	2300      	movs	r3, #0
 8009996:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d05c      	beq.n	8009a58 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800999e:	4b31      	ldr	r3, [pc, #196]	@ (8009a64 <xTaskPriorityDisinherit+0xdc>)
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	693a      	ldr	r2, [r7, #16]
 80099a4:	429a      	cmp	r2, r3
 80099a6:	d00d      	beq.n	80099c4 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 80099a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099ac:	b672      	cpsid	i
 80099ae:	f383 8811 	msr	BASEPRI, r3
 80099b2:	f3bf 8f6f 	isb	sy
 80099b6:	f3bf 8f4f 	dsb	sy
 80099ba:	b662      	cpsie	i
 80099bc:	60fb      	str	r3, [r7, #12]
}
 80099be:	bf00      	nop
 80099c0:	bf00      	nop
 80099c2:	e7fd      	b.n	80099c0 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80099c4:	693b      	ldr	r3, [r7, #16]
 80099c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d10d      	bne.n	80099e8 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80099cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099d0:	b672      	cpsid	i
 80099d2:	f383 8811 	msr	BASEPRI, r3
 80099d6:	f3bf 8f6f 	isb	sy
 80099da:	f3bf 8f4f 	dsb	sy
 80099de:	b662      	cpsie	i
 80099e0:	60bb      	str	r3, [r7, #8]
}
 80099e2:	bf00      	nop
 80099e4:	bf00      	nop
 80099e6:	e7fd      	b.n	80099e4 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 80099e8:	693b      	ldr	r3, [r7, #16]
 80099ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099ec:	1e5a      	subs	r2, r3, #1
 80099ee:	693b      	ldr	r3, [r7, #16]
 80099f0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80099f2:	693b      	ldr	r3, [r7, #16]
 80099f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099f6:	693b      	ldr	r3, [r7, #16]
 80099f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099fa:	429a      	cmp	r2, r3
 80099fc:	d02c      	beq.n	8009a58 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80099fe:	693b      	ldr	r3, [r7, #16]
 8009a00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d128      	bne.n	8009a58 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a06:	693b      	ldr	r3, [r7, #16]
 8009a08:	3304      	adds	r3, #4
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	f7fe fc10 	bl	8008230 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009a10:	693b      	ldr	r3, [r7, #16]
 8009a12:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a18:	693b      	ldr	r3, [r7, #16]
 8009a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a1c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009a20:	693b      	ldr	r3, [r7, #16]
 8009a22:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009a24:	693b      	ldr	r3, [r7, #16]
 8009a26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a28:	4b0f      	ldr	r3, [pc, #60]	@ (8009a68 <xTaskPriorityDisinherit+0xe0>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	429a      	cmp	r2, r3
 8009a2e:	d903      	bls.n	8009a38 <xTaskPriorityDisinherit+0xb0>
 8009a30:	693b      	ldr	r3, [r7, #16]
 8009a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a34:	4a0c      	ldr	r2, [pc, #48]	@ (8009a68 <xTaskPriorityDisinherit+0xe0>)
 8009a36:	6013      	str	r3, [r2, #0]
 8009a38:	693b      	ldr	r3, [r7, #16]
 8009a3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a3c:	4613      	mov	r3, r2
 8009a3e:	009b      	lsls	r3, r3, #2
 8009a40:	4413      	add	r3, r2
 8009a42:	009b      	lsls	r3, r3, #2
 8009a44:	4a09      	ldr	r2, [pc, #36]	@ (8009a6c <xTaskPriorityDisinherit+0xe4>)
 8009a46:	441a      	add	r2, r3
 8009a48:	693b      	ldr	r3, [r7, #16]
 8009a4a:	3304      	adds	r3, #4
 8009a4c:	4619      	mov	r1, r3
 8009a4e:	4610      	mov	r0, r2
 8009a50:	f7fe fb91 	bl	8008176 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009a54:	2301      	movs	r3, #1
 8009a56:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009a58:	697b      	ldr	r3, [r7, #20]
	}
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	3718      	adds	r7, #24
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	bd80      	pop	{r7, pc}
 8009a62:	bf00      	nop
 8009a64:	20001150 	.word	0x20001150
 8009a68:	2000162c 	.word	0x2000162c
 8009a6c:	20001154 	.word	0x20001154

08009a70 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b084      	sub	sp, #16
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
 8009a78:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009a7a:	4b21      	ldr	r3, [pc, #132]	@ (8009b00 <prvAddCurrentTaskToDelayedList+0x90>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a80:	4b20      	ldr	r3, [pc, #128]	@ (8009b04 <prvAddCurrentTaskToDelayedList+0x94>)
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	3304      	adds	r3, #4
 8009a86:	4618      	mov	r0, r3
 8009a88:	f7fe fbd2 	bl	8008230 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a92:	d10a      	bne.n	8009aaa <prvAddCurrentTaskToDelayedList+0x3a>
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d007      	beq.n	8009aaa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a9a:	4b1a      	ldr	r3, [pc, #104]	@ (8009b04 <prvAddCurrentTaskToDelayedList+0x94>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	3304      	adds	r3, #4
 8009aa0:	4619      	mov	r1, r3
 8009aa2:	4819      	ldr	r0, [pc, #100]	@ (8009b08 <prvAddCurrentTaskToDelayedList+0x98>)
 8009aa4:	f7fe fb67 	bl	8008176 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009aa8:	e026      	b.n	8009af8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009aaa:	68fa      	ldr	r2, [r7, #12]
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	4413      	add	r3, r2
 8009ab0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009ab2:	4b14      	ldr	r3, [pc, #80]	@ (8009b04 <prvAddCurrentTaskToDelayedList+0x94>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	68ba      	ldr	r2, [r7, #8]
 8009ab8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009aba:	68ba      	ldr	r2, [r7, #8]
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	429a      	cmp	r2, r3
 8009ac0:	d209      	bcs.n	8009ad6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009ac2:	4b12      	ldr	r3, [pc, #72]	@ (8009b0c <prvAddCurrentTaskToDelayedList+0x9c>)
 8009ac4:	681a      	ldr	r2, [r3, #0]
 8009ac6:	4b0f      	ldr	r3, [pc, #60]	@ (8009b04 <prvAddCurrentTaskToDelayedList+0x94>)
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	3304      	adds	r3, #4
 8009acc:	4619      	mov	r1, r3
 8009ace:	4610      	mov	r0, r2
 8009ad0:	f7fe fb75 	bl	80081be <vListInsert>
}
 8009ad4:	e010      	b.n	8009af8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009ad6:	4b0e      	ldr	r3, [pc, #56]	@ (8009b10 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009ad8:	681a      	ldr	r2, [r3, #0]
 8009ada:	4b0a      	ldr	r3, [pc, #40]	@ (8009b04 <prvAddCurrentTaskToDelayedList+0x94>)
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	3304      	adds	r3, #4
 8009ae0:	4619      	mov	r1, r3
 8009ae2:	4610      	mov	r0, r2
 8009ae4:	f7fe fb6b 	bl	80081be <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8009b14 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	68ba      	ldr	r2, [r7, #8]
 8009aee:	429a      	cmp	r2, r3
 8009af0:	d202      	bcs.n	8009af8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009af2:	4a08      	ldr	r2, [pc, #32]	@ (8009b14 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	6013      	str	r3, [r2, #0]
}
 8009af8:	bf00      	nop
 8009afa:	3710      	adds	r7, #16
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bd80      	pop	{r7, pc}
 8009b00:	20001628 	.word	0x20001628
 8009b04:	20001150 	.word	0x20001150
 8009b08:	20001610 	.word	0x20001610
 8009b0c:	200015e0 	.word	0x200015e0
 8009b10:	200015dc 	.word	0x200015dc
 8009b14:	20001644 	.word	0x20001644

08009b18 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b08a      	sub	sp, #40	@ 0x28
 8009b1c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009b1e:	2300      	movs	r3, #0
 8009b20:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009b22:	f000 fb21 	bl	800a168 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009b26:	4b1e      	ldr	r3, [pc, #120]	@ (8009ba0 <xTimerCreateTimerTask+0x88>)
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d021      	beq.n	8009b72 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009b2e:	2300      	movs	r3, #0
 8009b30:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009b32:	2300      	movs	r3, #0
 8009b34:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009b36:	1d3a      	adds	r2, r7, #4
 8009b38:	f107 0108 	add.w	r1, r7, #8
 8009b3c:	f107 030c 	add.w	r3, r7, #12
 8009b40:	4618      	mov	r0, r3
 8009b42:	f7fe fad1 	bl	80080e8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009b46:	6879      	ldr	r1, [r7, #4]
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	68fa      	ldr	r2, [r7, #12]
 8009b4c:	9202      	str	r2, [sp, #8]
 8009b4e:	9301      	str	r3, [sp, #4]
 8009b50:	2302      	movs	r3, #2
 8009b52:	9300      	str	r3, [sp, #0]
 8009b54:	2300      	movs	r3, #0
 8009b56:	460a      	mov	r2, r1
 8009b58:	4912      	ldr	r1, [pc, #72]	@ (8009ba4 <xTimerCreateTimerTask+0x8c>)
 8009b5a:	4813      	ldr	r0, [pc, #76]	@ (8009ba8 <xTimerCreateTimerTask+0x90>)
 8009b5c:	f7ff f8ac 	bl	8008cb8 <xTaskCreateStatic>
 8009b60:	4603      	mov	r3, r0
 8009b62:	4a12      	ldr	r2, [pc, #72]	@ (8009bac <xTimerCreateTimerTask+0x94>)
 8009b64:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009b66:	4b11      	ldr	r3, [pc, #68]	@ (8009bac <xTimerCreateTimerTask+0x94>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d001      	beq.n	8009b72 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009b6e:	2301      	movs	r3, #1
 8009b70:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009b72:	697b      	ldr	r3, [r7, #20]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d10d      	bne.n	8009b94 <xTimerCreateTimerTask+0x7c>
	__asm volatile
 8009b78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b7c:	b672      	cpsid	i
 8009b7e:	f383 8811 	msr	BASEPRI, r3
 8009b82:	f3bf 8f6f 	isb	sy
 8009b86:	f3bf 8f4f 	dsb	sy
 8009b8a:	b662      	cpsie	i
 8009b8c:	613b      	str	r3, [r7, #16]
}
 8009b8e:	bf00      	nop
 8009b90:	bf00      	nop
 8009b92:	e7fd      	b.n	8009b90 <xTimerCreateTimerTask+0x78>
	return xReturn;
 8009b94:	697b      	ldr	r3, [r7, #20]
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3718      	adds	r7, #24
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}
 8009b9e:	bf00      	nop
 8009ba0:	20001680 	.word	0x20001680
 8009ba4:	0800b754 	.word	0x0800b754
 8009ba8:	08009cf1 	.word	0x08009cf1
 8009bac:	20001684 	.word	0x20001684

08009bb0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b08a      	sub	sp, #40	@ 0x28
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	60f8      	str	r0, [r7, #12]
 8009bb8:	60b9      	str	r1, [r7, #8]
 8009bba:	607a      	str	r2, [r7, #4]
 8009bbc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d10d      	bne.n	8009be4 <xTimerGenericCommand+0x34>
	__asm volatile
 8009bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bcc:	b672      	cpsid	i
 8009bce:	f383 8811 	msr	BASEPRI, r3
 8009bd2:	f3bf 8f6f 	isb	sy
 8009bd6:	f3bf 8f4f 	dsb	sy
 8009bda:	b662      	cpsie	i
 8009bdc:	623b      	str	r3, [r7, #32]
}
 8009bde:	bf00      	nop
 8009be0:	bf00      	nop
 8009be2:	e7fd      	b.n	8009be0 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009be4:	4b19      	ldr	r3, [pc, #100]	@ (8009c4c <xTimerGenericCommand+0x9c>)
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d02a      	beq.n	8009c42 <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009bf8:	68bb      	ldr	r3, [r7, #8]
 8009bfa:	2b05      	cmp	r3, #5
 8009bfc:	dc18      	bgt.n	8009c30 <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009bfe:	f7ff fea5 	bl	800994c <xTaskGetSchedulerState>
 8009c02:	4603      	mov	r3, r0
 8009c04:	2b02      	cmp	r3, #2
 8009c06:	d109      	bne.n	8009c1c <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009c08:	4b10      	ldr	r3, [pc, #64]	@ (8009c4c <xTimerGenericCommand+0x9c>)
 8009c0a:	6818      	ldr	r0, [r3, #0]
 8009c0c:	f107 0110 	add.w	r1, r7, #16
 8009c10:	2300      	movs	r3, #0
 8009c12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c14:	f7fe fc4c 	bl	80084b0 <xQueueGenericSend>
 8009c18:	6278      	str	r0, [r7, #36]	@ 0x24
 8009c1a:	e012      	b.n	8009c42 <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009c1c:	4b0b      	ldr	r3, [pc, #44]	@ (8009c4c <xTimerGenericCommand+0x9c>)
 8009c1e:	6818      	ldr	r0, [r3, #0]
 8009c20:	f107 0110 	add.w	r1, r7, #16
 8009c24:	2300      	movs	r3, #0
 8009c26:	2200      	movs	r2, #0
 8009c28:	f7fe fc42 	bl	80084b0 <xQueueGenericSend>
 8009c2c:	6278      	str	r0, [r7, #36]	@ 0x24
 8009c2e:	e008      	b.n	8009c42 <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009c30:	4b06      	ldr	r3, [pc, #24]	@ (8009c4c <xTimerGenericCommand+0x9c>)
 8009c32:	6818      	ldr	r0, [r3, #0]
 8009c34:	f107 0110 	add.w	r1, r7, #16
 8009c38:	2300      	movs	r3, #0
 8009c3a:	683a      	ldr	r2, [r7, #0]
 8009c3c:	f7fe fd42 	bl	80086c4 <xQueueGenericSendFromISR>
 8009c40:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	3728      	adds	r7, #40	@ 0x28
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	bd80      	pop	{r7, pc}
 8009c4c:	20001680 	.word	0x20001680

08009c50 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b088      	sub	sp, #32
 8009c54:	af02      	add	r7, sp, #8
 8009c56:	6078      	str	r0, [r7, #4]
 8009c58:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c5a:	4b24      	ldr	r3, [pc, #144]	@ (8009cec <prvProcessExpiredTimer+0x9c>)
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	68db      	ldr	r3, [r3, #12]
 8009c60:	68db      	ldr	r3, [r3, #12]
 8009c62:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009c64:	697b      	ldr	r3, [r7, #20]
 8009c66:	3304      	adds	r3, #4
 8009c68:	4618      	mov	r0, r3
 8009c6a:	f7fe fae1 	bl	8008230 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009c6e:	697b      	ldr	r3, [r7, #20]
 8009c70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c74:	f003 0304 	and.w	r3, r3, #4
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d025      	beq.n	8009cc8 <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009c7c:	697b      	ldr	r3, [r7, #20]
 8009c7e:	699a      	ldr	r2, [r3, #24]
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	18d1      	adds	r1, r2, r3
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	683a      	ldr	r2, [r7, #0]
 8009c88:	6978      	ldr	r0, [r7, #20]
 8009c8a:	f000 f8d7 	bl	8009e3c <prvInsertTimerInActiveList>
 8009c8e:	4603      	mov	r3, r0
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d022      	beq.n	8009cda <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009c94:	2300      	movs	r3, #0
 8009c96:	9300      	str	r3, [sp, #0]
 8009c98:	2300      	movs	r3, #0
 8009c9a:	687a      	ldr	r2, [r7, #4]
 8009c9c:	2100      	movs	r1, #0
 8009c9e:	6978      	ldr	r0, [r7, #20]
 8009ca0:	f7ff ff86 	bl	8009bb0 <xTimerGenericCommand>
 8009ca4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009ca6:	693b      	ldr	r3, [r7, #16]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d116      	bne.n	8009cda <prvProcessExpiredTimer+0x8a>
	__asm volatile
 8009cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cb0:	b672      	cpsid	i
 8009cb2:	f383 8811 	msr	BASEPRI, r3
 8009cb6:	f3bf 8f6f 	isb	sy
 8009cba:	f3bf 8f4f 	dsb	sy
 8009cbe:	b662      	cpsie	i
 8009cc0:	60fb      	str	r3, [r7, #12]
}
 8009cc2:	bf00      	nop
 8009cc4:	bf00      	nop
 8009cc6:	e7fd      	b.n	8009cc4 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009cc8:	697b      	ldr	r3, [r7, #20]
 8009cca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009cce:	f023 0301 	bic.w	r3, r3, #1
 8009cd2:	b2da      	uxtb	r2, r3
 8009cd4:	697b      	ldr	r3, [r7, #20]
 8009cd6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009cda:	697b      	ldr	r3, [r7, #20]
 8009cdc:	6a1b      	ldr	r3, [r3, #32]
 8009cde:	6978      	ldr	r0, [r7, #20]
 8009ce0:	4798      	blx	r3
}
 8009ce2:	bf00      	nop
 8009ce4:	3718      	adds	r7, #24
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	bd80      	pop	{r7, pc}
 8009cea:	bf00      	nop
 8009cec:	20001678 	.word	0x20001678

08009cf0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b084      	sub	sp, #16
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009cf8:	f107 0308 	add.w	r3, r7, #8
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	f000 f859 	bl	8009db4 <prvGetNextExpireTime>
 8009d02:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	4619      	mov	r1, r3
 8009d08:	68f8      	ldr	r0, [r7, #12]
 8009d0a:	f000 f805 	bl	8009d18 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009d0e:	f000 f8d7 	bl	8009ec0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009d12:	bf00      	nop
 8009d14:	e7f0      	b.n	8009cf8 <prvTimerTask+0x8>
	...

08009d18 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b084      	sub	sp, #16
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
 8009d20:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009d22:	f7ff fa1b 	bl	800915c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009d26:	f107 0308 	add.w	r3, r7, #8
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	f000 f866 	bl	8009dfc <prvSampleTimeNow>
 8009d30:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009d32:	68bb      	ldr	r3, [r7, #8]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d130      	bne.n	8009d9a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d10a      	bne.n	8009d54 <prvProcessTimerOrBlockTask+0x3c>
 8009d3e:	687a      	ldr	r2, [r7, #4]
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	429a      	cmp	r2, r3
 8009d44:	d806      	bhi.n	8009d54 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009d46:	f7ff fa17 	bl	8009178 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009d4a:	68f9      	ldr	r1, [r7, #12]
 8009d4c:	6878      	ldr	r0, [r7, #4]
 8009d4e:	f7ff ff7f 	bl	8009c50 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009d52:	e024      	b.n	8009d9e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d008      	beq.n	8009d6c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009d5a:	4b13      	ldr	r3, [pc, #76]	@ (8009da8 <prvProcessTimerOrBlockTask+0x90>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d101      	bne.n	8009d68 <prvProcessTimerOrBlockTask+0x50>
 8009d64:	2301      	movs	r3, #1
 8009d66:	e000      	b.n	8009d6a <prvProcessTimerOrBlockTask+0x52>
 8009d68:	2300      	movs	r3, #0
 8009d6a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8009dac <prvProcessTimerOrBlockTask+0x94>)
 8009d6e:	6818      	ldr	r0, [r3, #0]
 8009d70:	687a      	ldr	r2, [r7, #4]
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	1ad3      	subs	r3, r2, r3
 8009d76:	683a      	ldr	r2, [r7, #0]
 8009d78:	4619      	mov	r1, r3
 8009d7a:	f7fe ff69 	bl	8008c50 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009d7e:	f7ff f9fb 	bl	8009178 <xTaskResumeAll>
 8009d82:	4603      	mov	r3, r0
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d10a      	bne.n	8009d9e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009d88:	4b09      	ldr	r3, [pc, #36]	@ (8009db0 <prvProcessTimerOrBlockTask+0x98>)
 8009d8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d8e:	601a      	str	r2, [r3, #0]
 8009d90:	f3bf 8f4f 	dsb	sy
 8009d94:	f3bf 8f6f 	isb	sy
}
 8009d98:	e001      	b.n	8009d9e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009d9a:	f7ff f9ed 	bl	8009178 <xTaskResumeAll>
}
 8009d9e:	bf00      	nop
 8009da0:	3710      	adds	r7, #16
 8009da2:	46bd      	mov	sp, r7
 8009da4:	bd80      	pop	{r7, pc}
 8009da6:	bf00      	nop
 8009da8:	2000167c 	.word	0x2000167c
 8009dac:	20001680 	.word	0x20001680
 8009db0:	e000ed04 	.word	0xe000ed04

08009db4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009db4:	b480      	push	{r7}
 8009db6:	b085      	sub	sp, #20
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8009df8 <prvGetNextExpireTime+0x44>)
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d101      	bne.n	8009dca <prvGetNextExpireTime+0x16>
 8009dc6:	2201      	movs	r2, #1
 8009dc8:	e000      	b.n	8009dcc <prvGetNextExpireTime+0x18>
 8009dca:	2200      	movs	r2, #0
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d105      	bne.n	8009de4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009dd8:	4b07      	ldr	r3, [pc, #28]	@ (8009df8 <prvGetNextExpireTime+0x44>)
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	68db      	ldr	r3, [r3, #12]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	60fb      	str	r3, [r7, #12]
 8009de2:	e001      	b.n	8009de8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009de4:	2300      	movs	r3, #0
 8009de6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009de8:	68fb      	ldr	r3, [r7, #12]
}
 8009dea:	4618      	mov	r0, r3
 8009dec:	3714      	adds	r7, #20
 8009dee:	46bd      	mov	sp, r7
 8009df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df4:	4770      	bx	lr
 8009df6:	bf00      	nop
 8009df8:	20001678 	.word	0x20001678

08009dfc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b084      	sub	sp, #16
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009e04:	f7ff fa58 	bl	80092b8 <xTaskGetTickCount>
 8009e08:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009e0a:	4b0b      	ldr	r3, [pc, #44]	@ (8009e38 <prvSampleTimeNow+0x3c>)
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	68fa      	ldr	r2, [r7, #12]
 8009e10:	429a      	cmp	r2, r3
 8009e12:	d205      	bcs.n	8009e20 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009e14:	f000 f940 	bl	800a098 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2201      	movs	r2, #1
 8009e1c:	601a      	str	r2, [r3, #0]
 8009e1e:	e002      	b.n	8009e26 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2200      	movs	r2, #0
 8009e24:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009e26:	4a04      	ldr	r2, [pc, #16]	@ (8009e38 <prvSampleTimeNow+0x3c>)
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
}
 8009e2e:	4618      	mov	r0, r3
 8009e30:	3710      	adds	r7, #16
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bd80      	pop	{r7, pc}
 8009e36:	bf00      	nop
 8009e38:	20001688 	.word	0x20001688

08009e3c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b086      	sub	sp, #24
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	60f8      	str	r0, [r7, #12]
 8009e44:	60b9      	str	r1, [r7, #8]
 8009e46:	607a      	str	r2, [r7, #4]
 8009e48:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	68ba      	ldr	r2, [r7, #8]
 8009e52:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	68fa      	ldr	r2, [r7, #12]
 8009e58:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009e5a:	68ba      	ldr	r2, [r7, #8]
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	429a      	cmp	r2, r3
 8009e60:	d812      	bhi.n	8009e88 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e62:	687a      	ldr	r2, [r7, #4]
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	1ad2      	subs	r2, r2, r3
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	699b      	ldr	r3, [r3, #24]
 8009e6c:	429a      	cmp	r2, r3
 8009e6e:	d302      	bcc.n	8009e76 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009e70:	2301      	movs	r3, #1
 8009e72:	617b      	str	r3, [r7, #20]
 8009e74:	e01b      	b.n	8009eae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009e76:	4b10      	ldr	r3, [pc, #64]	@ (8009eb8 <prvInsertTimerInActiveList+0x7c>)
 8009e78:	681a      	ldr	r2, [r3, #0]
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	3304      	adds	r3, #4
 8009e7e:	4619      	mov	r1, r3
 8009e80:	4610      	mov	r0, r2
 8009e82:	f7fe f99c 	bl	80081be <vListInsert>
 8009e86:	e012      	b.n	8009eae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009e88:	687a      	ldr	r2, [r7, #4]
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	429a      	cmp	r2, r3
 8009e8e:	d206      	bcs.n	8009e9e <prvInsertTimerInActiveList+0x62>
 8009e90:	68ba      	ldr	r2, [r7, #8]
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	429a      	cmp	r2, r3
 8009e96:	d302      	bcc.n	8009e9e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009e98:	2301      	movs	r3, #1
 8009e9a:	617b      	str	r3, [r7, #20]
 8009e9c:	e007      	b.n	8009eae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009e9e:	4b07      	ldr	r3, [pc, #28]	@ (8009ebc <prvInsertTimerInActiveList+0x80>)
 8009ea0:	681a      	ldr	r2, [r3, #0]
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	3304      	adds	r3, #4
 8009ea6:	4619      	mov	r1, r3
 8009ea8:	4610      	mov	r0, r2
 8009eaa:	f7fe f988 	bl	80081be <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009eae:	697b      	ldr	r3, [r7, #20]
}
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	3718      	adds	r7, #24
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bd80      	pop	{r7, pc}
 8009eb8:	2000167c 	.word	0x2000167c
 8009ebc:	20001678 	.word	0x20001678

08009ec0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b08e      	sub	sp, #56	@ 0x38
 8009ec4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009ec6:	e0d4      	b.n	800a072 <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	da1b      	bge.n	8009f06 <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009ece:	1d3b      	adds	r3, r7, #4
 8009ed0:	3304      	adds	r3, #4
 8009ed2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d10d      	bne.n	8009ef6 <prvProcessReceivedCommands+0x36>
	__asm volatile
 8009eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ede:	b672      	cpsid	i
 8009ee0:	f383 8811 	msr	BASEPRI, r3
 8009ee4:	f3bf 8f6f 	isb	sy
 8009ee8:	f3bf 8f4f 	dsb	sy
 8009eec:	b662      	cpsie	i
 8009eee:	61fb      	str	r3, [r7, #28]
}
 8009ef0:	bf00      	nop
 8009ef2:	bf00      	nop
 8009ef4:	e7fd      	b.n	8009ef2 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009efc:	6850      	ldr	r0, [r2, #4]
 8009efe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f00:	6892      	ldr	r2, [r2, #8]
 8009f02:	4611      	mov	r1, r2
 8009f04:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	f2c0 80b2 	blt.w	800a072 <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f14:	695b      	ldr	r3, [r3, #20]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d004      	beq.n	8009f24 <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f1c:	3304      	adds	r3, #4
 8009f1e:	4618      	mov	r0, r3
 8009f20:	f7fe f986 	bl	8008230 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009f24:	463b      	mov	r3, r7
 8009f26:	4618      	mov	r0, r3
 8009f28:	f7ff ff68 	bl	8009dfc <prvSampleTimeNow>
 8009f2c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2b09      	cmp	r3, #9
 8009f32:	f200 809b 	bhi.w	800a06c <prvProcessReceivedCommands+0x1ac>
 8009f36:	a201      	add	r2, pc, #4	@ (adr r2, 8009f3c <prvProcessReceivedCommands+0x7c>)
 8009f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f3c:	08009f65 	.word	0x08009f65
 8009f40:	08009f65 	.word	0x08009f65
 8009f44:	08009f65 	.word	0x08009f65
 8009f48:	08009fdf 	.word	0x08009fdf
 8009f4c:	08009ff3 	.word	0x08009ff3
 8009f50:	0800a043 	.word	0x0800a043
 8009f54:	08009f65 	.word	0x08009f65
 8009f58:	08009f65 	.word	0x08009f65
 8009f5c:	08009fdf 	.word	0x08009fdf
 8009f60:	08009ff3 	.word	0x08009ff3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f66:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009f6a:	f043 0301 	orr.w	r3, r3, #1
 8009f6e:	b2da      	uxtb	r2, r3
 8009f70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f72:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009f76:	68ba      	ldr	r2, [r7, #8]
 8009f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f7a:	699b      	ldr	r3, [r3, #24]
 8009f7c:	18d1      	adds	r1, r2, r3
 8009f7e:	68bb      	ldr	r3, [r7, #8]
 8009f80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f84:	f7ff ff5a 	bl	8009e3c <prvInsertTimerInActiveList>
 8009f88:	4603      	mov	r3, r0
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d070      	beq.n	800a070 <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f90:	6a1b      	ldr	r3, [r3, #32]
 8009f92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f94:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f98:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009f9c:	f003 0304 	and.w	r3, r3, #4
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d065      	beq.n	800a070 <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009fa4:	68ba      	ldr	r2, [r7, #8]
 8009fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fa8:	699b      	ldr	r3, [r3, #24]
 8009faa:	441a      	add	r2, r3
 8009fac:	2300      	movs	r3, #0
 8009fae:	9300      	str	r3, [sp, #0]
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	2100      	movs	r1, #0
 8009fb4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009fb6:	f7ff fdfb 	bl	8009bb0 <xTimerGenericCommand>
 8009fba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009fbc:	6a3b      	ldr	r3, [r7, #32]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d156      	bne.n	800a070 <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 8009fc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fc6:	b672      	cpsid	i
 8009fc8:	f383 8811 	msr	BASEPRI, r3
 8009fcc:	f3bf 8f6f 	isb	sy
 8009fd0:	f3bf 8f4f 	dsb	sy
 8009fd4:	b662      	cpsie	i
 8009fd6:	61bb      	str	r3, [r7, #24]
}
 8009fd8:	bf00      	nop
 8009fda:	bf00      	nop
 8009fdc:	e7fd      	b.n	8009fda <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fe0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009fe4:	f023 0301 	bic.w	r3, r3, #1
 8009fe8:	b2da      	uxtb	r2, r3
 8009fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009ff0:	e03f      	b.n	800a072 <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ff4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ff8:	f043 0301 	orr.w	r3, r3, #1
 8009ffc:	b2da      	uxtb	r2, r3
 8009ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a000:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a004:	68ba      	ldr	r2, [r7, #8]
 800a006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a008:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a00a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a00c:	699b      	ldr	r3, [r3, #24]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d10d      	bne.n	800a02e <prvProcessReceivedCommands+0x16e>
	__asm volatile
 800a012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a016:	b672      	cpsid	i
 800a018:	f383 8811 	msr	BASEPRI, r3
 800a01c:	f3bf 8f6f 	isb	sy
 800a020:	f3bf 8f4f 	dsb	sy
 800a024:	b662      	cpsie	i
 800a026:	617b      	str	r3, [r7, #20]
}
 800a028:	bf00      	nop
 800a02a:	bf00      	nop
 800a02c:	e7fd      	b.n	800a02a <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a02e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a030:	699a      	ldr	r2, [r3, #24]
 800a032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a034:	18d1      	adds	r1, r2, r3
 800a036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a038:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a03a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a03c:	f7ff fefe 	bl	8009e3c <prvInsertTimerInActiveList>
					break;
 800a040:	e017      	b.n	800a072 <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a044:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a048:	f003 0302 	and.w	r3, r3, #2
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d103      	bne.n	800a058 <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 800a050:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a052:	f000 fbd7 	bl	800a804 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a056:	e00c      	b.n	800a072 <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a05a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a05e:	f023 0301 	bic.w	r3, r3, #1
 800a062:	b2da      	uxtb	r2, r3
 800a064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a066:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a06a:	e002      	b.n	800a072 <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 800a06c:	bf00      	nop
 800a06e:	e000      	b.n	800a072 <prvProcessReceivedCommands+0x1b2>
					break;
 800a070:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a072:	4b08      	ldr	r3, [pc, #32]	@ (800a094 <prvProcessReceivedCommands+0x1d4>)
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	1d39      	adds	r1, r7, #4
 800a078:	2200      	movs	r2, #0
 800a07a:	4618      	mov	r0, r3
 800a07c:	f7fe fbc6 	bl	800880c <xQueueReceive>
 800a080:	4603      	mov	r3, r0
 800a082:	2b00      	cmp	r3, #0
 800a084:	f47f af20 	bne.w	8009ec8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a088:	bf00      	nop
 800a08a:	bf00      	nop
 800a08c:	3730      	adds	r7, #48	@ 0x30
 800a08e:	46bd      	mov	sp, r7
 800a090:	bd80      	pop	{r7, pc}
 800a092:	bf00      	nop
 800a094:	20001680 	.word	0x20001680

0800a098 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b088      	sub	sp, #32
 800a09c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a09e:	e04b      	b.n	800a138 <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a0a0:	4b2f      	ldr	r3, [pc, #188]	@ (800a160 <prvSwitchTimerLists+0xc8>)
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	68db      	ldr	r3, [r3, #12]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0aa:	4b2d      	ldr	r3, [pc, #180]	@ (800a160 <prvSwitchTimerLists+0xc8>)
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	68db      	ldr	r3, [r3, #12]
 800a0b0:	68db      	ldr	r3, [r3, #12]
 800a0b2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	3304      	adds	r3, #4
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	f7fe f8b9 	bl	8008230 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	6a1b      	ldr	r3, [r3, #32]
 800a0c2:	68f8      	ldr	r0, [r7, #12]
 800a0c4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a0cc:	f003 0304 	and.w	r3, r3, #4
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d031      	beq.n	800a138 <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	699b      	ldr	r3, [r3, #24]
 800a0d8:	693a      	ldr	r2, [r7, #16]
 800a0da:	4413      	add	r3, r2
 800a0dc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a0de:	68ba      	ldr	r2, [r7, #8]
 800a0e0:	693b      	ldr	r3, [r7, #16]
 800a0e2:	429a      	cmp	r2, r3
 800a0e4:	d90e      	bls.n	800a104 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	68ba      	ldr	r2, [r7, #8]
 800a0ea:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	68fa      	ldr	r2, [r7, #12]
 800a0f0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a0f2:	4b1b      	ldr	r3, [pc, #108]	@ (800a160 <prvSwitchTimerLists+0xc8>)
 800a0f4:	681a      	ldr	r2, [r3, #0]
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	3304      	adds	r3, #4
 800a0fa:	4619      	mov	r1, r3
 800a0fc:	4610      	mov	r0, r2
 800a0fe:	f7fe f85e 	bl	80081be <vListInsert>
 800a102:	e019      	b.n	800a138 <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a104:	2300      	movs	r3, #0
 800a106:	9300      	str	r3, [sp, #0]
 800a108:	2300      	movs	r3, #0
 800a10a:	693a      	ldr	r2, [r7, #16]
 800a10c:	2100      	movs	r1, #0
 800a10e:	68f8      	ldr	r0, [r7, #12]
 800a110:	f7ff fd4e 	bl	8009bb0 <xTimerGenericCommand>
 800a114:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d10d      	bne.n	800a138 <prvSwitchTimerLists+0xa0>
	__asm volatile
 800a11c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a120:	b672      	cpsid	i
 800a122:	f383 8811 	msr	BASEPRI, r3
 800a126:	f3bf 8f6f 	isb	sy
 800a12a:	f3bf 8f4f 	dsb	sy
 800a12e:	b662      	cpsie	i
 800a130:	603b      	str	r3, [r7, #0]
}
 800a132:	bf00      	nop
 800a134:	bf00      	nop
 800a136:	e7fd      	b.n	800a134 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a138:	4b09      	ldr	r3, [pc, #36]	@ (800a160 <prvSwitchTimerLists+0xc8>)
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d1ae      	bne.n	800a0a0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a142:	4b07      	ldr	r3, [pc, #28]	@ (800a160 <prvSwitchTimerLists+0xc8>)
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a148:	4b06      	ldr	r3, [pc, #24]	@ (800a164 <prvSwitchTimerLists+0xcc>)
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	4a04      	ldr	r2, [pc, #16]	@ (800a160 <prvSwitchTimerLists+0xc8>)
 800a14e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a150:	4a04      	ldr	r2, [pc, #16]	@ (800a164 <prvSwitchTimerLists+0xcc>)
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	6013      	str	r3, [r2, #0]
}
 800a156:	bf00      	nop
 800a158:	3718      	adds	r7, #24
 800a15a:	46bd      	mov	sp, r7
 800a15c:	bd80      	pop	{r7, pc}
 800a15e:	bf00      	nop
 800a160:	20001678 	.word	0x20001678
 800a164:	2000167c 	.word	0x2000167c

0800a168 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b082      	sub	sp, #8
 800a16c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a16e:	f000 f94d 	bl	800a40c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a172:	4b15      	ldr	r3, [pc, #84]	@ (800a1c8 <prvCheckForValidListAndQueue+0x60>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d120      	bne.n	800a1bc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a17a:	4814      	ldr	r0, [pc, #80]	@ (800a1cc <prvCheckForValidListAndQueue+0x64>)
 800a17c:	f7fd ffce 	bl	800811c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a180:	4813      	ldr	r0, [pc, #76]	@ (800a1d0 <prvCheckForValidListAndQueue+0x68>)
 800a182:	f7fd ffcb 	bl	800811c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a186:	4b13      	ldr	r3, [pc, #76]	@ (800a1d4 <prvCheckForValidListAndQueue+0x6c>)
 800a188:	4a10      	ldr	r2, [pc, #64]	@ (800a1cc <prvCheckForValidListAndQueue+0x64>)
 800a18a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a18c:	4b12      	ldr	r3, [pc, #72]	@ (800a1d8 <prvCheckForValidListAndQueue+0x70>)
 800a18e:	4a10      	ldr	r2, [pc, #64]	@ (800a1d0 <prvCheckForValidListAndQueue+0x68>)
 800a190:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a192:	2300      	movs	r3, #0
 800a194:	9300      	str	r3, [sp, #0]
 800a196:	4b11      	ldr	r3, [pc, #68]	@ (800a1dc <prvCheckForValidListAndQueue+0x74>)
 800a198:	4a11      	ldr	r2, [pc, #68]	@ (800a1e0 <prvCheckForValidListAndQueue+0x78>)
 800a19a:	2110      	movs	r1, #16
 800a19c:	200a      	movs	r0, #10
 800a19e:	f7fe f8dd 	bl	800835c <xQueueGenericCreateStatic>
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	4a08      	ldr	r2, [pc, #32]	@ (800a1c8 <prvCheckForValidListAndQueue+0x60>)
 800a1a6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a1a8:	4b07      	ldr	r3, [pc, #28]	@ (800a1c8 <prvCheckForValidListAndQueue+0x60>)
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d005      	beq.n	800a1bc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a1b0:	4b05      	ldr	r3, [pc, #20]	@ (800a1c8 <prvCheckForValidListAndQueue+0x60>)
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	490b      	ldr	r1, [pc, #44]	@ (800a1e4 <prvCheckForValidListAndQueue+0x7c>)
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	f7fe fd20 	bl	8008bfc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a1bc:	f000 f95c 	bl	800a478 <vPortExitCritical>
}
 800a1c0:	bf00      	nop
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	bd80      	pop	{r7, pc}
 800a1c6:	bf00      	nop
 800a1c8:	20001680 	.word	0x20001680
 800a1cc:	20001650 	.word	0x20001650
 800a1d0:	20001664 	.word	0x20001664
 800a1d4:	20001678 	.word	0x20001678
 800a1d8:	2000167c 	.word	0x2000167c
 800a1dc:	2000172c 	.word	0x2000172c
 800a1e0:	2000168c 	.word	0x2000168c
 800a1e4:	0800b75c 	.word	0x0800b75c

0800a1e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a1e8:	b480      	push	{r7}
 800a1ea:	b085      	sub	sp, #20
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	60f8      	str	r0, [r7, #12]
 800a1f0:	60b9      	str	r1, [r7, #8]
 800a1f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	3b04      	subs	r3, #4
 800a1f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a200:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	3b04      	subs	r3, #4
 800a206:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a208:	68bb      	ldr	r3, [r7, #8]
 800a20a:	f023 0201 	bic.w	r2, r3, #1
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	3b04      	subs	r3, #4
 800a216:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a218:	4a0c      	ldr	r2, [pc, #48]	@ (800a24c <pxPortInitialiseStack+0x64>)
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	3b14      	subs	r3, #20
 800a222:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a224:	687a      	ldr	r2, [r7, #4]
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	3b04      	subs	r3, #4
 800a22e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	f06f 0202 	mvn.w	r2, #2
 800a236:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	3b20      	subs	r3, #32
 800a23c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a23e:	68fb      	ldr	r3, [r7, #12]
}
 800a240:	4618      	mov	r0, r3
 800a242:	3714      	adds	r7, #20
 800a244:	46bd      	mov	sp, r7
 800a246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24a:	4770      	bx	lr
 800a24c:	0800a251 	.word	0x0800a251

0800a250 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a250:	b480      	push	{r7}
 800a252:	b085      	sub	sp, #20
 800a254:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a256:	2300      	movs	r3, #0
 800a258:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a25a:	4b15      	ldr	r3, [pc, #84]	@ (800a2b0 <prvTaskExitError+0x60>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a262:	d00d      	beq.n	800a280 <prvTaskExitError+0x30>
	__asm volatile
 800a264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a268:	b672      	cpsid	i
 800a26a:	f383 8811 	msr	BASEPRI, r3
 800a26e:	f3bf 8f6f 	isb	sy
 800a272:	f3bf 8f4f 	dsb	sy
 800a276:	b662      	cpsie	i
 800a278:	60fb      	str	r3, [r7, #12]
}
 800a27a:	bf00      	nop
 800a27c:	bf00      	nop
 800a27e:	e7fd      	b.n	800a27c <prvTaskExitError+0x2c>
	__asm volatile
 800a280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a284:	b672      	cpsid	i
 800a286:	f383 8811 	msr	BASEPRI, r3
 800a28a:	f3bf 8f6f 	isb	sy
 800a28e:	f3bf 8f4f 	dsb	sy
 800a292:	b662      	cpsie	i
 800a294:	60bb      	str	r3, [r7, #8]
}
 800a296:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a298:	bf00      	nop
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d0fc      	beq.n	800a29a <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a2a0:	bf00      	nop
 800a2a2:	bf00      	nop
 800a2a4:	3714      	adds	r7, #20
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ac:	4770      	bx	lr
 800a2ae:	bf00      	nop
 800a2b0:	2000000c 	.word	0x2000000c
	...

0800a2c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a2c0:	4b07      	ldr	r3, [pc, #28]	@ (800a2e0 <pxCurrentTCBConst2>)
 800a2c2:	6819      	ldr	r1, [r3, #0]
 800a2c4:	6808      	ldr	r0, [r1, #0]
 800a2c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ca:	f380 8809 	msr	PSP, r0
 800a2ce:	f3bf 8f6f 	isb	sy
 800a2d2:	f04f 0000 	mov.w	r0, #0
 800a2d6:	f380 8811 	msr	BASEPRI, r0
 800a2da:	4770      	bx	lr
 800a2dc:	f3af 8000 	nop.w

0800a2e0 <pxCurrentTCBConst2>:
 800a2e0:	20001150 	.word	0x20001150
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a2e4:	bf00      	nop
 800a2e6:	bf00      	nop

0800a2e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a2e8:	4808      	ldr	r0, [pc, #32]	@ (800a30c <prvPortStartFirstTask+0x24>)
 800a2ea:	6800      	ldr	r0, [r0, #0]
 800a2ec:	6800      	ldr	r0, [r0, #0]
 800a2ee:	f380 8808 	msr	MSP, r0
 800a2f2:	f04f 0000 	mov.w	r0, #0
 800a2f6:	f380 8814 	msr	CONTROL, r0
 800a2fa:	b662      	cpsie	i
 800a2fc:	b661      	cpsie	f
 800a2fe:	f3bf 8f4f 	dsb	sy
 800a302:	f3bf 8f6f 	isb	sy
 800a306:	df00      	svc	0
 800a308:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a30a:	bf00      	nop
 800a30c:	e000ed08 	.word	0xe000ed08

0800a310 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b084      	sub	sp, #16
 800a314:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a316:	4b37      	ldr	r3, [pc, #220]	@ (800a3f4 <xPortStartScheduler+0xe4>)
 800a318:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	781b      	ldrb	r3, [r3, #0]
 800a31e:	b2db      	uxtb	r3, r3
 800a320:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	22ff      	movs	r2, #255	@ 0xff
 800a326:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	781b      	ldrb	r3, [r3, #0]
 800a32c:	b2db      	uxtb	r3, r3
 800a32e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a330:	78fb      	ldrb	r3, [r7, #3]
 800a332:	b2db      	uxtb	r3, r3
 800a334:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a338:	b2da      	uxtb	r2, r3
 800a33a:	4b2f      	ldr	r3, [pc, #188]	@ (800a3f8 <xPortStartScheduler+0xe8>)
 800a33c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a33e:	4b2f      	ldr	r3, [pc, #188]	@ (800a3fc <xPortStartScheduler+0xec>)
 800a340:	2207      	movs	r2, #7
 800a342:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a344:	e009      	b.n	800a35a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a346:	4b2d      	ldr	r3, [pc, #180]	@ (800a3fc <xPortStartScheduler+0xec>)
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	3b01      	subs	r3, #1
 800a34c:	4a2b      	ldr	r2, [pc, #172]	@ (800a3fc <xPortStartScheduler+0xec>)
 800a34e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a350:	78fb      	ldrb	r3, [r7, #3]
 800a352:	b2db      	uxtb	r3, r3
 800a354:	005b      	lsls	r3, r3, #1
 800a356:	b2db      	uxtb	r3, r3
 800a358:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a35a:	78fb      	ldrb	r3, [r7, #3]
 800a35c:	b2db      	uxtb	r3, r3
 800a35e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a362:	2b80      	cmp	r3, #128	@ 0x80
 800a364:	d0ef      	beq.n	800a346 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a366:	4b25      	ldr	r3, [pc, #148]	@ (800a3fc <xPortStartScheduler+0xec>)
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	f1c3 0307 	rsb	r3, r3, #7
 800a36e:	2b04      	cmp	r3, #4
 800a370:	d00d      	beq.n	800a38e <xPortStartScheduler+0x7e>
	__asm volatile
 800a372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a376:	b672      	cpsid	i
 800a378:	f383 8811 	msr	BASEPRI, r3
 800a37c:	f3bf 8f6f 	isb	sy
 800a380:	f3bf 8f4f 	dsb	sy
 800a384:	b662      	cpsie	i
 800a386:	60bb      	str	r3, [r7, #8]
}
 800a388:	bf00      	nop
 800a38a:	bf00      	nop
 800a38c:	e7fd      	b.n	800a38a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a38e:	4b1b      	ldr	r3, [pc, #108]	@ (800a3fc <xPortStartScheduler+0xec>)
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	021b      	lsls	r3, r3, #8
 800a394:	4a19      	ldr	r2, [pc, #100]	@ (800a3fc <xPortStartScheduler+0xec>)
 800a396:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a398:	4b18      	ldr	r3, [pc, #96]	@ (800a3fc <xPortStartScheduler+0xec>)
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a3a0:	4a16      	ldr	r2, [pc, #88]	@ (800a3fc <xPortStartScheduler+0xec>)
 800a3a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	b2da      	uxtb	r2, r3
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a3ac:	4b14      	ldr	r3, [pc, #80]	@ (800a400 <xPortStartScheduler+0xf0>)
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	4a13      	ldr	r2, [pc, #76]	@ (800a400 <xPortStartScheduler+0xf0>)
 800a3b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a3b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a3b8:	4b11      	ldr	r3, [pc, #68]	@ (800a400 <xPortStartScheduler+0xf0>)
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	4a10      	ldr	r2, [pc, #64]	@ (800a400 <xPortStartScheduler+0xf0>)
 800a3be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a3c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a3c4:	f000 f8dc 	bl	800a580 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a3c8:	4b0e      	ldr	r3, [pc, #56]	@ (800a404 <xPortStartScheduler+0xf4>)
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a3ce:	f000 f8fb 	bl	800a5c8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a3d2:	4b0d      	ldr	r3, [pc, #52]	@ (800a408 <xPortStartScheduler+0xf8>)
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	4a0c      	ldr	r2, [pc, #48]	@ (800a408 <xPortStartScheduler+0xf8>)
 800a3d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a3dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a3de:	f7ff ff83 	bl	800a2e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a3e2:	f7ff f835 	bl	8009450 <vTaskSwitchContext>
	prvTaskExitError();
 800a3e6:	f7ff ff33 	bl	800a250 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a3ea:	2300      	movs	r3, #0
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	3710      	adds	r7, #16
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bd80      	pop	{r7, pc}
 800a3f4:	e000e400 	.word	0xe000e400
 800a3f8:	2000177c 	.word	0x2000177c
 800a3fc:	20001780 	.word	0x20001780
 800a400:	e000ed20 	.word	0xe000ed20
 800a404:	2000000c 	.word	0x2000000c
 800a408:	e000ef34 	.word	0xe000ef34

0800a40c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a40c:	b480      	push	{r7}
 800a40e:	b083      	sub	sp, #12
 800a410:	af00      	add	r7, sp, #0
	__asm volatile
 800a412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a416:	b672      	cpsid	i
 800a418:	f383 8811 	msr	BASEPRI, r3
 800a41c:	f3bf 8f6f 	isb	sy
 800a420:	f3bf 8f4f 	dsb	sy
 800a424:	b662      	cpsie	i
 800a426:	607b      	str	r3, [r7, #4]
}
 800a428:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a42a:	4b11      	ldr	r3, [pc, #68]	@ (800a470 <vPortEnterCritical+0x64>)
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	3301      	adds	r3, #1
 800a430:	4a0f      	ldr	r2, [pc, #60]	@ (800a470 <vPortEnterCritical+0x64>)
 800a432:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a434:	4b0e      	ldr	r3, [pc, #56]	@ (800a470 <vPortEnterCritical+0x64>)
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	2b01      	cmp	r3, #1
 800a43a:	d112      	bne.n	800a462 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a43c:	4b0d      	ldr	r3, [pc, #52]	@ (800a474 <vPortEnterCritical+0x68>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	b2db      	uxtb	r3, r3
 800a442:	2b00      	cmp	r3, #0
 800a444:	d00d      	beq.n	800a462 <vPortEnterCritical+0x56>
	__asm volatile
 800a446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a44a:	b672      	cpsid	i
 800a44c:	f383 8811 	msr	BASEPRI, r3
 800a450:	f3bf 8f6f 	isb	sy
 800a454:	f3bf 8f4f 	dsb	sy
 800a458:	b662      	cpsie	i
 800a45a:	603b      	str	r3, [r7, #0]
}
 800a45c:	bf00      	nop
 800a45e:	bf00      	nop
 800a460:	e7fd      	b.n	800a45e <vPortEnterCritical+0x52>
	}
}
 800a462:	bf00      	nop
 800a464:	370c      	adds	r7, #12
 800a466:	46bd      	mov	sp, r7
 800a468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46c:	4770      	bx	lr
 800a46e:	bf00      	nop
 800a470:	2000000c 	.word	0x2000000c
 800a474:	e000ed04 	.word	0xe000ed04

0800a478 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a478:	b480      	push	{r7}
 800a47a:	b083      	sub	sp, #12
 800a47c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a47e:	4b13      	ldr	r3, [pc, #76]	@ (800a4cc <vPortExitCritical+0x54>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	2b00      	cmp	r3, #0
 800a484:	d10d      	bne.n	800a4a2 <vPortExitCritical+0x2a>
	__asm volatile
 800a486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a48a:	b672      	cpsid	i
 800a48c:	f383 8811 	msr	BASEPRI, r3
 800a490:	f3bf 8f6f 	isb	sy
 800a494:	f3bf 8f4f 	dsb	sy
 800a498:	b662      	cpsie	i
 800a49a:	607b      	str	r3, [r7, #4]
}
 800a49c:	bf00      	nop
 800a49e:	bf00      	nop
 800a4a0:	e7fd      	b.n	800a49e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800a4a2:	4b0a      	ldr	r3, [pc, #40]	@ (800a4cc <vPortExitCritical+0x54>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	3b01      	subs	r3, #1
 800a4a8:	4a08      	ldr	r2, [pc, #32]	@ (800a4cc <vPortExitCritical+0x54>)
 800a4aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a4ac:	4b07      	ldr	r3, [pc, #28]	@ (800a4cc <vPortExitCritical+0x54>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d105      	bne.n	800a4c0 <vPortExitCritical+0x48>
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	f383 8811 	msr	BASEPRI, r3
}
 800a4be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a4c0:	bf00      	nop
 800a4c2:	370c      	adds	r7, #12
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ca:	4770      	bx	lr
 800a4cc:	2000000c 	.word	0x2000000c

0800a4d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a4d0:	f3ef 8009 	mrs	r0, PSP
 800a4d4:	f3bf 8f6f 	isb	sy
 800a4d8:	4b15      	ldr	r3, [pc, #84]	@ (800a530 <pxCurrentTCBConst>)
 800a4da:	681a      	ldr	r2, [r3, #0]
 800a4dc:	f01e 0f10 	tst.w	lr, #16
 800a4e0:	bf08      	it	eq
 800a4e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a4e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4ea:	6010      	str	r0, [r2, #0]
 800a4ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a4f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a4f4:	b672      	cpsid	i
 800a4f6:	f380 8811 	msr	BASEPRI, r0
 800a4fa:	f3bf 8f4f 	dsb	sy
 800a4fe:	f3bf 8f6f 	isb	sy
 800a502:	b662      	cpsie	i
 800a504:	f7fe ffa4 	bl	8009450 <vTaskSwitchContext>
 800a508:	f04f 0000 	mov.w	r0, #0
 800a50c:	f380 8811 	msr	BASEPRI, r0
 800a510:	bc09      	pop	{r0, r3}
 800a512:	6819      	ldr	r1, [r3, #0]
 800a514:	6808      	ldr	r0, [r1, #0]
 800a516:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a51a:	f01e 0f10 	tst.w	lr, #16
 800a51e:	bf08      	it	eq
 800a520:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a524:	f380 8809 	msr	PSP, r0
 800a528:	f3bf 8f6f 	isb	sy
 800a52c:	4770      	bx	lr
 800a52e:	bf00      	nop

0800a530 <pxCurrentTCBConst>:
 800a530:	20001150 	.word	0x20001150
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a534:	bf00      	nop
 800a536:	bf00      	nop

0800a538 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b082      	sub	sp, #8
 800a53c:	af00      	add	r7, sp, #0
	__asm volatile
 800a53e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a542:	b672      	cpsid	i
 800a544:	f383 8811 	msr	BASEPRI, r3
 800a548:	f3bf 8f6f 	isb	sy
 800a54c:	f3bf 8f4f 	dsb	sy
 800a550:	b662      	cpsie	i
 800a552:	607b      	str	r3, [r7, #4]
}
 800a554:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a556:	f7fe febf 	bl	80092d8 <xTaskIncrementTick>
 800a55a:	4603      	mov	r3, r0
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d003      	beq.n	800a568 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a560:	4b06      	ldr	r3, [pc, #24]	@ (800a57c <xPortSysTickHandler+0x44>)
 800a562:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a566:	601a      	str	r2, [r3, #0]
 800a568:	2300      	movs	r3, #0
 800a56a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	f383 8811 	msr	BASEPRI, r3
}
 800a572:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a574:	bf00      	nop
 800a576:	3708      	adds	r7, #8
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}
 800a57c:	e000ed04 	.word	0xe000ed04

0800a580 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a580:	b480      	push	{r7}
 800a582:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a584:	4b0b      	ldr	r3, [pc, #44]	@ (800a5b4 <vPortSetupTimerInterrupt+0x34>)
 800a586:	2200      	movs	r2, #0
 800a588:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a58a:	4b0b      	ldr	r3, [pc, #44]	@ (800a5b8 <vPortSetupTimerInterrupt+0x38>)
 800a58c:	2200      	movs	r2, #0
 800a58e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a590:	4b0a      	ldr	r3, [pc, #40]	@ (800a5bc <vPortSetupTimerInterrupt+0x3c>)
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	4a0a      	ldr	r2, [pc, #40]	@ (800a5c0 <vPortSetupTimerInterrupt+0x40>)
 800a596:	fba2 2303 	umull	r2, r3, r2, r3
 800a59a:	099b      	lsrs	r3, r3, #6
 800a59c:	4a09      	ldr	r2, [pc, #36]	@ (800a5c4 <vPortSetupTimerInterrupt+0x44>)
 800a59e:	3b01      	subs	r3, #1
 800a5a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a5a2:	4b04      	ldr	r3, [pc, #16]	@ (800a5b4 <vPortSetupTimerInterrupt+0x34>)
 800a5a4:	2207      	movs	r2, #7
 800a5a6:	601a      	str	r2, [r3, #0]
}
 800a5a8:	bf00      	nop
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b0:	4770      	bx	lr
 800a5b2:	bf00      	nop
 800a5b4:	e000e010 	.word	0xe000e010
 800a5b8:	e000e018 	.word	0xe000e018
 800a5bc:	20000000 	.word	0x20000000
 800a5c0:	10624dd3 	.word	0x10624dd3
 800a5c4:	e000e014 	.word	0xe000e014

0800a5c8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a5c8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a5d8 <vPortEnableVFP+0x10>
 800a5cc:	6801      	ldr	r1, [r0, #0]
 800a5ce:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a5d2:	6001      	str	r1, [r0, #0]
 800a5d4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a5d6:	bf00      	nop
 800a5d8:	e000ed88 	.word	0xe000ed88

0800a5dc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a5dc:	b480      	push	{r7}
 800a5de:	b085      	sub	sp, #20
 800a5e0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a5e2:	f3ef 8305 	mrs	r3, IPSR
 800a5e6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	2b0f      	cmp	r3, #15
 800a5ec:	d917      	bls.n	800a61e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a5ee:	4a1a      	ldr	r2, [pc, #104]	@ (800a658 <vPortValidateInterruptPriority+0x7c>)
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	4413      	add	r3, r2
 800a5f4:	781b      	ldrb	r3, [r3, #0]
 800a5f6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a5f8:	4b18      	ldr	r3, [pc, #96]	@ (800a65c <vPortValidateInterruptPriority+0x80>)
 800a5fa:	781b      	ldrb	r3, [r3, #0]
 800a5fc:	7afa      	ldrb	r2, [r7, #11]
 800a5fe:	429a      	cmp	r2, r3
 800a600:	d20d      	bcs.n	800a61e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800a602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a606:	b672      	cpsid	i
 800a608:	f383 8811 	msr	BASEPRI, r3
 800a60c:	f3bf 8f6f 	isb	sy
 800a610:	f3bf 8f4f 	dsb	sy
 800a614:	b662      	cpsie	i
 800a616:	607b      	str	r3, [r7, #4]
}
 800a618:	bf00      	nop
 800a61a:	bf00      	nop
 800a61c:	e7fd      	b.n	800a61a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a61e:	4b10      	ldr	r3, [pc, #64]	@ (800a660 <vPortValidateInterruptPriority+0x84>)
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a626:	4b0f      	ldr	r3, [pc, #60]	@ (800a664 <vPortValidateInterruptPriority+0x88>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	429a      	cmp	r2, r3
 800a62c:	d90d      	bls.n	800a64a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800a62e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a632:	b672      	cpsid	i
 800a634:	f383 8811 	msr	BASEPRI, r3
 800a638:	f3bf 8f6f 	isb	sy
 800a63c:	f3bf 8f4f 	dsb	sy
 800a640:	b662      	cpsie	i
 800a642:	603b      	str	r3, [r7, #0]
}
 800a644:	bf00      	nop
 800a646:	bf00      	nop
 800a648:	e7fd      	b.n	800a646 <vPortValidateInterruptPriority+0x6a>
	}
 800a64a:	bf00      	nop
 800a64c:	3714      	adds	r7, #20
 800a64e:	46bd      	mov	sp, r7
 800a650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a654:	4770      	bx	lr
 800a656:	bf00      	nop
 800a658:	e000e3f0 	.word	0xe000e3f0
 800a65c:	2000177c 	.word	0x2000177c
 800a660:	e000ed0c 	.word	0xe000ed0c
 800a664:	20001780 	.word	0x20001780

0800a668 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b08a      	sub	sp, #40	@ 0x28
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a670:	2300      	movs	r3, #0
 800a672:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a674:	f7fe fd72 	bl	800915c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a678:	4b5d      	ldr	r3, [pc, #372]	@ (800a7f0 <pvPortMalloc+0x188>)
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d101      	bne.n	800a684 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a680:	f000 f920 	bl	800a8c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a684:	4b5b      	ldr	r3, [pc, #364]	@ (800a7f4 <pvPortMalloc+0x18c>)
 800a686:	681a      	ldr	r2, [r3, #0]
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	4013      	ands	r3, r2
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	f040 8094 	bne.w	800a7ba <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d020      	beq.n	800a6da <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800a698:	2208      	movs	r2, #8
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	4413      	add	r3, r2
 800a69e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	f003 0307 	and.w	r3, r3, #7
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d017      	beq.n	800a6da <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	f023 0307 	bic.w	r3, r3, #7
 800a6b0:	3308      	adds	r3, #8
 800a6b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f003 0307 	and.w	r3, r3, #7
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d00d      	beq.n	800a6da <pvPortMalloc+0x72>
	__asm volatile
 800a6be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6c2:	b672      	cpsid	i
 800a6c4:	f383 8811 	msr	BASEPRI, r3
 800a6c8:	f3bf 8f6f 	isb	sy
 800a6cc:	f3bf 8f4f 	dsb	sy
 800a6d0:	b662      	cpsie	i
 800a6d2:	617b      	str	r3, [r7, #20]
}
 800a6d4:	bf00      	nop
 800a6d6:	bf00      	nop
 800a6d8:	e7fd      	b.n	800a6d6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d06c      	beq.n	800a7ba <pvPortMalloc+0x152>
 800a6e0:	4b45      	ldr	r3, [pc, #276]	@ (800a7f8 <pvPortMalloc+0x190>)
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	687a      	ldr	r2, [r7, #4]
 800a6e6:	429a      	cmp	r2, r3
 800a6e8:	d867      	bhi.n	800a7ba <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a6ea:	4b44      	ldr	r3, [pc, #272]	@ (800a7fc <pvPortMalloc+0x194>)
 800a6ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a6ee:	4b43      	ldr	r3, [pc, #268]	@ (800a7fc <pvPortMalloc+0x194>)
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a6f4:	e004      	b.n	800a700 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800a6f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a6fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a702:	685b      	ldr	r3, [r3, #4]
 800a704:	687a      	ldr	r2, [r7, #4]
 800a706:	429a      	cmp	r2, r3
 800a708:	d903      	bls.n	800a712 <pvPortMalloc+0xaa>
 800a70a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d1f1      	bne.n	800a6f6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a712:	4b37      	ldr	r3, [pc, #220]	@ (800a7f0 <pvPortMalloc+0x188>)
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a718:	429a      	cmp	r2, r3
 800a71a:	d04e      	beq.n	800a7ba <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a71c:	6a3b      	ldr	r3, [r7, #32]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	2208      	movs	r2, #8
 800a722:	4413      	add	r3, r2
 800a724:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a728:	681a      	ldr	r2, [r3, #0]
 800a72a:	6a3b      	ldr	r3, [r7, #32]
 800a72c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a72e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a730:	685a      	ldr	r2, [r3, #4]
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	1ad2      	subs	r2, r2, r3
 800a736:	2308      	movs	r3, #8
 800a738:	005b      	lsls	r3, r3, #1
 800a73a:	429a      	cmp	r2, r3
 800a73c:	d922      	bls.n	800a784 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a73e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	4413      	add	r3, r2
 800a744:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a746:	69bb      	ldr	r3, [r7, #24]
 800a748:	f003 0307 	and.w	r3, r3, #7
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d00d      	beq.n	800a76c <pvPortMalloc+0x104>
	__asm volatile
 800a750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a754:	b672      	cpsid	i
 800a756:	f383 8811 	msr	BASEPRI, r3
 800a75a:	f3bf 8f6f 	isb	sy
 800a75e:	f3bf 8f4f 	dsb	sy
 800a762:	b662      	cpsie	i
 800a764:	613b      	str	r3, [r7, #16]
}
 800a766:	bf00      	nop
 800a768:	bf00      	nop
 800a76a:	e7fd      	b.n	800a768 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a76c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a76e:	685a      	ldr	r2, [r3, #4]
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	1ad2      	subs	r2, r2, r3
 800a774:	69bb      	ldr	r3, [r7, #24]
 800a776:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a77a:	687a      	ldr	r2, [r7, #4]
 800a77c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a77e:	69b8      	ldr	r0, [r7, #24]
 800a780:	f000 f902 	bl	800a988 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a784:	4b1c      	ldr	r3, [pc, #112]	@ (800a7f8 <pvPortMalloc+0x190>)
 800a786:	681a      	ldr	r2, [r3, #0]
 800a788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a78a:	685b      	ldr	r3, [r3, #4]
 800a78c:	1ad3      	subs	r3, r2, r3
 800a78e:	4a1a      	ldr	r2, [pc, #104]	@ (800a7f8 <pvPortMalloc+0x190>)
 800a790:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a792:	4b19      	ldr	r3, [pc, #100]	@ (800a7f8 <pvPortMalloc+0x190>)
 800a794:	681a      	ldr	r2, [r3, #0]
 800a796:	4b1a      	ldr	r3, [pc, #104]	@ (800a800 <pvPortMalloc+0x198>)
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	429a      	cmp	r2, r3
 800a79c:	d203      	bcs.n	800a7a6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a79e:	4b16      	ldr	r3, [pc, #88]	@ (800a7f8 <pvPortMalloc+0x190>)
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	4a17      	ldr	r2, [pc, #92]	@ (800a800 <pvPortMalloc+0x198>)
 800a7a4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a7a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7a8:	685a      	ldr	r2, [r3, #4]
 800a7aa:	4b12      	ldr	r3, [pc, #72]	@ (800a7f4 <pvPortMalloc+0x18c>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	431a      	orrs	r2, r3
 800a7b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7b2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a7b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a7ba:	f7fe fcdd 	bl	8009178 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a7be:	69fb      	ldr	r3, [r7, #28]
 800a7c0:	f003 0307 	and.w	r3, r3, #7
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d00d      	beq.n	800a7e4 <pvPortMalloc+0x17c>
	__asm volatile
 800a7c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7cc:	b672      	cpsid	i
 800a7ce:	f383 8811 	msr	BASEPRI, r3
 800a7d2:	f3bf 8f6f 	isb	sy
 800a7d6:	f3bf 8f4f 	dsb	sy
 800a7da:	b662      	cpsie	i
 800a7dc:	60fb      	str	r3, [r7, #12]
}
 800a7de:	bf00      	nop
 800a7e0:	bf00      	nop
 800a7e2:	e7fd      	b.n	800a7e0 <pvPortMalloc+0x178>
	return pvReturn;
 800a7e4:	69fb      	ldr	r3, [r7, #28]
}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	3728      	adds	r7, #40	@ 0x28
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	bd80      	pop	{r7, pc}
 800a7ee:	bf00      	nop
 800a7f0:	2000538c 	.word	0x2000538c
 800a7f4:	20005398 	.word	0x20005398
 800a7f8:	20005390 	.word	0x20005390
 800a7fc:	20005384 	.word	0x20005384
 800a800:	20005394 	.word	0x20005394

0800a804 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b086      	sub	sp, #24
 800a808:	af00      	add	r7, sp, #0
 800a80a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d04e      	beq.n	800a8b4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a816:	2308      	movs	r3, #8
 800a818:	425b      	negs	r3, r3
 800a81a:	697a      	ldr	r2, [r7, #20]
 800a81c:	4413      	add	r3, r2
 800a81e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a820:	697b      	ldr	r3, [r7, #20]
 800a822:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a824:	693b      	ldr	r3, [r7, #16]
 800a826:	685a      	ldr	r2, [r3, #4]
 800a828:	4b24      	ldr	r3, [pc, #144]	@ (800a8bc <vPortFree+0xb8>)
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	4013      	ands	r3, r2
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d10d      	bne.n	800a84e <vPortFree+0x4a>
	__asm volatile
 800a832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a836:	b672      	cpsid	i
 800a838:	f383 8811 	msr	BASEPRI, r3
 800a83c:	f3bf 8f6f 	isb	sy
 800a840:	f3bf 8f4f 	dsb	sy
 800a844:	b662      	cpsie	i
 800a846:	60fb      	str	r3, [r7, #12]
}
 800a848:	bf00      	nop
 800a84a:	bf00      	nop
 800a84c:	e7fd      	b.n	800a84a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a84e:	693b      	ldr	r3, [r7, #16]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d00d      	beq.n	800a872 <vPortFree+0x6e>
	__asm volatile
 800a856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a85a:	b672      	cpsid	i
 800a85c:	f383 8811 	msr	BASEPRI, r3
 800a860:	f3bf 8f6f 	isb	sy
 800a864:	f3bf 8f4f 	dsb	sy
 800a868:	b662      	cpsie	i
 800a86a:	60bb      	str	r3, [r7, #8]
}
 800a86c:	bf00      	nop
 800a86e:	bf00      	nop
 800a870:	e7fd      	b.n	800a86e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a872:	693b      	ldr	r3, [r7, #16]
 800a874:	685a      	ldr	r2, [r3, #4]
 800a876:	4b11      	ldr	r3, [pc, #68]	@ (800a8bc <vPortFree+0xb8>)
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	4013      	ands	r3, r2
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d019      	beq.n	800a8b4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a880:	693b      	ldr	r3, [r7, #16]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d115      	bne.n	800a8b4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a888:	693b      	ldr	r3, [r7, #16]
 800a88a:	685a      	ldr	r2, [r3, #4]
 800a88c:	4b0b      	ldr	r3, [pc, #44]	@ (800a8bc <vPortFree+0xb8>)
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	43db      	mvns	r3, r3
 800a892:	401a      	ands	r2, r3
 800a894:	693b      	ldr	r3, [r7, #16]
 800a896:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a898:	f7fe fc60 	bl	800915c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a89c:	693b      	ldr	r3, [r7, #16]
 800a89e:	685a      	ldr	r2, [r3, #4]
 800a8a0:	4b07      	ldr	r3, [pc, #28]	@ (800a8c0 <vPortFree+0xbc>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	4413      	add	r3, r2
 800a8a6:	4a06      	ldr	r2, [pc, #24]	@ (800a8c0 <vPortFree+0xbc>)
 800a8a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a8aa:	6938      	ldr	r0, [r7, #16]
 800a8ac:	f000 f86c 	bl	800a988 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a8b0:	f7fe fc62 	bl	8009178 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a8b4:	bf00      	nop
 800a8b6:	3718      	adds	r7, #24
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	bd80      	pop	{r7, pc}
 800a8bc:	20005398 	.word	0x20005398
 800a8c0:	20005390 	.word	0x20005390

0800a8c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	b085      	sub	sp, #20
 800a8c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a8ca:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a8ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a8d0:	4b27      	ldr	r3, [pc, #156]	@ (800a970 <prvHeapInit+0xac>)
 800a8d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	f003 0307 	and.w	r3, r3, #7
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d00c      	beq.n	800a8f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	3307      	adds	r3, #7
 800a8e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	f023 0307 	bic.w	r3, r3, #7
 800a8ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a8ec:	68ba      	ldr	r2, [r7, #8]
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	1ad3      	subs	r3, r2, r3
 800a8f2:	4a1f      	ldr	r2, [pc, #124]	@ (800a970 <prvHeapInit+0xac>)
 800a8f4:	4413      	add	r3, r2
 800a8f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a8fc:	4a1d      	ldr	r2, [pc, #116]	@ (800a974 <prvHeapInit+0xb0>)
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a902:	4b1c      	ldr	r3, [pc, #112]	@ (800a974 <prvHeapInit+0xb0>)
 800a904:	2200      	movs	r2, #0
 800a906:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	68ba      	ldr	r2, [r7, #8]
 800a90c:	4413      	add	r3, r2
 800a90e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a910:	2208      	movs	r2, #8
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	1a9b      	subs	r3, r3, r2
 800a916:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	f023 0307 	bic.w	r3, r3, #7
 800a91e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	4a15      	ldr	r2, [pc, #84]	@ (800a978 <prvHeapInit+0xb4>)
 800a924:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a926:	4b14      	ldr	r3, [pc, #80]	@ (800a978 <prvHeapInit+0xb4>)
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	2200      	movs	r2, #0
 800a92c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a92e:	4b12      	ldr	r3, [pc, #72]	@ (800a978 <prvHeapInit+0xb4>)
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	2200      	movs	r2, #0
 800a934:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	68fa      	ldr	r2, [r7, #12]
 800a93e:	1ad2      	subs	r2, r2, r3
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a944:	4b0c      	ldr	r3, [pc, #48]	@ (800a978 <prvHeapInit+0xb4>)
 800a946:	681a      	ldr	r2, [r3, #0]
 800a948:	683b      	ldr	r3, [r7, #0]
 800a94a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	685b      	ldr	r3, [r3, #4]
 800a950:	4a0a      	ldr	r2, [pc, #40]	@ (800a97c <prvHeapInit+0xb8>)
 800a952:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a954:	683b      	ldr	r3, [r7, #0]
 800a956:	685b      	ldr	r3, [r3, #4]
 800a958:	4a09      	ldr	r2, [pc, #36]	@ (800a980 <prvHeapInit+0xbc>)
 800a95a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a95c:	4b09      	ldr	r3, [pc, #36]	@ (800a984 <prvHeapInit+0xc0>)
 800a95e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a962:	601a      	str	r2, [r3, #0]
}
 800a964:	bf00      	nop
 800a966:	3714      	adds	r7, #20
 800a968:	46bd      	mov	sp, r7
 800a96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96e:	4770      	bx	lr
 800a970:	20001784 	.word	0x20001784
 800a974:	20005384 	.word	0x20005384
 800a978:	2000538c 	.word	0x2000538c
 800a97c:	20005394 	.word	0x20005394
 800a980:	20005390 	.word	0x20005390
 800a984:	20005398 	.word	0x20005398

0800a988 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a988:	b480      	push	{r7}
 800a98a:	b085      	sub	sp, #20
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a990:	4b28      	ldr	r3, [pc, #160]	@ (800aa34 <prvInsertBlockIntoFreeList+0xac>)
 800a992:	60fb      	str	r3, [r7, #12]
 800a994:	e002      	b.n	800a99c <prvInsertBlockIntoFreeList+0x14>
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	60fb      	str	r3, [r7, #12]
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	687a      	ldr	r2, [r7, #4]
 800a9a2:	429a      	cmp	r2, r3
 800a9a4:	d8f7      	bhi.n	800a996 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	685b      	ldr	r3, [r3, #4]
 800a9ae:	68ba      	ldr	r2, [r7, #8]
 800a9b0:	4413      	add	r3, r2
 800a9b2:	687a      	ldr	r2, [r7, #4]
 800a9b4:	429a      	cmp	r2, r3
 800a9b6:	d108      	bne.n	800a9ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	685a      	ldr	r2, [r3, #4]
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	685b      	ldr	r3, [r3, #4]
 800a9c0:	441a      	add	r2, r3
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	685b      	ldr	r3, [r3, #4]
 800a9d2:	68ba      	ldr	r2, [r7, #8]
 800a9d4:	441a      	add	r2, r3
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	429a      	cmp	r2, r3
 800a9dc:	d118      	bne.n	800aa10 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	681a      	ldr	r2, [r3, #0]
 800a9e2:	4b15      	ldr	r3, [pc, #84]	@ (800aa38 <prvInsertBlockIntoFreeList+0xb0>)
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	429a      	cmp	r2, r3
 800a9e8:	d00d      	beq.n	800aa06 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	685a      	ldr	r2, [r3, #4]
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	685b      	ldr	r3, [r3, #4]
 800a9f4:	441a      	add	r2, r3
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	681a      	ldr	r2, [r3, #0]
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	601a      	str	r2, [r3, #0]
 800aa04:	e008      	b.n	800aa18 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800aa06:	4b0c      	ldr	r3, [pc, #48]	@ (800aa38 <prvInsertBlockIntoFreeList+0xb0>)
 800aa08:	681a      	ldr	r2, [r3, #0]
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	601a      	str	r2, [r3, #0]
 800aa0e:	e003      	b.n	800aa18 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	681a      	ldr	r2, [r3, #0]
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800aa18:	68fa      	ldr	r2, [r7, #12]
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	429a      	cmp	r2, r3
 800aa1e:	d002      	beq.n	800aa26 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	687a      	ldr	r2, [r7, #4]
 800aa24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aa26:	bf00      	nop
 800aa28:	3714      	adds	r7, #20
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa30:	4770      	bx	lr
 800aa32:	bf00      	nop
 800aa34:	20005384 	.word	0x20005384
 800aa38:	2000538c 	.word	0x2000538c

0800aa3c <ATC_IdleLineCallback>:
  * @param  hAtc: Pointer to the ATC handle.
  * @param  Len: Length of received data.
  * @retval None.
  */
inline void ATC_IdleLineCallback(ATC_HandleTypeDef* hAtc, uint16_t Len)
{
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	b082      	sub	sp, #8
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
 800aa44:	460b      	mov	r3, r1
 800aa46:	807b      	strh	r3, [r7, #2]
  if (Len > hAtc->Size - hAtc->RxIndex)
 800aa48:	887a      	ldrh	r2, [r7, #2]
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	8a9b      	ldrh	r3, [r3, #20]
 800aa4e:	4619      	mov	r1, r3
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	8b1b      	ldrh	r3, [r3, #24]
 800aa54:	1acb      	subs	r3, r1, r3
 800aa56:	429a      	cmp	r2, r3
 800aa58:	dd05      	ble.n	800aa66 <ATC_IdleLineCallback+0x2a>
  {
    Len = hAtc->Size - hAtc->RxIndex;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	8a9a      	ldrh	r2, [r3, #20]
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	8b1b      	ldrh	r3, [r3, #24]
 800aa62:	1ad3      	subs	r3, r2, r3
 800aa64:	807b      	strh	r3, [r7, #2]
  }
  memcpy(&hAtc->pReadBuff[hAtc->RxIndex], hAtc->pRxBuff, Len);
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa6a:	687a      	ldr	r2, [r7, #4]
 800aa6c:	8b12      	ldrh	r2, [r2, #24]
 800aa6e:	1898      	adds	r0, r3, r2
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	69db      	ldr	r3, [r3, #28]
 800aa74:	887a      	ldrh	r2, [r7, #2]
 800aa76:	4619      	mov	r1, r3
 800aa78:	f000 fa04 	bl	800ae84 <memcpy>
  {
    dprintf("%c", hAtc->pRxBuff[i]);
  }
  dprintf("\r\n");
#endif
  hAtc->RxIndex += Len;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	8b1a      	ldrh	r2, [r3, #24]
 800aa80:	887b      	ldrh	r3, [r7, #2]
 800aa82:	4413      	add	r3, r2
 800aa84:	b29a      	uxth	r2, r3
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	831a      	strh	r2, [r3, #24]
  if (HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size) == HAL_OK)
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	6818      	ldr	r0, [r3, #0]
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	69d9      	ldr	r1, [r3, #28]
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	8a9b      	ldrh	r3, [r3, #20]
 800aa96:	461a      	mov	r2, r3
 800aa98:	f7fc fe84 	bl	80077a4 <HAL_UARTEx_ReceiveToIdle_DMA>
 800aa9c:	4603      	mov	r3, r0
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d10c      	bne.n	800aabc <ATC_IdleLineCallback+0x80>
  {
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	681a      	ldr	r2, [r3, #0]
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	f022 0208 	bic.w	r2, r2, #8
 800aab8:	601a      	str	r2, [r3, #0]
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
    HAL_UART_AbortReceive(hAtc->hUart);
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
  }
}
 800aaba:	e01f      	b.n	800aafc <ATC_IdleLineCallback+0xc0>
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	f04f 32ff 	mov.w	r2, #4294967295
 800aac6:	621a      	str	r2, [r3, #32]
    HAL_UART_AbortReceive(hAtc->hUart);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	4618      	mov	r0, r3
 800aace:	f7fb f9c4 	bl	8005e5a <HAL_UART_AbortReceive>
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	6818      	ldr	r0, [r3, #0]
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	69d9      	ldr	r1, [r3, #28]
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	8a9b      	ldrh	r3, [r3, #20]
 800aade:	461a      	mov	r2, r3
 800aae0:	f7fc fe60 	bl	80077a4 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	681a      	ldr	r2, [r3, #0]
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	f022 0208 	bic.w	r2, r2, #8
 800aafa:	601a      	str	r2, [r3, #0]
}
 800aafc:	bf00      	nop
 800aafe:	3708      	adds	r7, #8
 800ab00:	46bd      	mov	sp, r7
 800ab02:	bd80      	pop	{r7, pc}

0800ab04 <atoi>:
 800ab04:	220a      	movs	r2, #10
 800ab06:	2100      	movs	r1, #0
 800ab08:	f000 b928 	b.w	800ad5c <strtol>

0800ab0c <sbrk_aligned>:
 800ab0c:	b570      	push	{r4, r5, r6, lr}
 800ab0e:	4e0f      	ldr	r6, [pc, #60]	@ (800ab4c <sbrk_aligned+0x40>)
 800ab10:	460c      	mov	r4, r1
 800ab12:	6831      	ldr	r1, [r6, #0]
 800ab14:	4605      	mov	r5, r0
 800ab16:	b911      	cbnz	r1, 800ab1e <sbrk_aligned+0x12>
 800ab18:	f000 f978 	bl	800ae0c <_sbrk_r>
 800ab1c:	6030      	str	r0, [r6, #0]
 800ab1e:	4621      	mov	r1, r4
 800ab20:	4628      	mov	r0, r5
 800ab22:	f000 f973 	bl	800ae0c <_sbrk_r>
 800ab26:	1c43      	adds	r3, r0, #1
 800ab28:	d103      	bne.n	800ab32 <sbrk_aligned+0x26>
 800ab2a:	f04f 34ff 	mov.w	r4, #4294967295
 800ab2e:	4620      	mov	r0, r4
 800ab30:	bd70      	pop	{r4, r5, r6, pc}
 800ab32:	1cc4      	adds	r4, r0, #3
 800ab34:	f024 0403 	bic.w	r4, r4, #3
 800ab38:	42a0      	cmp	r0, r4
 800ab3a:	d0f8      	beq.n	800ab2e <sbrk_aligned+0x22>
 800ab3c:	1a21      	subs	r1, r4, r0
 800ab3e:	4628      	mov	r0, r5
 800ab40:	f000 f964 	bl	800ae0c <_sbrk_r>
 800ab44:	3001      	adds	r0, #1
 800ab46:	d1f2      	bne.n	800ab2e <sbrk_aligned+0x22>
 800ab48:	e7ef      	b.n	800ab2a <sbrk_aligned+0x1e>
 800ab4a:	bf00      	nop
 800ab4c:	2000539c 	.word	0x2000539c

0800ab50 <_malloc_r>:
 800ab50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab54:	1ccd      	adds	r5, r1, #3
 800ab56:	f025 0503 	bic.w	r5, r5, #3
 800ab5a:	3508      	adds	r5, #8
 800ab5c:	2d0c      	cmp	r5, #12
 800ab5e:	bf38      	it	cc
 800ab60:	250c      	movcc	r5, #12
 800ab62:	2d00      	cmp	r5, #0
 800ab64:	4606      	mov	r6, r0
 800ab66:	db01      	blt.n	800ab6c <_malloc_r+0x1c>
 800ab68:	42a9      	cmp	r1, r5
 800ab6a:	d904      	bls.n	800ab76 <_malloc_r+0x26>
 800ab6c:	230c      	movs	r3, #12
 800ab6e:	6033      	str	r3, [r6, #0]
 800ab70:	2000      	movs	r0, #0
 800ab72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ac4c <_malloc_r+0xfc>
 800ab7a:	f000 f869 	bl	800ac50 <__malloc_lock>
 800ab7e:	f8d8 3000 	ldr.w	r3, [r8]
 800ab82:	461c      	mov	r4, r3
 800ab84:	bb44      	cbnz	r4, 800abd8 <_malloc_r+0x88>
 800ab86:	4629      	mov	r1, r5
 800ab88:	4630      	mov	r0, r6
 800ab8a:	f7ff ffbf 	bl	800ab0c <sbrk_aligned>
 800ab8e:	1c43      	adds	r3, r0, #1
 800ab90:	4604      	mov	r4, r0
 800ab92:	d158      	bne.n	800ac46 <_malloc_r+0xf6>
 800ab94:	f8d8 4000 	ldr.w	r4, [r8]
 800ab98:	4627      	mov	r7, r4
 800ab9a:	2f00      	cmp	r7, #0
 800ab9c:	d143      	bne.n	800ac26 <_malloc_r+0xd6>
 800ab9e:	2c00      	cmp	r4, #0
 800aba0:	d04b      	beq.n	800ac3a <_malloc_r+0xea>
 800aba2:	6823      	ldr	r3, [r4, #0]
 800aba4:	4639      	mov	r1, r7
 800aba6:	4630      	mov	r0, r6
 800aba8:	eb04 0903 	add.w	r9, r4, r3
 800abac:	f000 f92e 	bl	800ae0c <_sbrk_r>
 800abb0:	4581      	cmp	r9, r0
 800abb2:	d142      	bne.n	800ac3a <_malloc_r+0xea>
 800abb4:	6821      	ldr	r1, [r4, #0]
 800abb6:	1a6d      	subs	r5, r5, r1
 800abb8:	4629      	mov	r1, r5
 800abba:	4630      	mov	r0, r6
 800abbc:	f7ff ffa6 	bl	800ab0c <sbrk_aligned>
 800abc0:	3001      	adds	r0, #1
 800abc2:	d03a      	beq.n	800ac3a <_malloc_r+0xea>
 800abc4:	6823      	ldr	r3, [r4, #0]
 800abc6:	442b      	add	r3, r5
 800abc8:	6023      	str	r3, [r4, #0]
 800abca:	f8d8 3000 	ldr.w	r3, [r8]
 800abce:	685a      	ldr	r2, [r3, #4]
 800abd0:	bb62      	cbnz	r2, 800ac2c <_malloc_r+0xdc>
 800abd2:	f8c8 7000 	str.w	r7, [r8]
 800abd6:	e00f      	b.n	800abf8 <_malloc_r+0xa8>
 800abd8:	6822      	ldr	r2, [r4, #0]
 800abda:	1b52      	subs	r2, r2, r5
 800abdc:	d420      	bmi.n	800ac20 <_malloc_r+0xd0>
 800abde:	2a0b      	cmp	r2, #11
 800abe0:	d917      	bls.n	800ac12 <_malloc_r+0xc2>
 800abe2:	1961      	adds	r1, r4, r5
 800abe4:	42a3      	cmp	r3, r4
 800abe6:	6025      	str	r5, [r4, #0]
 800abe8:	bf18      	it	ne
 800abea:	6059      	strne	r1, [r3, #4]
 800abec:	6863      	ldr	r3, [r4, #4]
 800abee:	bf08      	it	eq
 800abf0:	f8c8 1000 	streq.w	r1, [r8]
 800abf4:	5162      	str	r2, [r4, r5]
 800abf6:	604b      	str	r3, [r1, #4]
 800abf8:	4630      	mov	r0, r6
 800abfa:	f000 f82f 	bl	800ac5c <__malloc_unlock>
 800abfe:	f104 000b 	add.w	r0, r4, #11
 800ac02:	1d23      	adds	r3, r4, #4
 800ac04:	f020 0007 	bic.w	r0, r0, #7
 800ac08:	1ac2      	subs	r2, r0, r3
 800ac0a:	bf1c      	itt	ne
 800ac0c:	1a1b      	subne	r3, r3, r0
 800ac0e:	50a3      	strne	r3, [r4, r2]
 800ac10:	e7af      	b.n	800ab72 <_malloc_r+0x22>
 800ac12:	6862      	ldr	r2, [r4, #4]
 800ac14:	42a3      	cmp	r3, r4
 800ac16:	bf0c      	ite	eq
 800ac18:	f8c8 2000 	streq.w	r2, [r8]
 800ac1c:	605a      	strne	r2, [r3, #4]
 800ac1e:	e7eb      	b.n	800abf8 <_malloc_r+0xa8>
 800ac20:	4623      	mov	r3, r4
 800ac22:	6864      	ldr	r4, [r4, #4]
 800ac24:	e7ae      	b.n	800ab84 <_malloc_r+0x34>
 800ac26:	463c      	mov	r4, r7
 800ac28:	687f      	ldr	r7, [r7, #4]
 800ac2a:	e7b6      	b.n	800ab9a <_malloc_r+0x4a>
 800ac2c:	461a      	mov	r2, r3
 800ac2e:	685b      	ldr	r3, [r3, #4]
 800ac30:	42a3      	cmp	r3, r4
 800ac32:	d1fb      	bne.n	800ac2c <_malloc_r+0xdc>
 800ac34:	2300      	movs	r3, #0
 800ac36:	6053      	str	r3, [r2, #4]
 800ac38:	e7de      	b.n	800abf8 <_malloc_r+0xa8>
 800ac3a:	230c      	movs	r3, #12
 800ac3c:	6033      	str	r3, [r6, #0]
 800ac3e:	4630      	mov	r0, r6
 800ac40:	f000 f80c 	bl	800ac5c <__malloc_unlock>
 800ac44:	e794      	b.n	800ab70 <_malloc_r+0x20>
 800ac46:	6005      	str	r5, [r0, #0]
 800ac48:	e7d6      	b.n	800abf8 <_malloc_r+0xa8>
 800ac4a:	bf00      	nop
 800ac4c:	200053a0 	.word	0x200053a0

0800ac50 <__malloc_lock>:
 800ac50:	4801      	ldr	r0, [pc, #4]	@ (800ac58 <__malloc_lock+0x8>)
 800ac52:	f000 b915 	b.w	800ae80 <__retarget_lock_acquire_recursive>
 800ac56:	bf00      	nop
 800ac58:	200054e0 	.word	0x200054e0

0800ac5c <__malloc_unlock>:
 800ac5c:	4801      	ldr	r0, [pc, #4]	@ (800ac64 <__malloc_unlock+0x8>)
 800ac5e:	f000 b910 	b.w	800ae82 <__retarget_lock_release_recursive>
 800ac62:	bf00      	nop
 800ac64:	200054e0 	.word	0x200054e0

0800ac68 <_strtol_l.constprop.0>:
 800ac68:	2b24      	cmp	r3, #36	@ 0x24
 800ac6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac6e:	4686      	mov	lr, r0
 800ac70:	4690      	mov	r8, r2
 800ac72:	d801      	bhi.n	800ac78 <_strtol_l.constprop.0+0x10>
 800ac74:	2b01      	cmp	r3, #1
 800ac76:	d106      	bne.n	800ac86 <_strtol_l.constprop.0+0x1e>
 800ac78:	f000 f8d8 	bl	800ae2c <__errno>
 800ac7c:	2316      	movs	r3, #22
 800ac7e:	6003      	str	r3, [r0, #0]
 800ac80:	2000      	movs	r0, #0
 800ac82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac86:	4834      	ldr	r0, [pc, #208]	@ (800ad58 <_strtol_l.constprop.0+0xf0>)
 800ac88:	460d      	mov	r5, r1
 800ac8a:	462a      	mov	r2, r5
 800ac8c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac90:	5d06      	ldrb	r6, [r0, r4]
 800ac92:	f016 0608 	ands.w	r6, r6, #8
 800ac96:	d1f8      	bne.n	800ac8a <_strtol_l.constprop.0+0x22>
 800ac98:	2c2d      	cmp	r4, #45	@ 0x2d
 800ac9a:	d12d      	bne.n	800acf8 <_strtol_l.constprop.0+0x90>
 800ac9c:	782c      	ldrb	r4, [r5, #0]
 800ac9e:	2601      	movs	r6, #1
 800aca0:	1c95      	adds	r5, r2, #2
 800aca2:	f033 0210 	bics.w	r2, r3, #16
 800aca6:	d109      	bne.n	800acbc <_strtol_l.constprop.0+0x54>
 800aca8:	2c30      	cmp	r4, #48	@ 0x30
 800acaa:	d12a      	bne.n	800ad02 <_strtol_l.constprop.0+0x9a>
 800acac:	782a      	ldrb	r2, [r5, #0]
 800acae:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800acb2:	2a58      	cmp	r2, #88	@ 0x58
 800acb4:	d125      	bne.n	800ad02 <_strtol_l.constprop.0+0x9a>
 800acb6:	786c      	ldrb	r4, [r5, #1]
 800acb8:	2310      	movs	r3, #16
 800acba:	3502      	adds	r5, #2
 800acbc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800acc0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800acc4:	2200      	movs	r2, #0
 800acc6:	fbbc f9f3 	udiv	r9, ip, r3
 800acca:	4610      	mov	r0, r2
 800accc:	fb03 ca19 	mls	sl, r3, r9, ip
 800acd0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800acd4:	2f09      	cmp	r7, #9
 800acd6:	d81b      	bhi.n	800ad10 <_strtol_l.constprop.0+0xa8>
 800acd8:	463c      	mov	r4, r7
 800acda:	42a3      	cmp	r3, r4
 800acdc:	dd27      	ble.n	800ad2e <_strtol_l.constprop.0+0xc6>
 800acde:	1c57      	adds	r7, r2, #1
 800ace0:	d007      	beq.n	800acf2 <_strtol_l.constprop.0+0x8a>
 800ace2:	4581      	cmp	r9, r0
 800ace4:	d320      	bcc.n	800ad28 <_strtol_l.constprop.0+0xc0>
 800ace6:	d101      	bne.n	800acec <_strtol_l.constprop.0+0x84>
 800ace8:	45a2      	cmp	sl, r4
 800acea:	db1d      	blt.n	800ad28 <_strtol_l.constprop.0+0xc0>
 800acec:	fb00 4003 	mla	r0, r0, r3, r4
 800acf0:	2201      	movs	r2, #1
 800acf2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800acf6:	e7eb      	b.n	800acd0 <_strtol_l.constprop.0+0x68>
 800acf8:	2c2b      	cmp	r4, #43	@ 0x2b
 800acfa:	bf04      	itt	eq
 800acfc:	782c      	ldrbeq	r4, [r5, #0]
 800acfe:	1c95      	addeq	r5, r2, #2
 800ad00:	e7cf      	b.n	800aca2 <_strtol_l.constprop.0+0x3a>
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d1da      	bne.n	800acbc <_strtol_l.constprop.0+0x54>
 800ad06:	2c30      	cmp	r4, #48	@ 0x30
 800ad08:	bf0c      	ite	eq
 800ad0a:	2308      	moveq	r3, #8
 800ad0c:	230a      	movne	r3, #10
 800ad0e:	e7d5      	b.n	800acbc <_strtol_l.constprop.0+0x54>
 800ad10:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ad14:	2f19      	cmp	r7, #25
 800ad16:	d801      	bhi.n	800ad1c <_strtol_l.constprop.0+0xb4>
 800ad18:	3c37      	subs	r4, #55	@ 0x37
 800ad1a:	e7de      	b.n	800acda <_strtol_l.constprop.0+0x72>
 800ad1c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ad20:	2f19      	cmp	r7, #25
 800ad22:	d804      	bhi.n	800ad2e <_strtol_l.constprop.0+0xc6>
 800ad24:	3c57      	subs	r4, #87	@ 0x57
 800ad26:	e7d8      	b.n	800acda <_strtol_l.constprop.0+0x72>
 800ad28:	f04f 32ff 	mov.w	r2, #4294967295
 800ad2c:	e7e1      	b.n	800acf2 <_strtol_l.constprop.0+0x8a>
 800ad2e:	1c53      	adds	r3, r2, #1
 800ad30:	d108      	bne.n	800ad44 <_strtol_l.constprop.0+0xdc>
 800ad32:	2322      	movs	r3, #34	@ 0x22
 800ad34:	f8ce 3000 	str.w	r3, [lr]
 800ad38:	4660      	mov	r0, ip
 800ad3a:	f1b8 0f00 	cmp.w	r8, #0
 800ad3e:	d0a0      	beq.n	800ac82 <_strtol_l.constprop.0+0x1a>
 800ad40:	1e69      	subs	r1, r5, #1
 800ad42:	e006      	b.n	800ad52 <_strtol_l.constprop.0+0xea>
 800ad44:	b106      	cbz	r6, 800ad48 <_strtol_l.constprop.0+0xe0>
 800ad46:	4240      	negs	r0, r0
 800ad48:	f1b8 0f00 	cmp.w	r8, #0
 800ad4c:	d099      	beq.n	800ac82 <_strtol_l.constprop.0+0x1a>
 800ad4e:	2a00      	cmp	r2, #0
 800ad50:	d1f6      	bne.n	800ad40 <_strtol_l.constprop.0+0xd8>
 800ad52:	f8c8 1000 	str.w	r1, [r8]
 800ad56:	e794      	b.n	800ac82 <_strtol_l.constprop.0+0x1a>
 800ad58:	0800b7a9 	.word	0x0800b7a9

0800ad5c <strtol>:
 800ad5c:	4613      	mov	r3, r2
 800ad5e:	460a      	mov	r2, r1
 800ad60:	4601      	mov	r1, r0
 800ad62:	4802      	ldr	r0, [pc, #8]	@ (800ad6c <strtol+0x10>)
 800ad64:	6800      	ldr	r0, [r0, #0]
 800ad66:	f7ff bf7f 	b.w	800ac68 <_strtol_l.constprop.0>
 800ad6a:	bf00      	nop
 800ad6c:	20000010 	.word	0x20000010

0800ad70 <sniprintf>:
 800ad70:	b40c      	push	{r2, r3}
 800ad72:	b530      	push	{r4, r5, lr}
 800ad74:	4b17      	ldr	r3, [pc, #92]	@ (800add4 <sniprintf+0x64>)
 800ad76:	1e0c      	subs	r4, r1, #0
 800ad78:	681d      	ldr	r5, [r3, #0]
 800ad7a:	b09d      	sub	sp, #116	@ 0x74
 800ad7c:	da08      	bge.n	800ad90 <sniprintf+0x20>
 800ad7e:	238b      	movs	r3, #139	@ 0x8b
 800ad80:	602b      	str	r3, [r5, #0]
 800ad82:	f04f 30ff 	mov.w	r0, #4294967295
 800ad86:	b01d      	add	sp, #116	@ 0x74
 800ad88:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ad8c:	b002      	add	sp, #8
 800ad8e:	4770      	bx	lr
 800ad90:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ad94:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ad98:	bf14      	ite	ne
 800ad9a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ad9e:	4623      	moveq	r3, r4
 800ada0:	9304      	str	r3, [sp, #16]
 800ada2:	9307      	str	r3, [sp, #28]
 800ada4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ada8:	9002      	str	r0, [sp, #8]
 800adaa:	9006      	str	r0, [sp, #24]
 800adac:	f8ad 3016 	strh.w	r3, [sp, #22]
 800adb0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800adb2:	ab21      	add	r3, sp, #132	@ 0x84
 800adb4:	a902      	add	r1, sp, #8
 800adb6:	4628      	mov	r0, r5
 800adb8:	9301      	str	r3, [sp, #4]
 800adba:	f000 f917 	bl	800afec <_svfiprintf_r>
 800adbe:	1c43      	adds	r3, r0, #1
 800adc0:	bfbc      	itt	lt
 800adc2:	238b      	movlt	r3, #139	@ 0x8b
 800adc4:	602b      	strlt	r3, [r5, #0]
 800adc6:	2c00      	cmp	r4, #0
 800adc8:	d0dd      	beq.n	800ad86 <sniprintf+0x16>
 800adca:	9b02      	ldr	r3, [sp, #8]
 800adcc:	2200      	movs	r2, #0
 800adce:	701a      	strb	r2, [r3, #0]
 800add0:	e7d9      	b.n	800ad86 <sniprintf+0x16>
 800add2:	bf00      	nop
 800add4:	20000010 	.word	0x20000010

0800add8 <memset>:
 800add8:	4402      	add	r2, r0
 800adda:	4603      	mov	r3, r0
 800addc:	4293      	cmp	r3, r2
 800adde:	d100      	bne.n	800ade2 <memset+0xa>
 800ade0:	4770      	bx	lr
 800ade2:	f803 1b01 	strb.w	r1, [r3], #1
 800ade6:	e7f9      	b.n	800addc <memset+0x4>

0800ade8 <strncmp>:
 800ade8:	b510      	push	{r4, lr}
 800adea:	b16a      	cbz	r2, 800ae08 <strncmp+0x20>
 800adec:	3901      	subs	r1, #1
 800adee:	1884      	adds	r4, r0, r2
 800adf0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800adf4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800adf8:	429a      	cmp	r2, r3
 800adfa:	d103      	bne.n	800ae04 <strncmp+0x1c>
 800adfc:	42a0      	cmp	r0, r4
 800adfe:	d001      	beq.n	800ae04 <strncmp+0x1c>
 800ae00:	2a00      	cmp	r2, #0
 800ae02:	d1f5      	bne.n	800adf0 <strncmp+0x8>
 800ae04:	1ad0      	subs	r0, r2, r3
 800ae06:	bd10      	pop	{r4, pc}
 800ae08:	4610      	mov	r0, r2
 800ae0a:	e7fc      	b.n	800ae06 <strncmp+0x1e>

0800ae0c <_sbrk_r>:
 800ae0c:	b538      	push	{r3, r4, r5, lr}
 800ae0e:	4d06      	ldr	r5, [pc, #24]	@ (800ae28 <_sbrk_r+0x1c>)
 800ae10:	2300      	movs	r3, #0
 800ae12:	4604      	mov	r4, r0
 800ae14:	4608      	mov	r0, r1
 800ae16:	602b      	str	r3, [r5, #0]
 800ae18:	f7f6 fa78 	bl	800130c <_sbrk>
 800ae1c:	1c43      	adds	r3, r0, #1
 800ae1e:	d102      	bne.n	800ae26 <_sbrk_r+0x1a>
 800ae20:	682b      	ldr	r3, [r5, #0]
 800ae22:	b103      	cbz	r3, 800ae26 <_sbrk_r+0x1a>
 800ae24:	6023      	str	r3, [r4, #0]
 800ae26:	bd38      	pop	{r3, r4, r5, pc}
 800ae28:	200054dc 	.word	0x200054dc

0800ae2c <__errno>:
 800ae2c:	4b01      	ldr	r3, [pc, #4]	@ (800ae34 <__errno+0x8>)
 800ae2e:	6818      	ldr	r0, [r3, #0]
 800ae30:	4770      	bx	lr
 800ae32:	bf00      	nop
 800ae34:	20000010 	.word	0x20000010

0800ae38 <__libc_init_array>:
 800ae38:	b570      	push	{r4, r5, r6, lr}
 800ae3a:	4d0d      	ldr	r5, [pc, #52]	@ (800ae70 <__libc_init_array+0x38>)
 800ae3c:	4c0d      	ldr	r4, [pc, #52]	@ (800ae74 <__libc_init_array+0x3c>)
 800ae3e:	1b64      	subs	r4, r4, r5
 800ae40:	10a4      	asrs	r4, r4, #2
 800ae42:	2600      	movs	r6, #0
 800ae44:	42a6      	cmp	r6, r4
 800ae46:	d109      	bne.n	800ae5c <__libc_init_array+0x24>
 800ae48:	4d0b      	ldr	r5, [pc, #44]	@ (800ae78 <__libc_init_array+0x40>)
 800ae4a:	4c0c      	ldr	r4, [pc, #48]	@ (800ae7c <__libc_init_array+0x44>)
 800ae4c:	f000 fba8 	bl	800b5a0 <_init>
 800ae50:	1b64      	subs	r4, r4, r5
 800ae52:	10a4      	asrs	r4, r4, #2
 800ae54:	2600      	movs	r6, #0
 800ae56:	42a6      	cmp	r6, r4
 800ae58:	d105      	bne.n	800ae66 <__libc_init_array+0x2e>
 800ae5a:	bd70      	pop	{r4, r5, r6, pc}
 800ae5c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae60:	4798      	blx	r3
 800ae62:	3601      	adds	r6, #1
 800ae64:	e7ee      	b.n	800ae44 <__libc_init_array+0xc>
 800ae66:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae6a:	4798      	blx	r3
 800ae6c:	3601      	adds	r6, #1
 800ae6e:	e7f2      	b.n	800ae56 <__libc_init_array+0x1e>
 800ae70:	0800b8e4 	.word	0x0800b8e4
 800ae74:	0800b8e4 	.word	0x0800b8e4
 800ae78:	0800b8e4 	.word	0x0800b8e4
 800ae7c:	0800b8e8 	.word	0x0800b8e8

0800ae80 <__retarget_lock_acquire_recursive>:
 800ae80:	4770      	bx	lr

0800ae82 <__retarget_lock_release_recursive>:
 800ae82:	4770      	bx	lr

0800ae84 <memcpy>:
 800ae84:	440a      	add	r2, r1
 800ae86:	4291      	cmp	r1, r2
 800ae88:	f100 33ff 	add.w	r3, r0, #4294967295
 800ae8c:	d100      	bne.n	800ae90 <memcpy+0xc>
 800ae8e:	4770      	bx	lr
 800ae90:	b510      	push	{r4, lr}
 800ae92:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae96:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae9a:	4291      	cmp	r1, r2
 800ae9c:	d1f9      	bne.n	800ae92 <memcpy+0xe>
 800ae9e:	bd10      	pop	{r4, pc}

0800aea0 <_free_r>:
 800aea0:	b538      	push	{r3, r4, r5, lr}
 800aea2:	4605      	mov	r5, r0
 800aea4:	2900      	cmp	r1, #0
 800aea6:	d041      	beq.n	800af2c <_free_r+0x8c>
 800aea8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aeac:	1f0c      	subs	r4, r1, #4
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	bfb8      	it	lt
 800aeb2:	18e4      	addlt	r4, r4, r3
 800aeb4:	f7ff fecc 	bl	800ac50 <__malloc_lock>
 800aeb8:	4a1d      	ldr	r2, [pc, #116]	@ (800af30 <_free_r+0x90>)
 800aeba:	6813      	ldr	r3, [r2, #0]
 800aebc:	b933      	cbnz	r3, 800aecc <_free_r+0x2c>
 800aebe:	6063      	str	r3, [r4, #4]
 800aec0:	6014      	str	r4, [r2, #0]
 800aec2:	4628      	mov	r0, r5
 800aec4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aec8:	f7ff bec8 	b.w	800ac5c <__malloc_unlock>
 800aecc:	42a3      	cmp	r3, r4
 800aece:	d908      	bls.n	800aee2 <_free_r+0x42>
 800aed0:	6820      	ldr	r0, [r4, #0]
 800aed2:	1821      	adds	r1, r4, r0
 800aed4:	428b      	cmp	r3, r1
 800aed6:	bf01      	itttt	eq
 800aed8:	6819      	ldreq	r1, [r3, #0]
 800aeda:	685b      	ldreq	r3, [r3, #4]
 800aedc:	1809      	addeq	r1, r1, r0
 800aede:	6021      	streq	r1, [r4, #0]
 800aee0:	e7ed      	b.n	800aebe <_free_r+0x1e>
 800aee2:	461a      	mov	r2, r3
 800aee4:	685b      	ldr	r3, [r3, #4]
 800aee6:	b10b      	cbz	r3, 800aeec <_free_r+0x4c>
 800aee8:	42a3      	cmp	r3, r4
 800aeea:	d9fa      	bls.n	800aee2 <_free_r+0x42>
 800aeec:	6811      	ldr	r1, [r2, #0]
 800aeee:	1850      	adds	r0, r2, r1
 800aef0:	42a0      	cmp	r0, r4
 800aef2:	d10b      	bne.n	800af0c <_free_r+0x6c>
 800aef4:	6820      	ldr	r0, [r4, #0]
 800aef6:	4401      	add	r1, r0
 800aef8:	1850      	adds	r0, r2, r1
 800aefa:	4283      	cmp	r3, r0
 800aefc:	6011      	str	r1, [r2, #0]
 800aefe:	d1e0      	bne.n	800aec2 <_free_r+0x22>
 800af00:	6818      	ldr	r0, [r3, #0]
 800af02:	685b      	ldr	r3, [r3, #4]
 800af04:	6053      	str	r3, [r2, #4]
 800af06:	4408      	add	r0, r1
 800af08:	6010      	str	r0, [r2, #0]
 800af0a:	e7da      	b.n	800aec2 <_free_r+0x22>
 800af0c:	d902      	bls.n	800af14 <_free_r+0x74>
 800af0e:	230c      	movs	r3, #12
 800af10:	602b      	str	r3, [r5, #0]
 800af12:	e7d6      	b.n	800aec2 <_free_r+0x22>
 800af14:	6820      	ldr	r0, [r4, #0]
 800af16:	1821      	adds	r1, r4, r0
 800af18:	428b      	cmp	r3, r1
 800af1a:	bf04      	itt	eq
 800af1c:	6819      	ldreq	r1, [r3, #0]
 800af1e:	685b      	ldreq	r3, [r3, #4]
 800af20:	6063      	str	r3, [r4, #4]
 800af22:	bf04      	itt	eq
 800af24:	1809      	addeq	r1, r1, r0
 800af26:	6021      	streq	r1, [r4, #0]
 800af28:	6054      	str	r4, [r2, #4]
 800af2a:	e7ca      	b.n	800aec2 <_free_r+0x22>
 800af2c:	bd38      	pop	{r3, r4, r5, pc}
 800af2e:	bf00      	nop
 800af30:	200053a0 	.word	0x200053a0

0800af34 <__ssputs_r>:
 800af34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af38:	688e      	ldr	r6, [r1, #8]
 800af3a:	461f      	mov	r7, r3
 800af3c:	42be      	cmp	r6, r7
 800af3e:	680b      	ldr	r3, [r1, #0]
 800af40:	4682      	mov	sl, r0
 800af42:	460c      	mov	r4, r1
 800af44:	4690      	mov	r8, r2
 800af46:	d82d      	bhi.n	800afa4 <__ssputs_r+0x70>
 800af48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800af4c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800af50:	d026      	beq.n	800afa0 <__ssputs_r+0x6c>
 800af52:	6965      	ldr	r5, [r4, #20]
 800af54:	6909      	ldr	r1, [r1, #16]
 800af56:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800af5a:	eba3 0901 	sub.w	r9, r3, r1
 800af5e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800af62:	1c7b      	adds	r3, r7, #1
 800af64:	444b      	add	r3, r9
 800af66:	106d      	asrs	r5, r5, #1
 800af68:	429d      	cmp	r5, r3
 800af6a:	bf38      	it	cc
 800af6c:	461d      	movcc	r5, r3
 800af6e:	0553      	lsls	r3, r2, #21
 800af70:	d527      	bpl.n	800afc2 <__ssputs_r+0x8e>
 800af72:	4629      	mov	r1, r5
 800af74:	f7ff fdec 	bl	800ab50 <_malloc_r>
 800af78:	4606      	mov	r6, r0
 800af7a:	b360      	cbz	r0, 800afd6 <__ssputs_r+0xa2>
 800af7c:	6921      	ldr	r1, [r4, #16]
 800af7e:	464a      	mov	r2, r9
 800af80:	f7ff ff80 	bl	800ae84 <memcpy>
 800af84:	89a3      	ldrh	r3, [r4, #12]
 800af86:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800af8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af8e:	81a3      	strh	r3, [r4, #12]
 800af90:	6126      	str	r6, [r4, #16]
 800af92:	6165      	str	r5, [r4, #20]
 800af94:	444e      	add	r6, r9
 800af96:	eba5 0509 	sub.w	r5, r5, r9
 800af9a:	6026      	str	r6, [r4, #0]
 800af9c:	60a5      	str	r5, [r4, #8]
 800af9e:	463e      	mov	r6, r7
 800afa0:	42be      	cmp	r6, r7
 800afa2:	d900      	bls.n	800afa6 <__ssputs_r+0x72>
 800afa4:	463e      	mov	r6, r7
 800afa6:	6820      	ldr	r0, [r4, #0]
 800afa8:	4632      	mov	r2, r6
 800afaa:	4641      	mov	r1, r8
 800afac:	f000 faa8 	bl	800b500 <memmove>
 800afb0:	68a3      	ldr	r3, [r4, #8]
 800afb2:	1b9b      	subs	r3, r3, r6
 800afb4:	60a3      	str	r3, [r4, #8]
 800afb6:	6823      	ldr	r3, [r4, #0]
 800afb8:	4433      	add	r3, r6
 800afba:	6023      	str	r3, [r4, #0]
 800afbc:	2000      	movs	r0, #0
 800afbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afc2:	462a      	mov	r2, r5
 800afc4:	f000 fab6 	bl	800b534 <_realloc_r>
 800afc8:	4606      	mov	r6, r0
 800afca:	2800      	cmp	r0, #0
 800afcc:	d1e0      	bne.n	800af90 <__ssputs_r+0x5c>
 800afce:	6921      	ldr	r1, [r4, #16]
 800afd0:	4650      	mov	r0, sl
 800afd2:	f7ff ff65 	bl	800aea0 <_free_r>
 800afd6:	230c      	movs	r3, #12
 800afd8:	f8ca 3000 	str.w	r3, [sl]
 800afdc:	89a3      	ldrh	r3, [r4, #12]
 800afde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800afe2:	81a3      	strh	r3, [r4, #12]
 800afe4:	f04f 30ff 	mov.w	r0, #4294967295
 800afe8:	e7e9      	b.n	800afbe <__ssputs_r+0x8a>
	...

0800afec <_svfiprintf_r>:
 800afec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aff0:	4698      	mov	r8, r3
 800aff2:	898b      	ldrh	r3, [r1, #12]
 800aff4:	061b      	lsls	r3, r3, #24
 800aff6:	b09d      	sub	sp, #116	@ 0x74
 800aff8:	4607      	mov	r7, r0
 800affa:	460d      	mov	r5, r1
 800affc:	4614      	mov	r4, r2
 800affe:	d510      	bpl.n	800b022 <_svfiprintf_r+0x36>
 800b000:	690b      	ldr	r3, [r1, #16]
 800b002:	b973      	cbnz	r3, 800b022 <_svfiprintf_r+0x36>
 800b004:	2140      	movs	r1, #64	@ 0x40
 800b006:	f7ff fda3 	bl	800ab50 <_malloc_r>
 800b00a:	6028      	str	r0, [r5, #0]
 800b00c:	6128      	str	r0, [r5, #16]
 800b00e:	b930      	cbnz	r0, 800b01e <_svfiprintf_r+0x32>
 800b010:	230c      	movs	r3, #12
 800b012:	603b      	str	r3, [r7, #0]
 800b014:	f04f 30ff 	mov.w	r0, #4294967295
 800b018:	b01d      	add	sp, #116	@ 0x74
 800b01a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b01e:	2340      	movs	r3, #64	@ 0x40
 800b020:	616b      	str	r3, [r5, #20]
 800b022:	2300      	movs	r3, #0
 800b024:	9309      	str	r3, [sp, #36]	@ 0x24
 800b026:	2320      	movs	r3, #32
 800b028:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b02c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b030:	2330      	movs	r3, #48	@ 0x30
 800b032:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b1d0 <_svfiprintf_r+0x1e4>
 800b036:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b03a:	f04f 0901 	mov.w	r9, #1
 800b03e:	4623      	mov	r3, r4
 800b040:	469a      	mov	sl, r3
 800b042:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b046:	b10a      	cbz	r2, 800b04c <_svfiprintf_r+0x60>
 800b048:	2a25      	cmp	r2, #37	@ 0x25
 800b04a:	d1f9      	bne.n	800b040 <_svfiprintf_r+0x54>
 800b04c:	ebba 0b04 	subs.w	fp, sl, r4
 800b050:	d00b      	beq.n	800b06a <_svfiprintf_r+0x7e>
 800b052:	465b      	mov	r3, fp
 800b054:	4622      	mov	r2, r4
 800b056:	4629      	mov	r1, r5
 800b058:	4638      	mov	r0, r7
 800b05a:	f7ff ff6b 	bl	800af34 <__ssputs_r>
 800b05e:	3001      	adds	r0, #1
 800b060:	f000 80a7 	beq.w	800b1b2 <_svfiprintf_r+0x1c6>
 800b064:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b066:	445a      	add	r2, fp
 800b068:	9209      	str	r2, [sp, #36]	@ 0x24
 800b06a:	f89a 3000 	ldrb.w	r3, [sl]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	f000 809f 	beq.w	800b1b2 <_svfiprintf_r+0x1c6>
 800b074:	2300      	movs	r3, #0
 800b076:	f04f 32ff 	mov.w	r2, #4294967295
 800b07a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b07e:	f10a 0a01 	add.w	sl, sl, #1
 800b082:	9304      	str	r3, [sp, #16]
 800b084:	9307      	str	r3, [sp, #28]
 800b086:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b08a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b08c:	4654      	mov	r4, sl
 800b08e:	2205      	movs	r2, #5
 800b090:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b094:	484e      	ldr	r0, [pc, #312]	@ (800b1d0 <_svfiprintf_r+0x1e4>)
 800b096:	f7f5 f8eb 	bl	8000270 <memchr>
 800b09a:	9a04      	ldr	r2, [sp, #16]
 800b09c:	b9d8      	cbnz	r0, 800b0d6 <_svfiprintf_r+0xea>
 800b09e:	06d0      	lsls	r0, r2, #27
 800b0a0:	bf44      	itt	mi
 800b0a2:	2320      	movmi	r3, #32
 800b0a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0a8:	0711      	lsls	r1, r2, #28
 800b0aa:	bf44      	itt	mi
 800b0ac:	232b      	movmi	r3, #43	@ 0x2b
 800b0ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0b2:	f89a 3000 	ldrb.w	r3, [sl]
 800b0b6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b0b8:	d015      	beq.n	800b0e6 <_svfiprintf_r+0xfa>
 800b0ba:	9a07      	ldr	r2, [sp, #28]
 800b0bc:	4654      	mov	r4, sl
 800b0be:	2000      	movs	r0, #0
 800b0c0:	f04f 0c0a 	mov.w	ip, #10
 800b0c4:	4621      	mov	r1, r4
 800b0c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b0ca:	3b30      	subs	r3, #48	@ 0x30
 800b0cc:	2b09      	cmp	r3, #9
 800b0ce:	d94b      	bls.n	800b168 <_svfiprintf_r+0x17c>
 800b0d0:	b1b0      	cbz	r0, 800b100 <_svfiprintf_r+0x114>
 800b0d2:	9207      	str	r2, [sp, #28]
 800b0d4:	e014      	b.n	800b100 <_svfiprintf_r+0x114>
 800b0d6:	eba0 0308 	sub.w	r3, r0, r8
 800b0da:	fa09 f303 	lsl.w	r3, r9, r3
 800b0de:	4313      	orrs	r3, r2
 800b0e0:	9304      	str	r3, [sp, #16]
 800b0e2:	46a2      	mov	sl, r4
 800b0e4:	e7d2      	b.n	800b08c <_svfiprintf_r+0xa0>
 800b0e6:	9b03      	ldr	r3, [sp, #12]
 800b0e8:	1d19      	adds	r1, r3, #4
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	9103      	str	r1, [sp, #12]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	bfbb      	ittet	lt
 800b0f2:	425b      	neglt	r3, r3
 800b0f4:	f042 0202 	orrlt.w	r2, r2, #2
 800b0f8:	9307      	strge	r3, [sp, #28]
 800b0fa:	9307      	strlt	r3, [sp, #28]
 800b0fc:	bfb8      	it	lt
 800b0fe:	9204      	strlt	r2, [sp, #16]
 800b100:	7823      	ldrb	r3, [r4, #0]
 800b102:	2b2e      	cmp	r3, #46	@ 0x2e
 800b104:	d10a      	bne.n	800b11c <_svfiprintf_r+0x130>
 800b106:	7863      	ldrb	r3, [r4, #1]
 800b108:	2b2a      	cmp	r3, #42	@ 0x2a
 800b10a:	d132      	bne.n	800b172 <_svfiprintf_r+0x186>
 800b10c:	9b03      	ldr	r3, [sp, #12]
 800b10e:	1d1a      	adds	r2, r3, #4
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	9203      	str	r2, [sp, #12]
 800b114:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b118:	3402      	adds	r4, #2
 800b11a:	9305      	str	r3, [sp, #20]
 800b11c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b1e0 <_svfiprintf_r+0x1f4>
 800b120:	7821      	ldrb	r1, [r4, #0]
 800b122:	2203      	movs	r2, #3
 800b124:	4650      	mov	r0, sl
 800b126:	f7f5 f8a3 	bl	8000270 <memchr>
 800b12a:	b138      	cbz	r0, 800b13c <_svfiprintf_r+0x150>
 800b12c:	9b04      	ldr	r3, [sp, #16]
 800b12e:	eba0 000a 	sub.w	r0, r0, sl
 800b132:	2240      	movs	r2, #64	@ 0x40
 800b134:	4082      	lsls	r2, r0
 800b136:	4313      	orrs	r3, r2
 800b138:	3401      	adds	r4, #1
 800b13a:	9304      	str	r3, [sp, #16]
 800b13c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b140:	4824      	ldr	r0, [pc, #144]	@ (800b1d4 <_svfiprintf_r+0x1e8>)
 800b142:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b146:	2206      	movs	r2, #6
 800b148:	f7f5 f892 	bl	8000270 <memchr>
 800b14c:	2800      	cmp	r0, #0
 800b14e:	d036      	beq.n	800b1be <_svfiprintf_r+0x1d2>
 800b150:	4b21      	ldr	r3, [pc, #132]	@ (800b1d8 <_svfiprintf_r+0x1ec>)
 800b152:	bb1b      	cbnz	r3, 800b19c <_svfiprintf_r+0x1b0>
 800b154:	9b03      	ldr	r3, [sp, #12]
 800b156:	3307      	adds	r3, #7
 800b158:	f023 0307 	bic.w	r3, r3, #7
 800b15c:	3308      	adds	r3, #8
 800b15e:	9303      	str	r3, [sp, #12]
 800b160:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b162:	4433      	add	r3, r6
 800b164:	9309      	str	r3, [sp, #36]	@ 0x24
 800b166:	e76a      	b.n	800b03e <_svfiprintf_r+0x52>
 800b168:	fb0c 3202 	mla	r2, ip, r2, r3
 800b16c:	460c      	mov	r4, r1
 800b16e:	2001      	movs	r0, #1
 800b170:	e7a8      	b.n	800b0c4 <_svfiprintf_r+0xd8>
 800b172:	2300      	movs	r3, #0
 800b174:	3401      	adds	r4, #1
 800b176:	9305      	str	r3, [sp, #20]
 800b178:	4619      	mov	r1, r3
 800b17a:	f04f 0c0a 	mov.w	ip, #10
 800b17e:	4620      	mov	r0, r4
 800b180:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b184:	3a30      	subs	r2, #48	@ 0x30
 800b186:	2a09      	cmp	r2, #9
 800b188:	d903      	bls.n	800b192 <_svfiprintf_r+0x1a6>
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d0c6      	beq.n	800b11c <_svfiprintf_r+0x130>
 800b18e:	9105      	str	r1, [sp, #20]
 800b190:	e7c4      	b.n	800b11c <_svfiprintf_r+0x130>
 800b192:	fb0c 2101 	mla	r1, ip, r1, r2
 800b196:	4604      	mov	r4, r0
 800b198:	2301      	movs	r3, #1
 800b19a:	e7f0      	b.n	800b17e <_svfiprintf_r+0x192>
 800b19c:	ab03      	add	r3, sp, #12
 800b19e:	9300      	str	r3, [sp, #0]
 800b1a0:	462a      	mov	r2, r5
 800b1a2:	4b0e      	ldr	r3, [pc, #56]	@ (800b1dc <_svfiprintf_r+0x1f0>)
 800b1a4:	a904      	add	r1, sp, #16
 800b1a6:	4638      	mov	r0, r7
 800b1a8:	f3af 8000 	nop.w
 800b1ac:	1c42      	adds	r2, r0, #1
 800b1ae:	4606      	mov	r6, r0
 800b1b0:	d1d6      	bne.n	800b160 <_svfiprintf_r+0x174>
 800b1b2:	89ab      	ldrh	r3, [r5, #12]
 800b1b4:	065b      	lsls	r3, r3, #25
 800b1b6:	f53f af2d 	bmi.w	800b014 <_svfiprintf_r+0x28>
 800b1ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b1bc:	e72c      	b.n	800b018 <_svfiprintf_r+0x2c>
 800b1be:	ab03      	add	r3, sp, #12
 800b1c0:	9300      	str	r3, [sp, #0]
 800b1c2:	462a      	mov	r2, r5
 800b1c4:	4b05      	ldr	r3, [pc, #20]	@ (800b1dc <_svfiprintf_r+0x1f0>)
 800b1c6:	a904      	add	r1, sp, #16
 800b1c8:	4638      	mov	r0, r7
 800b1ca:	f000 f879 	bl	800b2c0 <_printf_i>
 800b1ce:	e7ed      	b.n	800b1ac <_svfiprintf_r+0x1c0>
 800b1d0:	0800b8a9 	.word	0x0800b8a9
 800b1d4:	0800b8b3 	.word	0x0800b8b3
 800b1d8:	00000000 	.word	0x00000000
 800b1dc:	0800af35 	.word	0x0800af35
 800b1e0:	0800b8af 	.word	0x0800b8af

0800b1e4 <_printf_common>:
 800b1e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1e8:	4616      	mov	r6, r2
 800b1ea:	4698      	mov	r8, r3
 800b1ec:	688a      	ldr	r2, [r1, #8]
 800b1ee:	690b      	ldr	r3, [r1, #16]
 800b1f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b1f4:	4293      	cmp	r3, r2
 800b1f6:	bfb8      	it	lt
 800b1f8:	4613      	movlt	r3, r2
 800b1fa:	6033      	str	r3, [r6, #0]
 800b1fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b200:	4607      	mov	r7, r0
 800b202:	460c      	mov	r4, r1
 800b204:	b10a      	cbz	r2, 800b20a <_printf_common+0x26>
 800b206:	3301      	adds	r3, #1
 800b208:	6033      	str	r3, [r6, #0]
 800b20a:	6823      	ldr	r3, [r4, #0]
 800b20c:	0699      	lsls	r1, r3, #26
 800b20e:	bf42      	ittt	mi
 800b210:	6833      	ldrmi	r3, [r6, #0]
 800b212:	3302      	addmi	r3, #2
 800b214:	6033      	strmi	r3, [r6, #0]
 800b216:	6825      	ldr	r5, [r4, #0]
 800b218:	f015 0506 	ands.w	r5, r5, #6
 800b21c:	d106      	bne.n	800b22c <_printf_common+0x48>
 800b21e:	f104 0a19 	add.w	sl, r4, #25
 800b222:	68e3      	ldr	r3, [r4, #12]
 800b224:	6832      	ldr	r2, [r6, #0]
 800b226:	1a9b      	subs	r3, r3, r2
 800b228:	42ab      	cmp	r3, r5
 800b22a:	dc26      	bgt.n	800b27a <_printf_common+0x96>
 800b22c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b230:	6822      	ldr	r2, [r4, #0]
 800b232:	3b00      	subs	r3, #0
 800b234:	bf18      	it	ne
 800b236:	2301      	movne	r3, #1
 800b238:	0692      	lsls	r2, r2, #26
 800b23a:	d42b      	bmi.n	800b294 <_printf_common+0xb0>
 800b23c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b240:	4641      	mov	r1, r8
 800b242:	4638      	mov	r0, r7
 800b244:	47c8      	blx	r9
 800b246:	3001      	adds	r0, #1
 800b248:	d01e      	beq.n	800b288 <_printf_common+0xa4>
 800b24a:	6823      	ldr	r3, [r4, #0]
 800b24c:	6922      	ldr	r2, [r4, #16]
 800b24e:	f003 0306 	and.w	r3, r3, #6
 800b252:	2b04      	cmp	r3, #4
 800b254:	bf02      	ittt	eq
 800b256:	68e5      	ldreq	r5, [r4, #12]
 800b258:	6833      	ldreq	r3, [r6, #0]
 800b25a:	1aed      	subeq	r5, r5, r3
 800b25c:	68a3      	ldr	r3, [r4, #8]
 800b25e:	bf0c      	ite	eq
 800b260:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b264:	2500      	movne	r5, #0
 800b266:	4293      	cmp	r3, r2
 800b268:	bfc4      	itt	gt
 800b26a:	1a9b      	subgt	r3, r3, r2
 800b26c:	18ed      	addgt	r5, r5, r3
 800b26e:	2600      	movs	r6, #0
 800b270:	341a      	adds	r4, #26
 800b272:	42b5      	cmp	r5, r6
 800b274:	d11a      	bne.n	800b2ac <_printf_common+0xc8>
 800b276:	2000      	movs	r0, #0
 800b278:	e008      	b.n	800b28c <_printf_common+0xa8>
 800b27a:	2301      	movs	r3, #1
 800b27c:	4652      	mov	r2, sl
 800b27e:	4641      	mov	r1, r8
 800b280:	4638      	mov	r0, r7
 800b282:	47c8      	blx	r9
 800b284:	3001      	adds	r0, #1
 800b286:	d103      	bne.n	800b290 <_printf_common+0xac>
 800b288:	f04f 30ff 	mov.w	r0, #4294967295
 800b28c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b290:	3501      	adds	r5, #1
 800b292:	e7c6      	b.n	800b222 <_printf_common+0x3e>
 800b294:	18e1      	adds	r1, r4, r3
 800b296:	1c5a      	adds	r2, r3, #1
 800b298:	2030      	movs	r0, #48	@ 0x30
 800b29a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b29e:	4422      	add	r2, r4
 800b2a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b2a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b2a8:	3302      	adds	r3, #2
 800b2aa:	e7c7      	b.n	800b23c <_printf_common+0x58>
 800b2ac:	2301      	movs	r3, #1
 800b2ae:	4622      	mov	r2, r4
 800b2b0:	4641      	mov	r1, r8
 800b2b2:	4638      	mov	r0, r7
 800b2b4:	47c8      	blx	r9
 800b2b6:	3001      	adds	r0, #1
 800b2b8:	d0e6      	beq.n	800b288 <_printf_common+0xa4>
 800b2ba:	3601      	adds	r6, #1
 800b2bc:	e7d9      	b.n	800b272 <_printf_common+0x8e>
	...

0800b2c0 <_printf_i>:
 800b2c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b2c4:	7e0f      	ldrb	r7, [r1, #24]
 800b2c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b2c8:	2f78      	cmp	r7, #120	@ 0x78
 800b2ca:	4691      	mov	r9, r2
 800b2cc:	4680      	mov	r8, r0
 800b2ce:	460c      	mov	r4, r1
 800b2d0:	469a      	mov	sl, r3
 800b2d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b2d6:	d807      	bhi.n	800b2e8 <_printf_i+0x28>
 800b2d8:	2f62      	cmp	r7, #98	@ 0x62
 800b2da:	d80a      	bhi.n	800b2f2 <_printf_i+0x32>
 800b2dc:	2f00      	cmp	r7, #0
 800b2de:	f000 80d2 	beq.w	800b486 <_printf_i+0x1c6>
 800b2e2:	2f58      	cmp	r7, #88	@ 0x58
 800b2e4:	f000 80b9 	beq.w	800b45a <_printf_i+0x19a>
 800b2e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b2ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b2f0:	e03a      	b.n	800b368 <_printf_i+0xa8>
 800b2f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b2f6:	2b15      	cmp	r3, #21
 800b2f8:	d8f6      	bhi.n	800b2e8 <_printf_i+0x28>
 800b2fa:	a101      	add	r1, pc, #4	@ (adr r1, 800b300 <_printf_i+0x40>)
 800b2fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b300:	0800b359 	.word	0x0800b359
 800b304:	0800b36d 	.word	0x0800b36d
 800b308:	0800b2e9 	.word	0x0800b2e9
 800b30c:	0800b2e9 	.word	0x0800b2e9
 800b310:	0800b2e9 	.word	0x0800b2e9
 800b314:	0800b2e9 	.word	0x0800b2e9
 800b318:	0800b36d 	.word	0x0800b36d
 800b31c:	0800b2e9 	.word	0x0800b2e9
 800b320:	0800b2e9 	.word	0x0800b2e9
 800b324:	0800b2e9 	.word	0x0800b2e9
 800b328:	0800b2e9 	.word	0x0800b2e9
 800b32c:	0800b46d 	.word	0x0800b46d
 800b330:	0800b397 	.word	0x0800b397
 800b334:	0800b427 	.word	0x0800b427
 800b338:	0800b2e9 	.word	0x0800b2e9
 800b33c:	0800b2e9 	.word	0x0800b2e9
 800b340:	0800b48f 	.word	0x0800b48f
 800b344:	0800b2e9 	.word	0x0800b2e9
 800b348:	0800b397 	.word	0x0800b397
 800b34c:	0800b2e9 	.word	0x0800b2e9
 800b350:	0800b2e9 	.word	0x0800b2e9
 800b354:	0800b42f 	.word	0x0800b42f
 800b358:	6833      	ldr	r3, [r6, #0]
 800b35a:	1d1a      	adds	r2, r3, #4
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	6032      	str	r2, [r6, #0]
 800b360:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b364:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b368:	2301      	movs	r3, #1
 800b36a:	e09d      	b.n	800b4a8 <_printf_i+0x1e8>
 800b36c:	6833      	ldr	r3, [r6, #0]
 800b36e:	6820      	ldr	r0, [r4, #0]
 800b370:	1d19      	adds	r1, r3, #4
 800b372:	6031      	str	r1, [r6, #0]
 800b374:	0606      	lsls	r6, r0, #24
 800b376:	d501      	bpl.n	800b37c <_printf_i+0xbc>
 800b378:	681d      	ldr	r5, [r3, #0]
 800b37a:	e003      	b.n	800b384 <_printf_i+0xc4>
 800b37c:	0645      	lsls	r5, r0, #25
 800b37e:	d5fb      	bpl.n	800b378 <_printf_i+0xb8>
 800b380:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b384:	2d00      	cmp	r5, #0
 800b386:	da03      	bge.n	800b390 <_printf_i+0xd0>
 800b388:	232d      	movs	r3, #45	@ 0x2d
 800b38a:	426d      	negs	r5, r5
 800b38c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b390:	4859      	ldr	r0, [pc, #356]	@ (800b4f8 <_printf_i+0x238>)
 800b392:	230a      	movs	r3, #10
 800b394:	e011      	b.n	800b3ba <_printf_i+0xfa>
 800b396:	6821      	ldr	r1, [r4, #0]
 800b398:	6833      	ldr	r3, [r6, #0]
 800b39a:	0608      	lsls	r0, r1, #24
 800b39c:	f853 5b04 	ldr.w	r5, [r3], #4
 800b3a0:	d402      	bmi.n	800b3a8 <_printf_i+0xe8>
 800b3a2:	0649      	lsls	r1, r1, #25
 800b3a4:	bf48      	it	mi
 800b3a6:	b2ad      	uxthmi	r5, r5
 800b3a8:	2f6f      	cmp	r7, #111	@ 0x6f
 800b3aa:	4853      	ldr	r0, [pc, #332]	@ (800b4f8 <_printf_i+0x238>)
 800b3ac:	6033      	str	r3, [r6, #0]
 800b3ae:	bf14      	ite	ne
 800b3b0:	230a      	movne	r3, #10
 800b3b2:	2308      	moveq	r3, #8
 800b3b4:	2100      	movs	r1, #0
 800b3b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b3ba:	6866      	ldr	r6, [r4, #4]
 800b3bc:	60a6      	str	r6, [r4, #8]
 800b3be:	2e00      	cmp	r6, #0
 800b3c0:	bfa2      	ittt	ge
 800b3c2:	6821      	ldrge	r1, [r4, #0]
 800b3c4:	f021 0104 	bicge.w	r1, r1, #4
 800b3c8:	6021      	strge	r1, [r4, #0]
 800b3ca:	b90d      	cbnz	r5, 800b3d0 <_printf_i+0x110>
 800b3cc:	2e00      	cmp	r6, #0
 800b3ce:	d04b      	beq.n	800b468 <_printf_i+0x1a8>
 800b3d0:	4616      	mov	r6, r2
 800b3d2:	fbb5 f1f3 	udiv	r1, r5, r3
 800b3d6:	fb03 5711 	mls	r7, r3, r1, r5
 800b3da:	5dc7      	ldrb	r7, [r0, r7]
 800b3dc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b3e0:	462f      	mov	r7, r5
 800b3e2:	42bb      	cmp	r3, r7
 800b3e4:	460d      	mov	r5, r1
 800b3e6:	d9f4      	bls.n	800b3d2 <_printf_i+0x112>
 800b3e8:	2b08      	cmp	r3, #8
 800b3ea:	d10b      	bne.n	800b404 <_printf_i+0x144>
 800b3ec:	6823      	ldr	r3, [r4, #0]
 800b3ee:	07df      	lsls	r7, r3, #31
 800b3f0:	d508      	bpl.n	800b404 <_printf_i+0x144>
 800b3f2:	6923      	ldr	r3, [r4, #16]
 800b3f4:	6861      	ldr	r1, [r4, #4]
 800b3f6:	4299      	cmp	r1, r3
 800b3f8:	bfde      	ittt	le
 800b3fa:	2330      	movle	r3, #48	@ 0x30
 800b3fc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b400:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b404:	1b92      	subs	r2, r2, r6
 800b406:	6122      	str	r2, [r4, #16]
 800b408:	f8cd a000 	str.w	sl, [sp]
 800b40c:	464b      	mov	r3, r9
 800b40e:	aa03      	add	r2, sp, #12
 800b410:	4621      	mov	r1, r4
 800b412:	4640      	mov	r0, r8
 800b414:	f7ff fee6 	bl	800b1e4 <_printf_common>
 800b418:	3001      	adds	r0, #1
 800b41a:	d14a      	bne.n	800b4b2 <_printf_i+0x1f2>
 800b41c:	f04f 30ff 	mov.w	r0, #4294967295
 800b420:	b004      	add	sp, #16
 800b422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b426:	6823      	ldr	r3, [r4, #0]
 800b428:	f043 0320 	orr.w	r3, r3, #32
 800b42c:	6023      	str	r3, [r4, #0]
 800b42e:	4833      	ldr	r0, [pc, #204]	@ (800b4fc <_printf_i+0x23c>)
 800b430:	2778      	movs	r7, #120	@ 0x78
 800b432:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b436:	6823      	ldr	r3, [r4, #0]
 800b438:	6831      	ldr	r1, [r6, #0]
 800b43a:	061f      	lsls	r7, r3, #24
 800b43c:	f851 5b04 	ldr.w	r5, [r1], #4
 800b440:	d402      	bmi.n	800b448 <_printf_i+0x188>
 800b442:	065f      	lsls	r7, r3, #25
 800b444:	bf48      	it	mi
 800b446:	b2ad      	uxthmi	r5, r5
 800b448:	6031      	str	r1, [r6, #0]
 800b44a:	07d9      	lsls	r1, r3, #31
 800b44c:	bf44      	itt	mi
 800b44e:	f043 0320 	orrmi.w	r3, r3, #32
 800b452:	6023      	strmi	r3, [r4, #0]
 800b454:	b11d      	cbz	r5, 800b45e <_printf_i+0x19e>
 800b456:	2310      	movs	r3, #16
 800b458:	e7ac      	b.n	800b3b4 <_printf_i+0xf4>
 800b45a:	4827      	ldr	r0, [pc, #156]	@ (800b4f8 <_printf_i+0x238>)
 800b45c:	e7e9      	b.n	800b432 <_printf_i+0x172>
 800b45e:	6823      	ldr	r3, [r4, #0]
 800b460:	f023 0320 	bic.w	r3, r3, #32
 800b464:	6023      	str	r3, [r4, #0]
 800b466:	e7f6      	b.n	800b456 <_printf_i+0x196>
 800b468:	4616      	mov	r6, r2
 800b46a:	e7bd      	b.n	800b3e8 <_printf_i+0x128>
 800b46c:	6833      	ldr	r3, [r6, #0]
 800b46e:	6825      	ldr	r5, [r4, #0]
 800b470:	6961      	ldr	r1, [r4, #20]
 800b472:	1d18      	adds	r0, r3, #4
 800b474:	6030      	str	r0, [r6, #0]
 800b476:	062e      	lsls	r6, r5, #24
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	d501      	bpl.n	800b480 <_printf_i+0x1c0>
 800b47c:	6019      	str	r1, [r3, #0]
 800b47e:	e002      	b.n	800b486 <_printf_i+0x1c6>
 800b480:	0668      	lsls	r0, r5, #25
 800b482:	d5fb      	bpl.n	800b47c <_printf_i+0x1bc>
 800b484:	8019      	strh	r1, [r3, #0]
 800b486:	2300      	movs	r3, #0
 800b488:	6123      	str	r3, [r4, #16]
 800b48a:	4616      	mov	r6, r2
 800b48c:	e7bc      	b.n	800b408 <_printf_i+0x148>
 800b48e:	6833      	ldr	r3, [r6, #0]
 800b490:	1d1a      	adds	r2, r3, #4
 800b492:	6032      	str	r2, [r6, #0]
 800b494:	681e      	ldr	r6, [r3, #0]
 800b496:	6862      	ldr	r2, [r4, #4]
 800b498:	2100      	movs	r1, #0
 800b49a:	4630      	mov	r0, r6
 800b49c:	f7f4 fee8 	bl	8000270 <memchr>
 800b4a0:	b108      	cbz	r0, 800b4a6 <_printf_i+0x1e6>
 800b4a2:	1b80      	subs	r0, r0, r6
 800b4a4:	6060      	str	r0, [r4, #4]
 800b4a6:	6863      	ldr	r3, [r4, #4]
 800b4a8:	6123      	str	r3, [r4, #16]
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b4b0:	e7aa      	b.n	800b408 <_printf_i+0x148>
 800b4b2:	6923      	ldr	r3, [r4, #16]
 800b4b4:	4632      	mov	r2, r6
 800b4b6:	4649      	mov	r1, r9
 800b4b8:	4640      	mov	r0, r8
 800b4ba:	47d0      	blx	sl
 800b4bc:	3001      	adds	r0, #1
 800b4be:	d0ad      	beq.n	800b41c <_printf_i+0x15c>
 800b4c0:	6823      	ldr	r3, [r4, #0]
 800b4c2:	079b      	lsls	r3, r3, #30
 800b4c4:	d413      	bmi.n	800b4ee <_printf_i+0x22e>
 800b4c6:	68e0      	ldr	r0, [r4, #12]
 800b4c8:	9b03      	ldr	r3, [sp, #12]
 800b4ca:	4298      	cmp	r0, r3
 800b4cc:	bfb8      	it	lt
 800b4ce:	4618      	movlt	r0, r3
 800b4d0:	e7a6      	b.n	800b420 <_printf_i+0x160>
 800b4d2:	2301      	movs	r3, #1
 800b4d4:	4632      	mov	r2, r6
 800b4d6:	4649      	mov	r1, r9
 800b4d8:	4640      	mov	r0, r8
 800b4da:	47d0      	blx	sl
 800b4dc:	3001      	adds	r0, #1
 800b4de:	d09d      	beq.n	800b41c <_printf_i+0x15c>
 800b4e0:	3501      	adds	r5, #1
 800b4e2:	68e3      	ldr	r3, [r4, #12]
 800b4e4:	9903      	ldr	r1, [sp, #12]
 800b4e6:	1a5b      	subs	r3, r3, r1
 800b4e8:	42ab      	cmp	r3, r5
 800b4ea:	dcf2      	bgt.n	800b4d2 <_printf_i+0x212>
 800b4ec:	e7eb      	b.n	800b4c6 <_printf_i+0x206>
 800b4ee:	2500      	movs	r5, #0
 800b4f0:	f104 0619 	add.w	r6, r4, #25
 800b4f4:	e7f5      	b.n	800b4e2 <_printf_i+0x222>
 800b4f6:	bf00      	nop
 800b4f8:	0800b8ba 	.word	0x0800b8ba
 800b4fc:	0800b8cb 	.word	0x0800b8cb

0800b500 <memmove>:
 800b500:	4288      	cmp	r0, r1
 800b502:	b510      	push	{r4, lr}
 800b504:	eb01 0402 	add.w	r4, r1, r2
 800b508:	d902      	bls.n	800b510 <memmove+0x10>
 800b50a:	4284      	cmp	r4, r0
 800b50c:	4623      	mov	r3, r4
 800b50e:	d807      	bhi.n	800b520 <memmove+0x20>
 800b510:	1e43      	subs	r3, r0, #1
 800b512:	42a1      	cmp	r1, r4
 800b514:	d008      	beq.n	800b528 <memmove+0x28>
 800b516:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b51a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b51e:	e7f8      	b.n	800b512 <memmove+0x12>
 800b520:	4402      	add	r2, r0
 800b522:	4601      	mov	r1, r0
 800b524:	428a      	cmp	r2, r1
 800b526:	d100      	bne.n	800b52a <memmove+0x2a>
 800b528:	bd10      	pop	{r4, pc}
 800b52a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b52e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b532:	e7f7      	b.n	800b524 <memmove+0x24>

0800b534 <_realloc_r>:
 800b534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b538:	4680      	mov	r8, r0
 800b53a:	4615      	mov	r5, r2
 800b53c:	460c      	mov	r4, r1
 800b53e:	b921      	cbnz	r1, 800b54a <_realloc_r+0x16>
 800b540:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b544:	4611      	mov	r1, r2
 800b546:	f7ff bb03 	b.w	800ab50 <_malloc_r>
 800b54a:	b92a      	cbnz	r2, 800b558 <_realloc_r+0x24>
 800b54c:	f7ff fca8 	bl	800aea0 <_free_r>
 800b550:	2400      	movs	r4, #0
 800b552:	4620      	mov	r0, r4
 800b554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b558:	f000 f81a 	bl	800b590 <_malloc_usable_size_r>
 800b55c:	4285      	cmp	r5, r0
 800b55e:	4606      	mov	r6, r0
 800b560:	d802      	bhi.n	800b568 <_realloc_r+0x34>
 800b562:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b566:	d8f4      	bhi.n	800b552 <_realloc_r+0x1e>
 800b568:	4629      	mov	r1, r5
 800b56a:	4640      	mov	r0, r8
 800b56c:	f7ff faf0 	bl	800ab50 <_malloc_r>
 800b570:	4607      	mov	r7, r0
 800b572:	2800      	cmp	r0, #0
 800b574:	d0ec      	beq.n	800b550 <_realloc_r+0x1c>
 800b576:	42b5      	cmp	r5, r6
 800b578:	462a      	mov	r2, r5
 800b57a:	4621      	mov	r1, r4
 800b57c:	bf28      	it	cs
 800b57e:	4632      	movcs	r2, r6
 800b580:	f7ff fc80 	bl	800ae84 <memcpy>
 800b584:	4621      	mov	r1, r4
 800b586:	4640      	mov	r0, r8
 800b588:	f7ff fc8a 	bl	800aea0 <_free_r>
 800b58c:	463c      	mov	r4, r7
 800b58e:	e7e0      	b.n	800b552 <_realloc_r+0x1e>

0800b590 <_malloc_usable_size_r>:
 800b590:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b594:	1f18      	subs	r0, r3, #4
 800b596:	2b00      	cmp	r3, #0
 800b598:	bfbc      	itt	lt
 800b59a:	580b      	ldrlt	r3, [r1, r0]
 800b59c:	18c0      	addlt	r0, r0, r3
 800b59e:	4770      	bx	lr

0800b5a0 <_init>:
 800b5a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5a2:	bf00      	nop
 800b5a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5a6:	bc08      	pop	{r3}
 800b5a8:	469e      	mov	lr, r3
 800b5aa:	4770      	bx	lr

0800b5ac <_fini>:
 800b5ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5ae:	bf00      	nop
 800b5b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5b2:	bc08      	pop	{r3}
 800b5b4:	469e      	mov	lr, r3
 800b5b6:	4770      	bx	lr
