`timescale 1ns / 1ps
module Vga_module(
				input   wire 				CLK,
				input   wire 				RESET,
				input   wire	[1:0]		MSM_State,
				input   wire	[2:0]		Object,
				input   wire    [14:0]      Random_Target_Address,
				output  wire    [11:0]		COLOUR_OUT,
				output  wire    [18:0]		VGA_Address,
				output  wire                HS,
				output  wire                VS

					
					);

					
wire  						 CLK_25M;
wire  	  [11:0]			 COLOUR_LOGIC;
wire  	  [9:0]			 	 ADDRH;
wire  	  [8:0]				 ADDRV;

clk_div clk_div_inst (//////å› ä¸ºæˆ‘ä»¬æ?¿å­?æ˜¯100Mçš„ä¸»æ—¶é’Ÿï¼Œä½†æ˜¯æˆ‘ä»¬å?šæ¸¸æˆ?ï¼Œåˆ†è¾¨çŽ‡æ˜¯640*480çš„ï¼Œæ‰€ä»¥æˆ‘ä»¬è¦?ç”¨çš„æ—¶é’Ÿæ˜¯25Mï¼Œè¿™é‡Œæˆ‘ä»¬å°±å¯¹æ—¶é’Ÿè¿›è¡Œä¸€ä¸ª4åˆ†é¢‘å¾—åˆ°25M
    .clk(CLK), 
    .CLK_25M(CLK_25M)
    );

Colour_Memory Colour_Memory_inst (
    .clk(CLK_25M), 
    .ADDRH(ADDRH), 
    .ADDRV(ADDRV),
    .MSM_State(MSM_State),
    .Random_Target_Address(Random_Target_Address),
    .Object(Object),
    .COLOUR_OUT(COLOUR_LOGIC)
    );

///////è¿™ä¸ªæ¨¡å?—ä¸»è¦?æ˜¯å®žçŽ°æ ‡å‡†çš„æ—¶åº?ï¼Œè¿™ä¸ªè¦?çœ‹ç‚¹ç›¸å…³çš„åŸºç¡€
VGA_Interface VGA_Interface_inst (
    .clk(CLK_25M), 
    .COLOUR_IN(COLOUR_LOGIC), 
    .ADDRH(ADDRH), 
    .ADDRV(ADDRV), 
    .COLOUR_OUT(COLOUR_OUT), 
    .HS(HS), 
    .VS(VS)
    );


///////////////////////////////////////////////////////
////assignement
/////////////////////////////////////////////////////	
assign VGA_Address={ADDRH,ADDRV};				
	
endmodule
