Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 11 22:54:26 2024
| Host         : ozy running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file thinpad_top_control_sets_placed.rpt
| Design       : thinpad_top
| Device       : xc7a200t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           11 |
| No           | No                    | Yes                    |              34 |           13 |
| No           | Yes                   | No                     |              54 |           16 |
| Yes          | No                    | No                     |              56 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------------------+---------------------------------------------+------------------+----------------+
|       Clock Signal       |                   Enable Signal                   |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+--------------------------+---------------------------------------------------+---------------------------------------------+------------------+----------------+
|  clock_gen/inst/clk_out1 |                                                   | reset_of_clk10M                             |                1 |              1 |
|  clock_gen/inst/clk_out1 |                                                   | reset_of_clk10M_i_1_n_0                     |                1 |              1 |
|  clk_50M_IBUF_BUFG       | ext_uart_r/tickgen/OversamplingTick               |                                             |                1 |              1 |
|  clk_50M_IBUF_BUFG       | vga800x600at75/vdata                              |                                             |                1 |              1 |
|  clk_50M_IBUF_BUFG       | ext_uart_r/tickgen/FSM_onehot_RxD_state_reg[2][0] |                                             |                3 |              8 |
|  clk_50M_IBUF_BUFG       | ext_uart_r/E[0]                                   |                                             |                4 |              8 |
|  clk_50M_IBUF_BUFG       | ext_uart_t/tickgen/Acc_reg[21]_0[0]               |                                             |                3 |              8 |
|  clk_50M_IBUF_BUFG       | ext_uart_t/FSM_onehot_TxD_state_reg[0]_0[0]       |                                             |                4 |              8 |
|  clk_50M_IBUF_BUFG       | ext_uart_r/tickgen/RxD_bit_reg_0[0]               |                                             |                3 |             11 |
|  clk_50M_IBUF_BUFG       | ext_uart_t/tickgen/E[0]                           |                                             |                2 |             11 |
|  clk_50M_IBUF_BUFG       | vga800x600at75/vdata                              | vga800x600at75/vdata[11]_i_1_n_0            |                3 |             11 |
|  clk_50M_IBUF_BUFG       |                                                   | vga800x600at75/hdata[11]_i_1_n_0            |                4 |             12 |
|  clock_gen/inst/clk_out1 |                                                   | rst                                         |                5 |             20 |
|  clk_50M_IBUF_BUFG       |                                                   | ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[0] |                7 |             22 |
|  clk_50M_IBUF_BUFG       |                                                   |                                             |               11 |             32 |
|  clock_btn_IBUF_BUFG     |                                                   | reset_btn_IBUF                              |               11 |             32 |
|  clock_gen/inst/clk_out1 | cpu/regfile/RegWrite                              |                                             |               12 |             96 |
+--------------------------+---------------------------------------------------+---------------------------------------------+------------------+----------------+


