##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.6::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.7::Critical Path Report for (Clock_3:R vs. Clock_3:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock_1                  | Frequency: 39.45 MHz  | Target: 1.00 MHz   | 
Clock: Clock_1(fixed-function)  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_2                  | Frequency: 47.82 MHz  | Target: 0.10 MHz   | 
Clock: Clock_3                  | Frequency: 50.83 MHz  | Target: 0.05 MHz   | 
Clock: CyBUS_CLK                | Frequency: 47.67 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock            | Frequency: 52.72 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1        Clock_1        1e+006           974653      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2        Clock_2        1e+007           9979087     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3        Clock_3        2e+007           19980325    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Clock_1        41666.7          20689       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Clock_2        41666.7          21001       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      UART_IntClock  41666.7          23775       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  2.16667e+006     2147699     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name               Setup to Clk  Clock Name:Phase  
----------------------  ------------  ----------------  
Btn_Start(0)_PAD        18490         Clock_1:R         
Color_Out(0)_PAD        27960         Clock_2:R         
Echo_1(0)_PAD           23053         Clock_1:R         
Echo_2(0)_PAD           23835         Clock_1:R         
MOTOR_1_Phase_A(0)_PAD  16660         Clock_1:R         
MOTOR_1_Phase_B(0)_PAD  16594         Clock_1:R         
MOTOR_2_Phase_A(0)_PAD  16541         Clock_1:R         
MOTOR_2_Phase_B(0)_PAD  16769         Clock_1:R         
Trigger_1(0)_PAD        28937         Clock_1:R         
Trigger_2(0)_PAD        29970         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name           Clock to Out  Clock Name:Phase           
------------------  ------------  -------------------------  
MOTOR_1_ENA(0)_PAD  25035         Clock_1(fixed-function):R  
MOTOR_2_ENB(0)_PAD  20913         Clock_1(fixed-function):R  
Servo_M_Pin(0)_PAD  21967         Clock_3:R                  
Tx_1(0)_PAD         33580         UART_IntClock:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 39.45 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1260\/q
Path End       : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974653p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21117
-------------------------------------   ----- 
End-of-path arrival time (ps)           21117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1260\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1260\/q                                    macrocell57     1250   1250  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:reload\/main_0                macrocell1      7754   9004  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:reload\/q                     macrocell1      3350  12354  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3633  15987  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  21117  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  21117  974653  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 47.82 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_RGB:CounterUDB:disable_run_i\/q
Path End       : \Counter_RGB:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_RGB:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9979087p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16683
-------------------------------------   ----- 
End-of-path arrival time (ps)           16683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:disable_run_i\/clock_0             macrocell97         0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_RGB:CounterUDB:disable_run_i\/q              macrocell97      1250   1250  9979087  RISE       1
\Counter_RGB:CounterUDB:count_enable\/main_1          macrocell29      3926   5176  9979087  RISE       1
\Counter_RGB:CounterUDB:count_enable\/q               macrocell29      3350   8526  9979087  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell10   3027  11553  9979087  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell10   5130  16683  9979087  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/ci         datapathcell11      0  16683  9979087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/clock           datapathcell11      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 50.83 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Arm_Metal:PWMUDB:runmode_enable\/q
Path End       : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19980325p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15445
-------------------------------------   ----- 
End-of-path arrival time (ps)           15445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:runmode_enable\/clock_0              macrocell101        0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Arm_Metal:PWMUDB:runmode_enable\/q         macrocell101     1250   1250  19980325  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell12   9065  10315  19980325  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell12   5130  15445  19980325  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell13      0  15445  19980325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell13      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 47.67 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trig_Control:Sync:ctrl_reg\/control_0
Path End       : \Measure_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Measure_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20689p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -4230
-----------------------------------------------   ----- 
End-of-path required time (ps)                    37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16747
-------------------------------------   ----- 
End-of-path arrival time (ps)           16747
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Trig_Control:Sync:ctrl_reg\/busclk                         controlcell12       0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Trig_Control:Sync:ctrl_reg\/control_0              controlcell12    2050   2050  20689  RISE       1
Net_91/main_0                                       macrocell23      2327   4377  20689  RISE       1
Net_91/q                                            macrocell23      3350   7727  20689  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell14   3890  11617  20689  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   5130  16747  20689  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  16747  20689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/clock             datapathcell15      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 52.72 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147699p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12778
-------------------------------------   ----- 
End-of-path arrival time (ps)           12778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell63     1250   1250  2147699  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell9      5869   7119  2147699  RISE       1
\UART:BUART:counter_load_not\/q                macrocell9      3350  10469  2147699  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2309  12778  2147699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trig_Control:Sync:ctrl_reg\/control_0
Path End       : \Measure_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Measure_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20689p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -4230
-----------------------------------------------   ----- 
End-of-path required time (ps)                    37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16747
-------------------------------------   ----- 
End-of-path arrival time (ps)           16747
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Trig_Control:Sync:ctrl_reg\/busclk                         controlcell12       0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Trig_Control:Sync:ctrl_reg\/control_0              controlcell12    2050   2050  20689  RISE       1
Net_91/main_0                                       macrocell23      2327   4377  20689  RISE       1
Net_91/q                                            macrocell23      3350   7727  20689  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell14   3890  11617  20689  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   5130  16747  20689  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  16747  20689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/clock             datapathcell15      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23775p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14422
-------------------------------------   ----- 
End-of-path arrival time (ps)           14422
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell6         2009   2009  23775  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell13     6743   8752  23775  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell13     3350  12102  23775  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2320  14422  23775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_RGB:Sync:ctrl_reg\/control_0
Path End       : \Counter_RGB:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_RGB:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 21001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16436
-------------------------------------   ----- 
End-of-path arrival time (ps)           16436
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_RGB:Sync:ctrl_reg\/busclk                      controlcell7        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_RGB:Sync:ctrl_reg\/control_0             controlcell7     2050   2050  21001  RISE       1
\Counter_RGB:CounterUDB:reload\/main_0                macrocell26      3112   5162  21001  RISE       1
\Counter_RGB:CounterUDB:reload\/q                     macrocell26      3350   8512  21001  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   2794  11306  21001  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell10   5130  16436  21001  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/ci         datapathcell11      0  16436  21001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/clock           datapathcell11      0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1260\/q
Path End       : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974653p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21117
-------------------------------------   ----- 
End-of-path arrival time (ps)           21117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1260\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1260\/q                                    macrocell57     1250   1250  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:reload\/main_0                macrocell1      7754   9004  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:reload\/q                     macrocell1      3350  12354  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3633  15987  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  21117  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  21117  974653  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147699p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12778
-------------------------------------   ----- 
End-of-path arrival time (ps)           12778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell63     1250   1250  2147699  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell9      5869   7119  2147699  RISE       1
\UART:BUART:counter_load_not\/q                macrocell9      3350  10469  2147699  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2309  12778  2147699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1


5.6::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_RGB:CounterUDB:disable_run_i\/q
Path End       : \Counter_RGB:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_RGB:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9979087p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16683
-------------------------------------   ----- 
End-of-path arrival time (ps)           16683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:disable_run_i\/clock_0             macrocell97         0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_RGB:CounterUDB:disable_run_i\/q              macrocell97      1250   1250  9979087  RISE       1
\Counter_RGB:CounterUDB:count_enable\/main_1          macrocell29      3926   5176  9979087  RISE       1
\Counter_RGB:CounterUDB:count_enable\/q               macrocell29      3350   8526  9979087  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell10   3027  11553  9979087  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell10   5130  16683  9979087  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/ci         datapathcell11      0  16683  9979087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/clock           datapathcell11      0      0  RISE       1


5.7::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Arm_Metal:PWMUDB:runmode_enable\/q
Path End       : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19980325p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15445
-------------------------------------   ----- 
End-of-path arrival time (ps)           15445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:runmode_enable\/clock_0              macrocell101        0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Arm_Metal:PWMUDB:runmode_enable\/q         macrocell101     1250   1250  19980325  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell12   9065  10315  19980325  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell12   5130  15445  19980325  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell13      0  15445  19980325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell13      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trig_Control:Sync:ctrl_reg\/control_0
Path End       : \Measure_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Measure_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20689p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -4230
-----------------------------------------------   ----- 
End-of-path required time (ps)                    37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16747
-------------------------------------   ----- 
End-of-path arrival time (ps)           16747
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Trig_Control:Sync:ctrl_reg\/busclk                         controlcell12       0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Trig_Control:Sync:ctrl_reg\/control_0              controlcell12    2050   2050  20689  RISE       1
Net_91/main_0                                       macrocell23      2327   4377  20689  RISE       1
Net_91/q                                            macrocell23      3350   7727  20689  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell14   3890  11617  20689  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   5130  16747  20689  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  16747  20689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/clock             datapathcell15      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_RGB:Sync:ctrl_reg\/control_0
Path End       : \Counter_RGB:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_RGB:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 21001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16436
-------------------------------------   ----- 
End-of-path arrival time (ps)           16436
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_RGB:Sync:ctrl_reg\/busclk                      controlcell7        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_RGB:Sync:ctrl_reg\/control_0             controlcell7     2050   2050  21001  RISE       1
\Counter_RGB:CounterUDB:reload\/main_0                macrocell26      3112   5162  21001  RISE       1
\Counter_RGB:CounterUDB:reload\/q                     macrocell26      3350   8512  21001  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   2794  11306  21001  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell10   5130  16436  21001  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/ci         datapathcell11      0  16436  21001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/clock           datapathcell11      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23775p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14422
-------------------------------------   ----- 
End-of-path arrival time (ps)           14422
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell6         2009   2009  23775  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell13     6743   8752  23775  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell13     3350  12102  23775  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2320  14422  23775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trig_Control:Sync:ctrl_reg\/control_0
Path End       : \Measure_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Measure_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 23989p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -6060
-----------------------------------------------   ----- 
End-of-path required time (ps)                    35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11617
-------------------------------------   ----- 
End-of-path arrival time (ps)           11617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Trig_Control:Sync:ctrl_reg\/busclk                         controlcell12       0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Trig_Control:Sync:ctrl_reg\/control_0              controlcell12    2050   2050  20689  RISE       1
Net_91/main_0                                       macrocell23      2327   4377  20689  RISE       1
Net_91/q                                            macrocell23      3350   7727  20689  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell14   3890  11617  23989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell14      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_RGB:Sync:ctrl_reg\/control_0
Path End       : \Counter_RGB:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_RGB:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 24171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11306
-------------------------------------   ----- 
End-of-path arrival time (ps)           11306
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_RGB:Sync:ctrl_reg\/busclk                      controlcell7        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_RGB:Sync:ctrl_reg\/control_0             controlcell7     2050   2050  21001  RISE       1
\Counter_RGB:CounterUDB:reload\/main_0                macrocell26      3112   5162  21001  RISE       1
\Counter_RGB:CounterUDB:reload\/q                     macrocell26      3350   8512  21001  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   2794  11306  24171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/clock           datapathcell10      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trig_Control:Sync:ctrl_reg\/control_0
Path End       : \Measure_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Measure_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 24172p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -6060
-----------------------------------------------   ----- 
End-of-path required time (ps)                    35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11435
-------------------------------------   ----- 
End-of-path arrival time (ps)           11435
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Trig_Control:Sync:ctrl_reg\/busclk                         controlcell12       0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Trig_Control:Sync:ctrl_reg\/control_0              controlcell12    2050   2050  20689  RISE       1
Net_91/main_0                                       macrocell23      2327   4377  20689  RISE       1
Net_91/q                                            macrocell23      3350   7727  20689  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell15   3708  11435  24172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/clock             datapathcell15      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_RGB:Sync:ctrl_reg\/control_0
Path End       : \Counter_RGB:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_RGB:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 24194p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11283
-------------------------------------   ----- 
End-of-path arrival time (ps)           11283
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_RGB:Sync:ctrl_reg\/busclk                      controlcell7        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_RGB:Sync:ctrl_reg\/control_0             controlcell7     2050   2050  21001  RISE       1
\Counter_RGB:CounterUDB:reload\/main_0                macrocell26      3112   5162  21001  RISE       1
\Counter_RGB:CounterUDB:reload\/q                     macrocell26      3350   8512  21001  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell11   2771  11283  24194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/clock           datapathcell11      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trig_Control:Sync:ctrl_reg\/control_0
Path End       : MODIN7_0/main_0
Capture Clock  : MODIN7_0/clock_0
Path slack     : 25830p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12327
-------------------------------------   ----- 
End-of-path arrival time (ps)           12327
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Trig_Control:Sync:ctrl_reg\/busclk                         controlcell12       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Trig_Control:Sync:ctrl_reg\/control_0  controlcell12   2050   2050  20689  RISE       1
Net_91/main_0                           macrocell23     2327   4377  20689  RISE       1
Net_91/q                                macrocell23     3350   7727  20689  RISE       1
MODIN7_0/main_0                         macrocell118    4600  12327  25830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell118        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trig_Control:Sync:ctrl_reg\/control_0
Path End       : \Measure_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Measure_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 25830p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12327
-------------------------------------   ----- 
End-of-path arrival time (ps)           12327
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Trig_Control:Sync:ctrl_reg\/busclk                         controlcell12       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Trig_Control:Sync:ctrl_reg\/control_0         controlcell12   2050   2050  20689  RISE       1
Net_91/main_0                                  macrocell23     2327   4377  20689  RISE       1
Net_91/q                                       macrocell23     3350   7727  20689  RISE       1
\Measure_Timer:TimerUDB:capt_int_temp\/main_0  macrocell119    4600  12327  25830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:capt_int_temp\/clock_0             macrocell119        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trig_Control:Sync:ctrl_reg\/control_0
Path End       : MODIN7_1/main_0
Capture Clock  : MODIN7_1/clock_0
Path slack     : 26076p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12081
-------------------------------------   ----- 
End-of-path arrival time (ps)           12081
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Trig_Control:Sync:ctrl_reg\/busclk                         controlcell12       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Trig_Control:Sync:ctrl_reg\/control_0  controlcell12   2050   2050  20689  RISE       1
Net_91/main_0                           macrocell23     2327   4377  20689  RISE       1
Net_91/q                                macrocell23     3350   7727  20689  RISE       1
MODIN7_1/main_0                         macrocell117    4353  12081  26076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Control:Sync:ctrl_reg\/control_0
Path End       : MODIN7_1/main_1
Capture Clock  : MODIN7_1/clock_0
Path slack     : 26234p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11922
-------------------------------------   ----- 
End-of-path arrival time (ps)           11922
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Echo_Control:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Echo_Control:Sync:ctrl_reg\/control_0          controlcell4   2050   2050  26234  RISE       1
\Measure_Timer:TimerUDB:capt_fifo_load\/main_1  macrocell31    2802   4852  26234  RISE       1
\Measure_Timer:TimerUDB:capt_fifo_load\/q       macrocell31    3350   8202  26234  RISE       1
MODIN7_1/main_1                                 macrocell117   3720  11922  26234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Control:Sync:ctrl_reg\/control_0
Path End       : MODIN7_0/main_1
Capture Clock  : MODIN7_0/clock_0
Path slack     : 26270p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11887
-------------------------------------   ----- 
End-of-path arrival time (ps)           11887
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Echo_Control:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Echo_Control:Sync:ctrl_reg\/control_0          controlcell4   2050   2050  26234  RISE       1
\Measure_Timer:TimerUDB:capt_fifo_load\/main_1  macrocell31    2802   4852  26234  RISE       1
\Measure_Timer:TimerUDB:capt_fifo_load\/q       macrocell31    3350   8202  26234  RISE       1
MODIN7_0/main_1                                 macrocell118   3685  11887  26270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell118        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Control:Sync:ctrl_reg\/control_0
Path End       : \Measure_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Measure_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 26270p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11887
-------------------------------------   ----- 
End-of-path arrival time (ps)           11887
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Echo_Control:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Echo_Control:Sync:ctrl_reg\/control_0          controlcell4   2050   2050  26234  RISE       1
\Measure_Timer:TimerUDB:capt_fifo_load\/main_1  macrocell31    2802   4852  26234  RISE       1
\Measure_Timer:TimerUDB:capt_fifo_load\/q       macrocell31    3350   8202  26234  RISE       1
\Measure_Timer:TimerUDB:capt_int_temp\/main_1   macrocell119   3685  11887  26270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:capt_int_temp\/clock_0             macrocell119        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_RGB:Sync:ctrl_reg\/control_0
Path End       : \PWM_RGB:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_RGB:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26386p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11051
-------------------------------------   ----- 
End-of-path arrival time (ps)           11051
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_RGB:Sync:ctrl_reg\/busclk                      controlcell7        0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_RGB:Sync:ctrl_reg\/control_0  controlcell7    2050   2050  21001  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/cs_addr_0   datapathcell8   3871   5921  26386  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/co_msb      datapathcell8   5130  11051  26386  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/ci          datapathcell9      0  11051  26386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell9       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trig_Control:Sync:ctrl_reg\/control_0
Path End       : \Measure_Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Measure_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 26560p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11596
-------------------------------------   ----- 
End-of-path arrival time (ps)           11596
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Trig_Control:Sync:ctrl_reg\/busclk                         controlcell12       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Trig_Control:Sync:ctrl_reg\/control_0        controlcell12   2050   2050  20689  RISE       1
Net_91/main_0                                 macrocell23     2327   4377  20689  RISE       1
Net_91/q                                      macrocell23     3350   7727  20689  RISE       1
\Measure_Timer:TimerUDB:trig_disable\/main_0  macrocell121    3869  11596  26560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:trig_disable\/clock_0              macrocell121        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trig_Control:Sync:ctrl_reg\/control_0
Path End       : \Measure_Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Measure_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 26724p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11433
-------------------------------------   ----- 
End-of-path arrival time (ps)           11433
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Trig_Control:Sync:ctrl_reg\/busclk                         controlcell12       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Trig_Control:Sync:ctrl_reg\/control_0        controlcell12   2050   2050  20689  RISE       1
Net_91/main_0                                 macrocell23     2327   4377  20689  RISE       1
Net_91/q                                      macrocell23     3350   7727  20689  RISE       1
\Measure_Timer:TimerUDB:timer_enable\/main_1  macrocell120    3706  11433  26724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:timer_enable\/clock_0              macrocell120        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Control:Sync:ctrl_reg\/control_0
Path End       : \Measure_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Measure_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 27529p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3130
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11007
-------------------------------------   ----- 
End-of-path arrival time (ps)           11007
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Echo_Control:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Echo_Control:Sync:ctrl_reg\/control_0            controlcell4     2050   2050  26234  RISE       1
\Measure_Timer:TimerUDB:capt_fifo_load\/main_1    macrocell31      2802   4852  26234  RISE       1
\Measure_Timer:TimerUDB:capt_fifo_load\/q         macrocell31      3350   8202  26234  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell14   2805  11007  27529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell14      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Control:Sync:ctrl_reg\/control_0
Path End       : \Measure_Timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Measure_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 27545p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3130
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10992
-------------------------------------   ----- 
End-of-path arrival time (ps)           10992
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Echo_Control:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Echo_Control:Sync:ctrl_reg\/control_0            controlcell4     2050   2050  26234  RISE       1
\Measure_Timer:TimerUDB:capt_fifo_load\/main_1    macrocell31      2802   4852  26234  RISE       1
\Measure_Timer:TimerUDB:capt_fifo_load\/q         macrocell31      3350   8202  26234  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell15   2789  10992  27545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/clock             datapathcell15      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 28266p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9891
-------------------------------------   ---- 
End-of-path arrival time (ps)           9891
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell6       2009   2009  23775  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell73   7882   9891  28266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 29405p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8752
-------------------------------------   ---- 
End-of-path arrival time (ps)           8752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell6       2009   2009  23775  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell74   6743   8752  29405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_RGB:Sync:ctrl_reg\/control_0
Path End       : \PWM_RGB:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_RGB:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29565p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_RGB:Sync:ctrl_reg\/busclk                      controlcell7        0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_RGB:Sync:ctrl_reg\/control_0  controlcell7    2050   2050  21001  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/cs_addr_0   datapathcell9   3991   6041  29565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell9       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_RGB:Sync:ctrl_reg\/control_0
Path End       : \PWM_RGB:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_RGB:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_RGB:Sync:ctrl_reg\/busclk                      controlcell7        0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_RGB:Sync:ctrl_reg\/control_0  controlcell7    2050   2050  21001  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/cs_addr_0   datapathcell8   3871   5921  29686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trig_Control:Sync:ctrl_reg\/control_0
Path End       : \Measure_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Measure_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 30033p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Recovery time                                       0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11634
-------------------------------------   ----- 
End-of-path arrival time (ps)           11634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Trig_Control:Sync:ctrl_reg\/busclk                         controlcell12       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Trig_Control:Sync:ctrl_reg\/control_0        controlcell12   2050   2050  20689  RISE       1
Net_91/main_0                                 macrocell23     2327   4377  20689  RISE       1
Net_91/q                                      macrocell23     3350   7727  20689  RISE       1
\Measure_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell10   3907  11634  30033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:rstSts:stsreg\/clock               statusicell10       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 30119p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8038
-------------------------------------   ---- 
End-of-path arrival time (ps)           8038
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell6       2009   2009  23775  RISE       1
\UART:BUART:rx_last\/main_0  macrocell76   6029   8038  30119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell76         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 30123p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8033
-------------------------------------   ---- 
End-of-path arrival time (ps)           8033
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell6       2009   2009  23775  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell67   6024   8033  30123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 30135p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8021
-------------------------------------   ---- 
End-of-path arrival time (ps)           8021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell6       2009   2009  23775  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell70   6012   8021  30135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 30135p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8021
-------------------------------------   ---- 
End-of-path arrival time (ps)           8021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell6       2009   2009  23775  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell75   6012   8021  30135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_RGB:Sync:ctrl_reg\/control_0
Path End       : \Counter_RGB:CounterUDB:disable_run_i\/main_0
Capture Clock  : \Counter_RGB:CounterUDB:disable_run_i\/clock_0
Path slack     : 31217p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6939
-------------------------------------   ---- 
End-of-path arrival time (ps)           6939
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_RGB:Sync:ctrl_reg\/busclk                      controlcell7        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_RGB:Sync:ctrl_reg\/control_0      controlcell7   2050   2050  21001  RISE       1
\Counter_RGB:CounterUDB:disable_run_i\/main_0  macrocell97    4889   6939  31217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:disable_run_i\/clock_0             macrocell97         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Zones_Reg:Sync:ctrl_reg\/control_1
Path End       : \competition_state_machine:StateMachine_1_3\/main_0
Capture Clock  : \competition_state_machine:StateMachine_1_3\/clock_0
Path slack     : 31847p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Zones_Reg:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Zones_Reg:Sync:ctrl_reg\/control_1                  controlcell2   2050   2050  31847  RISE       1
\competition_state_machine:StateMachine_1_3\/main_0  macrocell111   4260   6310  31847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_3\/clock_0       macrocell111        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Zones_Reg:Sync:ctrl_reg\/control_1
Path End       : \competition_state_machine:StateMachine_1_2\/main_1
Capture Clock  : \competition_state_machine:StateMachine_1_2\/clock_0
Path slack     : 31847p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Zones_Reg:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Zones_Reg:Sync:ctrl_reg\/control_1                  controlcell2   2050   2050  31847  RISE       1
\competition_state_machine:StateMachine_1_2\/main_1  macrocell112   4260   6310  31847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_2\/clock_0       macrocell112        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Zones_Reg:Sync:ctrl_reg\/control_1
Path End       : \competition_state_machine:StateMachine_1_1\/main_1
Capture Clock  : \competition_state_machine:StateMachine_1_1\/clock_0
Path slack     : 31847p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Zones_Reg:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Zones_Reg:Sync:ctrl_reg\/control_1                  controlcell2   2050   2050  31847  RISE       1
\competition_state_machine:StateMachine_1_1\/main_1  macrocell113   4260   6310  31847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_1\/clock_0       macrocell113        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Zones_Reg:Sync:ctrl_reg\/control_1
Path End       : \competition_state_machine:StateMachine_1_0\/main_0
Capture Clock  : \competition_state_machine:StateMachine_1_0\/clock_0
Path slack     : 32400p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Zones_Reg:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Zones_Reg:Sync:ctrl_reg\/control_1                  controlcell2   2050   2050  31847  RISE       1
\competition_state_machine:StateMachine_1_0\/main_0  macrocell114   3706   5756  32400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_0\/clock_0       macrocell114        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Control:Sync:ctrl_reg\/control_0
Path End       : \Measure_Timer:TimerUDB:capture_last\/main_1
Capture Clock  : \Measure_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 33280p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Echo_Control:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Echo_Control:Sync:ctrl_reg\/control_0        controlcell4   2050   2050  26234  RISE       1
\Measure_Timer:TimerUDB:capture_last\/main_1  macrocell115   2826   4876  33280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:capture_last\/clock_0              macrocell115        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Control:Sync:ctrl_reg\/control_0
Path End       : \Measure_Timer:TimerUDB:run_mode\/main_1
Capture Clock  : \Measure_Timer:TimerUDB:run_mode\/clock_0
Path slack     : 33280p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Echo_Control:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Echo_Control:Sync:ctrl_reg\/control_0    controlcell4   2050   2050  26234  RISE       1
\Measure_Timer:TimerUDB:run_mode\/main_1  macrocell116   2826   4876  33280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:run_mode\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Control:Sync:ctrl_reg\/control_0
Path End       : \Measure_Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Measure_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 33304p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Echo_Control:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Echo_Control:Sync:ctrl_reg\/control_0        controlcell4   2050   2050  26234  RISE       1
\Measure_Timer:TimerUDB:timer_enable\/main_2  macrocell120   2802   4852  33304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:timer_enable\/clock_0              macrocell120        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base_State_Reg:Sync:ctrl_reg\/control_1
Path End       : \competition_state_machine:StateMachine_1_0\/main_7
Capture Clock  : \competition_state_machine:StateMachine_1_0\/clock_0
Path slack     : 33483p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Base_State_Reg:Sync:ctrl_reg\/busclk                       controlcell9        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Base_State_Reg:Sync:ctrl_reg\/control_1             controlcell9   2050   2050  33483  RISE       1
\competition_state_machine:StateMachine_1_0\/main_7  macrocell114   2624   4674  33483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_0\/clock_0       macrocell114        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base_State_Reg:Sync:ctrl_reg\/control_1
Path End       : \competition_state_machine:StateMachine_1_2\/main_7
Capture Clock  : \competition_state_machine:StateMachine_1_2\/clock_0
Path slack     : 33496p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Base_State_Reg:Sync:ctrl_reg\/busclk                       controlcell9        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Base_State_Reg:Sync:ctrl_reg\/control_1             controlcell9   2050   2050  33483  RISE       1
\competition_state_machine:StateMachine_1_2\/main_7  macrocell112   2611   4661  33496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_2\/clock_0       macrocell112        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base_State_Reg:Sync:ctrl_reg\/control_0
Path End       : \competition_state_machine:StateMachine_1_0\/main_6
Capture Clock  : \competition_state_machine:StateMachine_1_0\/clock_0
Path slack     : 33770p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Base_State_Reg:Sync:ctrl_reg\/busclk                       controlcell9        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Base_State_Reg:Sync:ctrl_reg\/control_0             controlcell9   2050   2050  33770  RISE       1
\competition_state_machine:StateMachine_1_0\/main_6  macrocell114   2336   4386  33770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_0\/clock_0       macrocell114        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Zones_Reg:Sync:ctrl_reg\/control_0
Path End       : \competition_state_machine:StateMachine_1_2\/main_0
Capture Clock  : \competition_state_machine:StateMachine_1_2\/clock_0
Path slack     : 33795p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Zones_Reg:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Zones_Reg:Sync:ctrl_reg\/control_0                  controlcell2   2050   2050  33795  RISE       1
\competition_state_machine:StateMachine_1_2\/main_0  macrocell112   2312   4362  33795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_2\/clock_0       macrocell112        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Zones_Reg:Sync:ctrl_reg\/control_0
Path End       : \competition_state_machine:StateMachine_1_1\/main_0
Capture Clock  : \competition_state_machine:StateMachine_1_1\/clock_0
Path slack     : 33795p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Zones_Reg:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Zones_Reg:Sync:ctrl_reg\/control_0                  controlcell2   2050   2050  33795  RISE       1
\competition_state_machine:StateMachine_1_1\/main_0  macrocell113   2312   4362  33795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_1\/clock_0       macrocell113        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Zones_Reg:Sync:ctrl_reg\/control_2
Path End       : \competition_state_machine:StateMachine_1_3\/main_1
Capture Clock  : \competition_state_machine:StateMachine_1_3\/clock_0
Path slack     : 33801p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Zones_Reg:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Zones_Reg:Sync:ctrl_reg\/control_2                  controlcell2   2050   2050  33801  RISE       1
\competition_state_machine:StateMachine_1_3\/main_1  macrocell111   2306   4356  33801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_3\/clock_0       macrocell111        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Zones_Reg:Sync:ctrl_reg\/control_2
Path End       : \competition_state_machine:StateMachine_1_2\/main_2
Capture Clock  : \competition_state_machine:StateMachine_1_2\/clock_0
Path slack     : 33801p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Zones_Reg:Sync:ctrl_reg\/busclk                            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Zones_Reg:Sync:ctrl_reg\/control_2                  controlcell2   2050   2050  33801  RISE       1
\competition_state_machine:StateMachine_1_2\/main_2  macrocell112   2306   4356  33801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_2\/clock_0       macrocell112        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_RGB:Sync:ctrl_reg\/control_0
Path End       : \PWM_RGB:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \PWM_RGB:PWMUDB:genblk8:stsreg\/clock
Path slack     : 34130p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           7537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_RGB:Sync:ctrl_reg\/busclk                      controlcell7        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_RGB:Sync:ctrl_reg\/control_0  controlcell7   2050   2050  21001  RISE       1
\PWM_RGB:PWMUDB:genblk8:stsreg\/reset      statusicell7   5487   7537  34130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:genblk8:stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_RGB:Sync:ctrl_reg\/control_0
Path End       : \PWM_RGB:PWMUDB:status_0\/ar_0
Capture Clock  : \PWM_RGB:PWMUDB:status_0\/clock_0
Path slack     : 34130p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           7537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_RGB:Sync:ctrl_reg\/busclk                      controlcell7        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_RGB:Sync:ctrl_reg\/control_0  controlcell7   2050   2050  21001  RISE       1
\PWM_RGB:PWMUDB:status_0\/ar_0             macrocell94    5487   7537  34130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:status_0\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_RGB:Sync:ctrl_reg\/control_0
Path End       : \Counter_RGB:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Counter_RGB:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 36503p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_RGB:Sync:ctrl_reg\/busclk                      controlcell7        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_RGB:Sync:ctrl_reg\/control_0      controlcell7   2050   2050  21001  RISE       1
\Counter_RGB:CounterUDB:sSTSReg:stsreg\/reset  statusicell8   3113   5163  36503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sSTSReg:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_RGB:Sync:ctrl_reg\/control_0
Path End       : \PWM_RGB:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_RGB:PWMUDB:runmode_enable\/clock_0
Path slack     : 36503p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_RGB:Sync:ctrl_reg\/busclk                      controlcell7        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_RGB:Sync:ctrl_reg\/control_0  controlcell7   2050   2050  21001  RISE       1
\PWM_RGB:PWMUDB:runmode_enable\/ar_0       macrocell91    3113   5163  36503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:runmode_enable\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_RGB:Sync:ctrl_reg\/control_0
Path End       : \PWM_RGB:PWMUDB:trig_disable\/ar_0
Capture Clock  : \PWM_RGB:PWMUDB:trig_disable\/clock_0
Path slack     : 36503p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_RGB:Sync:ctrl_reg\/busclk                      controlcell7        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_RGB:Sync:ctrl_reg\/control_0  controlcell7   2050   2050  21001  RISE       1
\PWM_RGB:PWMUDB:trig_disable\/ar_0         macrocell92    3113   5163  36503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:trig_disable\/clock_0                      macrocell92         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1260\/q
Path End       : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974653p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21117
-------------------------------------   ----- 
End-of-path arrival time (ps)           21117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1260\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1260\/q                                    macrocell57     1250   1250  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:reload\/main_0                macrocell1      7754   9004  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:reload\/q                     macrocell1      3350  12354  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3633  15987  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  21117  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  21117  974653  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 975404p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20366
-------------------------------------   ----- 
End-of-path arrival time (ps)           20366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6    760    760  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0    760  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2740   3500  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:reload\/main_1                macrocell16     5302   8802  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:reload\/q                     macrocell16     3350  12152  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   3084  15236  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   5130  20366  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  20366  975404  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 977026p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22474
-------------------------------------   ----- 
End-of-path arrival time (ps)           22474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:status_3\/main_0            macrocell19     7992  11492  977026  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:status_3\/q                 macrocell19     3350  14842  977026  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell5    7633  22474  977026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell5        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor_1:Net_1251\/main_7
Capture Clock  : \QuadDec_Motor_1:Net_1251\/clock_0
Path slack     : 977128p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19362
-------------------------------------   ----- 
End-of-path arrival time (ps)           19362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_0\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:state_0\/q     macrocell60   1250   1250  977128  RISE       1
\QuadDec_Motor_1:Net_1251_split\/main_6  macrocell52  12478  13728  977128  RISE       1
\QuadDec_Motor_1:Net_1251_split\/q       macrocell52   3350  17078  977128  RISE       1
\QuadDec_Motor_1:Net_1251\/main_7        macrocell47   2284  19362  977128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1251\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1260\/q
Path End       : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 977404p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16536
-------------------------------------   ----- 
End-of-path arrival time (ps)           16536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1260\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1260\/q                                    macrocell57     1250   1250  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:reload\/main_0                macrocell1      7754   9004  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:reload\/q                     macrocell1      3350  12354  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   4181  16536  977404  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1260\/q
Path End       : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 977953p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15987
-------------------------------------   ----- 
End-of-path arrival time (ps)           15987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1260\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1260\/q                                    macrocell57     1250   1250  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:reload\/main_0                macrocell1      7754   9004  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:reload\/q                     macrocell1      3350  12354  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3633  15987  977953  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 978704p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15236
-------------------------------------   ----- 
End-of-path arrival time (ps)           15236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6    760    760  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0    760  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2740   3500  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:reload\/main_1                macrocell16     5302   8802  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:reload\/q                     macrocell16     3350  12152  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   3084  15236  978704  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 978705p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15235
-------------------------------------   ----- 
End-of-path arrival time (ps)           15235
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6    760    760  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0    760  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2740   3500  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:reload\/main_1                macrocell16     5302   8802  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:reload\/q                     macrocell16     3350  12152  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell7   3083  15235  978705  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Trigger_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 979087p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16683
-------------------------------------   ----- 
End-of-path arrival time (ps)           16683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell16    760    760  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell17      0    760  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell17   1210   1970  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell18      0   1970  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell18   2740   4710  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell16   3543   8253  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell16   5130  13383  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell17      0  13383  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell17   3300  16683  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell18      0  16683  979087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u2\/clock             datapathcell18      0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Net_1203\/q
Path End       : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 980495p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13445
-------------------------------------   ----- 
End-of-path arrival time (ps)           13445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1203\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Net_1203\/q                                    macrocell84     1250   1250  977196  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\/main_2          macrocell20     4114   5364  977196  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\/q               macrocell20     3350   8714  977196  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell7   4731  13445  980495  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Net_1203\/q
Path End       : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 980496p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13444
-------------------------------------   ----- 
End-of-path arrival time (ps)           13444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1203\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Net_1203\/q                                    macrocell84     1250   1250  977196  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\/main_2          macrocell20     4114   5364  977196  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\/q               macrocell20     3350   8714  977196  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell6   4730  13444  980496  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_Motor_2:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_Motor_2:bQuadDec:Stsreg\/clock
Path slack     : 980950p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18550
-------------------------------------   ----- 
End-of-path arrival time (ps)           18550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell81         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\/q  macrocell81    1250   1250  980950  RISE       1
\QuadDec_Motor_2:Net_530\/main_2                  macrocell21    8732   9982  980950  RISE       1
\QuadDec_Motor_2:Net_530\/q                       macrocell21    3350  13332  980950  RISE       1
\QuadDec_Motor_2:bQuadDec:Stsreg\/status_0        statusicell6   5218  18550  980950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:Stsreg\/clock                    statusicell6        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 981197p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18303
-------------------------------------   ----- 
End-of-path arrival time (ps)           18303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell81         0      0  RISE       1

Data path
pin name                                                    model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\/q            macrocell81    1250   1250  980950  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:status_0\/main_1          macrocell17    8164   9414  981197  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:status_0\/q               macrocell17    3350  12764  981197  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0  statusicell5   5539  18303  981197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell5        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_Motor_1:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_Motor_1:bQuadDec:Stsreg\/clock
Path slack     : 981397p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18103
-------------------------------------   ----- 
End-of-path arrival time (ps)           18103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell51         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\/q  macrocell51    1250   1250  981397  RISE       1
\QuadDec_Motor_1:Net_530\/main_2                  macrocell6     5879   7129  981397  RISE       1
\QuadDec_Motor_1:Net_530\/q                       macrocell6     3350  10479  981397  RISE       1
\QuadDec_Motor_1:bQuadDec:Stsreg\/status_0        statusicell2   7624  18103  981397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1203\/q
Path End       : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 981548p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12392
-------------------------------------   ----- 
End-of-path arrival time (ps)           12392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1203\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1203\/q                                    macrocell54     1250   1250  978248  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\/main_2          macrocell5      3961   5211  978248  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\/q               macrocell5      3350   8561  978248  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3831  12392  981548  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1203\/q
Path End       : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 981551p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12389
-------------------------------------   ----- 
End-of-path arrival time (ps)           12389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1203\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1203\/q                                    macrocell54     1250   1250  978248  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\/main_2          macrocell5      3961   5211  978248  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\/q               macrocell5      3350   8561  978248  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   3827  12389  981551  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor_1:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_Motor_1:bQuadDec:error\/clock_0
Path slack     : 981783p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14707
-------------------------------------   ----- 
End-of-path arrival time (ps)           14707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_1\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:state_1\/q     macrocell59   1250   1250  980247  RISE       1
\QuadDec_Motor_1:bQuadDec:error\/main_4  macrocell58  13457  14707  981783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:error\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 981866p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17634
-------------------------------------   ----- 
End-of-path arrival time (ps)           17634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  981866  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  981866  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  981866  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:status_0\/main_0             macrocell2      4599   8229  981866  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:status_0\/q                  macrocell2      3350  11579  981866  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    6055  17634  981866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Trigger_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 982387p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13383
-------------------------------------   ----- 
End-of-path arrival time (ps)           13383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell16    760    760  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell17      0    760  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell17   1210   1970  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell18      0   1970  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell18   2740   4710  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell16   3543   8253  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell16   5130  13383  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell17      0  13383  982387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/clock             datapathcell17      0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor_1:Net_1251\/main_6
Capture Clock  : \QuadDec_Motor_1:Net_1251\/clock_0
Path slack     : 982749p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13741
-------------------------------------   ----- 
End-of-path arrival time (ps)           13741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_0\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:state_0\/q  macrocell60   1250   1250  977128  RISE       1
\QuadDec_Motor_1:Net_1251\/main_6     macrocell47  12491  13741  982749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1251\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_Motor_2:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_Motor_2:bQuadDec:Stsreg\/clock
Path slack     : 982828p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16672
-------------------------------------   ----- 
End-of-path arrival time (ps)           16672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell81         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\/q  macrocell81    1250   1250  980950  RISE       1
\QuadDec_Motor_2:Net_611\/main_2                  macrocell22    6547   7797  982828  RISE       1
\QuadDec_Motor_2:Net_611\/q                       macrocell22    3350  11147  982828  RISE       1
\QuadDec_Motor_2:bQuadDec:Stsreg\/status_1        statusicell6   5525  16672  982828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:Stsreg\/clock                    statusicell6        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1275\/q
Path End       : \QuadDec_Motor_1:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_Motor_1:bQuadDec:Stsreg\/clock
Path slack     : 982892p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16608
-------------------------------------   ----- 
End-of-path arrival time (ps)           16608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1275\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1275\/q                macrocell50    1250   1250  982120  RISE       1
\QuadDec_Motor_1:Net_611\/main_0            macrocell7     5103   6353  982892  RISE       1
\QuadDec_Motor_1:Net_611\/q                 macrocell7     3350   9703  982892  RISE       1
\QuadDec_Motor_1:bQuadDec:Stsreg\/status_1  statusicell2   6905  16608  982892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:error\/q
Path End       : \QuadDec_Motor_1:Net_1203\/main_4
Capture Clock  : \QuadDec_Motor_1:Net_1203\/clock_0
Path slack     : 982950p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13540
-------------------------------------   ----- 
End-of-path arrival time (ps)           13540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:error\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:error\/q  macrocell58   1250   1250  980026  RISE       1
\QuadDec_Motor_1:Net_1203\/main_4   macrocell54  12290  13540  982950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1203\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:error\/q
Path End       : \QuadDec_Motor_1:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_Motor_1:bQuadDec:state_0\/clock_0
Path slack     : 982950p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13540
-------------------------------------   ----- 
End-of-path arrival time (ps)           13540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:error\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:error\/q         macrocell58   1250   1250  980026  RISE       1
\QuadDec_Motor_1:bQuadDec:state_0\/main_3  macrocell60  12290  13540  982950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_0\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor_2:Net_1251\/main_7
Capture Clock  : \QuadDec_Motor_2:Net_1251\/clock_0
Path slack     : 983463p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13027
-------------------------------------   ----- 
End-of-path arrival time (ps)           13027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/clock_0             macrocell85         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/q  macrocell85   1250   1250  983463  RISE       1
\QuadDec_Motor_2:Net_1251_split\/main_2   macrocell82   5504   6754  983463  RISE       1
\QuadDec_Motor_2:Net_1251_split\/q        macrocell82   3350  10104  983463  RISE       1
\QuadDec_Motor_2:Net_1251\/main_7         macrocell77   2924  13027  983463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1251\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor_1:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_Motor_1:bQuadDec:error\/clock_0
Path slack     : 984320p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12170
-------------------------------------   ----- 
End-of-path arrival time (ps)           12170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_0\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:state_0\/q     macrocell60   1250   1250  977128  RISE       1
\QuadDec_Motor_1:bQuadDec:error\/main_5  macrocell58  10920  12170  984320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:error\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor_1:Net_1203\/main_3
Capture Clock  : \QuadDec_Motor_1:Net_1203\/clock_0
Path slack     : 984633p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11857
-------------------------------------   ----- 
End-of-path arrival time (ps)           11857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/q  macrocell56   1250   1250  980998  RISE       1
\QuadDec_Motor_1:Net_1203\/main_3         macrocell54  10607  11857  984633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1203\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor_1:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_Motor_1:bQuadDec:state_0\/clock_0
Path slack     : 984633p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11857
-------------------------------------   ----- 
End-of-path arrival time (ps)           11857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/q   macrocell56   1250   1250  980998  RISE       1
\QuadDec_Motor_1:bQuadDec:state_0\/main_2  macrocell60  10607  11857  984633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_0\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor_2:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_Motor_2:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 984998p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11492
-------------------------------------   ----- 
End-of-path arrival time (ps)           11492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell79     7992  11492  984998  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell79         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:error\/q
Path End       : \QuadDec_Motor_1:Net_1251\/main_4
Capture Clock  : \QuadDec_Motor_1:Net_1251\/clock_0
Path slack     : 985106p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11384
-------------------------------------   ----- 
End-of-path arrival time (ps)           11384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:error\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:error\/q  macrocell58   1250   1250  980026  RISE       1
\QuadDec_Motor_1:Net_1251\/main_4   macrocell47  10134  11384  985106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1251\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1260\/q
Path End       : \QuadDec_Motor_1:Net_1251\/main_1
Capture Clock  : \QuadDec_Motor_1:Net_1251\/clock_0
Path slack     : 985179p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11311
-------------------------------------   ----- 
End-of-path arrival time (ps)           11311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1260\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1260\/q       macrocell57   1250   1250  974653  RISE       1
\QuadDec_Motor_1:Net_1251\/main_1  macrocell47  10061  11311  985179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1251\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Trigger_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 985568p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13932
-------------------------------------   ----- 
End-of-path arrival time (ps)           13932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell16    760    760  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell17      0    760  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell17   1210   1970  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell18      0   1970  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell18   2740   4710  979087  RISE       1
\Trigger_Timer:TimerUDB:status_tc\/main_1         macrocell33      3556   8266  985568  RISE       1
\Trigger_Timer:TimerUDB:status_tc\/q              macrocell33      3350  11616  985568  RISE       1
\Trigger_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell11    2315  13932  985568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:rstSts:stsreg\/clock               statusicell11       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 985664p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13836
-------------------------------------   ----- 
End-of-path arrival time (ps)           13836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  975406  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  975406  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  975406  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:status_3\/main_0            macrocell4      4680   8180  985664  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:status_3\/q                 macrocell4      3350  11530  985664  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2306  13836  985664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Trigger_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 985687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8253
-------------------------------------   ---- 
End-of-path arrival time (ps)           8253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell16    760    760  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell17      0    760  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell17   1210   1970  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell18      0   1970  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell18   2740   4710  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell16   3543   8253  985687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/clock             datapathcell16      0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Trigger_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 985690p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell16    760    760  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell17      0    760  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell17   1210   1970  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell18      0   1970  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell18   2740   4710  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell17   3540   8250  985690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/clock             datapathcell17      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor_1:Net_1251\/main_5
Capture Clock  : \QuadDec_Motor_1:Net_1251\/clock_0
Path slack     : 985818p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10672
-------------------------------------   ----- 
End-of-path arrival time (ps)           10672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_1\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:state_1\/q  macrocell59   1250   1250  980247  RISE       1
\QuadDec_Motor_1:Net_1251\/main_5     macrocell47   9422  10672  985818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1251\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor_1:Net_1251\/main_3
Capture Clock  : \QuadDec_Motor_1:Net_1251\/clock_0
Path slack     : 986071p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10419
-------------------------------------   ----- 
End-of-path arrival time (ps)           10419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/q  macrocell56   1250   1250  980998  RISE       1
\QuadDec_Motor_1:Net_1251\/main_3         macrocell47   9169  10419  986071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1251\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Trigger_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Trigger_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 986306p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7634
-------------------------------------   ---- 
End-of-path arrival time (ps)           7634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell11       0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11    1210   1210  981299  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell18   6424   7634  986306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u2\/clock             datapathcell18      0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 986555p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9935
-------------------------------------   ---- 
End-of-path arrival time (ps)           9935
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell6   1370   1370  982512  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell7      0   1370  982512  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell7   2260   3630  982512  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\/main_0          macrocell81     6305   9935  986555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell81         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986640p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12860
-------------------------------------   ----- 
End-of-path arrival time (ps)           12860
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6    670    670  977011  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0    670  977011  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2720   3390  977011  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:status_2\/main_0            macrocell18     3805   7195  986640  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:status_2\/q                 macrocell18     3350  10545  986640  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell5    2315  12860  986640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell5        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Measure_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Measure_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 986862p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7078
-------------------------------------   ---- 
End-of-path arrival time (ps)           7078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  983563  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  983563  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  983563  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell15   3578   7078  986862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/clock             datapathcell15      0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Measure_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Measure_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7077
-------------------------------------   ---- 
End-of-path arrival time (ps)           7077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  983563  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  983563  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  983563  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   3577   7077  986863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell14      0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor_1:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_Motor_1:bQuadDec:error\/clock_0
Path slack     : 986866p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9624
-------------------------------------   ---- 
End-of-path arrival time (ps)           9624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/q  macrocell55   1250   1250  985243  RISE       1
\QuadDec_Motor_1:bQuadDec:error\/main_1   macrocell58   8374   9624  986866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:error\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor_1:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_Motor_1:bQuadDec:state_1\/clock_0
Path slack     : 986882p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9608
-------------------------------------   ---- 
End-of-path arrival time (ps)           9608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/q   macrocell55   1250   1250  985243  RISE       1
\QuadDec_Motor_1:bQuadDec:state_1\/main_1  macrocell59   8358   9608  986882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_1\/clock_0                 macrocell59         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Measure_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Measure_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 986892p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12608
-------------------------------------   ----- 
End-of-path arrival time (ps)           12608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell14      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  983563  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  983563  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  983563  RISE       1
\Measure_Timer:TimerUDB:status_tc\/main_1         macrocell32      3440   6940  986892  RISE       1
\Measure_Timer:TimerUDB:status_tc\/q              macrocell32      3350  10290  986892  RISE       1
\Measure_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell10    2317  12608  986892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:rstSts:stsreg\/clock               statusicell10       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Trigger_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 986944p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6996
-------------------------------------   ---- 
End-of-path arrival time (ps)           6996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell16    760    760  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell17      0    760  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell17   1210   1970  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell18      0   1970  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell18   2740   4710  979087  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell18   2286   6996  986944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u2\/clock             datapathcell18      0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1251\/q
Path End       : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 986985p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6955
-------------------------------------   ---- 
End-of-path arrival time (ps)           6955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1251\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1251\/q                                    macrocell47     1250   1250  983419  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   5705   6955  986985  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1251\/q
Path End       : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 986986p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6954
-------------------------------------   ---- 
End-of-path arrival time (ps)           6954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1251\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1251\/q                                    macrocell47     1250   1250  983419  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   5704   6954  986986  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Trigger_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Trigger_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 987224p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6716
-------------------------------------   ---- 
End-of-path arrival time (ps)           6716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell11       0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11    1210   1210  981299  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell17   5506   6716  987224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u1\/clock             datapathcell17      0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:error\/q
Path End       : \QuadDec_Motor_1:Net_1260\/main_1
Capture Clock  : \QuadDec_Motor_1:Net_1260\/clock_0
Path slack     : 987240p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9250
-------------------------------------   ---- 
End-of-path arrival time (ps)           9250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:error\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:error\/q  macrocell58   1250   1250  980026  RISE       1
\QuadDec_Motor_1:Net_1260\/main_1   macrocell57   8000   9250  987240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1260\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:error\/q
Path End       : \QuadDec_Motor_1:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_Motor_1:bQuadDec:state_1\/clock_0
Path slack     : 987240p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9250
-------------------------------------   ---- 
End-of-path arrival time (ps)           9250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:error\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:error\/q         macrocell58   1250   1250  980026  RISE       1
\QuadDec_Motor_1:bQuadDec:state_1\/main_3  macrocell59   8000   9250  987240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_1\/clock_0                 macrocell59         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1260\/q
Path End       : \QuadDec_Motor_1:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_Motor_1:bQuadDec:error\/clock_0
Path slack     : 987329p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9161
-------------------------------------   ---- 
End-of-path arrival time (ps)           9161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1260\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1260\/q             macrocell57   1250   1250  974653  RISE       1
\QuadDec_Motor_1:bQuadDec:error\/main_0  macrocell58   7911   9161  987329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:error\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:timer_enable\/q
Path End       : \Measure_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Measure_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987440p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6500
-------------------------------------   ---- 
End-of-path arrival time (ps)           6500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:timer_enable\/clock_0              macrocell120        0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:timer_enable\/q             macrocell120     1250   1250  983608  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell14   5250   6500  987440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell14      0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1260\/q
Path End       : \QuadDec_Motor_1:Net_1203\/main_0
Capture Clock  : \QuadDec_Motor_1:Net_1203\/clock_0
Path slack     : 987442p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9048
-------------------------------------   ---- 
End-of-path arrival time (ps)           9048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1260\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1260\/q       macrocell57   1250   1250  974653  RISE       1
\QuadDec_Motor_1:Net_1203\/main_0  macrocell54   7798   9048  987442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1203\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1260\/q
Path End       : \QuadDec_Motor_1:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_Motor_1:bQuadDec:state_0\/clock_0
Path slack     : 987442p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9048
-------------------------------------   ---- 
End-of-path arrival time (ps)           9048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1260\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1260\/q               macrocell57   1250   1250  974653  RISE       1
\QuadDec_Motor_1:bQuadDec:state_0\/main_0  macrocell60   7798   9048  987442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_0\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:error\/q
Path End       : \QuadDec_Motor_2:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_Motor_2:bQuadDec:state_1\/clock_0
Path slack     : 987502p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8988
-------------------------------------   ---- 
End-of-path arrival time (ps)           8988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:error\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:error\/q         macrocell88   1250   1250  983908  RISE       1
\QuadDec_Motor_2:bQuadDec:state_1\/main_3  macrocell89   7738   8988  987502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_1\/clock_0                 macrocell89         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor_1:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_Motor_1:bQuadDec:state_1\/clock_0
Path slack     : 987504p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8986
-------------------------------------   ---- 
End-of-path arrival time (ps)           8986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/q   macrocell56   1250   1250  980998  RISE       1
\QuadDec_Motor_1:bQuadDec:state_1\/main_2  macrocell59   7736   8986  987504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_1\/clock_0                 macrocell59         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor_2:Net_1275\/main_0
Capture Clock  : \QuadDec_Motor_2:Net_1275\/clock_0
Path slack     : 987688p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8802
-------------------------------------   ---- 
End-of-path arrival time (ps)           8802
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  975404  RISE       1
\QuadDec_Motor_2:Net_1275\/main_0                             macrocell80     5302   8802  987688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1275\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor_1:Net_1203\/main_5
Capture Clock  : \QuadDec_Motor_1:Net_1203\/clock_0
Path slack     : 987705p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8785
-------------------------------------   ---- 
End-of-path arrival time (ps)           8785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_1\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:state_1\/q  macrocell59   1250   1250  980247  RISE       1
\QuadDec_Motor_1:Net_1203\/main_5     macrocell54   7535   8785  987705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1203\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor_1:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_Motor_1:bQuadDec:state_0\/clock_0
Path slack     : 987705p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8785
-------------------------------------   ---- 
End-of-path arrival time (ps)           8785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_1\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:state_1\/q       macrocell59   1250   1250  980247  RISE       1
\QuadDec_Motor_1:bQuadDec:state_0\/main_4  macrocell60   7535   8785  987705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_0\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 987796p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8694
-------------------------------------   ---- 
End-of-path arrival time (ps)           8694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\/clock_0        macrocell39         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\/q       macrocell39   1250   1250  987796  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\/main_0  macrocell40   7444   8694  987796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\/clock_0        macrocell40         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Trigger_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Trigger_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 987899p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell11       0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11    1210   1210  981299  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell16   4831   6041  987899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT24:timerdp:u0\/clock             datapathcell16      0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor_1:Net_1260\/main_3
Capture Clock  : \QuadDec_Motor_1:Net_1260\/clock_0
Path slack     : 988088p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8402
-------------------------------------   ---- 
End-of-path arrival time (ps)           8402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_0\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:state_0\/q  macrocell60   1250   1250  977128  RISE       1
\QuadDec_Motor_1:Net_1260\/main_3     macrocell57   7152   8402  988088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1260\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor_1:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_Motor_1:bQuadDec:state_1\/clock_0
Path slack     : 988088p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8402
-------------------------------------   ---- 
End-of-path arrival time (ps)           8402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_0\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:state_0\/q       macrocell60   1250   1250  977128  RISE       1
\QuadDec_Motor_1:bQuadDec:state_1\/main_5  macrocell59   7152   8402  988088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_1\/clock_0                 macrocell59         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 988135p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11365
-------------------------------------   ----- 
End-of-path arrival time (ps)           11365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  977957  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  977957  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  977957  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:status_2\/main_0            macrocell3      2310   5700  988135  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:status_2\/q                 macrocell3      3350   9050  988135  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2315  11365  988135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor_1:Net_1275\/main_0
Capture Clock  : \QuadDec_Motor_1:Net_1275\/clock_0
Path slack     : 988239p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8251
-------------------------------------   ---- 
End-of-path arrival time (ps)           8251
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  975406  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  975406  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  975406  RISE       1
\QuadDec_Motor_1:Net_1275\/main_0                             macrocell50     4751   8251  988239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1275\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor_1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_Motor_1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 988310p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8180
-------------------------------------   ---- 
End-of-path arrival time (ps)           8180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  975406  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  975406  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  975406  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell49     4680   8180  988310  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell49         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Net_1251\/q
Path End       : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 988345p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1251\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Net_1251\/q                                    macrocell77     1250   1250  983906  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell6   4345   5595  988345  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Motor_2:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_Motor_2:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 988741p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7749
-------------------------------------   ---- 
End-of-path arrival time (ps)           7749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6    670    670  977011  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0    670  977011  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2720   3390  977011  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell78     4359   7749  988741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell78         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Net_1251\/q
Path End       : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 988886p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1251\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Net_1251\/q                                    macrocell77     1250   1250  983906  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell7   3804   5054  988886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 988959p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10541
-------------------------------------   ----- 
End-of-path arrival time (ps)           10541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  975404  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5    7041  10541  988959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell5        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:error\/q
Path End       : \QuadDec_Motor_2:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_Motor_2:bQuadDec:Stsreg\/clock
Path slack     : 989016p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10484
-------------------------------------   ----- 
End-of-path arrival time (ps)           10484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:error\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:error\/q          macrocell88    1250   1250  983908  RISE       1
\QuadDec_Motor_2:bQuadDec:Stsreg\/status_3  statusicell6   9234  10484  989016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:Stsreg\/clock                    statusicell6        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_3\/q
Path End       : Net_5060/main_1
Capture Clock  : Net_5060/clock_0
Path slack     : 989128p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7362
-------------------------------------   ---- 
End-of-path arrival time (ps)           7362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_3\/clock_0       macrocell111        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_3\/q  macrocell111   1250   1250  989128  RISE       1
Net_5060/main_1                                 macrocell107   6112   7362  989128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5060/clock_0                                           macrocell107        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_3\/q
Path End       : Net_5081/main_1
Capture Clock  : Net_5081/clock_0
Path slack     : 989128p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7362
-------------------------------------   ---- 
End-of-path arrival time (ps)           7362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_3\/clock_0       macrocell111        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_3\/q  macrocell111   1250   1250  989128  RISE       1
Net_5081/main_1                                 macrocell110   6112   7362  989128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5081/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_1\/q
Path End       : Net_5059/main_3
Capture Clock  : Net_5059/clock_0
Path slack     : 989159p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_1\/clock_0       macrocell113        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_1\/q  macrocell113   1250   1250  989159  RISE       1
Net_5059/main_3                                 macrocell108   6081   7331  989159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5059/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_1\/q
Path End       : Net_5062/main_3
Capture Clock  : Net_5062/clock_0
Path slack     : 989159p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_1\/clock_0       macrocell113        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_1\/q  macrocell113   1250   1250  989159  RISE       1
Net_5062/main_3                                 macrocell109   6081   7331  989159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5062/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 989186p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7304
-------------------------------------   ---- 
End-of-path arrival time (ps)           7304
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  981866  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  981866  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  981866  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell51     3674   7304  989186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell51         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor_2:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_Motor_2:bQuadDec:state_0\/clock_0
Path slack     : 989188p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7302
-------------------------------------   ---- 
End-of-path arrival time (ps)           7302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/clock_0             macrocell85         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/q   macrocell85   1250   1250  983463  RISE       1
\QuadDec_Motor_2:bQuadDec:state_0\/main_1  macrocell90   6052   7302  989188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_0\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_Motor_1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_Motor_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 989205p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\/q  macrocell40   1250   1250  989205  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/main_2  macrocell56   6035   7285  989205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/clock_0             macrocell56         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Net_1251\/q
Path End       : \QuadDec_Motor_2:Net_1251\/main_0
Capture Clock  : \QuadDec_Motor_2:Net_1251\/clock_0
Path slack     : 989253p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7237
-------------------------------------   ---- 
End-of-path arrival time (ps)           7237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1251\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Net_1251\/q       macrocell77   1250   1250  983906  RISE       1
\QuadDec_Motor_2:Net_1251\/main_0  macrocell77   5987   7237  989253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1251\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:timer_enable\/q
Path End       : \Measure_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Measure_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 989279p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:timer_enable\/clock_0              macrocell120        0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:timer_enable\/q             macrocell120     1250   1250  983608  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell15   3411   4661  989279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/clock             datapathcell15      0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor_2:Net_1203\/main_6
Capture Clock  : \QuadDec_Motor_2:Net_1203\/clock_0
Path slack     : 989285p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7205
-------------------------------------   ---- 
End-of-path arrival time (ps)           7205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_0\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:state_0\/q  macrocell90   1250   1250  985452  RISE       1
\QuadDec_Motor_2:Net_1203\/main_6     macrocell84   5955   7205  989285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1203\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor_2:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_Motor_2:bQuadDec:error\/clock_0
Path slack     : 989285p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7205
-------------------------------------   ---- 
End-of-path arrival time (ps)           7205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_0\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:state_0\/q     macrocell90   1250   1250  985452  RISE       1
\QuadDec_Motor_2:bQuadDec:error\/main_5  macrocell88   5955   7205  989285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:error\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Motor_2:Net_1275\/main_1
Capture Clock  : \QuadDec_Motor_2:Net_1275\/clock_0
Path slack     : 989295p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7195
-------------------------------------   ---- 
End-of-path arrival time (ps)           7195
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6    670    670  977011  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0    670  977011  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2720   3390  977011  RISE       1
\QuadDec_Motor_2:Net_1275\/main_1                             macrocell80     3805   7195  989295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1275\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Motor_1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_Motor_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 989351p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7139
-------------------------------------   ---- 
End-of-path arrival time (ps)           7139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\/clock_0        macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\/q  macrocell39   1250   1250  987796  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/main_1  macrocell56   5889   7139  989351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/clock_0             macrocell56         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Measure_Timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \Measure_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 989543p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6947
-------------------------------------   ---- 
End-of-path arrival time (ps)           6947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell14      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  983563  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  983563  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  983563  RISE       1
\Measure_Timer:TimerUDB:timer_enable\/main_6      macrocell120     3447   6947  989543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:timer_enable\/clock_0              macrocell120        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Measure_Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Measure_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 989550p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6940
-------------------------------------   ---- 
End-of-path arrival time (ps)           6940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/clock             datapathcell14      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  983563  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  983563  RISE       1
\Measure_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  983563  RISE       1
\Measure_Timer:TimerUDB:trig_disable\/main_3      macrocell121     3440   6940  989550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:trig_disable\/clock_0              macrocell121        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:error\/q
Path End       : \QuadDec_Motor_2:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_Motor_2:bQuadDec:state_0\/clock_0
Path slack     : 989626p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6864
-------------------------------------   ---- 
End-of-path arrival time (ps)           6864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:error\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:error\/q         macrocell88   1250   1250  983908  RISE       1
\QuadDec_Motor_2:bQuadDec:state_0\/main_3  macrocell90   5614   6864  989626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_0\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_3\/q
Path End       : Net_5059/main_1
Capture Clock  : Net_5059/clock_0
Path slack     : 989702p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_3\/clock_0       macrocell111        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_3\/q  macrocell111   1250   1250  989128  RISE       1
Net_5059/main_1                                 macrocell108   5538   6788  989702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5059/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_3\/q
Path End       : Net_5062/main_1
Capture Clock  : Net_5062/clock_0
Path slack     : 989702p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_3\/clock_0       macrocell111        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_3\/q  macrocell111   1250   1250  989128  RISE       1
Net_5062/main_1                                 macrocell109   5538   6788  989702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5062/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_1\/q
Path End       : Net_5060/main_3
Capture Clock  : Net_5060/clock_0
Path slack     : 989713p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6777
-------------------------------------   ---- 
End-of-path arrival time (ps)           6777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_1\/clock_0       macrocell113        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_1\/q  macrocell113   1250   1250  989159  RISE       1
Net_5060/main_3                                 macrocell107   5527   6777  989713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5060/clock_0                                           macrocell107        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_1\/q
Path End       : Net_5081/main_3
Capture Clock  : Net_5081/clock_0
Path slack     : 989713p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6777
-------------------------------------   ---- 
End-of-path arrival time (ps)           6777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_1\/clock_0       macrocell113        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_1\/q  macrocell113   1250   1250  989159  RISE       1
Net_5081/main_3                                 macrocell110   5527   6777  989713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5081/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor_2:Net_1203\/main_3
Capture Clock  : \QuadDec_Motor_2:Net_1203\/clock_0
Path slack     : 989766p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/clock_0             macrocell86         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/q  macrocell86   1250   1250  985489  RISE       1
\QuadDec_Motor_2:Net_1203\/main_3         macrocell84   5474   6724  989766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1203\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor_2:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_Motor_2:bQuadDec:error\/clock_0
Path slack     : 989766p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/clock_0             macrocell86         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/q  macrocell86   1250   1250  985489  RISE       1
\QuadDec_Motor_2:bQuadDec:error\/main_2   macrocell88   5474   6724  989766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:error\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1260\/q
Path End       : \QuadDec_Motor_1:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_Motor_1:bQuadDec:Stsreg\/clock
Path slack     : 989807p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9693
-------------------------------------   ---- 
End-of-path arrival time (ps)           9693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1260\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1260\/q                macrocell57    1250   1250  974653  RISE       1
\QuadDec_Motor_1:bQuadDec:Stsreg\/status_2  statusicell2   8443   9693  989807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989833p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9667
-------------------------------------   ---- 
End-of-path arrival time (ps)           9667
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  975406  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  975406  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  975406  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    6167   9667  989833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Measure_Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Measure_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 989885p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6605
-------------------------------------   ---- 
End-of-path arrival time (ps)           6605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell10       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10   1210   1210  989885  RISE       1
\Measure_Timer:TimerUDB:timer_enable\/main_3                 macrocell120    5395   6605  989885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:timer_enable\/clock_0              macrocell120        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Net_1260\/q
Path End       : \QuadDec_Motor_2:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_Motor_2:bQuadDec:state_0\/clock_0
Path slack     : 989897p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1260\/clock_0                         macrocell87         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Net_1260\/q               macrocell87   1250   1250  978203  RISE       1
\QuadDec_Motor_2:bQuadDec:state_0\/main_0  macrocell90   5343   6593  989897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_0\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:timer_enable\/q
Path End       : \Measure_Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Measure_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 989988p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6502
-------------------------------------   ---- 
End-of-path arrival time (ps)           6502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:timer_enable\/clock_0              macrocell120        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:timer_enable\/q       macrocell120   1250   1250  983608  RISE       1
\Measure_Timer:TimerUDB:trig_disable\/main_1  macrocell121   5252   6502  989988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:trig_disable\/clock_0              macrocell121        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor_2:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_Motor_2:bQuadDec:state_1\/clock_0
Path slack     : 990204p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6286
-------------------------------------   ---- 
End-of-path arrival time (ps)           6286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_0\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:state_0\/q       macrocell90   1250   1250  985452  RISE       1
\QuadDec_Motor_2:bQuadDec:state_1\/main_5  macrocell89   5036   6286  990204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_1\/clock_0                 macrocell89         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor_2:Net_1251\/main_6
Capture Clock  : \QuadDec_Motor_2:Net_1251\/clock_0
Path slack     : 990206p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_0\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:state_0\/q  macrocell90   1250   1250  985452  RISE       1
\QuadDec_Motor_2:Net_1251\/main_6     macrocell77   5034   6284  990206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1251\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor_2:Net_1260\/main_3
Capture Clock  : \QuadDec_Motor_2:Net_1260\/clock_0
Path slack     : 990206p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_0\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:state_0\/q  macrocell90   1250   1250  985452  RISE       1
\QuadDec_Motor_2:Net_1260\/main_3     macrocell87   5034   6284  990206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1260\/clock_0                         macrocell87         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : MODIN7_1/main_3
Capture Clock  : MODIN7_1/clock_0
Path slack     : 990394p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell118        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN7_0/q       macrocell118   1250   1250  990394  RISE       1
MODIN7_1/main_3  macrocell117   4846   6096  990394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor_2:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_Motor_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 990609p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/clock_0             macrocell85         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/q       macrocell85   1250   1250  983463  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/main_3  macrocell85   4631   5881  990609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/clock_0             macrocell85         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_2\/q
Path End       : Net_5059/main_2
Capture Clock  : Net_5059/clock_0
Path slack     : 990625p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5865
-------------------------------------   ---- 
End-of-path arrival time (ps)           5865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_2\/clock_0       macrocell112        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_2\/q  macrocell112   1250   1250  990625  RISE       1
Net_5059/main_2                                 macrocell108   4615   5865  990625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5059/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_2\/q
Path End       : Net_5062/main_2
Capture Clock  : Net_5062/clock_0
Path slack     : 990625p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5865
-------------------------------------   ---- 
End-of-path arrival time (ps)           5865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_2\/clock_0       macrocell112        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_2\/q  macrocell112   1250   1250  990625  RISE       1
Net_5062/main_2                                 macrocell109   4615   5865  990625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5062/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_2\/q
Path End       : Net_5060/main_2
Capture Clock  : Net_5060/clock_0
Path slack     : 990640p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_2\/clock_0       macrocell112        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_2\/q  macrocell112   1250   1250  990625  RISE       1
Net_5060/main_2                                 macrocell107   4600   5850  990640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5060/clock_0                                           macrocell107        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_2\/q
Path End       : Net_5081/main_2
Capture Clock  : Net_5081/clock_0
Path slack     : 990640p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_2\/clock_0       macrocell112        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_2\/q  macrocell112   1250   1250  990625  RISE       1
Net_5081/main_2                                 macrocell110   4600   5850  990640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5081/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_0\/q
Path End       : Net_5059/main_4
Capture Clock  : Net_5059/clock_0
Path slack     : 990660p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_0\/clock_0       macrocell114        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_0\/q  macrocell114   1250   1250  990660  RISE       1
Net_5059/main_4                                 macrocell108   4580   5830  990660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5059/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_0\/q
Path End       : Net_5062/main_4
Capture Clock  : Net_5062/clock_0
Path slack     : 990660p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_0\/clock_0       macrocell114        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_0\/q  macrocell114   1250   1250  990660  RISE       1
Net_5062/main_4                                 macrocell109   4580   5830  990660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5062/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:timer_enable\/q
Path End       : \Measure_Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Measure_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 990678p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5812
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:timer_enable\/clock_0              macrocell120        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:timer_enable\/q       macrocell120   1250   1250  983608  RISE       1
\Measure_Timer:TimerUDB:timer_enable\/main_4  macrocell120   4562   5812  990678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:timer_enable\/clock_0              macrocell120        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 990679p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5811
-------------------------------------   ---- 
End-of-path arrival time (ps)           5811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\/clock_0        macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\/q       macrocell35   1250   1250  990679  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\/main_0  macrocell36   4561   5811  990679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\/clock_0        macrocell36         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Motor_1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_Motor_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 990679p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5811
-------------------------------------   ---- 
End-of-path arrival time (ps)           5811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\/clock_0        macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\/q  macrocell35   1250   1250  990679  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/main_0  macrocell55   4561   5811  990679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/clock_0             macrocell55         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_0\/q
Path End       : Net_5060/main_4
Capture Clock  : Net_5060/clock_0
Path slack     : 990684p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_0\/clock_0       macrocell114        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_0\/q  macrocell114   1250   1250  990660  RISE       1
Net_5060/main_4                                 macrocell107   4556   5806  990684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5060/clock_0                                           macrocell107        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_0\/q
Path End       : Net_5081/main_4
Capture Clock  : Net_5081/clock_0
Path slack     : 990684p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_0\/clock_0       macrocell114        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_0\/q  macrocell114   1250   1250  990660  RISE       1
Net_5081/main_4                                 macrocell110   4556   5806  990684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5081/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor_2:Net_1251\/main_3
Capture Clock  : \QuadDec_Motor_2:Net_1251\/clock_0
Path slack     : 990687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/clock_0             macrocell86         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/q  macrocell86   1250   1250  985489  RISE       1
\QuadDec_Motor_2:Net_1251\/main_3         macrocell77   4553   5803  990687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1251\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor_2:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_Motor_2:bQuadDec:state_1\/clock_0
Path slack     : 990691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/clock_0             macrocell86         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/q   macrocell86   1250   1250  985489  RISE       1
\QuadDec_Motor_2:bQuadDec:state_1\/main_2  macrocell89   4549   5799  990691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_1\/clock_0                 macrocell89         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor_2:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_Motor_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 990780p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/clock_0             macrocell86         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/q       macrocell86   1250   1250  985489  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/main_3  macrocell86   4460   5710  990780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/clock_0             macrocell86         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 990789p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5701
-------------------------------------   ---- 
End-of-path arrival time (ps)           5701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\/q       macrocell41   1250   1250  990789  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\/main_0  macrocell42   4451   5701  990789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\/clock_0        macrocell42         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Motor_1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_Motor_1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 990790p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  977957  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  977957  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  977957  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell48     2310   5700  990790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell48         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Motor_1:Net_1275\/main_1
Capture Clock  : \QuadDec_Motor_1:Net_1275\/clock_0
Path slack     : 990790p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  977957  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  977957  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  977957  RISE       1
\QuadDec_Motor_1:Net_1275\/main_1                             macrocell50     2310   5700  990790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1275\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor_1:Net_1251\/main_2
Capture Clock  : \QuadDec_Motor_1:Net_1251\/clock_0
Path slack     : 990868p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/q  macrocell55   1250   1250  985243  RISE       1
\QuadDec_Motor_1:Net_1251\/main_2         macrocell47   4372   5622  990868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1251\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1260\/q
Path End       : \QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 990932p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9068
-------------------------------------   ---- 
End-of-path arrival time (ps)           9068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1260\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1260\/q                             macrocell57    1250   1250  974653  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   7818   9068  990932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor_1:Net_1203\/main_2
Capture Clock  : \QuadDec_Motor_1:Net_1203\/clock_0
Path slack     : 990959p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/q  macrocell55   1250   1250  985243  RISE       1
\QuadDec_Motor_1:Net_1203\/main_2         macrocell54   4281   5531  990959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1203\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor_1:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_Motor_1:bQuadDec:state_0\/clock_0
Path slack     : 990959p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/q   macrocell55   1250   1250  985243  RISE       1
\QuadDec_Motor_1:bQuadDec:state_0\/main_1  macrocell60   4281   5531  990959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_0\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Net_1203\/q
Path End       : \QuadDec_Motor_2:Net_1203\/main_1
Capture Clock  : \QuadDec_Motor_2:Net_1203\/clock_0
Path slack     : 991055p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1203\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Net_1203\/q       macrocell84   1250   1250  977196  RISE       1
\QuadDec_Motor_2:Net_1203\/main_1  macrocell84   4185   5435  991055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1203\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : MODIN7_0/main_3
Capture Clock  : MODIN7_0/clock_0
Path slack     : 991065p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell118        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN7_0/q       macrocell118   1250   1250  990394  RISE       1
MODIN7_0/main_3  macrocell118   4175   5425  991065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell118        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : \Measure_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Measure_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991065p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell118        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN7_0/q                                     macrocell118   1250   1250  990394  RISE       1
\Measure_Timer:TimerUDB:capt_int_temp\/main_3  macrocell119   4175   5425  991065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:capt_int_temp\/clock_0             macrocell119        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor_2:Net_1203\/main_2
Capture Clock  : \QuadDec_Motor_2:Net_1203\/clock_0
Path slack     : 991074p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/clock_0             macrocell85         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/q  macrocell85   1250   1250  983463  RISE       1
\QuadDec_Motor_2:Net_1203\/main_2         macrocell84   4166   5416  991074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1203\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor_2:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_Motor_2:bQuadDec:error\/clock_0
Path slack     : 991074p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/clock_0             macrocell85         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/q  macrocell85   1250   1250  983463  RISE       1
\QuadDec_Motor_2:bQuadDec:error\/main_1   macrocell88   4166   5416  991074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:error\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Net_1203\/q
Path End       : \QuadDec_Motor_2:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_Motor_2:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 991126p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1203\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Net_1203\/q                              macrocell84   1250   1250  977196  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell83   4114   5364  991126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell83         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor_2:Net_1251\/main_2
Capture Clock  : \QuadDec_Motor_2:Net_1251\/clock_0
Path slack     : 991156p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/clock_0             macrocell85         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/q  macrocell85   1250   1250  983463  RISE       1
\QuadDec_Motor_2:Net_1251\/main_2         macrocell77   4084   5334  991156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1251\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Measure_Timer:TimerUDB:run_mode\/main_2
Capture Clock  : \Measure_Timer:TimerUDB:run_mode\/clock_0
Path slack     : 991232p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5258
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell10       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10   1210   1210  989885  RISE       1
\Measure_Timer:TimerUDB:run_mode\/main_2                     macrocell116    4048   5258  991232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:run_mode\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN7_1/main_4
Capture Clock  : MODIN7_1/clock_0
Path slack     : 991273p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell10       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell10   1210   1210  991273  RISE       1
MODIN7_1/main_4                                              macrocell117    4007   5217  991273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1203\/q
Path End       : \QuadDec_Motor_1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_Motor_1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 991279p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1203\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1203\/q                              macrocell54   1250   1250  978248  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell53   3961   5211  991279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell53         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN7_1/main_5
Capture Clock  : MODIN7_1/clock_0
Path slack     : 991284p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5206
-------------------------------------   ---- 
End-of-path arrival time (ps)           5206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell10       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell10   1210   1210  991284  RISE       1
MODIN7_1/main_5                                              macrocell117    3996   5206  991284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 991291p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\/clock_0        macrocell36         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\/q       macrocell36   1250   1250  991291  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\/main_0  macrocell37   3949   5199  991291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\/clock_0        macrocell37         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : MODIN7_0/main_2
Capture Clock  : MODIN7_0/clock_0
Path slack     : 991293p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN7_1/q       macrocell117   1250   1250  991293  RISE       1
MODIN7_0/main_2  macrocell118   3947   5197  991293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell118        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : \Measure_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Measure_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991293p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN7_1/q                                     macrocell117   1250   1250  991293  RISE       1
\Measure_Timer:TimerUDB:capt_int_temp\/main_2  macrocell119   3947   5197  991293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:capt_int_temp\/clock_0             macrocell119        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor_2:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_Motor_2:bQuadDec:state_0\/clock_0
Path slack     : 991358p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/clock_0             macrocell86         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/q   macrocell86   1250   1250  985489  RISE       1
\QuadDec_Motor_2:bQuadDec:state_0\/main_2  macrocell90   3882   5132  991358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_0\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Motor_2:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_Motor_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991364p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\/q  macrocell41   1250   1250  990789  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/main_0  macrocell85   3876   5126  991364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/clock_0             macrocell85         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Net_1260\/q
Path End       : \QuadDec_Motor_2:Net_1203\/main_0
Capture Clock  : \QuadDec_Motor_2:Net_1203\/clock_0
Path slack     : 991379p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1260\/clock_0                         macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Net_1260\/q       macrocell87   1250   1250  978203  RISE       1
\QuadDec_Motor_2:Net_1203\/main_0  macrocell84   3861   5111  991379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1203\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Net_1260\/q
Path End       : \QuadDec_Motor_2:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_Motor_2:bQuadDec:error\/clock_0
Path slack     : 991379p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1260\/clock_0                         macrocell87         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Net_1260\/q             macrocell87   1250   1250  978203  RISE       1
\QuadDec_Motor_2:bQuadDec:error\/main_0  macrocell88   3861   5111  991379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:error\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor_2:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_Motor_2:bQuadDec:state_0\/clock_0
Path slack     : 991383p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5107
-------------------------------------   ---- 
End-of-path arrival time (ps)           5107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_1\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:state_1\/q       macrocell89   1250   1250  985107  RISE       1
\QuadDec_Motor_2:bQuadDec:state_0\/main_4  macrocell90   3857   5107  991383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_0\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor_1:Net_1260\/main_2
Capture Clock  : \QuadDec_Motor_1:Net_1260\/clock_0
Path slack     : 991440p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_1\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:state_1\/q  macrocell59   1250   1250  980247  RISE       1
\QuadDec_Motor_1:Net_1260\/main_2     macrocell57   3800   5050  991440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1260\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor_1:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_Motor_1:bQuadDec:state_1\/clock_0
Path slack     : 991440p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_1\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:state_1\/q       macrocell59   1250   1250  980247  RISE       1
\QuadDec_Motor_1:bQuadDec:state_1\/main_4  macrocell59   3800   5050  991440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_1\/clock_0                 macrocell59         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5062/q
Path End       : Net_5062/main_0
Capture Clock  : Net_5062/clock_0
Path slack     : 991454p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5062/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_5062/q       macrocell109   1250   1250  991454  RISE       1
Net_5062/main_0  macrocell109   3786   5036  991454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5062/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor_1:Net_1203\/main_6
Capture Clock  : \QuadDec_Motor_1:Net_1203\/clock_0
Path slack     : 991462p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_0\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:state_0\/q  macrocell60   1250   1250  977128  RISE       1
\QuadDec_Motor_1:Net_1203\/main_6     macrocell54   3778   5028  991462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1203\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor_1:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_Motor_1:bQuadDec:state_0\/clock_0
Path slack     : 991462p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_0\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:state_0\/q       macrocell60   1250   1250  977128  RISE       1
\QuadDec_Motor_1:bQuadDec:state_0\/main_5  macrocell60   3778   5028  991462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_0\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4702/q
Path End       : Net_4702/main_0
Capture Clock  : Net_4702/clock_0
Path slack     : 991463p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4702/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_4702/q       macrocell105   1250   1250  991463  RISE       1
Net_4702/main_0  macrocell105   3777   5027  991463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4702/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5059/q
Path End       : Net_5059/main_0
Capture Clock  : Net_5059/clock_0
Path slack     : 991464p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5059/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_5059/q       macrocell108   1250   1250  991464  RISE       1
Net_5059/main_0  macrocell108   3776   5026  991464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5059/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_1\/q
Path End       : Net_4702/main_3
Capture Clock  : Net_4702/clock_0
Path slack     : 991517p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_1\/clock_0       macrocell113        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_1\/q  macrocell113   1250   1250  989159  RISE       1
Net_4702/main_3                                 macrocell105   3723   4973  991517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4702/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_3\/q
Path End       : Net_4702/main_1
Capture Clock  : Net_4702/clock_0
Path slack     : 991544p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_3\/clock_0       macrocell111        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_3\/q  macrocell111   1250   1250  989128  RISE       1
Net_4702/main_1                                 macrocell105   3696   4946  991544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4702/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor_2:Net_1203\/main_5
Capture Clock  : \QuadDec_Motor_2:Net_1203\/clock_0
Path slack     : 991554p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_1\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:state_1\/q  macrocell89   1250   1250  985107  RISE       1
\QuadDec_Motor_2:Net_1203\/main_5     macrocell84   3686   4936  991554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1203\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor_2:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_Motor_2:bQuadDec:error\/clock_0
Path slack     : 991554p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_1\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:state_1\/q     macrocell89   1250   1250  985107  RISE       1
\QuadDec_Motor_2:bQuadDec:error\/main_4  macrocell88   3686   4936  991554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:error\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_Motor_1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_Motor_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991572p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\/clock_0        macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\/q  macrocell37   1250   1250  991572  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/main_2  macrocell55   3668   4918  991572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/clock_0             macrocell55         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_2\/q
Path End       : Net_4702/main_2
Capture Clock  : Net_4702/clock_0
Path slack     : 991705p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_2\/clock_0       macrocell112        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_2\/q  macrocell112   1250   1250  990625  RISE       1
Net_4702/main_2                                 macrocell105   3535   4785  991705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4702/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_0\/q
Path End       : Net_4702/main_4
Capture Clock  : Net_4702/clock_0
Path slack     : 991738p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_0\/clock_0       macrocell114        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_0\/q  macrocell114   1250   1250  990660  RISE       1
Net_4702/main_4                                 macrocell105   3502   4752  991738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4702/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5081/q
Path End       : Net_5081/main_0
Capture Clock  : Net_5081/clock_0
Path slack     : 991739p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5081/clock_0                                           macrocell110        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_5081/q       macrocell110   1250   1250  991739  RISE       1
Net_5081/main_0  macrocell110   3501   4751  991739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5081/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5060/q
Path End       : Net_5060/main_0
Capture Clock  : Net_5060/clock_0
Path slack     : 991745p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5060/clock_0                                           macrocell107        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_5060/q       macrocell107   1250   1250  991745  RISE       1
Net_5060/main_0  macrocell107   3495   4745  991745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5060/clock_0                                           macrocell107        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1260\/q
Path End       : \QuadDec_Motor_1:Net_1260\/main_0
Capture Clock  : \QuadDec_Motor_1:Net_1260\/clock_0
Path slack     : 991752p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1260\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1260\/q       macrocell57   1250   1250  974653  RISE       1
\QuadDec_Motor_1:Net_1260\/main_0  macrocell57   3488   4738  991752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1260\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1260\/q
Path End       : \QuadDec_Motor_1:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_Motor_1:bQuadDec:state_1\/clock_0
Path slack     : 991752p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1260\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1260\/q               macrocell57   1250   1250  974653  RISE       1
\QuadDec_Motor_1:bQuadDec:state_1\/main_0  macrocell59   3488   4738  991752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:state_1\/clock_0                 macrocell59         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:error\/q
Path End       : \QuadDec_Motor_1:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_Motor_1:bQuadDec:Stsreg\/clock
Path slack     : 991837p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7663
-------------------------------------   ---- 
End-of-path arrival time (ps)           7663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:error\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:error\/q          macrocell58    1250   1250  980026  RISE       1
\QuadDec_Motor_1:bQuadDec:Stsreg\/status_3  statusicell2   6413   7663  991837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor_2:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_Motor_2:bQuadDec:state_1\/clock_0
Path slack     : 991984p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/clock_0             macrocell85         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/q   macrocell85   1250   1250  983463  RISE       1
\QuadDec_Motor_2:bQuadDec:state_1\/main_1  macrocell89   3256   4506  991984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_1\/clock_0                 macrocell89         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor_2:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_Motor_2:bQuadDec:state_0\/clock_0
Path slack     : 991995p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_0\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:state_0\/q       macrocell90   1250   1250  985452  RISE       1
\QuadDec_Motor_2:bQuadDec:state_0\/main_5  macrocell90   3245   4495  991995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_0\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:error\/q
Path End       : \QuadDec_Motor_2:Net_1251\/main_4
Capture Clock  : \QuadDec_Motor_2:Net_1251\/clock_0
Path slack     : 992022p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:error\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:error\/q  macrocell88   1250   1250  983908  RISE       1
\QuadDec_Motor_2:Net_1251\/main_4   macrocell77   3218   4468  992022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1251\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:error\/q
Path End       : \QuadDec_Motor_2:Net_1260\/main_1
Capture Clock  : \QuadDec_Motor_2:Net_1260\/clock_0
Path slack     : 992022p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:error\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:error\/q  macrocell88   1250   1250  983908  RISE       1
\QuadDec_Motor_2:Net_1260\/main_1   macrocell87   3218   4468  992022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1260\/clock_0                         macrocell87         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Net_1260\/q
Path End       : \QuadDec_Motor_2:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_Motor_2:bQuadDec:state_1\/clock_0
Path slack     : 992135p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1260\/clock_0                         macrocell87         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Net_1260\/q               macrocell87   1250   1250  978203  RISE       1
\QuadDec_Motor_2:bQuadDec:state_1\/main_0  macrocell89   3105   4355  992135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_1\/clock_0                 macrocell89         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1251\/q
Path End       : \QuadDec_Motor_1:Net_1251\/main_0
Capture Clock  : \QuadDec_Motor_1:Net_1251\/clock_0
Path slack     : 992157p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1251\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1251\/q       macrocell47   1250   1250  983419  RISE       1
\QuadDec_Motor_1:Net_1251\/main_0  macrocell47   3083   4333  992157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1251\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Net_1260\/q
Path End       : \QuadDec_Motor_2:Net_1251\/main_1
Capture Clock  : \QuadDec_Motor_2:Net_1251\/clock_0
Path slack     : 992291p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1260\/clock_0                         macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Net_1260\/q       macrocell87   1250   1250  978203  RISE       1
\QuadDec_Motor_2:Net_1251\/main_1  macrocell77   2949   4199  992291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1251\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Net_1260\/q
Path End       : \QuadDec_Motor_2:Net_1260\/main_0
Capture Clock  : \QuadDec_Motor_2:Net_1260\/clock_0
Path slack     : 992291p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1260\/clock_0                         macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Net_1260\/q       macrocell87   1250   1250  978203  RISE       1
\QuadDec_Motor_2:Net_1260\/main_0  macrocell87   2949   4199  992291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1260\/clock_0                         macrocell87         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992348p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\/clock_0        macrocell38         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\/q       macrocell38   1250   1250  992348  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\/main_0  macrocell39   2892   4142  992348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\/clock_0        macrocell39         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Motor_1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_Motor_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992348p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\/clock_0        macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\/q  macrocell38   1250   1250  992348  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/main_0  macrocell56   2892   4142  992348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/clock_0             macrocell56         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_1\/q
Path End       : \competition_state_machine:StateMachine_1_3\/main_4
Capture Clock  : \competition_state_machine:StateMachine_1_3\/clock_0
Path slack     : 992432p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_1\/clock_0       macrocell113        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_1\/q       macrocell113   1250   1250  989159  RISE       1
\competition_state_machine:StateMachine_1_3\/main_4  macrocell111   2808   4058  992432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_3\/clock_0       macrocell111        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_1\/q
Path End       : \competition_state_machine:StateMachine_1_2\/main_5
Capture Clock  : \competition_state_machine:StateMachine_1_2\/clock_0
Path slack     : 992432p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_1\/clock_0       macrocell113        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_1\/q       macrocell113   1250   1250  989159  RISE       1
\competition_state_machine:StateMachine_1_2\/main_5  macrocell112   2808   4058  992432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_2\/clock_0       macrocell112        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_1\/q
Path End       : \competition_state_machine:StateMachine_1_1\/main_4
Capture Clock  : \competition_state_machine:StateMachine_1_1\/clock_0
Path slack     : 992432p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_1\/clock_0       macrocell113        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_1\/q       macrocell113   1250   1250  989159  RISE       1
\competition_state_machine:StateMachine_1_1\/main_4  macrocell113   2808   4058  992432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_1\/clock_0       macrocell113        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_1\/q
Path End       : Net_5058/main_3
Capture Clock  : Net_5058/clock_0
Path slack     : 992434p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_1\/clock_0       macrocell113        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_1\/q  macrocell113   1250   1250  989159  RISE       1
Net_5058/main_3                                 macrocell106   2806   4056  992434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5058/clock_0                                           macrocell106        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_1\/q
Path End       : \competition_state_machine:StateMachine_1_0\/main_4
Capture Clock  : \competition_state_machine:StateMachine_1_0\/clock_0
Path slack     : 992434p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_1\/clock_0       macrocell113        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_1\/q       macrocell113   1250   1250  989159  RISE       1
\competition_state_machine:StateMachine_1_0\/main_4  macrocell114   2806   4056  992434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_0\/clock_0       macrocell114        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor_2:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_Motor_2:bQuadDec:state_1\/clock_0
Path slack     : 992437p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_1\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:state_1\/q       macrocell89   1250   1250  985107  RISE       1
\QuadDec_Motor_2:bQuadDec:state_1\/main_4  macrocell89   2803   4053  992437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_1\/clock_0                 macrocell89         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:run_mode\/q
Path End       : \Measure_Timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \Measure_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992444p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:run_mode\/clock_0                  macrocell116        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:run_mode\/q           macrocell116   1250   1250  989792  RISE       1
\Measure_Timer:TimerUDB:timer_enable\/main_5  macrocell120   2796   4046  992444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:timer_enable\/clock_0              macrocell120        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:run_mode\/q
Path End       : \Measure_Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Measure_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992449p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:run_mode\/clock_0                  macrocell116        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:run_mode\/q           macrocell116   1250   1250  989792  RISE       1
\Measure_Timer:TimerUDB:trig_disable\/main_2  macrocell121   2791   4041  992449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:trig_disable\/clock_0              macrocell121        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:trig_disable\/q
Path End       : \Measure_Timer:TimerUDB:timer_enable\/main_7
Capture Clock  : \Measure_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992455p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:trig_disable\/clock_0              macrocell121        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:trig_disable\/q       macrocell121   1250   1250  992455  RISE       1
\Measure_Timer:TimerUDB:timer_enable\/main_7  macrocell120   2785   4035  992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:timer_enable\/clock_0              macrocell120        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_3\/q
Path End       : \competition_state_machine:StateMachine_1_3\/main_2
Capture Clock  : \competition_state_machine:StateMachine_1_3\/clock_0
Path slack     : 992461p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_3\/clock_0       macrocell111        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_3\/q       macrocell111   1250   1250  989128  RISE       1
\competition_state_machine:StateMachine_1_3\/main_2  macrocell111   2779   4029  992461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_3\/clock_0       macrocell111        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_3\/q
Path End       : \competition_state_machine:StateMachine_1_2\/main_3
Capture Clock  : \competition_state_machine:StateMachine_1_2\/clock_0
Path slack     : 992461p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_3\/clock_0       macrocell111        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_3\/q       macrocell111   1250   1250  989128  RISE       1
\competition_state_machine:StateMachine_1_2\/main_3  macrocell112   2779   4029  992461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_2\/clock_0       macrocell112        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_3\/q
Path End       : \competition_state_machine:StateMachine_1_1\/main_2
Capture Clock  : \competition_state_machine:StateMachine_1_1\/clock_0
Path slack     : 992461p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_3\/clock_0       macrocell111        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_3\/q       macrocell111   1250   1250  989128  RISE       1
\competition_state_machine:StateMachine_1_1\/main_2  macrocell113   2779   4029  992461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_1\/clock_0       macrocell113        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:trig_disable\/q
Path End       : \Measure_Timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \Measure_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992464p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:trig_disable\/clock_0              macrocell121        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:trig_disable\/q       macrocell121   1250   1250  992455  RISE       1
\Measure_Timer:TimerUDB:trig_disable\/main_4  macrocell121   2776   4026  992464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:trig_disable\/clock_0              macrocell121        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor_2:Net_1251\/main_5
Capture Clock  : \QuadDec_Motor_2:Net_1251\/clock_0
Path slack     : 992465p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_1\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:state_1\/q  macrocell89   1250   1250  985107  RISE       1
\QuadDec_Motor_2:Net_1251\/main_5     macrocell77   2775   4025  992465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1251\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor_2:Net_1260\/main_2
Capture Clock  : \QuadDec_Motor_2:Net_1260\/clock_0
Path slack     : 992465p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:state_1\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:state_1\/q  macrocell89   1250   1250  985107  RISE       1
\QuadDec_Motor_2:Net_1260\/main_2     macrocell87   2775   4025  992465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1260\/clock_0                         macrocell87         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_3\/q
Path End       : Net_5058/main_1
Capture Clock  : Net_5058/clock_0
Path slack     : 992466p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_3\/clock_0       macrocell111        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_3\/q  macrocell111   1250   1250  989128  RISE       1
Net_5058/main_1                                 macrocell106   2774   4024  992466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5058/clock_0                                           macrocell106        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_3\/q
Path End       : \competition_state_machine:StateMachine_1_0\/main_2
Capture Clock  : \competition_state_machine:StateMachine_1_0\/clock_0
Path slack     : 992466p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_3\/clock_0       macrocell111        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_3\/q       macrocell111   1250   1250  989128  RISE       1
\competition_state_machine:StateMachine_1_0\/main_2  macrocell114   2774   4024  992466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_0\/clock_0       macrocell114        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Net_1260\/q
Path End       : \QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 992472p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1260\/clock_0                         macrocell87         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Net_1260\/q                             macrocell87    1250   1250  978203  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell5   6278   7528  992472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell5        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor_1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_Motor_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992621p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/q       macrocell55   1250   1250  985243  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/main_3  macrocell55   2619   3869  992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/clock_0             macrocell55         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_2\/q
Path End       : \competition_state_machine:StateMachine_1_3\/main_3
Capture Clock  : \competition_state_machine:StateMachine_1_3\/clock_0
Path slack     : 992622p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_2\/clock_0       macrocell112        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_2\/q       macrocell112   1250   1250  990625  RISE       1
\competition_state_machine:StateMachine_1_3\/main_3  macrocell111   2618   3868  992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_3\/clock_0       macrocell111        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_2\/q
Path End       : \competition_state_machine:StateMachine_1_2\/main_4
Capture Clock  : \competition_state_machine:StateMachine_1_2\/clock_0
Path slack     : 992622p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_2\/clock_0       macrocell112        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_2\/q       macrocell112   1250   1250  990625  RISE       1
\competition_state_machine:StateMachine_1_2\/main_4  macrocell112   2618   3868  992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_2\/clock_0       macrocell112        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_2\/q
Path End       : \competition_state_machine:StateMachine_1_1\/main_3
Capture Clock  : \competition_state_machine:StateMachine_1_1\/clock_0
Path slack     : 992622p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_2\/clock_0       macrocell112        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_2\/q       macrocell112   1250   1250  990625  RISE       1
\competition_state_machine:StateMachine_1_1\/main_3  macrocell113   2618   3868  992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_1\/clock_0       macrocell113        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_2\/q
Path End       : Net_5058/main_2
Capture Clock  : Net_5058/clock_0
Path slack     : 992624p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_2\/clock_0       macrocell112        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_2\/q  macrocell112   1250   1250  990625  RISE       1
Net_5058/main_2                                 macrocell106   2616   3866  992624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5058/clock_0                                           macrocell106        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_2\/q
Path End       : \competition_state_machine:StateMachine_1_0\/main_3
Capture Clock  : \competition_state_machine:StateMachine_1_0\/clock_0
Path slack     : 992624p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_2\/clock_0       macrocell112        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_2\/q       macrocell112   1250   1250  990625  RISE       1
\competition_state_machine:StateMachine_1_0\/main_3  macrocell114   2616   3866  992624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_0\/clock_0       macrocell114        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_0\/q
Path End       : \competition_state_machine:StateMachine_1_3\/main_5
Capture Clock  : \competition_state_machine:StateMachine_1_3\/clock_0
Path slack     : 992655p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_0\/clock_0       macrocell114        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_0\/q       macrocell114   1250   1250  990660  RISE       1
\competition_state_machine:StateMachine_1_3\/main_5  macrocell111   2585   3835  992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_3\/clock_0       macrocell111        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_0\/q
Path End       : \competition_state_machine:StateMachine_1_2\/main_6
Capture Clock  : \competition_state_machine:StateMachine_1_2\/clock_0
Path slack     : 992655p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_0\/clock_0       macrocell114        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_0\/q       macrocell114   1250   1250  990660  RISE       1
\competition_state_machine:StateMachine_1_2\/main_6  macrocell112   2585   3835  992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_2\/clock_0       macrocell112        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_0\/q
Path End       : \competition_state_machine:StateMachine_1_1\/main_5
Capture Clock  : \competition_state_machine:StateMachine_1_1\/clock_0
Path slack     : 992655p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_0\/clock_0       macrocell114        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_0\/q       macrocell114   1250   1250  990660  RISE       1
\competition_state_machine:StateMachine_1_1\/main_5  macrocell113   2585   3835  992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_1\/clock_0       macrocell113        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992659p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\/q       macrocell42   1250   1250  992659  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\/main_0  macrocell43   2581   3831  992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\/clock_0        macrocell43         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Motor_2:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_Motor_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992660p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\/q  macrocell42   1250   1250  992659  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/main_1  macrocell85   2580   3830  992660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/clock_0             macrocell85         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_0\/q
Path End       : Net_5058/main_4
Capture Clock  : Net_5058/clock_0
Path slack     : 992661p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_0\/clock_0       macrocell114        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_0\/q  macrocell114   1250   1250  990660  RISE       1
Net_5058/main_4                                 macrocell106   2579   3829  992661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5058/clock_0                                           macrocell106        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \competition_state_machine:StateMachine_1_0\/q
Path End       : \competition_state_machine:StateMachine_1_0\/main_5
Capture Clock  : \competition_state_machine:StateMachine_1_0\/clock_0
Path slack     : 992661p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_0\/clock_0       macrocell114        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\competition_state_machine:StateMachine_1_0\/q       macrocell114   1250   1250  990660  RISE       1
\competition_state_machine:StateMachine_1_0\/main_5  macrocell114   2579   3829  992661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\competition_state_machine:StateMachine_1_0\/clock_0       macrocell114        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:error\/q
Path End       : \QuadDec_Motor_1:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_Motor_1:bQuadDec:error\/clock_0
Path slack     : 992726p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3764
-------------------------------------   ---- 
End-of-path arrival time (ps)           3764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:error\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:error\/q       macrocell58   1250   1250  980026  RISE       1
\QuadDec_Motor_1:bQuadDec:error\/main_3  macrocell58   2514   3764  992726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:error\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:Net_1203\/q
Path End       : \QuadDec_Motor_1:Net_1203\/main_1
Capture Clock  : \QuadDec_Motor_1:Net_1203\/clock_0
Path slack     : 992931p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1203\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:Net_1203\/q       macrocell54   1250   1250  978248  RISE       1
\QuadDec_Motor_1:Net_1203\/main_1  macrocell54   2309   3559  992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:Net_1203\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:error\/q
Path End       : \QuadDec_Motor_2:Net_1203\/main_4
Capture Clock  : \QuadDec_Motor_2:Net_1203\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:error\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:error\/q  macrocell88   1250   1250  983908  RISE       1
\QuadDec_Motor_2:Net_1203\/main_4   macrocell84   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1203\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:error\/q
Path End       : \QuadDec_Motor_2:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_Motor_2:bQuadDec:error\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:error\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:error\/q       macrocell88   1250   1250  983908  RISE       1
\QuadDec_Motor_2:bQuadDec:error\/main_3  macrocell88   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:error\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : MODIN7_1/main_2
Capture Clock  : MODIN7_1/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN7_1/q       macrocell117   1250   1250  991293  RISE       1
MODIN7_1/main_2  macrocell117   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN7_0/main_4
Capture Clock  : MODIN7_0/clock_0
Path slack     : 992942p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell10       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell10   1210   1210  991273  RISE       1
MODIN7_0/main_4                                              macrocell118    2338   3548  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell118        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Measure_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Measure_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992942p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell10       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell10   1210   1210  991273  RISE       1
\Measure_Timer:TimerUDB:capt_int_temp\/main_4                macrocell119    2338   3548  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:capt_int_temp\/clock_0             macrocell119        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_Motor_2:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_Motor_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\/q  macrocell46   1250   1250  992943  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/main_2  macrocell86   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/clock_0             macrocell86         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\/q       macrocell45   1250   1250  992945  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\/main_0  macrocell46   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\/clock_0        macrocell46         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Motor_2:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_Motor_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\/q  macrocell45   1250   1250  992945  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/main_1  macrocell86   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/clock_0             macrocell86         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Motor_1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_Motor_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\/clock_0        macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\/q  macrocell36   1250   1250  991291  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/main_1  macrocell55   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_A_filt\/clock_0             macrocell55         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5058/q
Path End       : Net_5058/main_0
Capture Clock  : Net_5058/clock_0
Path slack     : 992946p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5058/clock_0                                           macrocell106        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_5058/q       macrocell106   1250   1250  992946  RISE       1
Net_5058/main_0  macrocell106   2294   3544  992946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_5058/clock_0                                           macrocell106        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_Motor_2:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_Motor_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992947p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\/q  macrocell43   1250   1250  992947  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/main_2  macrocell85   2293   3543  992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_A_filt\/clock_0             macrocell85         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN7_0/main_5
Capture Clock  : MODIN7_0/clock_0
Path slack     : 992955p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell10       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell10   1210   1210  991284  RISE       1
MODIN7_0/main_5                                              macrocell118    2325   3535  992955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell118        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Measure_Timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Measure_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992955p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell10       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell10   1210   1210  991284  RISE       1
\Measure_Timer:TimerUDB:capt_int_temp\/main_5                macrocell119    2325   3535  992955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:capt_int_temp\/clock_0             macrocell119        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992955p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\/q       macrocell44   1250   1250  992955  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\/main_0  macrocell45   2285   3535  992955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\/clock_0        macrocell45         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Motor_2:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_Motor_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992955p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\/q  macrocell44   1250   1250  992955  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/main_0  macrocell86   2285   3535  992955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:quad_B_filt\/clock_0             macrocell86         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor_1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_Motor_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 993000p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/q       macrocell56   1250   1250  980998  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/main_3  macrocell56   2240   3490  993000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/clock_0             macrocell56         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor_1:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_Motor_1:bQuadDec:error\/clock_0
Path slack     : 993000p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_Motor_1:bQuadDec:quad_B_filt\/q  macrocell56   1250   1250  980998  RISE       1
\QuadDec_Motor_1:bQuadDec:error\/main_2   macrocell58   2240   3490  993000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_1:bQuadDec:error\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor_2:Net_1260\/q
Path End       : \QuadDec_Motor_2:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_Motor_2:bQuadDec:Stsreg\/clock
Path slack     : 995133p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:Net_1260\/clock_0                         macrocell87         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_Motor_2:Net_1260\/q                macrocell87    1250   1250  978203  RISE       1
\QuadDec_Motor_2:bQuadDec:Stsreg\/status_2  statusicell6   3117   4367  995133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor_2:bQuadDec:Stsreg\/clock                    statusicell6        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Measure_Timer:TimerUDB:capt_int_temp\/q
Path End       : \Measure_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Measure_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995351p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:capt_int_temp\/clock_0             macrocell119        0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Measure_Timer:TimerUDB:capt_int_temp\/q         macrocell119    1250   1250  995351  RISE       1
\Measure_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell10   2899   4149  995351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Measure_Timer:TimerUDB:rstSts:stsreg\/clock               statusicell10       0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147699p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12778
-------------------------------------   ----- 
End-of-path arrival time (ps)           12778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell63     1250   1250  2147699  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell9      5869   7119  2147699  RISE       1
\UART:BUART:counter_load_not\/q                macrocell9      3350  10469  2147699  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2309  12778  2147699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148560p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12747
-------------------------------------   ----- 
End-of-path arrival time (ps)           12747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q            macrocell70   1250   1250  2148560  RISE       1
\UART:BUART:rx_counter_load\/main_3  macrocell12   5897   7147  2148560  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell12   3350  10497  2148560  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2250  12747  2148560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2150929p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15237
-------------------------------------   ----- 
End-of-path arrival time (ps)           15237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2150929  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell10     4631   8211  2150929  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell10     3350  11561  2150929  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell3    3676  15237  2150929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2151714p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8943
-------------------------------------   ---- 
End-of-path arrival time (ps)           8943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell71     1250   1250  2151714  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   7693   8943  2151714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2151970p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14196
-------------------------------------   ----- 
End-of-path arrival time (ps)           14196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  2151970  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell14     3628   7208  2151970  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell14     3350  10558  2151970  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell4    3638  14196  2151970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2152166p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10991
-------------------------------------   ----- 
End-of-path arrival time (ps)           10991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell70   1250   1250  2148560  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell72   9741  10991  2152166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152262p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8395
-------------------------------------   ---- 
End-of-path arrival time (ps)           8395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  2150495  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell3   8205   8395  2152262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2153394p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9763
-------------------------------------   ---- 
End-of-path arrival time (ps)           9763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell73   1250   1250  2147899  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell67   8513   9763  2153394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2153927p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9230
-------------------------------------   ---- 
End-of-path arrival time (ps)           9230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell73   1250   1250  2147899  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell75   7980   9230  2153927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6669
-------------------------------------   ---- 
End-of-path arrival time (ps)           6669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell66     1250   1250  2150362  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   5419   6669  2153988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2154531p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8626
-------------------------------------   ---- 
End-of-path arrival time (ps)           8626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell74   1250   1250  2152865  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell73   7376   8626  2154531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2154768p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8389
-------------------------------------   ---- 
End-of-path arrival time (ps)           8389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  2150495  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell65     8199   8389  2154768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2154796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  2150495  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell62     8171   8361  2154796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2154796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  2150495  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell63     8171   8361  2154796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2154845p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8311
-------------------------------------   ---- 
End-of-path arrival time (ps)           8311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell66   1250   1250  2150362  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell72   7061   8311  2154845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2154851p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8306
-------------------------------------   ---- 
End-of-path arrival time (ps)           8306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2154851  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell71   6366   8306  2154851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2154851p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8306
-------------------------------------   ---- 
End-of-path arrival time (ps)           8306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2154851  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell73   6366   8306  2154851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2154862p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8295
-------------------------------------   ---- 
End-of-path arrival time (ps)           8295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell67   1250   1250  2150167  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell72   7045   8295  2154862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2154898p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8258
-------------------------------------   ---- 
End-of-path arrival time (ps)           8258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell69   1250   1250  2150972  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell72   7008   8258  2154898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2154947p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8209
-------------------------------------   ---- 
End-of-path arrival time (ps)           8209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell71   1250   1250  2151714  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell68   6959   8209  2154947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2154947p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8209
-------------------------------------   ---- 
End-of-path arrival time (ps)           8209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell71   1250   1250  2151714  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell70   6959   8209  2154947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2154947p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8209
-------------------------------------   ---- 
End-of-path arrival time (ps)           8209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell71   1250   1250  2151714  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell75   6959   8209  2154947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2154985p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8172
-------------------------------------   ---- 
End-of-path arrival time (ps)           8172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell71   1250   1250  2151714  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell67   6922   8172  2154985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2154985p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8172
-------------------------------------   ---- 
End-of-path arrival time (ps)           8172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell71   1250   1250  2151714  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell69   6922   8172  2154985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2155068p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8089
-------------------------------------   ---- 
End-of-path arrival time (ps)           8089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2155068  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell71   6149   8089  2155068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2155068p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8089
-------------------------------------   ---- 
End-of-path arrival time (ps)           8089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2155068  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell73   6149   8089  2155068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2155070p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2155070  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell71   6147   8087  2155070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2155104p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8053
-------------------------------------   ---- 
End-of-path arrival time (ps)           8053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell3   4370   4370  2155104  RISE       1
\UART:BUART:txn\/main_3                macrocell61     3683   8053  2155104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155145p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell67     1250   1250  2150167  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   4261   5511  2155145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155147p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell62     1250   1250  2147826  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell3   4260   5510  2155147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2155616p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7540
-------------------------------------   ---- 
End-of-path arrival time (ps)           7540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2150929  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell63     3960   7540  2155616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155846p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell70   1250   1250  2148560  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell68   6061   7311  2155846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2155846p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell70   1250   1250  2148560  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell70   6061   7311  2155846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2155846p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell70   1250   1250  2148560  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell75   6061   7311  2155846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156009p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7147
-------------------------------------   ---- 
End-of-path arrival time (ps)           7147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell70   1250   1250  2148560  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell67   5897   7147  2156009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2156009p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7147
-------------------------------------   ---- 
End-of-path arrival time (ps)           7147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell70   1250   1250  2148560  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell69   5897   7147  2156009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2156038p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell63   1250   1250  2147699  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell64   5869   7119  2156038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156124p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell63     1250   1250  2147699  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell3   3283   4533  2156124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2156164p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6992
-------------------------------------   ---- 
End-of-path arrival time (ps)           6992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell62   1250   1250  2147826  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell64   5742   6992  2156164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2156835p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell65   1250   1250  2156835  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell64   5071   6321  2156835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2156865p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2155068  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell74   4352   6292  2156865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2156868p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell64   1250   1250  2151263  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell65   5039   6289  2156868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2156884p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell64   1250   1250  2151263  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell62   5023   6273  2156884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2156884p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell64   1250   1250  2151263  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell63   5023   6273  2156884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156964p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6193
-------------------------------------   ---- 
End-of-path arrival time (ps)           6193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell63   1250   1250  2147699  RISE       1
\UART:BUART:txn\/main_2    macrocell61   4943   6193  2156964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2157090p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell62   1250   1250  2147826  RISE       1
\UART:BUART:txn\/main_1    macrocell61   4816   6066  2157090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2157101p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell62   1250   1250  2147826  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell65   4806   6056  2157101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2157302p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2154851  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell74   3915   5855  2157302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157433p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell74   1250   1250  2152865  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell75   4474   5724  2157433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157445p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5712
-------------------------------------   ---- 
End-of-path arrival time (ps)           5712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell74   1250   1250  2152865  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell67   4462   5712  2157445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157617p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell67   1250   1250  2150167  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell67   4290   5540  2157617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157617p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell67   1250   1250  2150167  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell69   4290   5540  2157617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157630p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5527
-------------------------------------   ---- 
End-of-path arrival time (ps)           5527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell67   1250   1250  2150167  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell68   4277   5527  2157630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157630p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5527
-------------------------------------   ---- 
End-of-path arrival time (ps)           5527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell67   1250   1250  2150167  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell70   4277   5527  2157630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157630p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5527
-------------------------------------   ---- 
End-of-path arrival time (ps)           5527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell67   1250   1250  2150167  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell75   4277   5527  2157630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157689p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell69   1250   1250  2150972  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell68   4218   5468  2157689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157689p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell69   1250   1250  2150972  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell70   4218   5468  2157689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157689p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell69   1250   1250  2150972  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell75   4218   5468  2157689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157748p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell66   1250   1250  2150362  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell68   4159   5409  2157748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157748p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell66   1250   1250  2150362  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell70   4159   5409  2157748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157748p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell66   1250   1250  2150362  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell75   4159   5409  2157748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2157763p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell65   1250   1250  2156835  RISE       1
\UART:BUART:txn\/main_6   macrocell61   4143   5393  2157763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157812p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5345
-------------------------------------   ---- 
End-of-path arrival time (ps)           5345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell66   1250   1250  2150362  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell67   4095   5345  2157812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157812p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5345
-------------------------------------   ---- 
End-of-path arrival time (ps)           5345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell66   1250   1250  2150362  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell69   4095   5345  2157812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157937p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5599
-------------------------------------   ---- 
End-of-path arrival time (ps)           5599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell68         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell68     1250   1250  2152901  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   4349   5599  2157937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell62   1250   1250  2147826  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell62   3824   5074  2158083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell62   1250   1250  2147826  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell63   3824   5074  2158083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158128p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5029
-------------------------------------   ---- 
End-of-path arrival time (ps)           5029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  2158128  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell62     4839   5029  2158128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell69   1250   1250  2150972  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell67   3484   4734  2158422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell69   1250   1250  2150972  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell69   3484   4734  2158422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2158495p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell74   1250   1250  2152865  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell74   3412   4662  2158495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158496p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158496  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell68   2721   4661  2158496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158496p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158496  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell70   2721   4661  2158496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158496  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell67   2717   4657  2158500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158496  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell69   2717   4657  2158500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158512p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158512  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell68   2705   4645  2158512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158512p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158512  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell70   2705   4645  2158512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158517p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158512  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell67   2700   4640  2158517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158517p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158512  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell69   2700   4640  2158517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158537p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell73   1250   1250  2147899  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell73   3369   4619  2158537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158620p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell63   1250   1250  2147699  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell65   3287   4537  2158620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158645  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell68   2572   4512  2158645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158645  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell70   2572   4512  2158645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158654p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158645  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell67   2563   4503  2158654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158654p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158645  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell69   2563   4503  2158654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158664p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell63   1250   1250  2147699  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell62   3243   4493  2158664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158664p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell63   1250   1250  2147699  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell63   3243   4493  2158664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158701p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell64   1250   1250  2151263  RISE       1
\UART:BUART:txn\/main_4    macrocell61   3206   4456  2158701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158833p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  2150495  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell64     4133   4323  2158833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell61   1250   1250  2159268  RISE       1
\UART:BUART:txn\/main_0  macrocell61   2638   3888  2159268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159279p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell65   1250   1250  2156835  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell62   2627   3877  2159279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2159279p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell65   1250   1250  2156835  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell63   2627   3877  2159279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159601p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell64   1250   1250  2151263  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell64   2305   3555  2159601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159668p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell76   1250   1250  2159668  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell70   2239   3489  2159668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159784p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3373
-------------------------------------   ---- 
End-of-path arrival time (ps)           3373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  2158128  RISE       1
\UART:BUART:txn\/main_5                      macrocell61     3183   3373  2159784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2160661p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2496
-------------------------------------   ---- 
End-of-path arrival time (ps)           2496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  2158128  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell64     2306   2496  2160661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2162045p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell75         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell75    1250   1250  2162045  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell4   2872   4122  2162045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_RGB:CounterUDB:disable_run_i\/q
Path End       : \Counter_RGB:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_RGB:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9982255p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11555
-------------------------------------   ----- 
End-of-path arrival time (ps)           11555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:disable_run_i\/clock_0             macrocell97         0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_RGB:CounterUDB:disable_run_i\/q              macrocell97      1250   1250  9979087  RISE       1
\Counter_RGB:CounterUDB:count_enable\/main_1          macrocell29      3926   5176  9979087  RISE       1
\Counter_RGB:CounterUDB:count_enable\/q               macrocell29      3350   8526  9979087  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell11   3030  11555  9982255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/clock           datapathcell11      0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_RGB:CounterUDB:disable_run_i\/q
Path End       : \Counter_RGB:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_RGB:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9982257p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11553
-------------------------------------   ----- 
End-of-path arrival time (ps)           11553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:disable_run_i\/clock_0             macrocell97         0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_RGB:CounterUDB:disable_run_i\/q              macrocell97      1250   1250  9979087  RISE       1
\Counter_RGB:CounterUDB:count_enable\/main_1          macrocell29      3926   5176  9979087  RISE       1
\Counter_RGB:CounterUDB:count_enable\/q               macrocell29      3350   8526  9979087  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell10   3027  11553  9982257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/clock           datapathcell10      0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_RGB:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_RGB:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9982752p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16748
-------------------------------------   ----- 
End-of-path arrival time (ps)           16748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9982752  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9982752  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9982752  RISE       1
\PWM_RGB:PWMUDB:status_2\/main_1          macrocell24     4340   7840  9982752  RISE       1
\PWM_RGB:PWMUDB:status_2\/q               macrocell24     3350  11190  9982752  RISE       1
\PWM_RGB:PWMUDB:genblk8:stsreg\/status_2  statusicell7    5558  16748  9982752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:genblk8:stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_111/q
Path End       : \Counter_RGB:CounterUDB:sC16:counterdp:u0\/f0_load
Capture Clock  : \Counter_RGB:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9982912p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13958
-------------------------------------   ----- 
End-of-path arrival time (ps)           13958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_111/clock_0                                            macrocell95         0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_111/q                                           macrocell95      1250   1250  9979387  RISE       1
\Counter_RGB:CounterUDB:hwCapture\/main_0           macrocell25      4417   5667  9982912  RISE       1
\Counter_RGB:CounterUDB:hwCapture\/q                macrocell25      3350   9017  9982912  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/f0_load  datapathcell10   4942  13958  9982912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/clock           datapathcell10      0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_111/q
Path End       : \Counter_RGB:CounterUDB:sC16:counterdp:u1\/f0_load
Capture Clock  : \Counter_RGB:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9983894p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12976
-------------------------------------   ----- 
End-of-path arrival time (ps)           12976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_111/clock_0                                            macrocell95         0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_111/q                                           macrocell95      1250   1250  9979387  RISE       1
\Counter_RGB:CounterUDB:hwCapture\/main_0           macrocell25      4417   5667  9982912  RISE       1
\Counter_RGB:CounterUDB:hwCapture\/q                macrocell25      3350   9017  9982912  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/f0_load  datapathcell11   3959  12976  9983894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/clock           datapathcell11      0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_111/q
Path End       : \Counter_RGB:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Counter_RGB:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9984073p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15427
-------------------------------------   ----- 
End-of-path arrival time (ps)           15427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_111/clock_0                                            macrocell95         0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_111/q                                         macrocell95    1250   1250  9979387  RISE       1
\Counter_RGB:CounterUDB:hwCapture\/main_0         macrocell25    4417   5667  9982912  RISE       1
\Counter_RGB:CounterUDB:hwCapture\/q              macrocell25    3350   9017  9982912  RISE       1
\Counter_RGB:CounterUDB:sSTSReg:stsreg\/status_4  statusicell8   6411  15427  9984073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sSTSReg:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB:PWMUDB:runmode_enable\/q
Path End       : \PWM_RGB:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_RGB:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984602p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9338
-------------------------------------   ---- 
End-of-path arrival time (ps)           9338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:runmode_enable\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RGB:PWMUDB:runmode_enable\/q         macrocell91     1250   1250  9982210  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   8088   9338  9984602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell9       0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_RGB:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_RGB:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_RGB:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9984906p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14594
-------------------------------------   ----- 
End-of-path arrival time (ps)           14594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/clock           datapathcell10      0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell10   1600   1600  9984906  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell11      0   1600  9984906  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell11   2270   3870  9984906  RISE       1
\Counter_RGB:CounterUDB:status_0\/main_0             macrocell27      2907   6777  9984906  RISE       1
\Counter_RGB:CounterUDB:status_0\/q                  macrocell27      3350  10127  9984906  RISE       1
\Counter_RGB:CounterUDB:sSTSReg:stsreg\/status_0     statusicell8     4467  14594  9984906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sSTSReg:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB:PWMUDB:runmode_enable\/q
Path End       : \PWM_RGB:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_RGB:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9985510p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8430
-------------------------------------   ---- 
End-of-path arrival time (ps)           8430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:runmode_enable\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RGB:PWMUDB:runmode_enable\/q         macrocell91     1250   1250  9982210  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   7180   8430  9985510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_RGB:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter_RGB:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Counter_RGB:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9986553p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12947
-------------------------------------   ----- 
End-of-path arrival time (ps)           12947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/clock           datapathcell10      0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell10   1240   1240  9986553  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell11      0   1240  9986553  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell11   2270   3510  9986553  RISE       1
\Counter_RGB:CounterUDB:overflow_status\/main_0      macrocell28      3189   6699  9986553  RISE       1
\Counter_RGB:CounterUDB:overflow_status\/q           macrocell28      3350  10049  9986553  RISE       1
\Counter_RGB:CounterUDB:sSTSReg:stsreg\/status_2     statusicell8     2899  12947  9986553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sSTSReg:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_RGB:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_RGB:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9987902p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9982752  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9982752  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9982752  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2538   6038  9987902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_RGB:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_RGB:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987903p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9982752  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9982752  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9982752  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   2537   6037  9987903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell9       0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_RGB:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_RGB:PWMUDB:status_0\/clock_0
Path slack     : 9988699p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7791
-------------------------------------   ---- 
End-of-path arrival time (ps)           7791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  9988699  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  9988699  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  9988699  RISE       1
\PWM_RGB:PWMUDB:status_0\/main_1         macrocell94     4041   7791  9988699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:status_0\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_111/main_1
Capture Clock  : Net_111/clock_0
Path slack     : 9988699p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7791
-------------------------------------   ---- 
End-of-path arrival time (ps)           7791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  9988699  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  9988699  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  9988699  RISE       1
Net_111/main_1                           macrocell95     4041   7791  9988699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_111/clock_0                                            macrocell95         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_RGB:PWMUDB:runmode_enable\/main_2
Capture Clock  : \PWM_RGB:PWMUDB:runmode_enable\/clock_0
Path slack     : 9989554p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6936
-------------------------------------   ---- 
End-of-path arrival time (ps)           6936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell8    760    760  9982752  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell9      0    760  9982752  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell9   2740   3500  9982752  RISE       1
\PWM_RGB:PWMUDB:runmode_enable\/main_2  macrocell91     3436   6936  9989554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:runmode_enable\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_RGB:PWMUDB:trig_disable\/main_2
Capture Clock  : \PWM_RGB:PWMUDB:trig_disable\/clock_0
Path slack     : 9989554p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6936
-------------------------------------   ---- 
End-of-path arrival time (ps)           6936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell8    760    760  9982752  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell9      0    760  9982752  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell9   2740   3500  9982752  RISE       1
\PWM_RGB:PWMUDB:trig_disable\/main_2    macrocell92     3436   6936  9989554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:trig_disable\/clock_0                      macrocell92         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB:PWMUDB:runmode_enable\/q
Path End       : \PWM_RGB:PWMUDB:runmode_enable\/main_1
Capture Clock  : \PWM_RGB:PWMUDB:runmode_enable\/clock_0
Path slack     : 9989558p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:runmode_enable\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RGB:PWMUDB:runmode_enable\/q       macrocell91   1250   1250  9982210  RISE       1
\PWM_RGB:PWMUDB:runmode_enable\/main_1  macrocell91   5682   6932  9989558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:runmode_enable\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB:PWMUDB:runmode_enable\/q
Path End       : \PWM_RGB:PWMUDB:trig_disable\/main_1
Capture Clock  : \PWM_RGB:PWMUDB:trig_disable\/clock_0
Path slack     : 9989558p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:runmode_enable\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RGB:PWMUDB:runmode_enable\/q     macrocell91   1250   1250  9982210  RISE       1
\PWM_RGB:PWMUDB:trig_disable\/main_1  macrocell92   5682   6932  9989558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:trig_disable\/clock_0                      macrocell92         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_RGB:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_RGB:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_RGB:CounterUDB:prevCompare\/clock_0
Path slack     : 9989713p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6777
-------------------------------------   ---- 
End-of-path arrival time (ps)           6777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/clock           datapathcell10      0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell10   1600   1600  9984906  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell11      0   1600  9984906  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell11   2270   3870  9984906  RISE       1
\Counter_RGB:CounterUDB:prevCompare\/main_0          macrocell99      2907   6777  9989713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:prevCompare\/clock_0               macrocell99         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_RGB:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter_RGB:CounterUDB:disable_run_i\/main_2
Capture Clock  : \Counter_RGB:CounterUDB:disable_run_i\/clock_0
Path slack     : 9989791p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6699
-------------------------------------   ---- 
End-of-path arrival time (ps)           6699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/clock           datapathcell10      0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell10   1240   1240  9986553  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell11      0   1240  9986553  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell11   2270   3510  9986553  RISE       1
\Counter_RGB:CounterUDB:disable_run_i\/main_2        macrocell97      3189   6699  9989791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:disable_run_i\/clock_0             macrocell97         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB:PWMUDB:runmode_enable\/q
Path End       : Net_111/main_0
Capture Clock  : Net_111/clock_0
Path slack     : 9989919p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6571
-------------------------------------   ---- 
End-of-path arrival time (ps)           6571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:runmode_enable\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RGB:PWMUDB:runmode_enable\/q  macrocell91   1250   1250  9982210  RISE       1
Net_111/main_0                     macrocell95   5321   6571  9989919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_111/clock_0                                            macrocell95         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_RGB:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_RGB:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_RGB:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9989971p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9529
-------------------------------------   ---- 
End-of-path arrival time (ps)           9529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/clock           datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/z0       datapathcell10    760    760  9989971  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell11      0    760  9989971  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell11   2740   3500  9989971  RISE       1
\Counter_RGB:CounterUDB:sSTSReg:stsreg\/status_1    statusicell8     6029   9529  9989971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sSTSReg:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_RGB:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_RGB:PWMUDB:prevCompare1\/clock_0
Path slack     : 9990209p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RGB:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  9988699  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  9988699  RISE       1
\PWM_RGB:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  9988699  RISE       1
\PWM_RGB:PWMUDB:prevCompare1\/main_0     macrocell93     2531   6281  9990209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:prevCompare1\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_RGB:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter_RGB:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_RGB:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 9990659p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5831
-------------------------------------   ---- 
End-of-path arrival time (ps)           5831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/clock           datapathcell10      0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Counter_RGB:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell10   1240   1240  9986553  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell11      0   1240  9986553  RISE       1
\Counter_RGB:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell11   2270   3510  9986553  RISE       1
\Counter_RGB:CounterUDB:overflow_reg_i\/main_0       macrocell98      2321   5831  9990659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:overflow_reg_i\/clock_0            macrocell98         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_111/q
Path End       : \Counter_RGB:CounterUDB:prevCapture\/main_0
Capture Clock  : \Counter_RGB:CounterUDB:prevCapture\/clock_0
Path slack     : 9990823p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_111/clock_0                                            macrocell95         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
Net_111/q                                    macrocell95   1250   1250  9979387  RISE       1
\Counter_RGB:CounterUDB:prevCapture\/main_0  macrocell96   4417   5667  9990823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:prevCapture\/clock_0               macrocell96         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB:PWMUDB:prevCompare1\/q
Path End       : \PWM_RGB:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_RGB:PWMUDB:status_0\/clock_0
Path slack     : 9991647p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:prevCompare1\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RGB:PWMUDB:prevCompare1\/q   macrocell93   1250   1250  9991647  RISE       1
\PWM_RGB:PWMUDB:status_0\/main_0  macrocell94   3593   4843  9991647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:status_0\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_RGB:CounterUDB:overflow_reg_i\/q
Path End       : \Counter_RGB:CounterUDB:disable_run_i\/main_3
Capture Clock  : \Counter_RGB:CounterUDB:disable_run_i\/clock_0
Path slack     : 9992332p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:overflow_reg_i\/clock_0            macrocell98         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Counter_RGB:CounterUDB:overflow_reg_i\/q      macrocell98   1250   1250  9989093  RISE       1
\Counter_RGB:CounterUDB:disable_run_i\/main_3  macrocell97   2908   4158  9992332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:disable_run_i\/clock_0             macrocell97         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_RGB:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_RGB:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992345p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:genblk1:ctrlreg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_RGB:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  9992345  RISE       1
\PWM_RGB:PWMUDB:runmode_enable\/main_0      macrocell91    2935   4145  9992345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:runmode_enable\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_RGB:PWMUDB:trig_disable\/main_0
Capture Clock  : \PWM_RGB:PWMUDB:trig_disable\/clock_0
Path slack     : 9992345p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:genblk1:ctrlreg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_RGB:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  9992345  RISE       1
\PWM_RGB:PWMUDB:trig_disable\/main_0        macrocell92    2935   4145  9992345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:trig_disable\/clock_0                      macrocell92         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_RGB:CounterUDB:disable_run_i\/q
Path End       : \Counter_RGB:CounterUDB:disable_run_i\/main_1
Capture Clock  : \Counter_RGB:CounterUDB:disable_run_i\/clock_0
Path slack     : 9992941p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:disable_run_i\/clock_0             macrocell97         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Counter_RGB:CounterUDB:disable_run_i\/q       macrocell97   1250   1250  9979087  RISE       1
\Counter_RGB:CounterUDB:disable_run_i\/main_1  macrocell97   2299   3549  9992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_RGB:CounterUDB:disable_run_i\/clock_0             macrocell97         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB:PWMUDB:trig_disable\/q
Path End       : \PWM_RGB:PWMUDB:runmode_enable\/main_3
Capture Clock  : \PWM_RGB:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992954p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:trig_disable\/clock_0                      macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RGB:PWMUDB:trig_disable\/q         macrocell92   1250   1250  9992954  RISE       1
\PWM_RGB:PWMUDB:runmode_enable\/main_3  macrocell91   2286   3536  9992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:runmode_enable\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB:PWMUDB:trig_disable\/q
Path End       : \PWM_RGB:PWMUDB:trig_disable\/main_3
Capture Clock  : \PWM_RGB:PWMUDB:trig_disable\/clock_0
Path slack     : 9992954p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:trig_disable\/clock_0                      macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RGB:PWMUDB:trig_disable\/q       macrocell92   1250   1250  9992954  RISE       1
\PWM_RGB:PWMUDB:trig_disable\/main_3  macrocell92   2286   3536  9992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:trig_disable\/clock_0                      macrocell92         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB:PWMUDB:status_0\/q
Path End       : \PWM_RGB:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_RGB:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995942p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:status_0\/clock_0                          macrocell94         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_RGB:PWMUDB:status_0\/q               macrocell94    1250   1250  9995942  RISE       1
\PWM_RGB:PWMUDB:genblk8:stsreg\/status_0  statusicell7   2308   3558  9995942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_RGB:PWMUDB:genblk8:stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Arm_Metal:PWMUDB:runmode_enable\/q
Path End       : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19980325p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15445
-------------------------------------   ----- 
End-of-path arrival time (ps)           15445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:runmode_enable\/clock_0              macrocell101        0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Arm_Metal:PWMUDB:runmode_enable\/q         macrocell101     1250   1250  19980325  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell12   9065  10315  19980325  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell12   5130  15445  19980325  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell13      0  15445  19980325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell13      0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Arm_Metal:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Arm_Metal:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19982831p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16669
-------------------------------------   ----- 
End-of-path arrival time (ps)           16669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  19982831  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  19982831  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  19982831  RISE       1
\PWM_Arm_Metal:PWMUDB:status_2\/main_1          macrocell30      6948  10448  19982831  RISE       1
\PWM_Arm_Metal:PWMUDB:status_2\/q               macrocell30      3350  13798  19982831  RISE       1
\PWM_Arm_Metal:PWMUDB:genblk8:stsreg\/status_2  statusicell9     2871  16669  19982831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:genblk8:stsreg\/clock                statusicell9        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Arm_Metal:PWMUDB:runmode_enable\/q
Path End       : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19983107p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10833
-------------------------------------   ----- 
End-of-path arrival time (ps)           10833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:runmode_enable\/clock_0              macrocell101        0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Arm_Metal:PWMUDB:runmode_enable\/q         macrocell101     1250   1250  19980325  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell13   9583  10833  19983107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell13      0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Arm_Metal:PWMUDB:runmode_enable\/q
Path End       : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19983625p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10315
-------------------------------------   ----- 
End-of-path arrival time (ps)           10315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:runmode_enable\/clock_0              macrocell101        0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Arm_Metal:PWMUDB:runmode_enable\/q         macrocell101     1250   1250  19980325  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell12   9065  10315  19983625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_3536/main_1
Capture Clock  : Net_3536/clock_0
Path slack     : 19985519p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10971
-------------------------------------   ----- 
End-of-path arrival time (ps)           10971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1520   1520  19985519  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1520  19985519  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   2230   3750  19985519  RISE       1
Net_3536/main_1                                macrocell104     7221  10971  19985519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3536/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Arm_Metal:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Arm_Metal:PWMUDB:status_0\/clock_0
Path slack     : 19986242p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10248
-------------------------------------   ----- 
End-of-path arrival time (ps)           10248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1520   1520  19985519  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1520  19985519  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   2230   3750  19985519  RISE       1
\PWM_Arm_Metal:PWMUDB:status_0\/main_1         macrocell103     6498  10248  19986242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:status_0\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19987724p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6216
-------------------------------------   ---- 
End-of-path arrival time (ps)           6216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  19982831  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  19982831  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  19982831  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   2716   6216  19987724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19987728p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6212
-------------------------------------   ---- 
End-of-path arrival time (ps)           6212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  19982831  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  19982831  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  19982831  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell13   2712   6212  19987728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell13      0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Arm_Metal:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Arm_Metal:PWMUDB:prevCompare1\/clock_0
Path slack     : 19988376p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8114
-------------------------------------   ---- 
End-of-path arrival time (ps)           8114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1520   1520  19985519  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1520  19985519  RISE       1
\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   2230   3750  19985519  RISE       1
\PWM_Arm_Metal:PWMUDB:prevCompare1\/main_0     macrocell102     4364   8114  19988376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:prevCompare1\/clock_0                macrocell102        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Arm_Metal:PWMUDB:prevCompare1\/q
Path End       : \PWM_Arm_Metal:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Arm_Metal:PWMUDB:status_0\/clock_0
Path slack     : 19988586p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7904
-------------------------------------   ---- 
End-of-path arrival time (ps)           7904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:prevCompare1\/clock_0                macrocell102        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Arm_Metal:PWMUDB:prevCompare1\/q   macrocell102   1250   1250  19988586  RISE       1
\PWM_Arm_Metal:PWMUDB:status_0\/main_0  macrocell103   6654   7904  19988586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:status_0\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Arm_Metal:PWMUDB:runmode_enable\/q
Path End       : Net_3536/main_0
Capture Clock  : Net_3536/clock_0
Path slack     : 19989900p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:runmode_enable\/clock_0              macrocell101        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Arm_Metal:PWMUDB:runmode_enable\/q  macrocell101   1250   1250  19980325  RISE       1
Net_3536/main_0                          macrocell104   5340   6590  19989900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3536/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Arm_Metal:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Arm_Metal:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Arm_Metal:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992439p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:genblk1:ctrlreg\/clock               controlcell8        0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Arm_Metal:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   1210   1210  19992439  RISE       1
\PWM_Arm_Metal:PWMUDB:runmode_enable\/main_0      macrocell101   2841   4051  19992439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:runmode_enable\/clock_0              macrocell101        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Arm_Metal:PWMUDB:status_0\/q
Path End       : \PWM_Arm_Metal:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Arm_Metal:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995375p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:status_0\/clock_0                    macrocell103        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Arm_Metal:PWMUDB:status_0\/q               macrocell103   1250   1250  19995375  RISE       1
\PWM_Arm_Metal:PWMUDB:genblk8:stsreg\/status_0  statusicell9   2875   4125  19995375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Arm_Metal:PWMUDB:genblk8:stsreg\/clock                statusicell9        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

