{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713558047795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713558047799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 22:20:47 2024 " "Processing started: Fri Apr 19 22:20:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713558047799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713558047799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off real_time_clock -c real_time_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off real_time_clock -c real_time_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713558047799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713558048201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713558048201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 7/zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 7/zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_modulo_k_with_data_load " "Found entity 1: counter_modulo_k_with_data_load" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713558054505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713558054505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 7/zadanie 3/delay_10_ms/delay_10_ms.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 7/zadanie 3/delay_10_ms/delay_10_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_10_ms " "Found entity 1: delay_10_ms" {  } { { "../delay_10_ms/delay_10_ms.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/delay_10_ms/delay_10_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713558054509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713558054509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "real_time_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file real_time_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 real_time_clock " "Found entity 1: real_time_clock" {  } { { "real_time_clock.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/real_time_clock/real_time_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713558054512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713558054512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "real_time_clock " "Elaborating entity \"real_time_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713558054534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_10_ms delay_10_ms:fast_clock_delay " "Elaborating entity \"delay_10_ms\" for hierarchy \"delay_10_ms:fast_clock_delay\"" {  } { { "real_time_clock.v" "fast_clock_delay" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/real_time_clock/real_time_clock.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713558054537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modulo_k_with_data_load delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter " "Elaborating entity \"counter_modulo_k_with_data_load\" for hierarchy \"delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\"" {  } { { "../delay_10_ms/delay_10_ms.v" "fast_counter" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/delay_10_ms/delay_10_ms.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713558054543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modulo_k_with_data_load counter_modulo_k_with_data_load:counter_centisec0 " "Elaborating entity \"counter_modulo_k_with_data_load\" for hierarchy \"counter_modulo_k_with_data_load:counter_centisec0\"" {  } { { "real_time_clock.v" "counter_centisec0" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/real_time_clock/real_time_clock.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713558054550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modulo_k_with_data_load counter_modulo_k_with_data_load:counter_sec1 " "Elaborating entity \"counter_modulo_k_with_data_load\" for hierarchy \"counter_modulo_k_with_data_load:counter_sec1\"" {  } { { "real_time_clock.v" "counter_sec1" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/real_time_clock/real_time_clock.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713558054556 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713558054862 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_centisec0\|Q\[0\] counter_modulo_k_with_data_load:counter_centisec0\|Q\[0\]~_emulated counter_modulo_k_with_data_load:counter_centisec0\|Q\[0\]~1 " "Register \"counter_modulo_k_with_data_load:counter_centisec0\|Q\[0\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_centisec0\|Q\[0\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_centisec0\|Q\[0\]~1\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_centisec0|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_centisec0\|Q\[1\] counter_modulo_k_with_data_load:counter_centisec0\|Q\[1\]~_emulated counter_modulo_k_with_data_load:counter_centisec0\|Q\[1\]~5 " "Register \"counter_modulo_k_with_data_load:counter_centisec0\|Q\[1\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_centisec0\|Q\[1\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_centisec0\|Q\[1\]~5\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_centisec0|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_centisec0\|Q\[2\] counter_modulo_k_with_data_load:counter_centisec0\|Q\[2\]~_emulated counter_modulo_k_with_data_load:counter_centisec0\|Q\[2\]~9 " "Register \"counter_modulo_k_with_data_load:counter_centisec0\|Q\[2\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_centisec0\|Q\[2\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_centisec0\|Q\[2\]~9\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_centisec0|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_centisec0\|Q\[3\] counter_modulo_k_with_data_load:counter_centisec0\|Q\[3\]~_emulated counter_modulo_k_with_data_load:counter_centisec0\|Q\[3\]~13 " "Register \"counter_modulo_k_with_data_load:counter_centisec0\|Q\[3\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_centisec0\|Q\[3\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_centisec0\|Q\[3\]~13\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_centisec0|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_centisec1\|Q\[0\] counter_modulo_k_with_data_load:counter_centisec1\|Q\[0\]~_emulated counter_modulo_k_with_data_load:counter_centisec1\|Q\[0\]~1 " "Register \"counter_modulo_k_with_data_load:counter_centisec1\|Q\[0\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_centisec1\|Q\[0\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_centisec1\|Q\[0\]~1\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_centisec1|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_centisec1\|Q\[1\] counter_modulo_k_with_data_load:counter_centisec1\|Q\[1\]~_emulated counter_modulo_k_with_data_load:counter_centisec1\|Q\[1\]~5 " "Register \"counter_modulo_k_with_data_load:counter_centisec1\|Q\[1\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_centisec1\|Q\[1\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_centisec1\|Q\[1\]~5\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_centisec1|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_centisec1\|Q\[2\] counter_modulo_k_with_data_load:counter_centisec1\|Q\[2\]~_emulated counter_modulo_k_with_data_load:counter_centisec1\|Q\[2\]~9 " "Register \"counter_modulo_k_with_data_load:counter_centisec1\|Q\[2\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_centisec1\|Q\[2\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_centisec1\|Q\[2\]~9\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_centisec1|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_centisec1\|Q\[3\] counter_modulo_k_with_data_load:counter_centisec1\|Q\[3\]~_emulated counter_modulo_k_with_data_load:counter_centisec1\|Q\[3\]~13 " "Register \"counter_modulo_k_with_data_load:counter_centisec1\|Q\[3\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_centisec1\|Q\[3\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_centisec1\|Q\[3\]~13\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_centisec1|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_sec0\|Q\[0\] counter_modulo_k_with_data_load:counter_sec0\|Q\[0\]~_emulated counter_modulo_k_with_data_load:counter_sec0\|Q\[0\]~1 " "Register \"counter_modulo_k_with_data_load:counter_sec0\|Q\[0\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_sec0\|Q\[0\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_sec0\|Q\[0\]~1\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_sec0|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_sec0\|Q\[1\] counter_modulo_k_with_data_load:counter_sec0\|Q\[1\]~_emulated counter_modulo_k_with_data_load:counter_sec0\|Q\[1\]~5 " "Register \"counter_modulo_k_with_data_load:counter_sec0\|Q\[1\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_sec0\|Q\[1\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_sec0\|Q\[1\]~5\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_sec0|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_sec0\|Q\[2\] counter_modulo_k_with_data_load:counter_sec0\|Q\[2\]~_emulated counter_modulo_k_with_data_load:counter_sec0\|Q\[2\]~9 " "Register \"counter_modulo_k_with_data_load:counter_sec0\|Q\[2\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_sec0\|Q\[2\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_sec0\|Q\[2\]~9\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_sec0|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_sec0\|Q\[3\] counter_modulo_k_with_data_load:counter_sec0\|Q\[3\]~_emulated counter_modulo_k_with_data_load:counter_sec0\|Q\[3\]~13 " "Register \"counter_modulo_k_with_data_load:counter_sec0\|Q\[3\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_sec0\|Q\[3\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_sec0\|Q\[3\]~13\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_sec0|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_sec1\|Q\[0\] counter_modulo_k_with_data_load:counter_sec1\|Q\[0\]~_emulated counter_modulo_k_with_data_load:counter_sec1\|Q\[0\]~1 " "Register \"counter_modulo_k_with_data_load:counter_sec1\|Q\[0\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_sec1\|Q\[0\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_sec1\|Q\[0\]~1\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_sec1|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_sec1\|Q\[1\] counter_modulo_k_with_data_load:counter_sec1\|Q\[1\]~_emulated counter_modulo_k_with_data_load:counter_sec1\|Q\[1\]~5 " "Register \"counter_modulo_k_with_data_load:counter_sec1\|Q\[1\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_sec1\|Q\[1\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_sec1\|Q\[1\]~5\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_sec1|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_sec1\|Q\[2\] counter_modulo_k_with_data_load:counter_sec1\|Q\[2\]~_emulated counter_modulo_k_with_data_load:counter_sec1\|Q\[2\]~9 " "Register \"counter_modulo_k_with_data_load:counter_sec1\|Q\[2\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_sec1\|Q\[2\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_sec1\|Q\[2\]~9\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_sec1|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_min0\|Q\[0\] counter_modulo_k_with_data_load:counter_min0\|Q\[0\]~_emulated counter_modulo_k_with_data_load:counter_min0\|Q\[0\]~1 " "Register \"counter_modulo_k_with_data_load:counter_min0\|Q\[0\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_min0\|Q\[0\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_min0\|Q\[0\]~1\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_min0|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_min0\|Q\[1\] counter_modulo_k_with_data_load:counter_min0\|Q\[1\]~_emulated counter_modulo_k_with_data_load:counter_min0\|Q\[1\]~5 " "Register \"counter_modulo_k_with_data_load:counter_min0\|Q\[1\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_min0\|Q\[1\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_min0\|Q\[1\]~5\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_min0|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_min0\|Q\[2\] counter_modulo_k_with_data_load:counter_min0\|Q\[2\]~_emulated counter_modulo_k_with_data_load:counter_min0\|Q\[2\]~9 " "Register \"counter_modulo_k_with_data_load:counter_min0\|Q\[2\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_min0\|Q\[2\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_min0\|Q\[2\]~9\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_min0|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_min0\|Q\[3\] counter_modulo_k_with_data_load:counter_min0\|Q\[3\]~_emulated counter_modulo_k_with_data_load:counter_min0\|Q\[3\]~13 " "Register \"counter_modulo_k_with_data_load:counter_min0\|Q\[3\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_min0\|Q\[3\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_min0\|Q\[3\]~13\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_min0|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_min1\|Q\[0\] counter_modulo_k_with_data_load:counter_min1\|Q\[0\]~_emulated counter_modulo_k_with_data_load:counter_min1\|Q\[0\]~1 " "Register \"counter_modulo_k_with_data_load:counter_min1\|Q\[0\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_min1\|Q\[0\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_min1\|Q\[0\]~1\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_min1|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_min1\|Q\[1\] counter_modulo_k_with_data_load:counter_min1\|Q\[1\]~_emulated counter_modulo_k_with_data_load:counter_min1\|Q\[1\]~5 " "Register \"counter_modulo_k_with_data_load:counter_min1\|Q\[1\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_min1\|Q\[1\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_min1\|Q\[1\]~5\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_min1|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k_with_data_load:counter_min1\|Q\[2\] counter_modulo_k_with_data_load:counter_min1\|Q\[2\]~_emulated counter_modulo_k_with_data_load:counter_min1\|Q\[2\]~9 " "Register \"counter_modulo_k_with_data_load:counter_min1\|Q\[2\]\" is converted into an equivalent circuit using register \"counter_modulo_k_with_data_load:counter_min1\|Q\[2\]~_emulated\" and latch \"counter_modulo_k_with_data_load:counter_min1\|Q\[2\]~9\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713558054866 "|real_time_clock|counter_modulo_k_with_data_load:counter_min1|Q[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1713558054866 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sec\[7\] GND " "Pin \"sec\[7\]\" is stuck at GND" {  } { { "real_time_clock.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/real_time_clock/real_time_clock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713558054876 "|real_time_clock|sec[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min\[7\] GND " "Pin \"min\[7\]\" is stuck at GND" {  } { { "real_time_clock.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/real_time_clock/real_time_clock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713558054876 "|real_time_clock|min[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713558054876 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713558054955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713558055221 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713558055221 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713558055246 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713558055246 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713558055246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713558055246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713558055255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 22:20:55 2024 " "Processing ended: Fri Apr 19 22:20:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713558055255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713558055255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713558055255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713558055255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713558056292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713558056296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 22:20:56 2024 " "Processing started: Fri Apr 19 22:20:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713558056296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713558056296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off real_time_clock -c real_time_clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off real_time_clock -c real_time_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713558056296 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713558056391 ""}
{ "Info" "0" "" "Project  = real_time_clock" {  } {  } 0 0 "Project  = real_time_clock" 0 0 "Fitter" 0 0 1713558056392 ""}
{ "Info" "0" "" "Revision = real_time_clock" {  } {  } 0 0 "Revision = real_time_clock" 0 0 "Fitter" 0 0 1713558056392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713558056471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713558056472 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "real_time_clock 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"real_time_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713558056477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713558056515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713558056515 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713558056810 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713558056825 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713558057066 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 37 " "No exact pin location assignment(s) for 37 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1713558057275 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1713558064422 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 19 global CLKCTRL_G10 " "clk~inputCLKENA0 with 19 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1713558064571 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1713558064571 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713558064571 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713558064574 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713558064574 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713558064574 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713558064574 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713558064574 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713558064575 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713558064575 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713558064575 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713558064575 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713558064599 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1713558069100 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "real_time_clock.sdc " "Synopsys Design Constraints File file not found: 'real_time_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713558069101 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713558069101 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[0\]~2  from: datac  to: combout " "Cell: counter_centisec0\|Q\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558069102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[1\]~6  from: datac  to: combout " "Cell: counter_centisec0\|Q\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558069102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[2\]~10  from: datac  to: combout " "Cell: counter_centisec0\|Q\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558069102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[3\]~14  from: datac  to: combout " "Cell: counter_centisec0\|Q\[3\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558069102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[0\]~2  from: datac  to: combout " "Cell: counter_centisec1\|Q\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558069102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[1\]~6  from: datac  to: combout " "Cell: counter_centisec1\|Q\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558069102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[2\]~10  from: datac  to: combout " "Cell: counter_centisec1\|Q\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558069102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[3\]~14  from: datac  to: combout " "Cell: counter_centisec1\|Q\[3\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558069102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[0\]~2  from: datac  to: combout " "Cell: counter_min0\|Q\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558069102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[1\]~6  from: datac  to: combout " "Cell: counter_min0\|Q\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558069102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[2\]~10  from: datac  to: combout " "Cell: counter_min0\|Q\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558069102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[3\]~14  from: datac  to: combout " "Cell: counter_min0\|Q\[3\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558069102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[0\]~2  from: datac  to: combout " "Cell: counter_sec0\|Q\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558069102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[1\]~6  from: datac  to: combout " "Cell: counter_sec0\|Q\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558069102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[2\]~10  from: datac  to: combout " "Cell: counter_sec0\|Q\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558069102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[3\]~14  from: datac  to: combout " "Cell: counter_sec0\|Q\[3\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558069102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec1\|Q\[0\]~2  from: datac  to: combout " "Cell: counter_sec1\|Q\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558069102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec1\|Q\[1\]~6  from: datac  to: combout " "Cell: counter_sec1\|Q\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558069102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec1\|Q\[2\]~10  from: datac  to: combout " "Cell: counter_sec1\|Q\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558069102 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1713558069102 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713558069103 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713558069104 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713558069104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713558069107 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1713558069181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713558073277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713558075376 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713558076684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713558076684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713558077502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/real_time_clock/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713558081304 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713558081304 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1713558087839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713558089332 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713558089332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713558089337 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.17 " "Total time spent on timing analysis during the Fitter is 1.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713558090379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713558090418 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713558090735 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713558090735 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713558091092 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713558093854 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/real_time_clock/output_files/real_time_clock.fit.smsg " "Generated suppressed messages file C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/real_time_clock/output_files/real_time_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713558094103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7028 " "Peak virtual memory: 7028 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713558094421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 22:21:34 2024 " "Processing ended: Fri Apr 19 22:21:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713558094421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713558094421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713558094421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713558094421 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713558095401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713558095405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 22:21:35 2024 " "Processing started: Fri Apr 19 22:21:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713558095405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713558095405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off real_time_clock -c real_time_clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off real_time_clock -c real_time_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713558095405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1713558095993 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713558099946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713558100265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 22:21:40 2024 " "Processing ended: Fri Apr 19 22:21:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713558100265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713558100265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713558100265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713558100265 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713558100866 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713558101264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713558101268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 22:21:41 2024 " "Processing started: Fri Apr 19 22:21:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713558101268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713558101268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta real_time_clock -c real_time_clock " "Command: quartus_sta real_time_clock -c real_time_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713558101268 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1713558101362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713558101891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713558101891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558101926 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558101927 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1713558102292 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "real_time_clock.sdc " "Synopsys Design Constraints File file not found: 'real_time_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1713558102306 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558102307 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713558102307 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " "create_clock -period 1.000 -name delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713558102307 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timer_enable timer_enable " "create_clock -period 1.000 -name timer_enable timer_enable" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713558102307 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name load_csec load_csec " "create_clock -period 1.000 -name load_csec load_csec" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713558102307 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name load_sec load_sec " "create_clock -period 1.000 -name load_sec load_sec" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713558102307 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name load_min load_min " "create_clock -period 1.000 -name load_min load_min" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713558102307 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713558102307 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[0\]~2  from: datac  to: combout " "Cell: counter_centisec0\|Q\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[1\]~6  from: dataa  to: combout " "Cell: counter_centisec0\|Q\[1\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[2\]~10  from: datac  to: combout " "Cell: counter_centisec0\|Q\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[3\]~14  from: dataa  to: combout " "Cell: counter_centisec0\|Q\[3\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[0\]~2  from: datad  to: combout " "Cell: counter_centisec1\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[1\]~6  from: datad  to: combout " "Cell: counter_centisec1\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[2\]~10  from: datab  to: combout " "Cell: counter_centisec1\|Q\[2\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[3\]~14  from: datab  to: combout " "Cell: counter_centisec1\|Q\[3\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[0\]~2  from: dataf  to: combout " "Cell: counter_min0\|Q\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[1\]~6  from: datad  to: combout " "Cell: counter_min0\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[2\]~10  from: datad  to: combout " "Cell: counter_min0\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[3\]~14  from: datad  to: combout " "Cell: counter_min0\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[0\]~2  from: datad  to: combout " "Cell: counter_sec0\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[1\]~6  from: datad  to: combout " "Cell: counter_sec0\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[2\]~10  from: datad  to: combout " "Cell: counter_sec0\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[3\]~14  from: datad  to: combout " "Cell: counter_sec0\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec1\|Q\[0\]~2  from: datad  to: combout " "Cell: counter_sec1\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec1\|Q\[1\]~6  from: datad  to: combout " "Cell: counter_sec1\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec1\|Q\[2\]~10  from: datac  to: combout " "Cell: counter_sec1\|Q\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102308 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713558102308 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1713558102309 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713558102311 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713558102311 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713558102317 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713558102334 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713558102334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.204 " "Worst-case setup slack is -7.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.204             -33.838 load_csec  " "   -7.204             -33.838 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.328             -22.585 load_sec  " "   -5.328             -22.585 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.128             -16.506 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "   -4.128             -16.506 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.024              -9.994 load_min  " "   -4.024              -9.994 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.111             -37.339 clk  " "   -2.111             -37.339 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.528              -0.528 timer_enable  " "   -0.528              -0.528 timer_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558102335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.397 " "Worst-case hold slack is -3.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.397             -57.300 clk  " "   -3.397             -57.300 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.478             -13.613 load_sec  " "   -2.478             -13.613 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064             -14.273 load_csec  " "   -2.064             -14.273 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.826              -5.272 load_min  " "   -1.826              -5.272 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "    0.462               0.000 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 timer_enable  " "    0.559               0.000 timer_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558102338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.892 " "Worst-case recovery slack is -4.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.892             -19.568 load_csec  " "   -4.892             -19.568 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.755             -14.255 load_sec  " "   -4.755             -14.255 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.825              -3.296 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "   -0.825              -3.296 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.757              -0.757 load_min  " "   -0.757              -0.757 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558102340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.440 " "Worst-case removal slack is -2.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.440              -9.752 load_sec  " "   -2.440              -9.752 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.901              -7.600 load_csec  " "   -1.901              -7.600 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.658              -4.240 load_min  " "   -1.658              -4.240 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.135              -0.528 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "   -0.135              -0.528 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558102343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.336 " "Worst-case minimum pulse width slack is -1.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.336             -31.414 load_csec  " "   -1.336             -31.414 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.008             -10.381 load_min  " "   -1.008             -10.381 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.966             -24.221 load_sec  " "   -0.966             -24.221 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.946 clk  " "   -0.394              -9.946 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.230 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "   -0.394              -2.230 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.633 timer_enable  " "   -0.394              -0.633 timer_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558102344 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713558102353 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713558102377 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713558102956 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[0\]~2  from: datac  to: combout " "Cell: counter_centisec0\|Q\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[1\]~6  from: dataa  to: combout " "Cell: counter_centisec0\|Q\[1\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[2\]~10  from: datac  to: combout " "Cell: counter_centisec0\|Q\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[3\]~14  from: dataa  to: combout " "Cell: counter_centisec0\|Q\[3\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[0\]~2  from: datad  to: combout " "Cell: counter_centisec1\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[1\]~6  from: datad  to: combout " "Cell: counter_centisec1\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[2\]~10  from: datab  to: combout " "Cell: counter_centisec1\|Q\[2\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[3\]~14  from: datab  to: combout " "Cell: counter_centisec1\|Q\[3\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[0\]~2  from: dataf  to: combout " "Cell: counter_min0\|Q\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[1\]~6  from: datad  to: combout " "Cell: counter_min0\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[2\]~10  from: datad  to: combout " "Cell: counter_min0\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[3\]~14  from: datad  to: combout " "Cell: counter_min0\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[0\]~2  from: datad  to: combout " "Cell: counter_sec0\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[1\]~6  from: datad  to: combout " "Cell: counter_sec0\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[2\]~10  from: datad  to: combout " "Cell: counter_sec0\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[3\]~14  from: datad  to: combout " "Cell: counter_sec0\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec1\|Q\[0\]~2  from: datad  to: combout " "Cell: counter_sec1\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec1\|Q\[1\]~6  from: datad  to: combout " "Cell: counter_sec1\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec1\|Q\[2\]~10  from: datac  to: combout " "Cell: counter_sec1\|Q\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558102988 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713558102988 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713558102990 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713558102997 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713558102997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.926 " "Worst-case setup slack is -6.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.926             -33.053 load_csec  " "   -6.926             -33.053 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.166             -22.238 load_sec  " "   -5.166             -22.238 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.978             -15.904 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "   -3.978             -15.904 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.909              -9.726 load_min  " "   -3.909              -9.726 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.086             -36.914 clk  " "   -2.086             -36.914 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 timer_enable  " "   -0.521              -0.521 timer_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558102998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558102998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.426 " "Worst-case hold slack is -3.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.426             -58.039 clk  " "   -3.426             -58.039 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.446             -13.291 load_sec  " "   -2.446             -13.291 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971             -13.783 load_csec  " "   -1.971             -13.783 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.778              -5.173 load_min  " "   -1.778              -5.173 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "    0.464               0.000 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549               0.000 timer_enable  " "    0.549               0.000 timer_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558103001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.679 " "Worst-case recovery slack is -4.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.679             -18.716 load_csec  " "   -4.679             -18.716 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.513             -13.529 load_sec  " "   -4.513             -13.529 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.814              -3.251 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "   -0.814              -3.251 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.725              -0.725 load_min  " "   -0.725              -0.725 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558103003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.388 " "Worst-case removal slack is -2.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.388              -9.542 load_sec  " "   -2.388              -9.542 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.893              -7.567 load_csec  " "   -1.893              -7.567 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.636              -4.273 load_min  " "   -1.636              -4.273 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115              -0.445 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "   -0.115              -0.445 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558103006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.361 " "Worst-case minimum pulse width slack is -1.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.361             -32.862 load_csec  " "   -1.361             -32.862 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.991             -24.498 load_sec  " "   -0.991             -24.498 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.974             -10.016 load_min  " "   -0.974             -10.016 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.807 clk  " "   -0.394             -10.807 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.416 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "   -0.394              -2.416 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.625 timer_enable  " "   -0.394              -0.625 timer_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558103007 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713558103015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713558103129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713558103678 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[0\]~2  from: datac  to: combout " "Cell: counter_centisec0\|Q\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[1\]~6  from: dataa  to: combout " "Cell: counter_centisec0\|Q\[1\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[2\]~10  from: datac  to: combout " "Cell: counter_centisec0\|Q\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[3\]~14  from: dataa  to: combout " "Cell: counter_centisec0\|Q\[3\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[0\]~2  from: datad  to: combout " "Cell: counter_centisec1\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[1\]~6  from: datad  to: combout " "Cell: counter_centisec1\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[2\]~10  from: datab  to: combout " "Cell: counter_centisec1\|Q\[2\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[3\]~14  from: datab  to: combout " "Cell: counter_centisec1\|Q\[3\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[0\]~2  from: dataf  to: combout " "Cell: counter_min0\|Q\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[1\]~6  from: datad  to: combout " "Cell: counter_min0\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[2\]~10  from: datad  to: combout " "Cell: counter_min0\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[3\]~14  from: datad  to: combout " "Cell: counter_min0\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[0\]~2  from: datad  to: combout " "Cell: counter_sec0\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[1\]~6  from: datad  to: combout " "Cell: counter_sec0\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[2\]~10  from: datad  to: combout " "Cell: counter_sec0\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[3\]~14  from: datad  to: combout " "Cell: counter_sec0\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec1\|Q\[0\]~2  from: datad  to: combout " "Cell: counter_sec1\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec1\|Q\[1\]~6  from: datad  to: combout " "Cell: counter_sec1\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec1\|Q\[2\]~10  from: datac  to: combout " "Cell: counter_sec1\|Q\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103714 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713558103714 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713558103717 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713558103719 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713558103719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.061 " "Worst-case setup slack is -5.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.061             -23.242 load_csec  " "   -5.061             -23.242 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.584             -14.475 load_sec  " "   -3.584             -14.475 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.109              -7.066 load_min  " "   -3.109              -7.066 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.973              -7.891 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "   -1.973              -7.891 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751             -12.481 clk  " "   -0.751             -12.481 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.015 timer_enable  " "   -0.015              -0.015 timer_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558103721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.936 " "Worst-case hold slack is -1.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.936             -33.189 clk  " "   -1.936             -33.189 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.486              -8.597 load_sec  " "   -1.486              -8.597 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.263              -3.658 load_min  " "   -1.263              -3.658 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.188              -8.572 load_csec  " "   -1.188              -8.572 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 timer_enable  " "    0.284               0.000 timer_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "    0.335               0.000 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558103725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.886 " "Worst-case recovery slack is -3.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.886             -15.544 load_csec  " "   -3.886             -15.544 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.851             -11.549 load_sec  " "   -3.851             -11.549 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.762              -1.180 load_min  " "   -0.762              -1.180 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.194              -0.775 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "   -0.194              -0.775 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558103727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.480 " "Worst-case removal slack is -1.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.480              -5.916 load_sec  " "   -1.480              -5.916 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.190              -4.758 load_csec  " "   -1.190              -4.758 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.178              -3.126 load_min  " "   -1.178              -3.126 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007              -0.025 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "   -0.007              -0.025 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558103730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.872 " "Worst-case minimum pulse width slack is -0.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.872             -15.369 load_csec  " "   -0.872             -15.369 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681              -8.409 load_min  " "   -0.681              -8.409 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.643             -15.139 load_sec  " "   -0.643             -15.139 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.283              -0.283 timer_enable  " "   -0.283              -0.283 timer_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -1.474 clk  " "   -0.078              -1.474 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.012              -0.042 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "   -0.012              -0.042 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558103731 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713558103739 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[0\]~2  from: datac  to: combout " "Cell: counter_centisec0\|Q\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[1\]~6  from: dataa  to: combout " "Cell: counter_centisec0\|Q\[1\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[2\]~10  from: datac  to: combout " "Cell: counter_centisec0\|Q\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec0\|Q\[3\]~14  from: dataa  to: combout " "Cell: counter_centisec0\|Q\[3\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[0\]~2  from: datad  to: combout " "Cell: counter_centisec1\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[1\]~6  from: datad  to: combout " "Cell: counter_centisec1\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[2\]~10  from: datab  to: combout " "Cell: counter_centisec1\|Q\[2\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_centisec1\|Q\[3\]~14  from: datab  to: combout " "Cell: counter_centisec1\|Q\[3\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[0\]~2  from: dataf  to: combout " "Cell: counter_min0\|Q\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[1\]~6  from: datad  to: combout " "Cell: counter_min0\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[2\]~10  from: datad  to: combout " "Cell: counter_min0\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_min0\|Q\[3\]~14  from: datad  to: combout " "Cell: counter_min0\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[0\]~2  from: datad  to: combout " "Cell: counter_sec0\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[1\]~6  from: datad  to: combout " "Cell: counter_sec0\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[2\]~10  from: datad  to: combout " "Cell: counter_sec0\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec0\|Q\[3\]~14  from: datad  to: combout " "Cell: counter_sec0\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec1\|Q\[0\]~2  from: datad  to: combout " "Cell: counter_sec1\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec1\|Q\[1\]~6  from: datad  to: combout " "Cell: counter_sec1\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_sec1\|Q\[2\]~10  from: datac  to: combout " "Cell: counter_sec1\|Q\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713558103859 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713558103859 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713558103862 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713558103864 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713558103864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.529 " "Worst-case setup slack is -4.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.529             -21.288 load_csec  " "   -4.529             -21.288 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.259             -13.628 load_sec  " "   -3.259             -13.628 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.793              -6.483 load_min  " "   -2.793              -6.483 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.984              -7.934 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "   -1.984              -7.934 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.629             -10.411 clk  " "   -0.629             -10.411 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 timer_enable  " "    0.021               0.000 timer_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558103866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.916 " "Worst-case hold slack is -1.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.916             -32.849 clk  " "   -1.916             -32.849 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.390              -8.052 load_sec  " "   -1.390              -8.052 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.165              -3.384 load_min  " "   -1.165              -3.384 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.109              -8.092 load_csec  " "   -1.109              -8.092 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 timer_enable  " "    0.254               0.000 timer_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "    0.420               0.000 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558103870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.419 " "Worst-case recovery slack is -3.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.419             -13.721 load_csec  " "   -3.419             -13.721 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.363             -10.235 load_sec  " "   -3.363             -10.235 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.708              -1.198 load_min  " "   -0.708              -1.198 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.267              -1.067 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "   -0.267              -1.067 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558103872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.378 " "Worst-case removal slack is -1.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.378              -5.508 load_sec  " "   -1.378              -5.508 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.138              -4.550 load_csec  " "   -1.138              -4.550 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.085              -2.950 load_min  " "   -1.085              -2.950 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "    0.109               0.000 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558103875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.854 " "Worst-case minimum pulse width slack is -0.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.854             -15.395 load_csec  " "   -0.854             -15.395 load_csec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646              -7.700 load_min  " "   -0.646              -7.700 load_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.624             -14.221 load_sec  " "   -0.624             -14.221 load_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.282              -0.282 timer_enable  " "   -0.282              -0.282 timer_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -1.514 clk  " "   -0.081              -1.514 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\]  " "    0.007               0.000 delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713558103877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713558103877 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713558104964 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713558104965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5178 " "Peak virtual memory: 5178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713558104997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 22:21:44 2024 " "Processing ended: Fri Apr 19 22:21:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713558104997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713558104997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713558104997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713558104997 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713558105648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713558491575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713558491579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 22:28:11 2024 " "Processing started: Fri Apr 19 22:28:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713558491579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1713558491579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp real_time_clock -c real_time_clock --netlist_type=sgate " "Command: quartus_npp real_time_clock -c real_time_clock --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1713558491579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1713558491704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4538 " "Peak virtual memory: 4538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713558491712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 22:28:11 2024 " "Processing ended: Fri Apr 19 22:28:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713558491712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713558491712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713558491712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1713558491712 ""}
