Implementing a 4X4 multiplier via pipelingina and findign the maximum possible clock frequencies before and after pipelining.
Output displayed on SSD
