/*----------------------------------------------------------------------------*
 * Copyright Statement:                                                       *
 *                                                                            *
 *   This software/firmware and related documentation ("MediaTek Software")   *
 * are protected under international and related jurisdictions'copyright laws *
 * as unpublished works. The information contained herein is confidential and *
 * proprietary to MediaTek Inc. Without the prior written permission of       *
 * MediaTek Inc., any reproduction, modification, use or disclosure of        *
 * MediaTek Software, and information contained herein, in whole or in part,  *
 * shall be strictly prohibited.                                              *
 * MediaTek Inc. Copyright (C) 2010. All rights reserved.                     *
 *                                                                            *
 *   BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND     *
 * AGREES TO THE FOLLOWING:                                                   *
 *                                                                            *
 *   1)Any and all intellectual property rights (including without            *
 * limitation, patent, copyright, and trade secrets) in and to this           *
 * Software/firmware and related documentation ("MediaTek Software") shall    *
 * remain the exclusive property of MediaTek Inc. Any and all intellectual    *
 * property rights (including without limitation, patent, copyright, and      *
 * trade secrets) in and to any modifications and derivatives to MediaTek     *
 * Software, whoever made, shall also remain the exclusive property of        *
 * MediaTek Inc.  Nothing herein shall be construed as any transfer of any    *
 * title to any intellectual property right in MediaTek Software to Receiver. *
 *                                                                            *
 *   2)This MediaTek Software Receiver received from MediaTek Inc. and/or its *
 * representatives is provided to Receiver on an "AS IS" basis only.          *
 * MediaTek Inc. expressly disclaims all warranties, expressed or implied,    *
 * including but not limited to any implied warranties of merchantability,    *
 * non-infringement and fitness for a particular purpose and any warranties   *
 * arising out of course of performance, course of dealing or usage of trade. *
 * MediaTek Inc. does not provide any warranty whatsoever with respect to the *
 * software of any third party which may be used by, incorporated in, or      *
 * supplied with the MediaTek Software, and Receiver agrees to look only to   *
 * such third parties for any warranty claim relating thereto.  Receiver      *
 * expressly acknowledges that it is Receiver's sole responsibility to obtain *
 * from any third party all proper licenses contained in or delivered with    *
 * MediaTek Software.  MediaTek is not responsible for any MediaTek Software  *
 * releases made to Receiver's specifications or to conform to a particular   *
 * standard or open forum.                                                    *
 *                                                                            *
 *   3)Receiver further acknowledge that Receiver may, either presently       *
 * and/or in the future, instruct MediaTek Inc. to assist it in the           *
 * development and the implementation, in accordance with Receiver's designs, *
 * of certain softwares relating to Receiver's product(s) (the "Services").   *
 * Except as may be otherwise agreed to in writing, no warranties of any      *
 * kind, whether express or implied, are given by MediaTek Inc. with respect  *
 * to the Services provided, and the Services are provided on an "AS IS"      *
 * basis. Receiver further acknowledges that the Services may contain errors  *
 * that testing is important and it is solely responsible for fully testing   *
 * the Services and/or derivatives thereof before they are used, sublicensed  *
 * or distributed. Should there be any third party action brought against     *
 * MediaTek Inc. arising out of or relating to the Services, Receiver agree   *
 * to fully indemnify and hold MediaTek Inc. harmless.  If the parties        *
 * mutually agree to enter into or continue a business relationship or other  *
 * arrangement, the terms and conditions set forth herein shall remain        *
 * effective and, unless explicitly stated otherwise, shall prevail in the    *
 * event of a conflict in the terms in any agreements entered into between    *
 * the parties.                                                               *
 *                                                                            *
 *   4)Receiver's sole and exclusive remedy and MediaTek Inc.'s entire and    *
 * cumulative liability with respect to MediaTek Software released hereunder  *
 * will be, at MediaTek Inc.'s sole discretion, to replace or revise the      *
 * MediaTek Software at issue.                                                *
 *                                                                            *
 *   5)The transaction contemplated hereunder shall be construed in           *
 * accordance with the laws of Singapore, excluding its conflict of laws      *
 * principles.  Any disputes, controversies or claims arising thereof and     *
 * related thereto shall be settled via arbitration in Singapore, under the   *
 * then current rules of the International Chamber of Commerce (ICC).  The    *
 * arbitration shall be conducted in English. The awards of the arbitration   *
 * shall be final and binding upon both parties and shall be entered and      *
 * enforceable in any court of competent jurisdiction.                        *
 *---------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------
 * $Author: p4admin $
 * $Date: 2015/02/13 $
 * $RCSfile: $
 * $Revision: #3 $
 *---------------------------------------------------------------------------*/

//-----------------------------------------------------------------------------
// Include files
//-----------------------------------------------------------------------------
#include "x_lint.h"

LINT_EXT_HEADER_BEGIN
#include "x_os.h"
#include "x_assert.h"
#include "x_util.h"
#include "x_timer.h"
#include "x_gpio.h"
#include "drvcust_if.h"
#include "x_pinmux.h"
//#include "hw_ckgen.h"
#include "pi_dvbt_if.h"
LINT_EXT_HEADER_END

#include "pcmcia_if.h"
#include "pcmcia_ctrl.h"
#include "pcmcia_hw.h"
#include "pcmcia_isr.h"

#include "CableCard/ci_if.h"
#include "CableCard/pod_if.h"
#include "CableCard/mpod_if.h"
#include "CableCard/podci_ctrl.h"

#include "SPI/spi_if.h"
#include "NFI/nfi_if.h"

#include "x_tuner.h"
#include "tuner_if.h"
#ifdef CC_SUPPORT_STR
extern BOOL fgSuspend;
#endif

// variables for external ic
static BOOL     fgExternalIcInited = FALSE;
static BOOL     fgExternalIcGpioInit = FALSE;
static BOOL     fgDaughterBoardConnected = TRUE;

BOOL fgCamConnected = TRUE;
BOOL fgCamStatisInited = FALSE;
#define TOTAL_8295_GPIO_NUM 15
PFN_GPIO_CALLBACK ar8295_GpioCallback[TOTAL_8295_GPIO_NUM];
GPIO_TYPE ar8295_GpioType[TOTAL_8295_GPIO_NUM];


#define TOTAL_5135_GPIO_NUM     30
#define MT5135_INTR_GPIO_NUM      15
#define MT5135_INTR_GPIO_MIN      (MT5135_GPIO3 - MT5135_GPIO0)
#define MT5135_INTR_GPIO_MAX     (MT5135_GPIO17 - MT5135_GPIO0)
#define CI_GPIO_MIN              (MT5135_GPIO3 - MT5135_GPIO0)
#define CI_GPIO_MAX             (MT5135_GPIO18 - MT5135_GPIO0)





// GPIO Control register
// bit 4: input value
// bit 3: 1 - ci gpio enable (For CI GPIO Only, control by ci register)
// bit 2: 1 - treat as gpio
// bit 1: output value
// bit 0: 1 - gpo, 0 - gpi.
#define GPIO_CTRL_REG_BASE      0xf64 
//#define REG_POD_GPR_CNTL_SET0   0x88
//#define REG_POD_GPR_CNTL_SET1   0x8c        //29-15:GPIO_EN   14-0:GPIO_OUT
//#define REG_POD_GPR_CNTL_SET2   0x90        
//#define REG_POD_GPR_CNTL_SET3   0x94
//#define REG_POD_GPR_CNTL_SET4   0x98        //14-0:GPIO_IN
//#define REG_GPIO_INT_ENABLE     0x84
PFN_GPIO_CALLBACK ar5135_GpioCallback[MT5135_INTR_GPIO_NUM];
GPIO_TYPE ar5135_GpioType[MT5135_INTR_GPIO_NUM];

extern PCMCIA_EXTERNAL_IC_VERSION eExternalIcVersion;

static void     _ExternalIc_Init(void);
static void     _ExternalIc_Reset(void);
#ifdef CC_MTK_LOADER
static INT32    _ExternalIc_CheckAlive(void);
#endif

#ifdef PCMCIA_ENABLED

#define CI_CD1_GPIO                 (53)                     //CD#1 Pin GPIO number
#define CI_CD2_GPIO                 (54)                     //CD#2 Pin GPIO number
#define CI_CD1_GPIO_POLARITY        (0)                      //CD#1 Pin GPIO polarity
#define CI_CD2_GPIO_POLARITY        (0)                      //CD#2 Pin GPIO polarity
#define PCMCIA_DELAY_MS             (2)                      //CE# rise up delay MS when VCC power on

#define CI_GPIO_CE1                 (99)                     //CE1#
#define CI_GPIO_OE                  (100)                    //OE#
#define CI_GPIO_WE                  (101)                    //WE#
#define CI_GPIO_IORD                (55)                     //IORD#
#define CI_GPIO_IOWR                (56)                     //IOWR#
#define CI_GPIO_RST                 (59)                     //RESET#
#define CI_GPIO_REG                 (58)                     //REG#  

#define PAD_GPIO0                   (0)
#define PAD_GPIO1                   (1)
#define PAD_GPIO2                   (2)
#define PAD_GPIO3                   (3)
#define PAD_GPIO4                   (4)
#define PAD_GPIO5                   (5)
#define PAD_GPIO6                   (6)
#define PAD_GPIO7                   (7)
#define PAD_GPIO8                   (8)
#define PAD_GPIO9                   (9)
#define PAD_GPIO10                  (10)
#define PAD_GPIO11                  (11)
#define PAD_GPIO12                  (12)
#define PAD_GPIO13                  (13)
#define PAD_GPIO14                  (14)
#define PAD_GPIO15                  (15)
#define PAD_GPIO16                  (16)
#define PAD_GPIO17                  (17)
#define PAD_GPIO18                  (18)
#define PAD_GPIO19                  (19)
#define PAD_GPIO20                  (20)
#define PAD_GPIO21                  (21)
#define PAD_GPIO22                  (22)
#define PAD_GPIO23                  (23)
#define PAD_GPIO24                  (24)
#define PAD_GPIO25                  (25)
#define PAD_GPIO26                  (26)
#define PAD_GPIO27                  (27)
#define PAD_GPIO28                  (28)
#define PAD_GPIO29                  (29)
#define PAD_GPIO30                  (30)
#define PAD_GPIO31                  (31)
#define PAD_GPIO32                  (32)
#define PAD_GPIO33                  (33)
#define PAD_GPIO34                  (34)
#define PAD_GPIO35                  (35)
#define PAD_GPIO36                  (36)
#define PAD_GPIO37                  (37)
#define PAD_GPIO38                  (38)
#define PAD_GPIO39                  (39)
#define PAD_GPIO40                  (40)
#define PAD_GPIO41                  (41)

/*
 * semaphore related API.
*/
#define SEMA_T                      HANDLE_T
#define mcSEMA_CREATE(sema, init)   x_sema_create(sema, X_SEMA_TYPE_BINARY, init)
#define mcSEMA_DESTROY              x_sema_delete
// Non-blocking
#define mcSEMA_TRYLOCK(sema)        x_sema_lock(sema, X_SEMA_OPTION_NOWAIT)
#define mcSEMA_LOCK(sema)           x_sema_lock(sema, X_SEMA_OPTION_WAIT)
#define mcSEMA_LOCK_TIMEOUT         x_sema_lock_timeout
#define mcSEMA_UNLOCK               x_sema_unlock

SEMA_T          hPcmciaDelay = (HANDLE_T)NULL;
static HANDLE_T hPcmciaDelayThread;
static BOOL     fgPcmciaCreateDelayThread = FALSE;
static BOOL     fgPcmciaStartDelay = FALSE;

static void PCMCIA_SwitchCI_Pin(void);
static void PCMCIA_SwitchGPIO(void);

// Work-around for SZ_CAM030, TW_CAM29, TW_CAM33. 
// Wait short time before sending TS to CAM during system initialization.
// This work around is required only in internal ci mode.
// SZ_CAM030 needs 300ms
// TW_CAM029, TW_CAM030 needs 600ms
// TW_CAM020 1000ms is ok, might be reduced.
//#define CAM030_WORK_AROUND
#define CAM030_WORK_AROUND_DELAY_TIME   3000    //ms

#ifdef CAM030_WORK_AROUND
static HAL_TIME_T PcmciaT0, PcmciaT1, PcmciaDt;
static BOOL fgCam030WorkAroundWaitDone = FALSE;
#endif

//-----------------------------------------------------------------------------
// Configurations
//-----------------------------------------------------------------------------

//-----------------------------------------------------------------------------
// Imported variables
//-----------------------------------------------------------------------------
extern BOOL fgPcmciaIsInitedByCli;

//-----------------------------------------------------------------------------
// Exported variables
//-----------------------------------------------------------------------------
PCMCIA_DRIVER_CONFIG_T tPcmciaDriverConfig;

//-----------------------------------------------------------------------------
// Static variables
//-----------------------------------------------------------------------------
#if 0   // TODO, we need another new mechanism.
#if defined(CC_EXTERNAL_CI) || defined(CC_EXTERNAL_POD)
extern PFN_GPIO_CALLBACK    ar8295_GpioCallback[TOTAL_8295_GPIO_NUM];
extern GPIO_TYPE            ar8295_GpioType[TOTAL_8295_GPIO_NUM];
#endif
#endif

#ifndef CC_MTK_LOADER
static HANDLE_T sema_ExternalIcIntrq = (HANDLE_T)NULL;
static HANDLE_T hCmdDoneSema = (HANDLE_T)NULL;
static HANDLE_T hExternalIcIntrqThread;
static BOOL     fgCamPwrManualControl = FALSE;
static BOOL     fgThreadNoAssert = FALSE;
static BOOL     fgExternalIcThreadStarted = false;
#if 0
static HANDLE_T hPcmciaOcThread;
static BOOL     fgPcmciaOverCurrentMonitorThreadStarted = FALSE;
#endif
static BOOL     fgPcmciaInit = FALSE;
static BOOL     fgExternalIcIntrqThreadKeepRunning = FALSE;
static BOOL     fgExternalIcIntrqThreadTerminated = TRUE;
static INT32    u4CamPwrStatus = -1;    // TRUE:PowerOn, FALSE:PowerOff
static INT32    u4CamPwrOcStatus = FALSE;  // TRUE:OverCurrentHappen, FALSE:NoOverCurrent
static BOOL     u4CamPwrOcStopRetry = FALSE;
static BOOL     fgIs2Bit = TRUE;

static void     (*vExternalIcIsrSifFct)  (UINT16  ui2_vector_id);
static void     (*vExternalIcIsrIreqFct) (UINT16  ui2_vector_id);
static void     (*pPcmciaNfyfp) (PCMCIA_NFY_EVENT eNfyEventCode);

// Note ! There are two kinds of PCMCIA interrupt mode : 
//  1. External CI/POD Interrupt mode : 
//      Handled in this file : _ExternalIc_IntrqIsr(), _ExternalIc_IntrThreadMain()
//      An command done interrupt pin is required to connect from 8295 to main chip.
//  2. Internal CI/POD Interrupt mode : 
//      Handled in pcmcia_isr.c : _PCMCIA_Isr()
//
// By default, we use polling mode for external CI/POD, and interrupt mode for 
// internal CI/POD. This is initialized in PCMCIA_Initialize().
// Of couse, if PCB support, we can enable interrupt mode in external CI/POD.
// In internal CI/POD, we always use interrupt mode.


static void     _PCMCIA_ResetMmx(void);
static void     _PCMCIA_ResetFramer(void);
static void     _PCMCIA_ResetMDmx(void);
static void     _PCMCIA_ResetCmp(void);
static void     _PCMCIA_ConfigCtrlRegister(void);
static void     _PCMCIA_ConfigWindows(void);
static void     _PCMCIA_ConfigTiming(void);
#endif
static void     _ExternalIc_SetPll(void);


//-----------------------------------------------------------------------------
// Static functions
//-----------------------------------------------------------------------------

#ifndef CC_MTK_LOADER
static inline BOOL _PCMCIA_GetPinmuxStatus(void)
{
    return fgPcmciaStartDelay;
}

static inline void _PCMCIA_SetPinmuxStatus(BOOL fgPcmciaPinmuxStatus)
{
    fgPcmciaStartDelay = fgPcmciaPinmuxStatus;
}

void PCMCIA_PinMux_5882_External_demod(void)
{   
    LOG(1, "PCMCIA_PinMux_5882_External_demod call here ... \n");
    BSP_PinSet(PIN_DEMOD_TSCLK,   PINMUX_FUNCTION1);//pmux1[5:3]
}

static void _PCMCIA_PinMux_5882(void)
{
    UNUSED(_PCMCIA_PinMux_5882);
    LOG(1, "_PCMCIA_PinMux_5882 call here ... \n");
    
    CKGEN_WRITE32(0x358, (CKGEN_READ32(0x358) & 0xFFFFFFF8) | 0x1);        // [2:0] = 4, 72Mhz
    CKGEN_WRITE32(0x448, (CKGEN_READ32(0x448) & 0xFFFFFFF0) | 0x8);        // [3:0] = 8, 72MHz
    IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_TS_CFG, 1<<16, TSO_CK_INV);         //MT5890 158'b 16 is for ci framer invert TSO clock output
    IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM_CFG, 0, CI_TSO1_SEL);           //Enable ci framer selection
    IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM_CFG, 1 << 8, CI_FRM1_O_P);      //Enable ci framer parallel output to CAM
    IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_TS_CFG, 1<<7, TS_OUTPUT_ENABLE);    //MT5890 158'b 7 is for CI address output enable/disable

    BSP_PinSet(PIN_SPI_CLK,      PINMUX_FUNCTION3);//pmux1[20:18]
    
    PCMCIA_PinMux_5882_External_demod();

}

static void PCMCIA_SwitchCI_Pin()
{   
    LOG(0,"PCMCIA_SwitchCI_Pin\n");

    BSP_PinSet(PIN_CI_TSCLK,     PINMUX_FUNCTION3);//pmux1[8:6]
    BSP_PinSet(PIN_CI_TSDATA0,   PINMUX_FUNCTION3);//pmux1[11:9]
    BSP_PinSet(PIN_PVR_TSCLK,    PINMUX_FUNCTION3);//pmux1[14:12]
    BSP_PinSet(PIN_PVR_TSDATA0,  PINMUX_FUNCTION3);//pmux1[17:15]
    BSP_PinSet(PIN_PVR_TSDATA1,  PINMUX_FUNCTION3);//pmux6[30:28]
    BSP_PinSet(PIN_SPI_DATA,     PINMUX_FUNCTION3);//pmux1[23:21]
    BSP_PinSet(PIN_CI_INT,       PINMUX_FUNCTION3);//pmux4[22:20]
    BSP_PinSet(PIN_CI_RESET,     PINMUX_FUNCTION3);//pmux4[26:24]
    BSP_PinSet(PIN_GPIO0,        PINMUX_FUNCTION1);//pmux3[2:0]
    BSP_PinSet(PIN_GPIO2,        PINMUX_FUNCTION1);//pmux3[6:4]
    BSP_PinSet(PIN_GPIO4,        PINMUX_FUNCTION1);//pmux7[2:0]
    BSP_PinSet(PIN_GPIO6,        PINMUX_FUNCTION1);//pmux3[10:8]
    BSP_PinSet(PIN_GPIO8,        PINMUX_FUNCTION1);//pmux3[14:12]
    BSP_PinSet(PIN_GPIO12,       PINMUX_FUNCTION1);//pmux3[18:16]
    BSP_PinSet(PIN_GPIO15,       PINMUX_FUNCTION1);//pmux3[22:20]
    BSP_PinSet(PIN_GPIO18,       PINMUX_FUNCTION1);//pmux7[10:8]
    BSP_PinSet(PIN_GPIO19,       PINMUX_FUNCTION1);//pmux5[18:16]
    BSP_PinSet(PIN_GPIO20,       PINMUX_FUNCTION1);//pmux5[22:20]
    BSP_PinSet(PIN_GPIO21,       PINMUX_FUNCTION1);//pmux5[26:24]
    BSP_PinSet(PIN_GPIO22,       PINMUX_FUNCTION1);//pmux4[2:0]
    BSP_PinSet(PIN_GPIO26,       PINMUX_FUNCTION1);//pmux7[2:0]
    BSP_PinSet(PIN_GPIO30,       PINMUX_FUNCTION1);//pmux7[6:4]
    BSP_PinSet(PIN_GPIO32,       PINMUX_FUNCTION1);//pmux5[6:4]
    BSP_PinSet(PIN_GPIO34,       PINMUX_FUNCTION1);//pmux5[10:8]
    BSP_PinSet(PIN_GPIO38,       PINMUX_FUNCTION1);//pmux5[14:12]
}

static void PCMCIA_SwitchGPIO()  
{
    LOG(0,"PCMCIA_SwitchGPIO\n");

    GPIO_SetOut((INT32)CI_GPIO_CE1, 0);
    GPIO_SetOut((INT32)CI_GPIO_OE, 0);
    GPIO_SetOut((INT32)CI_GPIO_WE, 0);
    GPIO_SetOut((INT32)CI_GPIO_IORD, 0);
    GPIO_SetOut((INT32)CI_GPIO_IOWR, 0);
    GPIO_SetOut((INT32)CI_GPIO_RST, 0);
    GPIO_SetOut((INT32)CI_GPIO_REG, 0);

    GPIO_SetOut((INT32)PAD_GPIO0, 0);
    GPIO_SetOut((INT32)PAD_GPIO1, 0);
    GPIO_SetOut((INT32)PAD_GPIO2, 0);
    GPIO_SetOut((INT32)PAD_GPIO3, 0);
    GPIO_SetOut((INT32)PAD_GPIO4, 0);
    GPIO_SetOut((INT32)PAD_GPIO5, 0);
    GPIO_SetOut((INT32)PAD_GPIO6, 0);
    GPIO_SetOut((INT32)PAD_GPIO7, 0);
    GPIO_SetOut((INT32)PAD_GPIO8, 0);
    GPIO_SetOut((INT32)PAD_GPIO9, 0);
    GPIO_SetOut((INT32)PAD_GPIO10, 0);
    GPIO_SetOut((INT32)PAD_GPIO11, 0);
    GPIO_SetOut((INT32)PAD_GPIO12, 0);
    GPIO_SetOut((INT32)PAD_GPIO13, 0);
    GPIO_SetOut((INT32)PAD_GPIO14, 0);
    GPIO_SetOut((INT32)PAD_GPIO15, 0);
    GPIO_SetOut((INT32)PAD_GPIO16, 0);
    GPIO_SetOut((INT32)PAD_GPIO17, 0);
    GPIO_SetOut((INT32)PAD_GPIO18, 0);
    GPIO_SetOut((INT32)PAD_GPIO19, 0);
    GPIO_SetOut((INT32)PAD_GPIO20, 0);
    GPIO_SetOut((INT32)PAD_GPIO21, 0);
    GPIO_SetOut((INT32)PAD_GPIO22, 0);
    GPIO_SetOut((INT32)PAD_GPIO23, 0);
    GPIO_SetOut((INT32)PAD_GPIO24, 0);
    GPIO_SetOut((INT32)PAD_GPIO25, 0);
    GPIO_SetOut((INT32)PAD_GPIO26, 0);
    GPIO_SetOut((INT32)PAD_GPIO27, 0);
    GPIO_SetOut((INT32)PAD_GPIO28, 0);
    GPIO_SetOut((INT32)PAD_GPIO29, 0);
    GPIO_SetOut((INT32)PAD_GPIO30, 0);
    GPIO_SetOut((INT32)PAD_GPIO31, 0);
    GPIO_SetOut((INT32)PAD_GPIO32, 0);
    GPIO_SetOut((INT32)PAD_GPIO33, 0);
    GPIO_SetOut((INT32)PAD_GPIO34, 0);
    GPIO_SetOut((INT32)PAD_GPIO35, 0);
    GPIO_SetOut((INT32)PAD_GPIO36, 0);
    GPIO_SetOut((INT32)PAD_GPIO37, 0);
    GPIO_SetOut((INT32)PAD_GPIO38, 0);
    GPIO_SetOut((INT32)PAD_GPIO39, 0);
    GPIO_SetOut((INT32)PAD_GPIO40, 0);
    GPIO_SetOut((INT32)PAD_GPIO41, 0);
}
#endif

#ifndef CC_MTK_LOADER
static void _PCMCIA_SetCamDrvingCurrent(void)
{
    UINT32 u4Val = 0;

    if (DRVCUST_OptQuery(eMT8295DrivingCurrent, &u4Val) == 0)
    {
        PCMCIA_SetDriving(u4Val);
    }

    return;
}

static void _PCMCIA_OnOffCamStream(BOOL fgOn)
{
    if ( ePcmciaChipType == PCMCIA_CHIP_TYPE_EXTERNAL )
    {
        if( fgOn )
        {
            if ( eExternalIcVersion == MT5135_VERSION_AE )
            {
                TunerSetTsOutput(BOOL_FALSE);
            }
            PCMCIAHW_WRITE32( REG_CTRL, (PCMCIAHW_READ32(REG_CTRL) & 0xfff3ffff) | 0x000c0000);        //TS Enable (MT8295)
            PCMCIAHW_WRITE32( REG_POD_GPR_CNTL_SET0, (PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET0) & ~(0x80000000)) | 0x00000000);        //Non-Bypass (MT8295)
            if ( eExternalIcVersion == MT5135_VERSION_AE )
            {
                TunerSetTsOutput(BOOL_TRUE);
            }
        }
        else
        {
            if ( eExternalIcVersion == MT5135_VERSION_AE )
            {
                TunerSetTsOutput(BOOL_FALSE);
            }
            PCMCIAHW_WRITE32( REG_CTRL, (PCMCIAHW_READ32(REG_CTRL) & 0xfff3ffff) | 0x00000000);        //TS Disable (MT8295)
            PCMCIAHW_WRITE32( REG_POD_GPR_CNTL_SET0, (PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET0) & (~(0x80000000))) | 0x80000000);        //Bypass (MT8295)
            if ( eExternalIcVersion == MT5135_VERSION_AE )
            {
                TunerSetTsOutput(BOOL_TRUE);
            }
        }
    }
    else
    {
        if (fgOn)
        {
            //ci framer soft reset
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<7, CI_FRM_SOFT_RST);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 0, CI_FRM_SOFT_RST);
            //configure ci framer
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<30, CI_FRM1_SYNC_PAT_BIT30);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<26, CI_FRM1_SYNC_PAT_BIT26);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<25, CI_FRM1_SYNC_PAT_BIT25);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<24, CI_FRM1_SYNC_PAT_BIT24);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<17, CI_FRM1_SYNC_LOCK_BIT17);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<16, CI_FRM1_SYNC_LOCK_BIT16);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<8, CI_FRM1_SYNC_LOSS_BIT8);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<2, CI_FRM1_SYNC);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<3, CI_FRM1_CKE);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<0, CI_FRM1_ENABLE);
            //ci framer selection
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM_CFG, 0, CI_TSO1_SEL);
            //Enable ci framer clock output
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_TS_CFG, 0, TSO_CK_DIV_EN);            
            x_thread_delay(5);
            //Enable ci framer sync,valid,data output
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_TS_CFG, 0, TSO_D_DIV_EN);
        }
        else
        {
            //Disable ci framer sync,valid,data output 
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_TS_CFG, 1<<30, TSO_D_DIV_EN);
            x_thread_delay(5);
            //Disable ci framer clock output
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_TS_CFG, 1<<28, TSO_CK_DIV_EN);
            //configure ci framer
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<30, CI_FRM1_SYNC_PAT_BIT30);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<26, CI_FRM1_SYNC_PAT_BIT26);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<25, CI_FRM1_SYNC_PAT_BIT25);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<24, CI_FRM1_SYNC_PAT_BIT24);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<17, CI_FRM1_SYNC_LOCK_BIT17);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<16, CI_FRM1_SYNC_LOCK_BIT16);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<8, CI_FRM1_SYNC_LOSS_BIT8);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<2, CI_FRM1_SYNC);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<3, CI_FRM1_CKE);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 0, CI_FRM1_ENABLE);
            //ci framer soft reset
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1<<7, CI_FRM_SOFT_RST);
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 0, CI_FRM_SOFT_RST);
        }
        LOG(1, "_PCMCIA_OnOffCamStream: Enable TS output to CAM %d\n", fgOn);
    }
}

#if 0
static void _PCMCIA_OverCurrentMonitorThreadMain(void * pvArg)
{
    UINT32 u4OCGpio;
    UINT32 u4OCPolarity;
    static UINT32 u4OcCount = 0;
    
    if ( DRVCUST_OptQuery(eCI5VOcGpio, &u4OCGpio) != 0 ||
         DRVCUST_OptQuery(eCI5VOcPolarity, &u4OCPolarity) != 0)
    {
        return;
    }

    while(1)
    {
        x_thread_delay(1000);
        if ( u4CamPwrOcStopRetry )
        {
            continue;
        }
        
        // OC just happens.
        if ( GPIO_Input((INT32)u4OCGpio) == u4OCPolarity && 
             u4CamPwrOcStatus == FALSE )
        {
            LOG(0, "CI CAM 5V over current. \n");
            u4CamPwrOcStatus = TRUE;
            PCMCIA_AutoConfigCamPwrSwitch();
            PCMCIA_NfyCamStatusCbk(PCMCIA_OVER_CURRENT);
            u4OcCount++;
            
            // The OC happens for 5 seconds, stop retry.
            if ( u4OcCount == 5 )
            {
                LOG(0, "CI CAM 5V over current exists more than 5s, stop retry. \n");
                u4CamPwrOcStopRetry = TRUE;
                u4CamPwrOcStatus = FALSE;
                u4OcCount = 0;
            }
        }
        // OC happens in last second and keep OC in this second.
        else if ( GPIO_Input((INT32)u4OCGpio) == u4OCPolarity && 
                  u4CamPwrOcStatus == TRUE )
        {}
        // OC just disappear.
        else if ( GPIO_Input((INT32)u4OCGpio) != u4OCPolarity && 
                  u4CamPwrOcStatus == TRUE )
        {
            u4CamPwrOcStatus = FALSE;
            PCMCIA_AutoConfigCamPwrSwitch();
        }
        // No OC.
        else
        {
            u4OcCount = 0;
        }
    }
}
#endif

static void _PCMCIA_StartOverCurrentMonitorThread(void)
{
#if 0	
    UINT32 u4OCGpio;
    
    if ( DRVCUST_OptQuery(eCI5VOcGpio, &u4OCGpio) == 0 )
    {
        if ( fgPcmciaOverCurrentMonitorThreadStarted == FALSE )
        {
            VERIFY( x_thread_create(&hPcmciaOcThread,
                                    "PCMCIA_OC",
                                    1024,   //stack size
                                    127,    //priority
                                    _PCMCIA_OverCurrentMonitorThreadMain,
                                    0,
                                    NULL) == OSR_OK);
                                   
            fgPcmciaOverCurrentMonitorThreadStarted = TRUE;
        }
    }
#endif
}

static void _PCMCIA_Delay(void * pvArg)
{  
    while (1)
    {   
        mcSEMA_LOCK(hPcmciaDelay);
        if (TRUE == _PCMCIA_GetPinmuxStatus())
        {
            x_thread_delay(PCMCIA_DELAY_MS);
            PCMCIA_SwitchCI_Pin();
            _PCMCIA_SetPinmuxStatus(FALSE);
            PCMCIA_NfyCamStatusCbk(PCMCIA_CAM_CONNECT);
        }
    }
}

static void _PCMCIA_CreateDelayThread(void)
{   
    if (fgPcmciaCreateDelayThread == FALSE)
    {
        VERIFY( x_thread_create(&hPcmciaDelayThread,
                                    "PCMCIA_DELAY_MS",
                                    1024,   //stack size
                                    127,    //priority
                                    _PCMCIA_Delay,
                                    0,
                                    NULL) == OSR_OK);
        fgPcmciaCreateDelayThread = TRUE;
        _PCMCIA_SetPinmuxStatus(FALSE);
    }
}

// Used for internal CI.
static void _PCMCIA_Reset(void)
{
    LOG(1, "POD/CI Register Test _PCMCIA_Reset  stage0 ... \n");
    PCMCIAHW_WRITE32(REG_RST, PCMCIAHW_READ32(REG_RST) | IRST);
    x_thread_delay(1);
    PCMCIAHW_WRITE32(REG_RST, PCMCIAHW_READ32(REG_RST) & ~IRST);
    x_thread_delay(1);
	LOG(1, "POD/CI Register Test _PCMCIA_Reset  stage1 ... \n");
    if ( ePcmciaCardType == PCMCIA_CARD_TYPE_POD )
    {
        _PCMCIA_ResetMmx();
        _PCMCIA_ResetFramer();
        _PCMCIA_ResetMDmx();
        _PCMCIA_ResetCmp();
        x_thread_delay(10);
    }
    LOG(1, "POD/CI Register Test _PCMCIA_Reset  stage2 ... \n");
	
}

static INT32 _PCMCIA_ConfigRegDefault(void)
{
    /* Configure PCMCIA_POD_CI control interface */
    /* Initially, the HW should be configured to support 16-bit memory only PC card */
    _PCMCIA_ConfigCtrlRegister();
    _PCMCIA_ConfigWindows();
    _PCMCIA_ConfigTiming();

    return POD_OK;
}

static void _PCMCIA_ConfigCtrlRegister(void)
{
    UINT32 u4Reg;

    u4Reg = (UINT32)GCMD_IE         | 
            (UINT32)PC_CD_IE        |
            (UINT32)PC_MEM_WIN_0_EN | 
            (UINT32)PC_MEM_WIN_1_EN | 
            (UINT32)PC_IO_WIN_EN    |
            (UINT32)PC_WP_EN        | 
            (UINT32)SIXTEEN_QW      |
            (UINT32)MEM_ONLY        | 
            (UINT32)EIGHT_BIT_MEM;

    PCMCIAHW_WRITE32(REG_CTRL, u4Reg);
}

static void _PCMCIA_ConfigWindows(void)
{
    /* Configure memory window 0 for attribute memory access */
    PCMCIAHW_WRITE32(REG_PC_MEM_WIN0_1, 0 & (UINT32)ATTRIBUTE_MEM);
    PCMCIAHW_WRITE32(REG_PC_MEM_WIN0_2, ATTRIBUTE_MEM_END_ADDR);

    /* Configure memory window 1 for common memory access */
    PCMCIAHW_WRITE32(REG_PC_MEM_WIN1_1, 0 | (UINT32)COMMON_MEM);
    PCMCIAHW_WRITE32(REG_PC_MEM_WIN1_2, COMMON_MEM_END_ADDR);
}

static void _PCMCIA_ConfigTiming(void)
{
    if ( ePcmciaChipType == PCMCIA_CHIP_TYPE_INTERNAL )
    {
        PCMCIAHW_WRITE32(REG_MEM_TIMING0, 0x08102020);
        PCMCIAHW_WRITE32(REG_MEM_TIMING1, 0x262E0000);
        PCMCIAHW_WRITE32(REG_IO_TIMING0, 0x0E021E28);
        PCMCIAHW_WRITE32(REG_IO_TIMING1, 0x2E2C0000);
    }
    else
    {
        //Printf("PLL Predict :stage0 ");
        PCMCIAHW_WRITE32(REG_MEM_TIMING0, 0x080e1c1c);
        PCMCIAHW_WRITE32(REG_MEM_TIMING1, 0x222a0000);
        PCMCIAHW_WRITE32(REG_IO_TIMING0, 0x0c021a22);
        PCMCIAHW_WRITE32(REG_IO_TIMING1, 0x28260000);
        //Printf("PLL Predict :stage1 ");
    }
}
#endif

#ifdef CC_MTK_LOADER
static BOOL _PCMCIA_SetPllOn(PCMCIA_EXTERNAL_IC_VERSION eExternalCiIcVer)
{
    UINT32 PLL_InitSeq[9] = {0};
    UINT32 PLL_ChkSeq[5] = {0};
    UINT8 i;
     
    PLL_InitSeq[0] = REG_PLL_CNTL_SET0; PLL_InitSeq[1] = 0x1892101f;
    PLL_InitSeq[2] = REG_PLL_CNTL_SET1; PLL_InitSeq[3] = 0x00002800;
    PLL_InitSeq[4] = REG_PLL_CNTL_SET0; PLL_InitSeq[5] = 0x0890606f;
    PLL_InitSeq[6] = REG_PLL_CNTL_SET1; PLL_InitSeq[7] = 0x80002800;
    PLL_InitSeq[8] = 0xFFFF;    //termination

    PLL_ChkSeq[0] = REG_PLL_CNTL_SET0;  PLL_ChkSeq[1] = 0x0890606f;
    PLL_ChkSeq[2] = REG_PLL_CNTL_SET1;  PLL_ChkSeq[3] = 0x80002800;
    PLL_ChkSeq[4] = 0xFFFF;     //termination

    if ( eExternalCiIcVer == MT8295_VERSION_AE )
    {}
    else
    {
        PLL_InitSeq[7] = 0x20002800;
        PLL_ChkSeq[3] = 0x20002800;
#ifdef CC_USE_DDI
        // Set default TS clock 72M
        PLL_InitSeq[5] = 0x089070ff;
        PLL_ChkSeq[1] = 0x089070ff;
#endif
    }
    
    for( i = 0 ; PLL_InitSeq[i]!=0xFFFF && i < 7 ; i+=2 )     //init
    {
        ASSERT(i<20);
        PCMCIAHW_WRITE32( PLL_InitSeq[i] , PLL_InitSeq[i+1] );
    }
    x_thread_delay(10);     //delay 10 ms
    for( i = 0 ; PLL_ChkSeq[i]!=0xFFFF && i < 3 ; i+=2 )    //check
    {
        ASSERT(i<20);
        if ( PCMCIAHW_READ32( PLL_ChkSeq[i] ) != PLL_ChkSeq[i+1] )
        {
            Printf("PLL Read : 0x%X\n", PCMCIAHW_READ32( PLL_ChkSeq[i] ));
            Printf("PLL Predict : 0x%X\n", PLL_ChkSeq[i+1]);
            return FALSE;
        }
    }
    return TRUE;
}
#if 0
static INT32 _ExternalIc_CheckAlive(void)        //check hw status
{
    UINT32 u4Reg = (UINT32)0xffffffff;
    INT32 i4Ret  = POD_OK ;
    UINT8 u1Cnt  = 10;

    for( ;u1Cnt>0;u1Cnt--)            //read mutiple times, should be the same
    {
        if ( eExternalIcVersion == MT5135_VERSION_AE )
        {
            u4Reg = PCMCIAHW_READ32(REG_VERSION_CODE);
            i4Ret = ((u4Reg&0x000000ff)==0x35)? POD_OK : POD_INIT_FAILED ;
        }
        else if ( eExternalIcVersion == MT8295_VERSION_BNE )
        {
            u4Reg = PCMCIAHW_READ32(REG_CKGEN_CHIP_VERSION);
            i4Ret = ((u4Reg&0x0000ffff)==0xdead)? POD_OK : POD_INIT_FAILED ;
        }
        else if ( eExternalIcVersion == MT8295_VERSION_AE )
        {
            u4Reg = PCMCIAHW_READ32(REG_VERSION_CODE);
            i4Ret = ((u4Reg&0x000000ff)==0x08)? POD_OK : POD_INIT_FAILED ;
        }
        
        if(i4Ret !=POD_OK)
        {
            break;
        }
    }

    if(i4Ret !=POD_OK)
    {
        Printf("External CI is dead !\n"  );
        Printf("Version Code : 0x%x\n", u4Reg);
        return i4Ret;
    }

    return i4Ret;
}
#endif //0
#endif // CC_MTK_LOADER

static void _PCMCIA_ResetMDmx(void)
{
    PCMCIAHW_WRITE32(MPOD_DEMUX_FRAMER_CONTROL_REGISTER, 
                     PCMCIAHW_READ32(MPOD_DEMUX_FRAMER_CONTROL_REGISTER) | 0x00010000 );
    x_thread_delay(1);
    PCMCIAHW_WRITE32(MPOD_DEMUX_FRAMER_CONTROL_REGISTER, 
                     PCMCIAHW_READ32(MPOD_DEMUX_FRAMER_CONTROL_REGISTER) & 0xFFFEFFFF );
    x_thread_delay(1);
}

static void _PCMCIA_ResetFramer(void)
{
    PCMCIAHW_WRITE32(MPOD_MUX_FRAMER_CONTROL_REGISTER, 
                     PCMCIAHW_READ32(MPOD_MUX_FRAMER_CONTROL_REGISTER) | 0x000F0000 );
    x_thread_delay(1);
    PCMCIAHW_WRITE32(MPOD_MUX_FRAMER_CONTROL_REGISTER, 
                     PCMCIAHW_READ32(MPOD_MUX_FRAMER_CONTROL_REGISTER) & 0xFFF0FFFF );
    x_thread_delay(1);
}

static void _PCMCIA_ResetMmx(void)
{
    PCMCIAHW_WRITE32(MPOD_GLOBAL_CONTROL_REGISTER_0, 0x80000000 );
    x_thread_delay(1);
    PCMCIAHW_WRITE32(MPOD_GLOBAL_CONTROL_REGISTER_0, 0x40000000 );
    x_thread_delay(1);
}

static void _PCMCIA_ResetCmp(void)
{
    PCMCIAHW_WRITE32(MPOD_CMP_CONFIGURATION_REGISTER, 
                     PCMCIAHW_READ32(MPOD_CMP_CONFIGURATION_REGISTER) | 0x02000000 );
    x_thread_delay(1);
    PCMCIAHW_WRITE32(MPOD_CMP_CONFIGURATION_REGISTER, 
                     PCMCIAHW_READ32(MPOD_CMP_CONFIGURATION_REGISTER) & 0xFDFFFFFF );
    x_thread_delay(1);
}

#if 0
static void _ExternalIc_Reset(void)
{
    UINT32 u4GpioNum;
    UNUSED(u4GpioNum);

#if defined(CC_EXTERNAL_IC_MT5135) || defined(CC_MT5135CI)
    eExternalIcVersion = MT5135_VERSION_AE;
    #ifdef CC_MTK_LOADER
    Printf("External CI Version : MT5135\n");

    // for mt5365 ECO IC, do not output clock.
    if (BSP_GetIcVersion() == IC_VER_5365_AB &&
        eMainchip == PCMCIA_MAINCHIP_MT5365)   
    {
        Printf("Disable clock output from mt5365 ECO.\n");
        IO_WRITE32(0xf00280dc, 0, 0x0e000080);
    }
    else
    {
        Printf("Output clock from main chip.\n");
        IO_WRITE32(0xf00280dc, 0, 0x0d000084);
    }
    if (DRVCUST_InitQuery(eDemodResetGpio, &u4GpioNum) == 0)
    {
        GPIO_SetOut(u4GpioNum, 0);
        HAL_Delay_us(20000); //delay 20ms
        GPIO_SetOut(u4GpioNum, 1);
        Printf("PCMCIA Reset Demod GPIO=%d, 0->1\r\n",u4GpioNum);
    }
    #else
    LOG(0, "External CI Version : MT5135\n");
    #endif //CC_MTK_LOADER

#else
    eExternalIcVersion = MT8295_VERSION_BNE;
    #ifdef CC_MTK_LOADER
    IO_WRITE32(0xf00280dc, 0, 0x0e000080);
    Printf("Disable clock output from main chip for mt8295.\n");
    Printf("External CI Version : MT8295 BNE\n");
    if (DRVCUST_InitQuery(eMT8295ResetGpio, &u4GpioNum) == 0)
    {
        //LOG(3, "_ExternalIc_Reset: u4GpioNum: %d \n", u4GpioNum);
        GPIO_SetOut((INT32)u4GpioNum, 0);       //reset
        x_thread_delay(10);
        GPIO_SetOut((INT32)u4GpioNum, 1);       //~reset
        x_thread_delay(10);
        Printf("PCMCIA Reset Demod GPIO=%d, 0->1\r\n",u4GpioNum);
    }     
    else
    {
        Printf("_ExternalIc_Reset: MT8295 Reset Gpio not set\n");
    }
    #else
    LOG(0, "External CI Version : MT8295 BNE\n");
    #endif // CC_MTK_LOADER
#endif

    if ( ePcmciaCardType == PCMCIA_CARD_TYPE_POD )
    {
        _PCMCIA_ResetMmx();
        _PCMCIA_ResetFramer();
        _PCMCIA_ResetMDmx();
        _PCMCIA_ResetCmp();
        x_thread_delay(10);
    }
}

static void _ExternalIc_Init(void)
{
    if ( fgExternalIcInited )
    {
        return;
    }
    
    fgExternalIcInited = TRUE;

    #if defined(CC_MT5360) || defined(CC_MT5391) || defined(CC_MT5392B)
        PCMCIAHW_SetIfType(PCMCIA_IF_TYPE_NFI);
        NFI_Init();
    #else
        PCMCIAHW_SetIfType(PCMCIA_IF_TYPE_SPI);
        SPI_Init();
    #endif
    
    _ExternalIc_Reset();
    /*-------------External Ic should be readable so far---------------*/
    _ExternalIc_SetPll();
#ifdef CC_MTK_LOADER
    SPI_SetPll();
#endif

#ifdef CC_MTK_LOADER
    if ( _ExternalIc_CheckAlive() != 0 )
    {
        //ASSERT(0);
        fgDaughterBoardConnected = FALSE;
        Printf("ExternalIc_Init: Daughter board is not connected.\n");
        return;
    }
    Printf("External IC Initilization done\n");
#else
    LOG(0, "External IC Initilization done\n");
#endif
}
#endif //0

static void _ExternalIc_SetPll()
{    
    // Set clock in loader. Just print log in TV image.
    if ( eExternalIcVersion == MT5135_VERSION_AE)
    {
#if defined(CC_MTK_LOADER) || defined(CC_MT5135_FORCE_INIT)
        UINT32 u4Clock = 0;
        //IO_WRITE32(0xf00280dc, 0, 0x0d000084);// 5135 clock src
        DRVCUST_InitQuery(eCISysClock, &u4Clock);
        PCMCIA_SetCiSysClock(u4Clock);
        
        u4Clock = 0;
        DRVCUST_InitQuery(eCITsClock, &u4Clock);
        PCMCIA_SetCiTsClock(u4Clock);
#endif
        return;
    }    

#ifdef CC_MTK_LOADER
    if ( eExternalIcVersion == MT8295_VERSION_BNE)
    {
        if ( _PCMCIA_SetPllOn(MT8295_VERSION_BNE) )
        {
            PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET3,PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET3)|0xC000 );
        }
    }
#endif

    if ( eExternalIcVersion==MT8295_VERSION_NONE )
    {
#ifdef CC_MTK_LOADER
        Printf("Can't find proper PLL setting for External CI\n");
#else
        LOG(0, "Can't find proper PLL setting for External CI\n");
#endif
        ASSERT(0);
    }
}

#ifndef CC_MTK_LOADER
static void _ExternalIc_IntrqIsr(INT32 i4Gpio, BOOL fgStatus)
{
    UINT32 u4DrvCustIntPin;

    VERIFY(DRVCUST_OptQuery(eMT8295IntGpio, &u4DrvCustIntPin) == 0);
    VERIFY( (UINT32)i4Gpio == u4DrvCustIntPin );
    LOG(7, "(_ExternalIc_IntrqIsr) i4Gpio = %d, fgStatus = %d\n", i4Gpio, fgStatus);

        // Handle 8295 GPIOs, CmdDone Interrupt
        VERIFY( x_sema_unlock(sema_ExternalIcIntrq)==OSR_OK);
    }

static void _ExternalIc_IntrThreadHandleSif(void)
{
    UINT32 u4RegIntSts;
    
    u4RegIntSts = PCMCIAHW_READ32(REG_WRP_INTST);
    if ( (u4RegIntSts & 0x00000003) != 0 )
    {
        if ( vExternalIcIsrSifFct != NULL )
        {
            vExternalIcIsrSifFct(0);
        }
    }
}

static void _ExternalIc_IntrThreadHandleIreq(UINT32 u4RegIntSts)
{
    //UINT32 u4RegIntSts;
    UINT32 u4PbusSts;
    
    //u4RegIntSts = PCMCIAHW_READ32(REG_INT_STS);
    if ( (u4RegIntSts & PC_RDY_IRQ_INT) != 0 )
    {
        if ( vExternalIcIsrIreqFct != NULL )
        {
            u4PbusSts = PCMCIAHW_READ32(REG_PBUS_STS);
            if ( ((u4PbusSts&PC_CD1) == 0) && ((u4PbusSts&PC_CD2) == 0) )
            {
                LOG(5, "PCMCIA IREQ pin status change: %d\n", u4PbusSts&PC_RDY_IRQ?TRUE:FALSE);
                vExternalIcIsrIreqFct( u4PbusSts&PC_RDY_IRQ?TRUE:FALSE );
            }
        }
    }
}

static void _ExternalIc_IntrThreadHandleCd(void)
{
    PCMCIA_CDPinHandler();
}

static void _ExternalIc_IntrThreadMain(void * pvArg)
{
    UINT32  u4RegIntEnb, i, u4RegIntSts, u4RegInput, u4RegCtrl, u4RegCmdSts;
    UINT8 u1Count;
    UNUSED(u4RegInput);

    if ( ePcmciaChipType == PCMCIA_CHIP_TYPE_INTERNAL )
    {
        return;
    }
    
    while( TRUE )
    {
        if( tPcmciaDriverConfig.u1CmdDoneMethod == PCMCIA_CMD_DONE_INTERRUPT )
        {
            VERIFY( x_sema_lock( sema_ExternalIcIntrq, X_SEMA_OPTION_WAIT )==OSR_OK);
        }
        else
        {
            x_thread_delay(100);
        }

        if ( eExternalIcVersion == MT8295_VERSION_BNE )
        {
            // Handle SIF Interrupt
            _ExternalIc_IntrThreadHandleSif();
        }

        // Handle CD Interrupt
        _ExternalIc_IntrThreadHandleCd();

        u1Count = 0;
        u4RegIntSts = PCMCIAHW_READ32(REG_INT_STS);  //Gpio Interrupt Register (voltage high low)
        while (u4RegIntSts && (u1Count++<SEMA_TIMEOUT) )
        {
            PCMCIAHW_WRITE32(REG_INT_STS, u4RegIntSts);             //Clear interrupt bits
            // Handle IREQ Interrupt
            _ExternalIc_IntrThreadHandleIreq(u4RegIntSts);
        
            u4RegIntEnb = PCMCIAHW_READ32(REG_GPIO_INT_ENABLE);     //Inerrupt  Enable Register
            //u4RegIntSts = PCMCIAHW_READ32(REG_INT_STS);           //Interrupt Status Register
            u4RegInput = PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET4);    //Gpio Input Register (voltage high low)
            //PCMCIAHW_WRITE32(REG_INT_STS, u4RegIntSts);             //Clear interrupt bits
            u4RegCtrl = PCMCIAHW_READ32(REG_CTRL);
            u4RegCmdSts = PCMCIAHW_READ32(REG_CMD_STS);

            LOG(9, "REG_GPIO_INT_ENABLE0x%02X=0x%08X, REG_INT_STS0x%02X=0x%08X , REG_POD_GPR_CNTL_SET40x%02X=0x%08X\n",
                REG_GPIO_INT_ENABLE , REG_INT_STS,REG_POD_GPR_CNTL_SET4,u4RegIntEnb, u4RegIntSts ,u4RegInput);

            if (eExternalIcVersion == MT5135_VERSION_AE)
            {
                if (u4RegIntSts & 0x7fff0000)
                {
                    for(i=0;i<MT5135_INTR_GPIO_NUM;i++)
                    {
                        if( u4RegIntEnb & (1U<<i) & (u4RegIntSts>>16) )       //register set
                        {
                            #if defined(CC_EXTERNAL_CI) || defined(CC_EXTERNAL_POD)
                            if ( (ar5135_GpioType[i] == GPIO_TYPE_INTR_BOTH) ||
                                (ar5135_GpioType[i] == GPIO_TYPE_INTR_RISE &&  (u4RegInput&(1U<<i)))    ||  // low to high
                                (ar5135_GpioType[i] == GPIO_TYPE_INTR_FALL &&  !(u4RegInput&(1U<<i))))       //  high to low
                            {
                                LOG(7, "5135 gpio %d 's polarity is %s, callback addr %08X\n", i, (u4RegInput&(1U<<i))?"high":"low", ar5135_GpioCallback[i]);

                                // Invoke Callback Function
                                (*ar5135_GpioCallback[i])( (INT32)(MT5135_GPIO3+i),  u4RegInput&(1U<<i)?TRUE:FALSE );
                            }
                            #endif
                        }
                    }
                }
            }
            else /*-----Handle 8295 Gpio Bits-----*/
            {
                if ( u4RegIntSts & 0xffff0000 )
                {
                    for(i=0;i<TOTAL_8295_GPIO_NUM;i++)
                    {
                        if( u4RegIntEnb & (1U<<i) & (u4RegIntSts>>16) )       //register set
                        {
                            #if defined(CC_EXTERNAL_CI) || defined(CC_EXTERNAL_POD)
                            if ( (ar8295_GpioType[i] == GPIO_TYPE_INTR_BOTH) ||
                                (ar8295_GpioType[i] == GPIO_TYPE_INTR_RISE &&  (u4RegInput&(1U<<i)))    ||  // low to high
                                (ar8295_GpioType[i] == GPIO_TYPE_INTR_FALL &&  !(u4RegInput&(1U<<i))))       //  high to low
                            {
                                LOG(7, "8295 gpio %d 's polarity is %s, callback addr %08X\n", i, (u4RegInput&(1U<<i))?"high":"low", ar8295_GpioCallback[i]);

                                // Invoke Callback Function
                                (*ar8295_GpioCallback[i])( (INT32)(MT8295_GPIO0+i),  u4RegInput&(1U<<i)?TRUE:FALSE );
                            }
                            #endif
                        }
                    }
                }
            }

            /* ----Handle 8295 CI Interrupt Bits -----*/
            if ( u4RegIntSts & 0x0000ffff )
            {
                /* Command done interrupt */
                if ((u4RegCtrl & GCMD_IE) && (u4RegIntSts & CMD_DONE_INT))
                {
                    u4RegCmdSts = PCMCIAHW_READ32(REG_CMD_STS);
                    if ( (UINT32)(u4RegCmdSts & (CMD_STS_DONE | CMD_STS_DONE_OK)) != (UINT32)(CMD_STS_DONE | CMD_STS_DONE_OK))
                    {
                        //CMD_STS_DONE Interrupt Error
                        x_thread_delay(1);
                    }
                    else        //0xXXXXXXX3 :OK
                    {
                        PCMCIA_SetCmdStatusDone();
                    }
                }
            }
            u4RegIntSts = PCMCIAHW_READ32(REG_INT_STS);
        }

        if ( fgExternalIcIntrqThreadKeepRunning == FALSE )
        {
            break;
        }

        if ( fgThreadNoAssert == FALSE )
        {
            if ( u1Count > SEMA_TIMEOUT )
            {
                LOG(0, "_ExternalIc_IntrThreadMain Timeout");
            }
            ASSERT( u1Count <= SEMA_TIMEOUT );          //the events should not be coming so quickly
        }
    }

    fgExternalIcIntrqThreadTerminated = TRUE;
}

static void _ExternalIc_StartIntrThread(void)
{
    if ( fgExternalIcThreadStarted == TRUE )
    {
        return;
    }

    if ( ePcmciaChipType == PCMCIA_CHIP_TYPE_INTERNAL )
    {
        return;
    }

    if ( sema_ExternalIcIntrq == (HANDLE_T)NULL )
    {
        VERIFY( x_sema_create(&sema_ExternalIcIntrq, X_SEMA_TYPE_BINARY, X_SEMA_STATE_LOCK)==OSR_OK);
    }
    
    if( tPcmciaDriverConfig.u1CmdDoneMethod == PCMCIA_CMD_DONE_INTERRUPT )
    {
        UINT32 u4DrvCustIntPin;
        VERIFY( DRVCUST_OptQuery(eMT8295IntGpio, &u4DrvCustIntPin) == 0);
        VERIFY( GPIO_Reg((INT32)u4DrvCustIntPin, GPIO_TYPE_INTR_BOTH, _ExternalIc_IntrqIsr) ==0);
    }

    VERIFY( x_thread_create(&hExternalIcIntrqThread,
                            "MT8295_IntrqThread",
                            1024,   //stack size
                            127,    //priority
                            _ExternalIc_IntrThreadMain,
                            0,
                           NULL) == OSR_OK);

    fgExternalIcIntrqThreadKeepRunning = TRUE;
    fgExternalIcIntrqThreadTerminated = FALSE;
    fgExternalIcThreadStarted = TRUE;
    return;
}

void PCMCIA_CDPinHandler(void)
{
    UINT32 u4RegIntSts;
    //static BOOL fgCamConnected = FALSE;
    //static BOOL fgCamStatisInited = FALSE;

    u4RegIntSts = PCMCIAHW_READ32(REG_INT_STS);
    if ( (u4RegIntSts & PC_CD_INT) != 0 )
    {
    
        // CAM Connected. (Just to print log)
        if ( (PCMCIAHW_QueryPbusSts((UINT32)PC_CD1) == 0) &&
             (PCMCIAHW_QueryPbusSts((UINT32)PC_CD2) == 0) )
        {
            if ( fgCamStatisInited == FALSE || 
                 (fgCamStatisInited == TRUE ) )
            {
                LOG(0, "CI CAM connected\n");
                fgCamStatisInited = TRUE;
                fgCamConnected = TRUE;
            }
        }
        // CAM Not Connected. (Just to print log)
        else
        {
            if ( fgCamStatisInited == FALSE ||
                 (fgCamStatisInited == TRUE ) )
            {
                LOG(0, "CI CAM disconnected\n");
                fgCamStatisInited = TRUE;
                fgCamConnected = FALSE;
            }
        }

        u4CamPwrOcStopRetry = FALSE;
        PCMCIA_AutoConfigCamPwrSwitch();
    }
}
#endif

#ifndef CC_MTK_LOADER
INT32 PCMCIA_Initialize(void)
{
    INT32   i4Return;
    UINT32  u4DrvCustIntPin;

    if( fgPcmciaInit == TRUE )
    {
        return POD_OK;
    }
    
    PODCI_AllocDmaBuf();

    // Init PODCI
    PODCI_Init();

    // Create Semaphores
    if ( hCmdDoneSema == (HANDLE_T)NULL )
    {
        VERIFY(x_sema_create(&hCmdDoneSema, X_SEMA_TYPE_BINARY, X_SEMA_STATE_LOCK) == OSR_OK);
    }

    // Initialize ISR function pointers
    vExternalIcIsrSifFct = NULL;
    vExternalIcIsrIreqFct = NULL;
    pPcmciaNfyfp = NULL;

    // Hardware Init
    if ( ePcmciaChipType == PCMCIA_CHIP_TYPE_EXTERNAL )
    {
        if ( DRVCUST_OptQuery(eMT8295IntGpio, &u4DrvCustIntPin) == 0 )
        {
            tPcmciaDriverConfig.u1CmdDoneMethod = PCMCIA_CMD_DONE_INTERRUPT;
            LOG(0, "External PCMCIA Interrupt Mode.\n");
        }
        else
        {
            tPcmciaDriverConfig.u1CmdDoneMethod = PCMCIA_CMD_DONE_POLLING;
            LOG(0, "External PCMCIA Polling Mode.\n");
        }
        
        PCMCIA_GPIO_Init();
        _ExternalIc_Init();
        _PCMCIA_SetCamDrvingCurrent();
        if (fgDaughterBoardConnected == FALSE)
        {
            LOG(0, "PCMCIA_Initialize: Daughter board is not connected.\n");
            return POD_OK;
        }
        _ExternalIc_StartIntrThread();
    }
    else
    {
        LOG(0, "Internal CI.\n");
        tPcmciaDriverConfig.u1CmdDoneMethod = PCMCIA_CMD_DONE_INTERRUPT;
        
        PCMCIA_PinMux();

        PCMCIA_SwitchGPIO();

        //_PCMCIA_Reset();

        // disable TS from demod to CI CAM
        //TunerSetTsTristate(BOOL_TRUE);
    }

    if (hPcmciaDelay == (HANDLE_T)NULL)
    {
        if (mcSEMA_CREATE(&hPcmciaDelay, X_SEMA_STATE_LOCK) != OSR_OK)
        {
            LOG(0,"mcSEMA_CREATE Failed!\n");
            return -1; 
        }
        mcSEMA_UNLOCK(hPcmciaDelay);
    }
    _PCMCIA_CreateDelayThread();

    _PCMCIA_StartOverCurrentMonitorThread();

    // Configure hardware controller
    i4Return = _PCMCIA_ConfigRegDefault();
    if (i4Return != POD_OK)
    {
        return i4Return;
    }

    fgPcmciaInit=(BOOL)TRUE;

    PCMCIA_AutoConfigCamPwrSwitch();

    return POD_OK;
}

INT32 PCMCIA_RestartCAM(void)
{
    UINT32 u4GpioNum, u4PwrOnPolarity;
    
    LOG(0, "PCMCIA_RestartCAM, Power off CAM!\n");
    VERIFY( DRVCUST_OptQuery(eCI5VPowerOnGpio, &u4GpioNum) == 0 );
    VERIFY( DRVCUST_OptQuery(eCI5VPowerOnPolarity, &u4PwrOnPolarity) == 0 );
    GPIO_SetOut((INT32)u4GpioNum, (u4PwrOnPolarity ? 0 : 1));    //power off CI_VCC
    u4CamPwrStatus = FALSE;

    x_thread_delay(100); //delay 100 ms
    
    LOG(0, "PCMCIA_RestartCAM, Power on CAM!\n");
    
    VERIFY( DRVCUST_OptQuery(eCI5VPowerOnGpio, &u4GpioNum) == 0 );
    VERIFY( DRVCUST_OptQuery(eCI5VPowerOnPolarity, &u4PwrOnPolarity) == 0 );
    GPIO_SetOut((INT32)u4GpioNum, (u4PwrOnPolarity ? 1 : 0));    //power on CI_VCC
    u4CamPwrStatus = TRUE;

    return POD_OK;
}

void PCMCIA_CamPwrCtrl(BOOL fgManualControl)
{
    fgCamPwrManualControl = fgManualControl;
}

void PCMCIA_CamPwrONOFF(BOOL fgPwrOnOff)
{
    UINT32 u4GpioNum, u4PwrOnPolarity;
    if ( fgCamPwrManualControl == TRUE )
    {
        VERIFY( DRVCUST_OptQuery(eCI5VPowerOnGpio, &u4GpioNum) == 0 );
        VERIFY( DRVCUST_OptQuery(eCI5VPowerOnPolarity, &u4PwrOnPolarity) == 0 );
        GPIO_SetOut((INT32)u4GpioNum, (u4PwrOnPolarity?1:0));    //enable CI_VCC_CNTL
        u4CamPwrStatus = fgPwrOnOff;
    }
}

void PCMCIA_ThdNoAsrt(BOOL bNoAssert)
{
    fgThreadNoAssert = bNoAssert;
}

void PCMCIA_StopThd(void)
{
    fgExternalIcIntrqThreadKeepRunning = FALSE;
    if( tPcmciaDriverConfig.u1CmdDoneMethod == PCMCIA_CMD_DONE_INTERRUPT )
    {
        VERIFY( x_sema_unlock(sema_ExternalIcIntrq)==OSR_OK);
    }
}

void PCMCIA_ResetPcmciaHW(void)
{
    fgPcmciaInit = FALSE;
    fgExternalIcGpioInit = FALSE;
    fgExternalIcInited = FALSE;
    fgExternalIcThreadStarted = FALSE;
    LOG(1, "POD/CI Register Test PCMCIA_ResetPcmciaHW  stage0 ... \n");
    // Terminate MT8295IntrqThread.
    fgExternalIcIntrqThreadKeepRunning = FALSE;
    if( ePcmciaChipType == PCMCIA_CHIP_TYPE_EXTERNAL &&
        tPcmciaDriverConfig.u1CmdDoneMethod == PCMCIA_CMD_DONE_INTERRUPT )
    {
        VERIFY( x_sema_unlock(sema_ExternalIcIntrq)==OSR_OK);
    }
    LOG(1, "POD/CI Register Test PCMCIA_ResetPcmciaHW  stage1 ... \n");
    // Wait until thread terminated.
    while ( TRUE )
    {
        if ( fgExternalIcIntrqThreadTerminated == TRUE )
        {
            break;
        }
    }
    LOG(1, "POD/CI Register Test PCMCIA_ResetPcmciaHW  stage2 ... \n");
    if ( ePcmciaChipType == PCMCIA_CHIP_TYPE_EXTERNAL )
    {
        _ExternalIc_Reset();
    }
    else
    {
        _PCMCIA_Reset();
    }
}


BOOL PCMCIA_GetCmdStatusDone(void)
{
    UINT32    u4CmdSts , u4PollCount;
    INT32             i4ret;

    if( tPcmciaDriverConfig.u1CmdDoneMethod == PCMCIA_CMD_DONE_INTERRUPT )   // Interrupt Mode
    {
        i4ret = x_sema_lock_timeout(hCmdDoneSema, SEMA_TIMEOUT);
        if( i4ret != OSR_OK )
        {
            LOG(0, "PCMCIA_GetCmdStatusDone Fail\n");
            return FALSE;
        }
    }
    else
    {                                    //Polling
        u4PollCount = 0;
        while( TRUE )
        {
            /* main code */
            u4CmdSts  = PCMCIAHW_READ32(REG_CMD_STS);
            if(  (UINT32)(u4CmdSts  & (CMD_STS_DONE | CMD_STS_DONE_OK) ) == (UINT32)(CMD_STS_DONE | CMD_STS_DONE_OK) )
                break;

            x_thread_delay( 1 );        //delay 1 ms

            /* exception: escape if consume too much time */
            if( ++u4PollCount > SEMA_TIMEOUT )
            {
                LOG(0, "PCMCIA_GetCmdStatusDone Timeout\n");
                LOG(0, "0x4 : 0x%x\n", PCMCIAHW_READ32(0x4));
                LOG(0, "0x8 : 0x%x\n", PCMCIAHW_READ32(0x8));
                LOG(0, "0xC : 0x%x\n", PCMCIAHW_READ32(0xC));
                LOG(0, "0x10 : 0x%x\n", PCMCIAHW_READ32(0x10));
                return FALSE;
            }
        }
        LOG( 9, "POD_GetCmdDone(), Polling Mode, u4PollCount=%d \n", u4PollCount );
    }
    return TRUE;
}

void PCMCIA_SetCmdStatusDone(void)
{
    VERIFY(x_sema_unlock(hCmdDoneSema) == OSR_OK);
}

INT32 PCMCIA_PcmciaToPodCi(BOOL fgPcmciaToPod)
{
    UINT32 u4Reg;

    if (fgPcmciaToPod)  /* POD mode */
    {
        if ( ( PCMCIAHW_READ32(REG_CTRL)&0xC0000000) != (UINT32)PODCI )
        {
            // change to pod/ci mode
            PCMCIAHW_WRITE32(REG_CTRL, (PCMCIAHW_READ32(REG_CTRL) & 0x3FFFFFFF) | (UINT32)PODCI);

            // enable IREQ interrupt (should not enable this in initialization flow : _PCMCIA_ConfigCtrlRegister)
            {
                u4Reg = PCMCIAHW_READ32(REG_CTRL);
                u4Reg |= (UINT32)PC_RDY_IRQ_IE;
                PCMCIAHW_WRITE32(REG_CTRL, u4Reg);
            }
        }
    }
    else                /* PCMCIA mode */
    {
        if ( (PCMCIAHW_READ32(REG_CTRL) &0xC0000000) != (UINT32)EIGHT_BIT_MEM )
        {
            // change to pcmcia mode
            PCMCIAHW_WRITE32(REG_CTRL, (PCMCIAHW_READ32(REG_CTRL) & 0x3FFFFFFF) | (UINT32)EIGHT_BIT_MEM);

            // disable IREQ interrupt
            {
                u4Reg = PCMCIAHW_READ32(REG_CTRL);
                u4Reg &= (UINT32)(~PC_RDY_IRQ_IE);
                PCMCIAHW_WRITE32(REG_CTRL, u4Reg);
            }
        }
    }

    return POD_OK;
}

// Enable TS to CAM
INT32 PCMCIA_EnableTS(BOOL fgPcmciaEnableTS)
{
    static INT32 i4Prev = -1;

    if (fgPcmciaEnableTS) /* POD mode */
    {
        if (1 != i4Prev)
        {
            _PCMCIA_OnOffCamStream(TRUE);
            i4Prev = 1;
        }
    }
    else /* PCMCIA mode */
    {
        if (0 != i4Prev)
        {
            _PCMCIA_OnOffCamStream(FALSE);
            i4Prev = 0;
        }
    }

    return POD_OK;
}

INT32 PCMCIA_DetectCableCard(void)
{
    if ( fgPcmciaInit == FALSE )
    {
        return 0;
    }

#ifdef CC_SUPPORT_STR
    if(fgSuspend)
    {
    	return 0;
    }
    
    PCMCIA_AutoConfigCamPwrSwitch();
#endif

    if ((PCMCIAHW_QueryPbusSts((UINT32)PC_CD1) == 0) &&
         (PCMCIAHW_QueryPbusSts((UINT32)PC_CD2) == 0) )
    {
        if( u4CamPwrStatus == TRUE )
        {
        }
		else
		{
			PCMCIA_AutoConfigCamPwrSwitch();
			if( u4CamPwrStatus == FALSE )
        	{
        	    fgCamConnected = FALSE;
                // CAM not connected.
                LOG(1, "Detect,Pwr:%d,CD1:%x,CD2:%x\n",
                u4CamPwrStatus,(PCMCIAHW_QueryPbusSts((UINT32)PC_CD1)),(PCMCIAHW_QueryPbusSts((UINT32)PC_CD2)));
                return 0;
        	}
		}
        // CAM connected. (Only when power switch is on.)
        fgCamConnected = TRUE;
        return 1;
    }
    else
    {
        fgCamConnected = FALSE;
        // CAM not connected.
        return 0;
    }
}

BOOL PCMCIA_DetectPodCiActive(void)
{
    if ( PCMCIAHW_READ32(REG_CTRL) & PODCI )
    {
        return TRUE;
    }
    else
    {
        return FALSE;
    }
}

void PCMCIA_ResetCableCard(void)
{
    /* Reset PCMCIA_POD_CI control interface */
    PCMCIAHW_WRITE32(REG_RST, PCMCIAHW_READ32(REG_RST) | PCRST);
    x_thread_delay(10);                //10ms
    PCMCIAHW_WRITE32(REG_RST, PCMCIAHW_READ32(REG_RST) & ~PCRST);
    x_thread_delay(50);                //50ms
}

INT32 PCMCIA_ResetCableCardOnOff(BOOL b_set)
{
    if (b_set)
    {
        PCMCIAHW_WRITE32(REG_RST, PCMCIAHW_READ32(REG_RST) | PCRST);
    }
    else
    {
        PCMCIAHW_WRITE32(REG_RST, PCMCIAHW_READ32(REG_RST) & ~PCRST);
        x_thread_delay(300);    // Work around for CAM005.
    }

    x_thread_delay(1);

    return POD_OK;
}

void PCMCIA_SetExtDemodOnOff(BOOL fgOnOff)
{
    if ( ePcmciaChipType == PCMCIA_CHIP_TYPE_EXTERNAL )
    {
        if (fgOnOff)
        {
            if ( eExternalIcVersion == MT8295_VERSION_AE )
            {
                PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET3,PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET3)|0x4000 );
            }
            else
            {
                PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET3,PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET3)&(~0xC000));
            }
        }
        else
        {
            if ( eExternalIcVersion == MT8295_VERSION_AE )
            {
                PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET3,PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET3)&(~0x4000));
            }
            else
            {
                PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET3,PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET3)|0xC000 );
            }
        }
    }
    else
    {}
}

void PCMCIA_SetParallelTsOnOff(BOOL fgOnOff)
{

    if ( ePcmciaChipType == PCMCIA_CHIP_TYPE_EXTERNAL )
    {
        if (fgOnOff)
        {
            PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET0, PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET0)|0x40000000 );
            
            if ( eExternalIcVersion == MT8295_VERSION_BNE )
            {
                PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET3, PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET3)&0xFFFF3FFF );
            }
        }
        else
        {
            PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET0, PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET0)&(~0x40000000));
            
            if ( eExternalIcVersion == MT8295_VERSION_BNE )
            {
                PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET3, PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET3)|0x0000C000 );
            }
        }
    }
    else // Internal CI
    {
        if (fgOnOff) // Parallel TS input
        {
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 1 << 1, CI_FRM1_SP_MOD);
        }
        else // serial TS input
        {
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_FRM1_CTL, 0, CI_FRM1_SP_MOD);
        }
        LOG(1, "PCMCIA_SetParallelTsOnOff: S2P Enable %d\n", (!fgOnOff));
    }
}

void PCMCIA_SetInputTs(PCMCIA_TS_TYPE eInputTs)
{
    if (ePcmciaChipType == PCMCIA_CHIP_TYPE_INTERNAL)
    {
        switch (eInputTs)
        {
        case PCMCIA_TS_EXTERNAL_DEMOD_P:
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_CLK_CFG, 1<<8, CI_TSO_CLK_SEL);
            LOG(1, "CI input TS: parallel TS from external demod\n");
            break;
        case PCMCIA_TS_EXTERNAL_DEMOD_S1:
			IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_CLK_CFG, 1<<8, CI_TSO_CLK_SEL);
            LOG(1, "CI input TS: serial TS from external demod\n");
            break;
        case PCMCIA_TS_EXTERNAL_DEMOD_S2:
            break;
        case PCMCIA_TS_INTERNAL_DEMOD_P:
            // set internal demod as ci input
            IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_CLK_CFG, 0, CI_TSO_CLK_SEL);
            LOG(1, "CI input TS: parallel TS from internal demod\n");
            break;
        case PCMCIA_TS_INTERNAL_DEMOD_S:
            LOG(0, "CI input TS: Error - Internal demod should output parallel TS\n");
            break;
        default:
            LOG(0, "unknown intput ts type\n");
            ASSERT(0);
            break;
        }
#ifndef CC_DUAL_TUNER_SUPPORT        
        IO_WRITE32MSK(CKGEN_BASE, CKGEN_CI_CLK_CFG, 1<<20, EXT2_TS_CLK_SEL);
#endif
    }
    else
    {
    }
}
#ifdef CC_DUAL_TUNER_SUPPORT
void PCMCIA_SetInputDualTs(PCMCIA_DUAL_TS_TYPE eInputTs)
{
    UINT32 u4Val = 0, u4Mask =0;
    UINT8 au1Ext[5] =  { 0, 1, 2, 3, 4};
    
    if (ePcmciaChipType == PCMCIA_CHIP_TYPE_INTERNAL)
    {
        switch(eInputTs)
        {
            case PCMCIA_DUAL_TS_EXT1:
                u4Mask &= ~0x70700;
                u4Val = IO_READ32(CKGEN_BASE, CKGEN_CI_CLK_CFG) & u4Mask;
#ifdef CC_PROJECT_FOR_SONY
                u4Val |= ((UINT32)au1Ext[1] << 8);
#else
                u4Val |= ((UINT32)au1Ext[4] << 8);
#endif
                u4Val |= ((UINT32)au1Ext[1] << 16);
                IO_WRITE32(CKGEN_BASE, CKGEN_CI_CLK_CFG, u4Val);
                LOG(0, "EXT1 u4Val is 0x%x, actually mapping ext2\n", u4Val);
                DMX_SetFrontEndEx(PCMCIA_DUAL_DEMUX_IDX0, DMX_FE_CI);
#ifdef CC_PROJECT_FOR_SONY
                DMX_SetFrontEndEx(PCMCIA_DUAL_DEMUX_IDX1, DMX_FE_EXT2_1_S);//For sony
#else
                DMX_SetFrontEndEx(PCMCIA_DUAL_DEMUX_IDX1, DMX_FE_EXT_S);//try by xuefei
#endif
                LOG(0, "    Set index0 d.sfe %d\n", DMX_FE_CI);
                LOG(0, "    Set index1 d.sfe %d\n", DMX_FE_EXT_S);
                break;
            case PCMCIA_DUAL_TS_EXT2:
                u4Mask &= ~0x70700;
                u4Val = IO_READ32(CKGEN_BASE, CKGEN_CI_CLK_CFG) & u4Mask;
#ifdef CC_PROJECT_FOR_SONY
                u4Val |= ((UINT32)au1Ext[4] << 8);
#else
                u4Val |= ((UINT32)au1Ext[1] << 8);
#endif
                u4Val |= ((UINT32)au1Ext[1] << 16);
                IO_WRITE32(CKGEN_BASE, CKGEN_CI_CLK_CFG, u4Val);
                LOG(0, "EXT2 u4Val is 0x%x, actually mapping ext1\n", u4Val);
#ifdef CC_PROJECT_FOR_SONY
                DMX_SetFrontEndEx(PCMCIA_DUAL_DEMUX_IDX0, DMX_FE_EXT_S);
#else
                DMX_SetFrontEndEx(PCMCIA_DUAL_DEMUX_IDX0, DMX_FE_EXT2_1_S);
#endif
                DMX_SetFrontEndEx(PCMCIA_DUAL_DEMUX_IDX1, DMX_FE_CI);
                LOG(0, "    Set index0 d.sfe %d\n", DMX_FE_EXT2_1_S);
                LOG(0, "    Set index1 d.sfe %d\n", DMX_FE_CI);
                break;
            case PCMCIA_DUAL_TS_NONE:
                #if 0
                u4Mask &= ~0x770700;
                u4Val = IO_READ32(CKGEN_BASE, CKGEN_CI_CLK_CFG) & u4Mask;
                u4Val |= ((UINT32)au1Ext[1] << 8);
                u4Val |= ((UINT32)au1Ext[2] << 16);
                u4Val |= ((UINT32)au1Ext[2] << 20);
                IO_WRITE32(CKGEN_BASE, CKGEN_CI_CLK_CFG, u4Val);
                LOG(0, "TS none u4Val is 0x%x\n", u4Val);
                #else
                u4Val = IO_READ32(CKGEN_BASE, CKGEN_CI_CLK_CFG);
                LOG(0, "TS none  CKGEN_CI_CLK_CFG is 0x%x\n", u4Val);
                #endif
#ifdef CC_PROJECT_FOR_SONY
                DMX_SetFrontEndEx(PCMCIA_DUAL_DEMUX_IDX0, DMX_FE_EXT_S);
                DMX_SetFrontEndEx(PCMCIA_DUAL_DEMUX_IDX1, DMX_FE_EXT2_1_S);//try by xuefei
                LOG(0, "    Set index0 d.sfe %d\n", DMX_FE_EXT_S);
                LOG(0, "    Set index1 d.sfe %d\n", DMX_FE_EXT2_1_S);
#else
                DMX_SetFrontEndEx(PCMCIA_DUAL_DEMUX_IDX0, DMX_FE_EXT2_1_S);
                DMX_SetFrontEndEx(PCMCIA_DUAL_DEMUX_IDX1, DMX_FE_EXT_S);//try by xuefei
                LOG(0, "    Set index0 d.sfe %d\n", DMX_FE_EXT2_1_S);
                LOG(0, "    Set index1 d.sfe %d\n", DMX_FE_EXT_S);
#endif
                break;
            default:
                LOG(0, "dual tuner unknown intput ts type\n");
                ASSERT(0);
                break;
        }
    }
}
#endif

void PCMCIA_ExternalICSetTsClkRate(UINT32 u4ClkRate)
{
    if ( ePcmciaChipType == PCMCIA_CHIP_TYPE_INTERNAL )
    {
        return;
    }

    if ( eExternalIcVersion == MT8295_VERSION_AE )
    {
        switch (u4ClkRate)
        {
            case 63:
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET0, 0x0890606f);
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET1, 0x80002800);
                break;
            case 72:
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET0, 0x089070ff);
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET1, 0x80002800);
                break;
            case 81:
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET0, 0x0890506f);
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET1, 0x80001400);
                break;
            case 94:
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET0, 0x089061ff);
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET1, 0x80001400);
                break;
            case 108:
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET0, 0x0890303f);
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET1, 0x80000400);
                break;
            case 135:
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET0, 0x0890407f);
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET1, 0x80000400);
                break;
            case 162:
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET0, 0x089050ff);
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET1, 0x80000400);
                break;
        }
    }
    else  if ( eExternalIcVersion == MT8295_VERSION_BNE )
    {
        switch (u4ClkRate)
        {
            case 63:
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET0, 0x0890606f);
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET1, 0x20002800);
                break;
            case 72:
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET0, 0x089070ff);
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET1, 0x20002800);
                break;
            case 81:
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET0, 0x0890506f);
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET1, 0x20001400);
                break;
            case 94:
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET0, 0x0890100f);
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET1, 0x20001400);
                break;
            case 108:
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET0, 0x0890303f);
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET1, 0x20000400);
                break;
            case 135:
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET0, 0x0890407f);
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET1, 0x20000400);
                break;
            case 162:
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET0, 0x089050ff);
                PCMCIAHW_WRITE32(REG_PLL_CNTL_SET1, 0x20000400);
                break;
        }
    }
    else//5135
    {
        UINT8 u1Val;
        switch (u4ClkRate)
        {
            case 48:
                u1Val = 0x7; // 144 MHz
                break;
            case 62: //61.7
                u1Val = 0x6;
                break;
            case 72: 
                u1Val = 0x5;
                break;
            case 86:  //86.4
                u1Val = 0x4;
                break;
            case 108:
                u1Val = 0x3;
                break;
            case 144:
                u1Val = 0x2;
                break;
            case 54:
                u1Val = 0x1;
                break;
            case 36:
                u1Val = 0xf;
                break;
            case 27:
                u1Val = 0x13;
                break;
            default:
                u1Val = 0x5;
                break;
        }
        SPI_DemodSingleWrite(&u1Val, 0xe5b);   // CI TS CLK
        u1Val = 0x1;
        SPI_DemodSingleWrite(&u1Val, 0xe5c);
    }
}

void PCMCIA_RegISR(UINT16 u2IntNo, x_os_isr_fct pfnIsr, x_os_isr_fct *ppfnOld)
{
    UNUSED(ppfnOld);

    if ( fgPcmciaInit == FALSE )
    {
        LOG(0, "PCMCIA_RegIsr be invoked before PCMCIA initialization !\n");
        ASSERT(0);
        return;
    }
    
    if ( PCMCIA_ISR_SIF == u2IntNo )
    {
        if ( ePcmciaChipType == PCMCIA_CHIP_TYPE_INTERNAL )
        {
            LOG(0, "Sif ISR on MT8925 should not be enabled when using Internal CI.\n");
            ASSERT(0);
        }
        else
        {
            vExternalIcIsrSifFct = pfnIsr;
        }
    }
    else if ( PCMCIA_ISR_IREQ == u2IntNo )  // This is used for CI+.
    {
        if ( ePcmciaChipType == PCMCIA_CHIP_TYPE_INTERNAL )
        {
            PCMCIA_RegIreqCallback(pfnIsr);
        }        
        else
        {
            vExternalIcIsrIreqFct = pfnIsr;
        }
    }
}

void PCMCIA_RegCAMStatusCbk(x_pcmcia_nfy_fct pfn)
{
    pPcmciaNfyfp = pfn;
}

void PCMCIA_NfyCamStatusCbk(PCMCIA_NFY_EVENT eNfyEvent)
{
    if ( pPcmciaNfyfp != NULL )
    {
        pPcmciaNfyfp(eNfyEvent);
    }
}

void PCMCIA_AutoConfigCamPwrSwitch(void)
{
    UINT32 u4GpioNum=0, u4PwrOnPolarity=0, u4RegValue=0;
    UNUSED(u4GpioNum);UNUSED(u4PwrOnPolarity);UNUSED(u4RegValue);

    if ( fgPcmciaInit == FALSE )
    {
        return;
    }
    if (fgDaughterBoardConnected == FALSE)
    {
        return;
    }

#ifdef CAM030_WORK_AROUND
    if ( fgCam030WorkAroundWaitDone == FALSE && fgPcmciaIsInitedByCli == FALSE && ePcmciaChipType == PCMCIA_CHIP_TYPE_INTERNAL )
    {
        HAL_GetTime(&PcmciaT1);
        HAL_GetDeltaTime(&PcmciaDt, &PcmciaT0, &PcmciaT1);

        if ( (PcmciaDt.u4Seconds * 1000 + PcmciaDt.u4Micros/1000) < CAM030_WORK_AROUND_DELAY_TIME )
        {
            LOG(5, "Wait\n");
            return;
        }
        fgCam030WorkAroundWaitDone = TRUE;
    }
#endif
    // CAM Connected.
    if ( (PCMCIAHW_QueryPbusSts((UINT32)PC_CD1) == 0) &&
         (PCMCIAHW_QueryPbusSts((UINT32)PC_CD2) == 0) &&
         u4CamPwrOcStatus == FALSE)
    {
        if ( fgCamPwrManualControl == FALSE )
        {
            if ( u4CamPwrStatus != TRUE )
            {
                if (ePcmciaChipType == PCMCIA_CHIP_TYPE_INTERNAL)
                {
                    VERIFY( DRVCUST_OptQuery(eCI5VPowerOnGpio, &u4GpioNum) == 0 );
                    VERIFY( DRVCUST_OptQuery(eCI5VPowerOnPolarity, &u4PwrOnPolarity) == 0 );
                    GPIO_SetOut((INT32)u4GpioNum, (u4PwrOnPolarity?1:0));    // turn on ci power switch
                    _PCMCIA_SetPinmuxStatus(TRUE);
                    mcSEMA_UNLOCK(hPcmciaDelay);
                }
                else
                {
                    u4RegValue = PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET3);
                    // Set default ts
                    if ( eExternalIcVersion == MT8295_VERSION_AE )
                    {
                        PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET3, u4RegValue & 0xFFFF7BFF);
                    }
                    else  if ( eExternalIcVersion == MT8295_VERSION_BNE )
                    {
                        PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET3, u4RegValue & 0xFFFFFBFF);
                    }
                    // Set power on
                    if (eExternalIcVersion == MT8295_VERSION_BNE)
                    {
                        VERIFY( DRVCUST_OptQuery(eCI5VPowerOnGpio, &u4GpioNum) == 0 );
                        VERIFY( DRVCUST_OptQuery(eCI5VPowerOnPolarity, &u4PwrOnPolarity) == 0 );
                        GPIO_SetOut((INT32)u4GpioNum, (u4PwrOnPolarity?0:1));    // turn off ci power switch
                    }
                    else
                    {
                        UINT8 u1Val = 7;
                        
                        // CI_PWR_En use PAD_TP
                        SPI_DemodSingleRead(&u1Val, 0xEBF); // bit[1:0] = 11;
                        u1Val |= 0x3;
                        SPI_DemodSingleWrite(&u1Val, 0xEBF); 

                        SPI_DemodSingleRead(&u1Val, 0xEC1);
                        u1Val |= 1;
                        SPI_DemodSingleWrite(&u1Val, 0xEC1);
                    }
                }
                
                u4CamPwrStatus = TRUE;
                LOG(0, "CI 5V Power On\n");
                PCMCIA_NfyCamStatusCbk(PCMCIA_CAM_CONNECT);
            }
        }
    }
    else    // CAM Not Connected.
    {
        if ( fgCamPwrManualControl == FALSE )
        {
            if ( u4CamPwrStatus != FALSE )
            {
                if (ePcmciaChipType == PCMCIA_CHIP_TYPE_INTERNAL)
                {
                    VERIFY( DRVCUST_OptQuery(eCI5VPowerOnGpio, &u4GpioNum) == 0 );
                    VERIFY( DRVCUST_OptQuery(eCI5VPowerOnPolarity, &u4PwrOnPolarity) == 0 );
                    GPIO_SetOut((INT32)u4GpioNum, (u4PwrOnPolarity?0:1));    // turn off ci power switch
                    PCMCIA_SwitchGPIO();
                }
                else
                {
                    // Set power off
                    if (eExternalIcVersion == MT8295_VERSION_BNE)
                    {
                        VERIFY( DRVCUST_OptQuery(eCI5VPowerOnGpio, &u4GpioNum) == 0 );
                        VERIFY( DRVCUST_OptQuery(eCI5VPowerOnPolarity, &u4PwrOnPolarity) == 0 );
                        GPIO_SetOut((INT32)u4GpioNum, (u4PwrOnPolarity?0:1));    // turn off ci power switch
                    }
                    else
                    {
                        UINT8 u1Val=5;

                        SPI_DemodSingleRead(&u1Val, 0xEBF); // bit[1:0] = 11;
                        u1Val |= 0x3;
                        SPI_DemodSingleWrite(&u1Val, 0xEBF);
     
                        SPI_DemodSingleRead(&u1Val, 0xEC1);
                        u1Val &= 0xFE;
                        SPI_DemodSingleWrite(&u1Val, 0xEC1);
                    }
                    
                    u4RegValue = PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET3);
                    PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET3, u4RegValue | 0x400);
                }
                
                u4CamPwrStatus = FALSE;
                LOG(0,"CI 5V Power Off\n");
                PCMCIA_NfyCamStatusCbk(PCMCIA_CAM_DISCONNECT);
            }
        }
    }
    return;
}

void PCMCIA_SetDriving(UINT32 u4Driving)
{
    UINT8 u1Val;
    
    // MT5135 Setting
    if ( eExternalIcVersion == MT5135_VERSION_AE )
    {
        switch (u4Driving)
        {
            case 8:
                u1Val = 0x60;
                break;
            case 6:
                u1Val = 0x20;
                break;
            case 4:
                u1Val = 0x40;
                break;
            case 2:
                u1Val = 0x0;
                break;
            default:
                LOG(0, "PCMCIA_SetDrving(): Current value error in drv-cust file\n");
                u4Driving = 2;
                u1Val = 0;
                break;
        }
        LOG(0, "MT5135 Driving Setting %dmA\n", u4Driving);
        
        // CI TS : 0xf04, 0xf05, 0xf06, 0xf07
        // Demod TS : 0xf08, 0xf09, 0xf0a, 0xf0b
        // CPU Interface : 0xf17 ~ 0xf2e, 0xf33 ~ 0xf41, 0xf44 ~
        SPI_DemodSingleWrite(&u1Val, 0xf4f);
        SPI_DemodSingleWrite(&u1Val, 0xf51);
        SPI_DemodSingleWrite(&u1Val, 0xf53);
        SPI_DemodSingleWrite(&u1Val, 0xf19);
        SPI_DemodSingleWrite(&u1Val, 0xf1b);
        SPI_DemodSingleWrite(&u1Val, 0xf1d);
        SPI_DemodSingleWrite(&u1Val, 0xf1f);
        SPI_DemodSingleWrite(&u1Val, 0xf21);
        SPI_DemodSingleWrite(&u1Val, 0xf4d);
        SPI_DemodSingleWrite(&u1Val, 0xf4b);
        SPI_DemodSingleWrite(&u1Val, 0xf40);
        SPI_DemodSingleWrite(&u1Val, 0xf3b);
        SPI_DemodSingleWrite(&u1Val, 0xf39);
        SPI_DemodSingleWrite(&u1Val, 0xf2a);
        SPI_DemodSingleWrite(&u1Val, 0xf2c);
        SPI_DemodSingleWrite(&u1Val, 0xf2e);
        SPI_DemodSingleWrite(&u1Val, 0xf34);
        SPI_DemodSingleWrite(&u1Val, 0xf36);
        SPI_DemodSingleWrite(&u1Val, 0xf38);
        SPI_DemodSingleWrite(&u1Val, 0xf3a);
        SPI_DemodSingleWrite(&u1Val, 0xf3c);
        SPI_DemodSingleWrite(&u1Val, 0xf3e); 
        return;
    }

    // MT8295 Setting
    switch( u4Driving )
    {
        case 0 /*MT8295_IO_0mA*/:
            PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET2,(PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET2)&(~0x0c30c0c0))|0x00000000 );

            if ( eExternalIcVersion != MT8295_VERSION_AE )
            {
                PCMCIAHW_WRITE32(REG_CKGEN_GPR7,PCMCIAHW_READ32(REG_CKGEN_GPR10)|0x00000000 );    
                PCMCIAHW_WRITE32(REG_CKGEN_GPR10,PCMCIAHW_READ32(REG_CKGEN_GPR10)|0x00000000 );    
            }
            break;
        case 4 /*MT8295_IO_4mA*/:
            PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET2,(PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET2)&(~0x0c30c0c0))|0x04104040 );
                            
            if ( eExternalIcVersion != MT8295_VERSION_AE )
            {
                PCMCIAHW_WRITE32(REG_CKGEN_GPR7,PCMCIAHW_READ32(REG_CKGEN_GPR10)|0x00000001 );    
                PCMCIAHW_WRITE32(REG_CKGEN_GPR10,PCMCIAHW_READ32(REG_CKGEN_GPR10)|0x00040000 );
            }
            break;
        case 8 /*MT8295_IO_8mA*/:
            PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET2,(PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET2)&(~0x0c30c0c0))|0x08208080 );
                            
            if ( eExternalIcVersion != MT8295_VERSION_AE )
            {
                PCMCIAHW_WRITE32(REG_CKGEN_GPR7,PCMCIAHW_READ32(REG_CKGEN_GPR10)|0x00000002 );    
                PCMCIAHW_WRITE32(REG_CKGEN_GPR10,PCMCIAHW_READ32(REG_CKGEN_GPR10)|0x00080000 );
            }
            break;
        case 12 /*MT8295_IO_12mA*/:
            PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET2,(PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET2)&(~0x0c30c0c0))|0x0c30c0c0 );
                            
            if ( eExternalIcVersion != MT8295_VERSION_AE )
            {
                PCMCIAHW_WRITE32(REG_CKGEN_GPR7,PCMCIAHW_READ32(REG_CKGEN_GPR10)|0x00000003 );
                PCMCIAHW_WRITE32(REG_CKGEN_GPR10,PCMCIAHW_READ32(REG_CKGEN_GPR10)|0x000C0000 );
            }
            break;
        default:
            LOG(0, "SetDrvingCurrent default 4mA , u4Driving = %d\n",u4Driving);
            //ASSERT(0);
             PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET2,(PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET2)&(~0x0c30c0c0))|0x04104040 );
                            
            if ( eExternalIcVersion != MT8295_VERSION_AE )
            {
                PCMCIAHW_WRITE32(REG_CKGEN_GPR7,PCMCIAHW_READ32(REG_CKGEN_GPR10)|0x00000001 );    
                PCMCIAHW_WRITE32(REG_CKGEN_GPR10,PCMCIAHW_READ32(REG_CKGEN_GPR10)|0x00040000 );
            }
            break;
    }
    LOG(0, "MT8295 Driving Setting %dmA\n", u4Driving);
}

#ifdef CC_FAST_INIT
void PCMCIA_Suspend(void)
{
    fgPcmciaInit = FALSE;
    SPI_pm_suspend();
    PCMCIA_GPIO_Suspend();
    return;
}
#endif
void PCMCIA_Suspend_tmp(void)
{
    fgPcmciaInit = FALSE;
    u4CamPwrStatus = FALSE;
    //SPI_pm_suspend();
    //PCMCIA_GPIO_Suspend();
    return;
}
#endif

void PCMCIA_SetCiSysClock(UINT32 u4Clock)
{
    UINT8 u1Val;
    switch (u4Clock)
    {
        case 144:
            u1Val = 0x7; // 144 MHz
            break;
        case 108:
            u1Val = 0x6;
            break;
        case 86: // 86.4
            u1Val = 0x5;
            break;
        case 62: // 61.7
            u1Val = 0x4;
            break;
        case 54:
            u1Val = 0x3;
            break;
        case 48:
            u1Val = 0x2;
            break;
        case 72:
            u1Val = 0x1;
            break;
        case 36:
            u1Val = 0xf;
            break;
        case 27:
            u1Val = 0x13;
            break;
        default:
            u1Val = 0x1;
            break;
    }
    SPI_DemodSingleWrite(&u1Val, 0xe59);   // CI SYS CLK
    u1Val = 0x1;
    SPI_DemodSingleWrite(&u1Val, 0xe5a);
}

void PCMCIA_SetCiTsClock(UINT32 u4Clock)
{
    UINT8 u1Val;
    switch (u4Clock)
    {
        case 48:
            u1Val = 0x7; // 144 MHz
            break;
        case 62: //61.7
            u1Val = 0x6;
            break;
        case 72: 
            u1Val = 0x5;
            break;
        case 86:  //86.4
            u1Val = 0x4;
            break;
        case 108:
            u1Val = 0x3;
            break;
        case 144:
            u1Val = 0x2;
            break;
        case 54:
            u1Val = 0x1;
            break;
        case 36:
            u1Val = 0xf;
            break;
        case 27:
            u1Val = 0x13;
            break;
        default:
            u1Val = 0x5;
            break;
    }
    SPI_DemodSingleWrite(&u1Val, 0xe5b);   // CI TS CLK
    u1Val = 0x1;
    SPI_DemodSingleWrite(&u1Val, 0xe5c);

    switch (u4Clock)
    {
        case 72:
            u1Val = 0x9;
            break;
        case 108:
            u1Val = 0x7;
            break;
        case 144:
            u1Val = 0x5;
            break;
        default:
            u1Val = 0x9;
            break;
    }
    SPI_DemodSingleWrite(&u1Val, 0xe5f);
    u1Val = 0x1;
    SPI_DemodSingleWrite(&u1Val, 0xe60);
}

static INT32 PCMCIA_MT8295_GPIO_Enable(INT32 i4GpioNum, INT32 * pi4Polarity/*0:input, 1:output, null:query*/)
{
    INT32 i4Ret;
    UINT32 u4EnbValue , u4Val;
    UINT32 u4EnbMask;
    UINT32 u4RegValue;
    //ASSERT(i4GpioNum>= MT8295_GPIO0);
    //ASSERT(i4GpioNum<=MT8295_GPIO_MAX);
    ASSERT(i4GpioNum>= 0);
    ASSERT(i4GpioNum<=14);
    ASSERT( pi4Polarity==NULL || *pi4Polarity==1 || *pi4Polarity==0 );    
    PCMCIA_GPIO_Init();
    
    u4EnbMask = (1<<i4GpioNum)<<15;
    u4RegValue = PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET1);
    if( pi4Polarity == NULL )// just query
    {
        i4Ret = ( (u4RegValue & u4EnbMask)>0?1:0 );
        return i4Ret;
    }

    u4EnbValue = (*pi4Polarity<<i4GpioNum)<<15;     
    u4Val = (u4RegValue & (~u4EnbMask)) | u4EnbValue;
    PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET1,  u4Val );
    return (*pi4Polarity);
}

static INT32 PCMCIA_MT8295_GPIO_Input(INT32 i4GpioNum)
{
    UINT32 u4InMask;
    UINT32 u4InRegValue;
    INT32 i4Ret;
    //ASSERT(i4GpioNum>= MT8295_GPIO0);
    //ASSERT(i4GpioNum<=MT8295_GPIO_MAX);
    ASSERT(i4GpioNum>= 0);
    ASSERT(i4GpioNum<=14);
    PCMCIA_GPIO_Init();

    u4InMask = (1<<i4GpioNum);
    u4InRegValue = PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET4);

    i4Ret = ((u4InRegValue & u4InMask)>0?1:0);
    return i4Ret;  
}

static INT32 PCMCIA_MT8295_GPIO_Output(INT32 i4GpioNum, INT32 * pi4DriveHighLow/*0:drive0, 1:drive 1, null:query*/) 
{    
    INT32 i4Ret;
    INT32 i4Idx;
    UINT32 u4OutValue, u4Val;
    UINT32 u4OutMask;
    UINT32 u4RegValue;
    //ASSERT(i4GpioNum>= MT8295_GPIO0);
    //ASSERT(i4GpioNum<=MT8295_GPIO_MAX);
    ASSERT(i4GpioNum>= 0);
    ASSERT(i4GpioNum<=14);
    ASSERT( pi4DriveHighLow==NULL || *pi4DriveHighLow==1 || *pi4DriveHighLow==0 );    
    PCMCIA_GPIO_Init();

    u4OutMask = (1<<i4GpioNum);    
    u4RegValue = PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET1);
    if( pi4DriveHighLow == NULL)
    {
        i4Ret = ( (u4RegValue & u4OutMask)>0?1:0 );
        return i4Ret;
    }
    u4OutValue = (*pi4DriveHighLow<<i4GpioNum);  
    u4Val = (u4RegValue & (~u4OutMask)) | u4OutValue;
    PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET1,  u4Val);

    // Set the output mode.
    i4Idx = 1;
    VERIFY(i4Idx==PCMCIA_MT8295_GPIO_Enable(i4GpioNum, &i4Idx));

    return (*pi4DriveHighLow);
}

static INT32 PCMCIA_MT8295_GPIO_Intrq(INT32 i4Gpio, INT32 *pfgSet)
{
    UINT32 u4Reg;
    //INT32 i4GpioIndex;
    /*---check parameters----*/
    //ASSERT(i4GpioNum>= MT8295_GPIO0);
    //ASSERT(i4GpioNum<=MT8295_GPIO_MAX);
    ASSERT(i4Gpio>= 0);
    ASSERT(i4Gpio<=14);
    ASSERT( pfgSet ==NULL  || *pfgSet==1 || *pfgSet==0 );
    PCMCIA_GPIO_Init();


    /*-----manipulate registers------*/
    u4Reg  = PCMCIAHW_READ32(REG_GPIO_INT_ENABLE);
    if( pfgSet ==NULL)  //query
    {
        return ( u4Reg & (1U<<i4Gpio) );
    }
    else
    {
        PCMCIAHW_WRITE32( REG_GPIO_INT_ENABLE, (u4Reg&(~(1U<<i4Gpio)))|(*pfgSet<<i4Gpio) );        //clean bit&set bit
    }
#ifndef CC_MTK_LOADER
    LOG(7, "PCMCIA_MT8295_GPIO_Intrq: (REG_GPIO_INT_ENABLE)=%08X\n", PCMCIAHW_READ32(REG_GPIO_INT_ENABLE));
#endif
    return (*pfgSet);    
}

static INT32 PCMCIA_MT8295_GPIO_Reg(INT32 i4Gpio, GPIO_TYPE eType, PFN_GPIO_CALLBACK pfnCallback)
{
    INT32 fgSet; 
    /*----check parameters-----*/
    //ASSERT(i4GpioNum>= MT8295_GPIO0);
    //ASSERT(i4GpioNum<=MT8295_GPIO_MAX);
    ASSERT(i4Gpio>= 0);
    ASSERT(i4Gpio<=14);
    ASSERT(eType==GPIO_TYPE_INTR_FALL || eType==GPIO_TYPE_INTR_RISE \
        || eType==GPIO_TYPE_INTR_BOTH || eType==GPIO_TYPE_INTR_BOTH ||  eType==GPIO_TYPE_NONE );
    PCMCIA_GPIO_Init();

    if( i4Gpio>14 || i4Gpio<0 )
    {
        return -1;
    }
    
    switch(eType)
    {
    case GPIO_TYPE_INTR_FALL:
    case GPIO_TYPE_INTR_RISE:
    case GPIO_TYPE_INTR_BOTH:
        ar8295_GpioType[i4Gpio]=eType;
        fgSet = 1;
        PCMCIA_MT8295_GPIO_Intrq( i4Gpio, &fgSet );
        break;
    case GPIO_TYPE_NONE:
        ar8295_GpioType[i4Gpio]=GPIO_TYPE_NONE; //clean
        ar8295_GpioCallback[i4Gpio] = NULL;                
        fgSet = 0;
        PCMCIA_MT8295_GPIO_Intrq( i4Gpio, &fgSet );
        break;
//    case GPIO_TYPE_INTR_LEVEL:
        //not support
    default:
        return -2;
    }

    if (pfnCallback)
    {
        ar8295_GpioCallback[i4Gpio] = pfnCallback;
    }
    return 0;
}

INT32 PCMCIA_MT8295_GPIO_Range_Check(INT32 i4GpioNum)
{
    PCMCIA_GPIO_Init();

    if (eExternalIcVersion == MT8295_VERSION_BNE) // MT5135
    {
        if ((i4GpioNum >= MT8295_GPIO0) && (i4GpioNum <= MT8295_GPIO_MAX))
        {
            return 1;
        }
    }
    return 0;
}

#ifdef CC_FAST_INIT
INT32 PCMCIA_GPIO_Suspend(void)
{
    fgExternalIcGpioInit = 0;
    return 0;
}

INT32 PCMCIA_GPIO_Resume(void)
{
    PCMCIA_GPIO_Init();
}

#endif

#if 0
static void PCMCIA_SetParallelTsIn(BOOL fgParallel)
{
    if ( ePcmciaChipType == PCMCIA_CHIP_TYPE_EXTERNAL )
    {
        if (fgParallel)
        {
            PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET0, PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET0)|0x40000000 );
        }
        else // Serial TS in, 0x94 [15:14] = 0, 0x88[30] = 0
        {
            PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET3, PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET3) & 0xFFFD3FFF);
            PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET0, PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET0)&(~0x40000000));
        }
    }
    else // Internal CI
    {
    }
}

static void PCMCIA_SetTsOut(BOOL fgParallel)
{
    if ( ePcmciaChipType == PCMCIA_CHIP_TYPE_EXTERNAL )
    {
        if (fgParallel)
        {
            PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET0, PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET0)|0x40000000 );
            
            if ( eExternalIcVersion != MT8295_VERSION_AE )
            {
                PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET3, PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET3)&0xFFFF3FFF );
            }
        }
        else
        {
            PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET0, PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET0)&(~0x40000000));
            
            if ( eExternalIcVersion != MT8295_VERSION_AE )
            {
                PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET3, PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET3)|0x0000C000 );
            }
        }
    }
    else
    {
    }
}
#endif

#ifndef CC_MTK_LOADER
static void PCMCIA_SetTsRouting_5135(BOOL fgTsGoThroughCam, TS_FMT_T *prTsFmt)
{
    UINT8  u1RegValue;
    UINT32 u4RegValue, u4TsFreq;

    if (prTsFmt->SerOrPar == SP_SERIAL)
    {
        if (fgTsGoThroughCam)
        {
            u4RegValue = PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET3);
            // Set CI TS In/Out. 
            // 0x94[15:14] = 0 -- serial 0 input 
            // 0x94[17] = 0 -- serial output
            PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET3, u4RegValue & 0xFFFD3FFF);
            LOG(1, "Set CI TS In: Serial 0.\n");

            // 0x88[31:30] = 0 -- bypass off, serial in
            u4RegValue = PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET0);
            PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET0, u4RegValue & 0x3FFFFFFF);

            // 0xa81 bit 0,1,3 = 0, [7:6] = 0
            u1RegValue = 0x40;
            SPI_DemodSingleWrite(&u1RegValue, 0xa82);
            LOG(1, "Set CI Ts In: tsif.\n");

            SPI_DemodSingleRead(&u1RegValue, 0xe00);
            u1RegValue |= 0x12;
            LOG(1, "Set CI Ts to main chip.\n");
            SPI_DemodSingleWrite(&u1RegValue, 0xe00);
        }
        else
        {
            // Set TS from demod to main chip through normal path
            SPI_DemodSingleRead(&u1RegValue, 0xe00);
            // Set bit 4 = 0 , bit 1 = 0.
            u1RegValue &= 0xED;
            SPI_DemodSingleWrite(&u1RegValue, 0xe00);
            LOG(1, "Set CI Ts In: tsif.\n");
        }

        // Serial TS go through normal path to main chip
        SPI_DemodSingleRead(&u1RegValue, 0xa80);
        // Set 0xa80[2:0]=0, 0xa80[5:4]=0
        u1RegValue &= 0xC8;
        SPI_DemodSingleWrite(&u1RegValue, 0xa80);
        
        SPI_DemodSingleRead(&u1RegValue, 0xa81);
        // Set 0xa81[7]=0, 0xa81[5]=0
        u1RegValue &= 0x5F;
        SPI_DemodSingleWrite(&u1RegValue, 0xa81);
        LOG(1, "Set Ts bypass to main chip.\n");

        u1RegValue = 0;
        SPI_DemodSingleWrite(&u1RegValue, 0xf8c);

        LOG(1, "Dmx Set Front End %d.\n", DMX_FE_EXT_SERIAL0);
        DMX_SetFrontEnd(DMX_FE_EXT_SERIAL0);
    }
    else // SP_PARALLEL -- DVBS
    {
        u4TsFreq = prTsFmt->u4TsClockInKHz*8;
        if (u4TsFreq<=54000)
        {
            u1RegValue = 0xb;
        }
        else if (u4TsFreq <=72000)
        {
            u1RegValue = 0x9;
        }
        else if (u4TsFreq <=108000)
        {
            u1RegValue = 0x7;
        }
        else 
        {
            u1RegValue = 0x5;
        }
        SPI_DemodSingleWrite(&u1RegValue, 0xe5f);
        u1RegValue = 0x1;
        SPI_DemodSingleWrite(&u1RegValue, 0xe60);
            
        if (fgTsGoThroughCam)
        {
// 0xa82=0x80
// 0x88[30]=1
// 0xe00 = 0x12
// 0xa80 = 0            
            u4RegValue = PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET0);
            // Set CI parallel TS In . 0x88[30] = 1
            PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET0, u4RegValue | 0x40000000);

            SPI_DemodSingleRead(&u1RegValue, 0xa82);
            u1RegValue |= 0x80;
            SPI_DemodSingleWrite(&u1RegValue, 0xa82);
            
            SPI_DemodSingleRead(&u1RegValue, 0xe00);
            u1RegValue |= 0x12;
            SPI_DemodSingleWrite(&u1RegValue, 0xe00);
            u1RegValue = 0;
            SPI_DemodSingleWrite(&u1RegValue, 0xa80);
            LOG(1, "Dmx Set Front End %d.\n", DMX_FE_EXT_SERIAL0);
            DMX_SetFrontEnd(DMX_FE_EXT_SERIAL0);
        }
        else
        {
//        0xe00 = 0x10
//        0xa80 = 0x24
            
            SPI_DemodSingleRead(&u1RegValue, 0xe00);
            u1RegValue = (u1RegValue | 0x10) & 0xFD;
            SPI_DemodSingleWrite(&u1RegValue, 0xe00);
            
            SPI_DemodSingleRead(&u1RegValue, 0xa80);
            u1RegValue |= 0x24;
            SPI_DemodSingleWrite(&u1RegValue, 0xa80);
            LOG(1, "Dmx Set Front End %d.\n", DMX_FE_EXT_SERIAL0);
            DMX_SetFrontEnd(DMX_FE_EXT_SERIAL0);
        }
    }        
}

static void PCMCIA_SetTsRouting_5135_2bit(BOOL fgTsGoThroughCam, TS_FMT_T *prTsFmt)
{
    UINT8  u1RegValue;
    UINT32 u4PositiveEdge = 1, u4TsFreq, u4RegValue, u4Clock;

    u4Clock = 0;
    DRVCUST_OptQuery(eCITsClock, &u4Clock);
    switch (u4Clock)
    {
        case 48:
            u1RegValue = 0xc; // 144 MHz
            break;
        case 62: //61.7
            u1RegValue = 0xa;
            break;
        case 72: 
            u1RegValue = 0x9;
            break;
        case 86:  //86.4
            u1RegValue = 0x8;
            break;
        case 108:
            u1RegValue = 0x7;
            break;
        case 144:
            u1RegValue = 0x5;
            break;
        case 54:
            u1RegValue = 0xb;
            break;
        case 36:
            u1RegValue = 0xf;
            break;
        case 27:
            u1RegValue = 0x13;
            break;
        default:
            u4Clock = 72;
            u1RegValue = 0x9;
            break;
    }
    // Set spectrun spread clock
    SPI_DemodSingleWrite(&u1RegValue, 0xe5f);
    u1RegValue = 0x1;
    SPI_DemodSingleWrite(&u1RegValue, 0xe60);
    
    DRVCUST_OptQuery(eDmxFramerSet0PostiveEdge, &u4PositiveEdge);

    // mt5135 demod
    if (prTsFmt->SerOrPar == SP_SERIAL)
    {
        if (fgTsGoThroughCam)
        {
            //PCMCIA_EnableTS(TRUE);
            _PCMCIA_OnOffCamStream(TRUE);
        }
        else
        {
            //PCMCIA_EnableTS(FALSE);
            _PCMCIA_OnOffCamStream(FALSE);
        }

        // Set CI TS In/Out. 
        // 0x94[15:14] = 0 -- serial 0 input 
        // 0x94[17] = 1 -- parallel output
        PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET3, (PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET3) & 0xFFFF3FFF) | 0x20000);
        LOG(1, "Set CI TS In: Serial 0, TS Out: Parallel.\n");
        // 0x88[30] = 0 -- serial in
        PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET0, PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET0) & 0xBFFFFFFF);

        // Serial TS go through 2 bit normal path to main chip
        SPI_DemodSingleRead(&u1RegValue, 0xe00);
        u1RegValue |= 0x12;
        LOG(1, "Set CI Ts to main chip.\n");
        SPI_DemodSingleWrite(&u1RegValue, 0xe00);

        // Set 0xa80 = 0x26 -- positive, 0x6 -- negative
        if (u4PositiveEdge == 1)
        {
            u1RegValue = 0x26;
        }
        else
        {
            u1RegValue = 0x6;
        }
        SPI_DemodSingleWrite(&u1RegValue, 0xa80);
        
        // Set 0xa81 = 0x3
        u1RegValue = 0x3;
        SPI_DemodSingleWrite(&u1RegValue, 0xa81);

        // Set 0xa82 = 0
        u1RegValue = 0x40;
        SPI_DemodSingleWrite(&u1RegValue, 0xa82);
        LOG(1, "Set CI Ts In: tsif.\n");

        // Set 0xa83 = 0x80
        u1RegValue = 0x80;
        SPI_DemodSingleWrite(&u1RegValue, 0xa83);

        LOG(1, "Dmx Set Front End %d.\n", DMX_FE_EXT_TWOBIT0);
        DMX_SetFrontEnd(DMX_FE_EXT_TWOBIT0);
    }
    else // SP_PARALLEL -- DVBS ... 3rd party demod
    {
        if (prTsFmt->ClockPolarity == POL_LOW_ACTIVE)
        {
            SPI_DemodSingleRead(&u1RegValue, 0xE87);
            u1RegValue |= 0x2;
            SPI_DemodSingleWrite(&u1RegValue, 0xE87);
        }

        if (prTsFmt->fgExternalDemod == BOOL_TRUE)
        {
        u4TsFreq = prTsFmt->u4TsClockInKHz*8;

        // Freq in TsFmt is higher than in customization header file,
        // rewrite the spectrum spread clock.
        if (u4TsFreq > (u4Clock * 10))
        {
            if (u4TsFreq <=72000)
            {
                u1RegValue = 0x9;
            }
            else if (u4TsFreq <=108000)
            {
                u1RegValue = 0x7;
            }
            else 
            {
                u1RegValue = 0x5;
            }
            SPI_DemodSingleWrite(&u1RegValue, 0xe5f);
            u1RegValue = 0x1;
            SPI_DemodSingleWrite(&u1RegValue, 0xe60);
        }
        }
            
        if (fgTsGoThroughCam)
        {
// 0xa82=0x80
// 0x88[30]=1
// 0x94[17]=1
// 0xe00[4,1] = 0x12
// 0xa80 = 0            
            u4RegValue = PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET0);
            // Set CI parallel TS In . 0x88[30] = 1
            PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET0, u4RegValue | 0x40000000);

            u4RegValue = PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET3);
            // Set CI parallel TS Out. 0x94[17] = 1
            PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET3, u4RegValue | 0x20000);

            SPI_DemodSingleRead(&u1RegValue, 0xa82);
            if (prTsFmt->fgExternalDemod == BOOL_TRUE)
            {
                u1RegValue = 0x88;
            }
            else if(prTsFmt->fgExternalDemod == BOOL_FALSE)
            {
                u1RegValue = 0x40;
            }
            SPI_DemodSingleWrite(&u1RegValue, 0xa82);
            
            SPI_DemodSingleRead(&u1RegValue, 0xe00);
            u1RegValue |= 0x12;
            SPI_DemodSingleWrite(&u1RegValue, 0xe00);
        }
        else
        {
            //0xe00[4, 1] = 0x10
            SPI_DemodSingleRead(&u1RegValue, 0xe00);
            if (prTsFmt->fgExternalDemod == BOOL_TRUE)
            {
                u1RegValue = (u1RegValue | 0x10) & 0xFD;
            }
            else if(prTsFmt->fgExternalDemod == BOOL_FALSE)
            {
                u1RegValue = (u1RegValue & 0xED) | 0x2;
            }
            SPI_DemodSingleWrite(&u1RegValue, 0xe00);   

            // Power down spectrum spread clock.
            u1RegValue = 0x80;
            SPI_DemodSingleWrite(&u1RegValue, 0xe66);
            u1RegValue = 0x1;
            SPI_DemodSingleWrite(&u1RegValue, 0xe67);
            LOG(1, "Power down spectrum spread clock, 0xe66=0x80.\n");
            // 0xa82[5:4] = 1, select spectrum spread clock to disable ts output.
            u1RegValue = 0x10;
            SPI_DemodSingleWrite(&u1RegValue, 0xa82);
            LOG(1, "Select spectrum spread clock to disable ts output, 0xa82=0x10.\n");
        }

        if (u4PositiveEdge)
        {
            u1RegValue = 0x26;
        }
        else
        {
            u1RegValue = 0x6;
        }
        SPI_DemodSingleWrite(&u1RegValue, 0xa80);
        LOG(1, "Dmx Set Front End %d.\n", DMX_FE_EXT_TWOBIT0);
        DMX_SetFrontEnd(DMX_FE_EXT_TWOBIT0);
    }        
}

void _PCMCIA_Set2Bit(BOOL fg2Bit)
{
    fgIs2Bit = fg2Bit;
}

BOOL _PCMCIA_Get2Bit(void)
{
    return (fgIs2Bit);
}

void PCMCIA_SetTsRouting(BOOL fgTsGoThroughCam, TS_FMT_T *prTsFmt)
{
    if (fgDaughterBoardConnected == FALSE)
    {
        return;
    }
    // External Demod: DVBC, DVBT, DTMB, DVBS
        if (eExternalIcVersion == MT5135_VERSION_AE)
        {
            if (fgIs2Bit)
            {
                LOG(1, "mt5135 2 bit ts routing.\n");
                PCMCIA_SetTsRouting_5135_2bit(fgTsGoThroughCam, prTsFmt);
            }
            else
            {
                LOG(1, "mt5135 1 bit ts routing.\n");
                PCMCIA_SetTsRouting_5135(fgTsGoThroughCam, prTsFmt);
            }
        }
}
#endif

void PCMCIA_PinMux()
{
    _PCMCIA_PinMux_5882();
}
#endif // PCMCIA_ENABLE

#if defined(CC_MTK_LOADER) || defined(CC_MT5135_FORCE_INIT)
static INT32 _ExternalIc_CheckAlive(void)        //check hw status
{
    UINT32 u4Reg = (UINT32)0xffffffff;
    INT32 i4Ret  = POD_OK ;
    UINT8 u1Cnt  = 10;

    for( ;u1Cnt>0;u1Cnt--)            //read mutiple times, should be the same
    {
#ifdef PCMCIA_ENABLED
        if ( eExternalIcVersion == MT5135_VERSION_AE )
        {
            u4Reg = PCMCIAHW_READ32(REG_VERSION_CODE);
            i4Ret = ((u4Reg&0x000000ff)==0x35)? POD_OK : POD_INIT_FAILED ;
        }
        else if ( eExternalIcVersion == MT8295_VERSION_BNE )
        {
            u4Reg = PCMCIAHW_READ32(REG_CKGEN_CHIP_VERSION);
            i4Ret = ((u4Reg&0x0000ffff)==0xdead)? POD_OK : POD_INIT_FAILED ;
        }
        else if ( eExternalIcVersion == MT8295_VERSION_AE )
        {
            u4Reg = PCMCIAHW_READ32(REG_VERSION_CODE);
            i4Ret = ((u4Reg&0x000000ff)==0x08)? POD_OK : POD_INIT_FAILED ;
        }
#else
        u4Reg = PCMCIAHW_READ32(REG_VERSION_CODE);
        i4Ret = ((u4Reg&0x000000ff)==0x35)? POD_OK : POD_INIT_FAILED ;
#endif
        
        if(i4Ret !=POD_OK)
        {
            break;
        }
    }

    if(i4Ret !=POD_OK)
    {
        Printf("External CI is dead !\n"  );
        Printf("Version Code : 0x%x\n", u4Reg);
        return i4Ret;
    }

    return i4Ret;
}
#endif

static void _ExternalIc_Reset(void)
{
    UINT32 u4GpioNum;
    UNUSED(u4GpioNum);

#ifdef PCMCIA_ENABLED
#if defined(CC_EXTERNAL_IC_MT5135) || defined(CC_MT5135CI)
    eExternalIcVersion = MT5135_VERSION_AE;
    #if defined(CC_MTK_LOADER) || defined(CC_MT5135_FORCE_INIT)
    Printf("External CI Version : MT5135\n");

    /*// for mt5365 ECO IC, do not output clock.
    if (BSP_GetIcVersion() == IC_VER_5365_AB &&
        eMainchip == PCMCIA_MAINCHIP_MT5365)   
    {
        Printf("Disable clock output from mt5365 ECO.\n");
        IO_WRITE32(0xf00280dc, 0, 0x0e000080);
    }
    else*/
    {
        Printf("Output clock from main chip.\n");
        IO_WRITE32(0xf00280dc, 0, 0x0d000084);
    }
    if (DRVCUST_InitQuery(eDemodResetGpio, &u4GpioNum) == 0)
    {
        GPIO_SetOut(u4GpioNum, 0);
        HAL_Delay_us(20000); //delay 20ms
        GPIO_SetOut(u4GpioNum, 1);
        Printf("PCMCIA Reset Demod GPIO=%d, 0->1\r\n",u4GpioNum);
    }
    #else
    LOG(0, "External CI Version : MT5135\n");
    #endif //CC_MTK_LOADER

#else
    eExternalIcVersion = MT8295_VERSION_BNE;
    #if defined(CC_MTK_LOADER) || defined(CC_MT5135_FORCE_INIT)
    IO_WRITE32(0xf00280dc, 0, 0x0e000080);
    Printf("Disable clock output from main chip for mt8295.\n");
    Printf("External CI Version : MT8295 BNE\n");
    if (DRVCUST_InitQuery(eMT8295ResetGpio, &u4GpioNum) == 0)
    {
        //LOG(3, "_ExternalIc_Reset: u4GpioNum: %d \n", u4GpioNum);
        GPIO_SetOut((INT32)u4GpioNum, 0);       //reset
        x_thread_delay(10);
        GPIO_SetOut((INT32)u4GpioNum, 1);       //~reset
        x_thread_delay(10);
        Printf("PCMCIA Reset Demod GPIO=%d, 0->1\r\n",u4GpioNum);
    }     
    else
    {
        Printf("_ExternalIc_Reset: MT8295 Reset Gpio not set\n");
    }
    #else
    LOG(0, "External CI Version : MT8295 BNE\n");
    #endif // CC_MTK_LOADER
#endif
#else // PCMCIA_ENABLED
    #ifdef CC_MTK_LOADER
    Printf("External CI Version : MT5135\n");

    /*// for mt5365 ECO IC, do not output clock.
    if (BSP_GetIcVersion() == IC_VER_5365_AB &&
        eMainchip == PCMCIA_MAINCHIP_MT5365)   
    {
        Printf("Disable clock output from mt5365 ECO.\n");
        IO_WRITE32(0xf00280dc, 0, 0x0e000080);
    }
    else*/
    {
        Printf("Output clock from main chip.\n");
        IO_WRITE32(0xf00280dc, 0, 0x0d000084);
    }
    if (DRVCUST_InitQuery(eDemodResetGpio, &u4GpioNum) == 0)
    {
        GPIO_SetOut(u4GpioNum, 0);
        HAL_Delay_us(20000); //delay 20ms
        GPIO_SetOut(u4GpioNum, 1);
        Printf("PCMCIA Reset Demod GPIO=%d, 0->1\r\n",u4GpioNum);
    }
    #else
    LOG(0, "External CI Version : MT5135\n");
    #endif //CC_MTK_LOADER
#endif

#ifdef PCMCIA_ENABLED
    if ( ePcmciaCardType == PCMCIA_CARD_TYPE_POD )
    {
        _PCMCIA_ResetMmx();
        _PCMCIA_ResetFramer();
        _PCMCIA_ResetMDmx();
        _PCMCIA_ResetCmp();
        x_thread_delay(10);
    }
#endif
}

static void _ExternalIc_Init(void)
{
    if ( fgExternalIcInited )
    {
        return;
    }
    
    fgExternalIcInited = TRUE;

    #if defined(CC_MT5360) || defined(CC_MT5391) || defined(CC_MT5392B)
        PCMCIAHW_SetIfType(PCMCIA_IF_TYPE_NFI);
        NFI_Init();
    #else
        PCMCIAHW_SetIfType(PCMCIA_IF_TYPE_SPI);
        SPI_Init();
    #endif
    
    _ExternalIc_Reset();
    /*-------------External Ic should be readable so far---------------*/
#ifdef PCMCIA_ENABLED
    _ExternalIc_SetPll();
#endif
#if defined(CC_MTK_LOADER) || defined(CC_MT5135_FORCE_INIT)
    SPI_SetPll();
#endif

#if defined(CC_MTK_LOADER) || defined(CC_MT5135_FORCE_INIT)
    if ( _ExternalIc_CheckAlive() != 0 )
    {
        //ASSERT(0);
        fgDaughterBoardConnected = FALSE;
        Printf("ExternalIc_Init: Daughter board is not connected.\n");
        return;
    }
    Printf("External IC Initilization done\n");
#else
    LOG(0, "External IC Initilization done\n");
#endif
}

static INT32 PCMCIA_MT5135_GPIO_Enable(INT32 i4GpioNum, INT32 * pi4Polarity/*0:input, 1:output, null:query*/)
{    
    INT32  i4Ret;
    UINT8  u1EnbMask; 
    UINT32 u4RegAddr;
    UINT8  u1RegValue, u1Val, u1Polarity;
    ASSERT(i4GpioNum>= 0);
    ASSERT(i4GpioNum<= 30);    
    ASSERT( pi4Polarity==NULL || *pi4Polarity==1 || *pi4Polarity==0 );   
    PCMCIA_GPIO_Init(); 
    u4RegAddr = GPIO_CTRL_REG_BASE + i4GpioNum;

#if 0
    if ((i4GpioNum >= CI_GPIO_MIN) && (i4GpioNum <= CI_GPIO_MAX)) // CI GPIO
    {
        UINT32 u4Reg  = PCMCIAHW_READ32(REG_GPIO_INT_ENABLE);
        if (u4Reg & (1 << (i4GpioNum - MT5135_INTR_GPIO_MIN)))
        {
            // Interrupt Enable GPIO, set bit 2 and bit 3 to enable CI GPIO
            u1EnbMask = 3<<2;
        }
        else
        {
            u1EnbMask = 1<<2; 
        }
    }
    else // Other GPIO
#endif
    {  
        u1EnbMask = 1<<2; 
    }
    SPI_DemodSingleRead(&u1RegValue, u4RegAddr);
    if( pi4Polarity == NULL )// just query
    {
        u1Val = u1RegValue | u1EnbMask;
        SPI_DemodSingleWrite(&u1Val, u4RegAddr);
        i4Ret = (u1RegValue & 1);
        return i4Ret;
    }
    u1Polarity = (UINT8)(*pi4Polarity);
    u1Val = u1RegValue | u1EnbMask;
    u1Val &= 0xFE;
    u1Val |= u1Polarity;
    SPI_DemodSingleWrite(&u1Val, u4RegAddr);
    
    return (*pi4Polarity);
}

static INT32 PCMCIA_MT5135_GPIO_Input(INT32 i4GpioNum)
{
    UINT32 u4RegAddr;
    UINT8  u1InMask;
    UINT8  u1InRegValue;
    INT32 i4Ret;
    
    ASSERT(i4GpioNum>= 0);
    ASSERT(i4GpioNum<=30);
    PCMCIA_GPIO_Init();

    u4RegAddr = GPIO_CTRL_REG_BASE + i4GpioNum;
    u1InMask = (1<<4); // bit 4: input value

    SPI_DemodSingleRead(&u1InRegValue, u4RegAddr);
#if 0
    // CI GPIO
    if (i4GpioNum <= MT5135_INTR_GPIO_MAX && i4GpioNum >= MT5135_INTR_GPIO_MIN)
    {
        if (u1InRegValue & (1<< 3)) // CI GPIO Enable
        {
            UINT32 u4InRegValue = PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET4);
            i4Ret = ((u4InRegValue & (1<<(i4GpioNum - MT5135_INTR_GPIO_MIN)))>0?1:0);
            return i4Ret;
        }
    }
#endif
    i4Ret = ((u1InRegValue & u1InMask)>0?1:0);
    return i4Ret;  
}

static INT32 PCMCIA_MT5135_GPIO_Output(INT32 i4GpioNum, INT32 * pi4DriveHighLow/*0:drive0, 1:drive 1, null:query*/) 
{
    INT32 i4Ret;
    INT32 i4Idx;
    UINT8 u1OutValue, u1Val;
    UINT8  u1RegValue, u1OutMask;
    UINT32 u4RegAddr;    

    ASSERT(i4GpioNum>= 0);
    ASSERT(i4GpioNum<=30);
    ASSERT( pi4DriveHighLow==NULL || *pi4DriveHighLow==1 || *pi4DriveHighLow==0  );    
    PCMCIA_GPIO_Init();
    u1OutMask = (1<<1); // bit 1: output value
    u4RegAddr = GPIO_CTRL_REG_BASE + i4GpioNum;  
    
    // Set the output mode.
    i4Idx = 1;
    VERIFY(i4Idx==PCMCIA_MT5135_GPIO_Enable(i4GpioNum, &i4Idx));
    
    SPI_DemodSingleRead(&u1RegValue, u4RegAddr);
    if( pi4DriveHighLow == NULL)
    {
        i4Ret = ( (u1RegValue & u1OutMask)>0?1:0 );
        return i4Ret;
    }
    
    u1OutValue = (UINT8)((*pi4DriveHighLow)<<1);  
    u1Val = (u1RegValue & (~u1OutMask)) | u1OutValue;
    SPI_DemodSingleWrite(&u1Val, u4RegAddr);
#if 0
    // CI GPIO
    if (i4GpioNum <= MT5135_INTR_GPIO_MAX && i4GpioNum >= MT5135_INTR_GPIO_MIN)
    {
        if (u1RegValue & (1<< 3)) // CI GPIO Enable, write CI gpio register also
        {
            UINT32 u4InRegValue = PCMCIAHW_READ32(REG_POD_GPR_CNTL_SET4);
            i4Ret = (u4InRegValue & ~(1U<<(i4GpioNum - MT5135_INTR_GPIO_MIN)) | 
                    (*pi4DriveHighLow<<(i4GpioNum - MT5135_INTR_GPIO_MIN)));
            PCMCIAHW_WRITE32(REG_POD_GPR_CNTL_SET1,  i4Ret);
        }
    }
#endif
    return (*pi4DriveHighLow);
}

// i4Gpio is the 0-based index, not absolute index.
// Set GPIO Interrupt Enable bit of register REG_GPIO_INT_ENABLE
static INT32 PCMCIA_MT5135_GPIO_Intrq(INT32 i4Gpio, INT32 *pfgSet)
{
    UINT32 u4Reg;
    INT32  i4GpioInt;
    /*---check parameters----*/
    ASSERT(i4Gpio>= 0);
    ASSERT(i4Gpio<= 30);
    ASSERT( pfgSet ==NULL  || *pfgSet==1 || *pfgSet==0 );
    PCMCIA_GPIO_Init();
    i4GpioInt = i4Gpio - MT5135_INTR_GPIO_MIN;

    if( i4Gpio>MT5135_INTR_GPIO_MAX || i4Gpio<MT5135_INTR_GPIO_MIN)
    {
        return -1;
    }

    /*-----manipulate registers------*/
    u4Reg  = PCMCIAHW_READ32(REG_GPIO_INT_ENABLE);
    
    if( pfgSet ==NULL)  //query
    {
        return ( u4Reg & (1U<<i4GpioInt) );
    }
    else
    {
        PCMCIAHW_WRITE32( REG_GPIO_INT_ENABLE, (u4Reg&(~(1U<<i4GpioInt)))|(*pfgSet<<i4GpioInt) );        //clean bit&set bit
    }
#ifndef CC_MTK_LOADER
    LOG(7, "PCMCIA_GPIO_Intrq: (REG_GPIO_INT_ENABLE)=%08X\n", PCMCIAHW_READ32(REG_GPIO_INT_ENABLE));
#endif
    // GPIO Interrupt Enable
    if (*pfgSet == 1)
    {
        INT32 i4Polarity = 0;
        PCMCIA_MT5135_GPIO_Enable(i4Gpio, &i4Polarity);
    }
   
    return (*pfgSet);    
}

// i4Gpio is the 0-based index, not absolute index.
static INT32 PCMCIA_MT5135_GPIO_Reg(INT32 i4Gpio, GPIO_TYPE eType, PFN_GPIO_CALLBACK pfnCallback)
{
    INT32 fgSet; 
    /*----check parameters-----*/
    ASSERT(i4Gpio>= 0);
    ASSERT(i4Gpio<= 30);
    ASSERT(eType==GPIO_TYPE_INTR_FALL || eType==GPIO_TYPE_INTR_RISE \
        || eType==GPIO_TYPE_INTR_BOTH || eType==GPIO_TYPE_INTR_BOTH ||  eType==GPIO_TYPE_NONE );
    PCMCIA_GPIO_Init();

    if( i4Gpio>MT5135_INTR_GPIO_MAX || i4Gpio<MT5135_INTR_GPIO_MIN )
    {
        return -1;
    }

    switch(eType)
    {
    case GPIO_TYPE_INTR_FALL:
    case GPIO_TYPE_INTR_RISE:
    case GPIO_TYPE_INTR_BOTH:
        ar5135_GpioType[i4Gpio - MT5135_INTR_GPIO_MIN]=eType;
        fgSet = 1;
        PCMCIA_MT5135_GPIO_Intrq(i4Gpio, &fgSet );
        break;
    case GPIO_TYPE_NONE:
        ar5135_GpioType[i4Gpio - MT5135_INTR_GPIO_MIN]=GPIO_TYPE_NONE; //clean
        ar5135_GpioCallback[i4Gpio - MT5135_INTR_GPIO_MIN] = NULL;                
        fgSet = 0;
        PCMCIA_MT5135_GPIO_Intrq(i4Gpio, &fgSet );
        break;
//    case GPIO_TYPE_INTR_LEVEL:
        //not support
    default:
        return -2;
    }

    if (pfnCallback)
    {
        ar5135_GpioCallback[i4Gpio - MT5135_INTR_GPIO_MIN] = pfnCallback;
    }
    return 0;
}

// i4GpioNum is the absolute gpio index.
INT32 PCMCIA_MT5135_GPIO_Range_Check(INT32 i4GpioNum)
{
    PCMCIA_GPIO_Init();

    // Use assert for checking bug caused by daughter board connection error.
    // Print log and return 0 for running without daughter board.
    //ASSERT(fgDaughterBoardConnected);
    if (!fgDaughterBoardConnected)
    {
#ifdef CC_MTK_LOADER
        Printf("Daughter board is not connected!!\n");
#else
        LOG(0, "Daughter board is not connected!!\n");
#endif
        return 0;
    }
#ifdef PCMCIA_ENABLED
    if (eExternalIcVersion == MT5135_VERSION_AE) // MT5135
#endif
    {
        if ((i4GpioNum >= MT5135_GPIO0) && (i4GpioNum <= MT5135_GPIO_MAX))
        {
            return 1;
        }
    }
    return 0;
}


INT32 PCMCIA_GPIO_Init()
{
#ifdef PCMCIA_ENABLED
    if ( ePcmciaChipType == PCMCIA_CHIP_TYPE_INTERNAL )
    {
        return 0;
    }
#endif
    if( fgExternalIcGpioInit == TRUE)
    {
        return 0;
    }
    
    fgExternalIcGpioInit = TRUE;

    //VERIFY(GPIO_Init()==0);

    // The following two invocation should be placed here if some other module 
    // controls MT8295 GPIO before PCMCIA driver init.
#if defined(PCMCIA_ENABLED) && (defined(CC_MTK_LOADER) || defined(CC_MT5135_FORCE_INIT))
    PCMCIA_PinMux();  
#endif
    _ExternalIc_Init();
    
    if (fgDaughterBoardConnected == FALSE)
    {
        Printf("PCMCIA_GPIO_Init: Daughter board is not connected.\n");
        return -1;
    }
    return 0;
}


INT32 PCMCIA_GPIO_Range_Check(INT32 i4GpioNum)
{
    PCMCIA_GPIO_Init();

    // Use assert for checking bug caused by daughter board connection error.
    // Print log and return 0 for running without daughter board.
    //ASSERT(fgDaughterBoardConnected);
    if (!fgDaughterBoardConnected)
    {
        Printf("[PCMCIA]Daughter board is not connected!!\n");
        return 0;
    }
#ifdef PCMCIA_ENABLED
    if (eExternalIcVersion == MT5135_VERSION_AE) // MT5135
    {
        return PCMCIA_MT5135_GPIO_Range_Check(i4GpioNum);
        }
    else if (eExternalIcVersion == MT8295_VERSION_BNE)// MT8295
        {
        return PCMCIA_MT8295_GPIO_Range_Check(i4GpioNum);
        }
            return 0;
#else
    return PCMCIA_MT5135_GPIO_Range_Check(i4GpioNum);
#endif
        }


INT32 PCMCIA_GPIO_Enable(INT32 i4GpioNum, INT32 * pi4Polarity)
{
    PCMCIA_GPIO_Init();
    // Use assert for checking bug caused by daughter board connection error.
    // Print log and return -1 for running without daughter board.
    //ASSERT(fgDaughterBoardConnected);
    if (!fgDaughterBoardConnected)
    {
        Printf("[PCMCIA]Daughter board is not connected!!\n");
        return -1;
    }
#ifdef PCMCIA_ENABLED
    if (eExternalIcVersion == MT5135_VERSION_AE)
    {
        return PCMCIA_MT5135_GPIO_Enable(i4GpioNum, pi4Polarity);
    }
    else if (eExternalIcVersion == MT8295_VERSION_BNE)
    {
        return PCMCIA_MT8295_GPIO_Enable(i4GpioNum, pi4Polarity);
    }

    return -1;
#else
    return PCMCIA_MT5135_GPIO_Enable(i4GpioNum, pi4Polarity);
#endif
}

INT32 PCMCIA_GPIO_Input(INT32 i4GpioNum)
{
    PCMCIA_GPIO_Init();
    // Use assert for checking bug caused by daughter board connection error.
    // Print log and return -1 for running without daughter board.
    //ASSERT(fgDaughterBoardConnected);
    if (!fgDaughterBoardConnected)
    {
        Printf("[PCMCIA]Daughter board is not connected!!\n");
        return -1;
    }
#ifdef PCMCIA_ENABLED
    if (eExternalIcVersion == MT5135_VERSION_AE)
    {
        return PCMCIA_MT5135_GPIO_Input(i4GpioNum);
    }
    else if (eExternalIcVersion == MT8295_VERSION_BNE)
    {
        return PCMCIA_MT8295_GPIO_Input(i4GpioNum);
    }
    return -1;
#else
    return PCMCIA_MT5135_GPIO_Input(i4GpioNum);
#endif
}

INT32 PCMCIA_GPIO_Output(INT32 i4GpioNum, INT32 * pi4DriveHighLow)
{
    PCMCIA_GPIO_Init();
    // Use assert for checking bug caused by daughter board connection error.
    // Print log and return -1 for running without daughter board.
    //ASSERT(fgDaughterBoardConnected);
    if (!fgDaughterBoardConnected)
    {
        Printf("[PCMCIA]Daughter board is not connected!!\n");
        return -1;
    }
#ifdef PCMCIA_ENABLED
    if (eExternalIcVersion == MT5135_VERSION_AE)
    {
        return PCMCIA_MT5135_GPIO_Output(i4GpioNum, pi4DriveHighLow);
    }
    else if (eExternalIcVersion == MT8295_VERSION_BNE)
    {
        return PCMCIA_MT8295_GPIO_Output(i4GpioNum, pi4DriveHighLow);
    }
    return -1;
#else
    return PCMCIA_MT5135_GPIO_Output(i4GpioNum, pi4DriveHighLow);
#endif
}

INT32 PCMCIA_GPIO_Intrq(INT32 i4Gpio, INT32 *pfgSet)
{
    PCMCIA_GPIO_Init();
    // Use assert for checking bug caused by daughter board connection error.
    // Print log and return -1 for running without daughter board.
    //ASSERT(fgDaughterBoardConnected);
    if (!fgDaughterBoardConnected)
    {
        Printf("[PCMCIA]Daughter board is not connected!!\n");
        return -1;
    }
#ifdef PCMCIA_ENABLED
    if (eExternalIcVersion == MT5135_VERSION_AE)
    {
        return PCMCIA_MT5135_GPIO_Intrq(i4Gpio, pfgSet);
    }
    else if (eExternalIcVersion == MT8295_VERSION_BNE)
    {
        return PCMCIA_MT8295_GPIO_Intrq(i4Gpio, pfgSet);
    }
    return -1;
#else
    return PCMCIA_MT5135_GPIO_Intrq(i4Gpio, pfgSet);
#endif
}

INT32 PCMCIA_GPIO_Reg(INT32 i4Gpio, GPIO_TYPE eType, PFN_GPIO_CALLBACK pfnCallback)
{
    PCMCIA_GPIO_Init();
    // Use assert for checking bug caused by daughter board connection error.
    // Print log and return -1 for running without daughter board.
    //ASSERT(fgDaughterBoardConnected);
    if (!fgDaughterBoardConnected)
    {
        Printf("[PCMCIA]Daughter board is not connected!!\n");
        return -1;
    }
#ifdef PCMCIA_ENABLED
    if (eExternalIcVersion == MT5135_VERSION_AE)
    {
        return PCMCIA_MT5135_GPIO_Reg(i4Gpio, eType, pfnCallback);
    }
    else if (eExternalIcVersion == MT8295_VERSION_BNE)
    {
        return PCMCIA_MT8295_GPIO_Reg(i4Gpio, eType, pfnCallback);
    }
    return -1;
#else
    return PCMCIA_MT5135_GPIO_Reg(i4Gpio, eType, pfnCallback);
#endif
}

INT32 PCMCIA_GPIO_Query(INT32 i4Gpio, INT32 *pi4Intr, INT32 *pi4Fall, INT32 *pi4Rise)
{
    UNUSED(i4Gpio);
    UNUSED(*pi4Intr);
    UNUSED(*pi4Fall);
    UNUSED(*pi4Rise);
    return 0;
}


