INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.ip_user_files/bd/video_mem/sim/video_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'video_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.ip_user_files/bd/clock_unit/sim/clock_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_IT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CORDIC_IT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/my_library.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/CORDIC/CORDIC_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CORDIC_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/hdl/clock_unit_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_unit_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Documents/GitHub/digisist-master/GHDL/delay/delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/arcvga/02VGAVideoMem/gen_pixels.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gen_pixels'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/meta_harden.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'meta_harden'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/uart_baud_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_baud_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/UART_Fuentes/uart_rx_ctl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx_ctl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/arcvga/02VGAVideoMem/vga_sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/Ejemplos_TP2/arcvga/02VGAVideoMem/vga_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/imports/hdl/video_mem_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'video_mem_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.srcs/sources_1/new/girador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'girador'
