AMDGPU_IRQ_STATE_DISABLE,VAR_0
BUG,FUNC_0
CPC_INT_CNTL,VAR_1
CP_ME2_PIPE0_INT_CNTL,VAR_2
GC,VAR_3
GENERIC2_INT_ENABLE,VAR_4
REG_SET_FIELD,FUNC_1
RREG32,FUNC_2
RREG32_SOC15,FUNC_3
SOC15_REG_OFFSET,FUNC_4
WREG32,FUNC_5
WREG32_SOC15,FUNC_6
mmCPC_INT_CNTL,VAR_5
mmCP_ME1_PIPE0_INT_CNTL,VAR_6
mmCP_ME2_PIPE0_INT_CNTL,VAR_7
gfx_v10_0_kiq_set_interrupt_state,FUNC_7
adev,VAR_8
src,VAR_9
type,VAR_10
state,VAR_11
tmp,VAR_12
target,VAR_13
ring,VAR_14
