
*** Running vivado
    with args -log all_adder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source all_adder.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source all_adder.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado/half_adder3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado/OR2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
Command: synth_design -top all_adder -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13620 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 315.258 ; gain = 74.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'all_adder' [D:/vivado/All_adder/All_adder.srcs/sources_1/bd/all_adder/hdl/all_adder.v:13]
INFO: [Synth 8-638] synthesizing module 'all_adder_OR1_0_1' [D:/vivado/All_adder/All_adder.runs/synth_1/.Xil/Vivado-6368-DESKTOP-E9M1FAE/realtime/all_adder_OR1_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'all_adder_OR1_0_1' (1#1) [D:/vivado/All_adder/All_adder.runs/synth_1/.Xil/Vivado-6368-DESKTOP-E9M1FAE/realtime/all_adder_OR1_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'all_adder_half_adder_0_0' [D:/vivado/All_adder/All_adder.runs/synth_1/.Xil/Vivado-6368-DESKTOP-E9M1FAE/realtime/all_adder_half_adder_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'all_adder_half_adder_0_0' (2#1) [D:/vivado/All_adder/All_adder.runs/synth_1/.Xil/Vivado-6368-DESKTOP-E9M1FAE/realtime/all_adder_half_adder_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'all_adder_half_adder_1_0' [D:/vivado/All_adder/All_adder.runs/synth_1/.Xil/Vivado-6368-DESKTOP-E9M1FAE/realtime/all_adder_half_adder_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'all_adder_half_adder_1_0' (3#1) [D:/vivado/All_adder/All_adder.runs/synth_1/.Xil/Vivado-6368-DESKTOP-E9M1FAE/realtime/all_adder_half_adder_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'all_adder' (4#1) [D:/vivado/All_adder/All_adder.srcs/sources_1/bd/all_adder/hdl/all_adder.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 354.586 ; gain = 113.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 354.586 ; gain = 113.379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado/All_adder/All_adder.runs/synth_1/.Xil/Vivado-6368-DESKTOP-E9M1FAE/dcp7/all_adder_half_adder_0_0_in_context.xdc] for cell 'half_adder_0'
Finished Parsing XDC File [D:/vivado/All_adder/All_adder.runs/synth_1/.Xil/Vivado-6368-DESKTOP-E9M1FAE/dcp7/all_adder_half_adder_0_0_in_context.xdc] for cell 'half_adder_0'
Parsing XDC File [D:/vivado/All_adder/All_adder.runs/synth_1/.Xil/Vivado-6368-DESKTOP-E9M1FAE/dcp9/all_adder_half_adder_1_0_in_context.xdc] for cell 'half_adder_1'
Finished Parsing XDC File [D:/vivado/All_adder/All_adder.runs/synth_1/.Xil/Vivado-6368-DESKTOP-E9M1FAE/dcp9/all_adder_half_adder_1_0_in_context.xdc] for cell 'half_adder_1'
Parsing XDC File [D:/vivado/All_adder/All_adder.runs/synth_1/.Xil/Vivado-6368-DESKTOP-E9M1FAE/dcp11/all_adder_OR1_0_1_in_context.xdc] for cell 'OR1_0'
Finished Parsing XDC File [D:/vivado/All_adder/All_adder.runs/synth_1/.Xil/Vivado-6368-DESKTOP-E9M1FAE/dcp11/all_adder_OR1_0_1_in_context.xdc] for cell 'OR1_0'
Parsing XDC File [D:/vivado/All_adder/All_adder.srcs/constrs_1/new/all_adder_xdc.xdc]
Finished Parsing XDC File [D:/vivado/All_adder/All_adder.srcs/constrs_1/new/all_adder_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado/All_adder/All_adder.srcs/constrs_1/new/all_adder_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/all_adder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/all_adder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/vivado/All_adder/All_adder.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/vivado/All_adder/All_adder.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 570.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 570.805 ; gain = 329.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 570.805 ; gain = 329.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for OR1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for half_adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for half_adder_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 570.805 ; gain = 329.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 570.805 ; gain = 329.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 570.805 ; gain = 329.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 604.750 ; gain = 363.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 604.750 ; gain = 363.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 613.891 ; gain = 372.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 613.891 ; gain = 372.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 613.891 ; gain = 372.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 613.891 ; gain = 372.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 613.891 ; gain = 372.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 613.891 ; gain = 372.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 613.891 ; gain = 372.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |all_adder_OR1_0_1        |         1|
|2     |all_adder_half_adder_0_0 |         1|
|3     |all_adder_half_adder_1_0 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |all_adder_OR1_0_1        |     1|
|2     |all_adder_half_adder_0_0 |     1|
|3     |all_adder_half_adder_1_0 |     1|
|4     |IBUF                     |     3|
|5     |OBUF                     |     2|
+------+-------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    10|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 613.891 ; gain = 372.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 613.891 ; gain = 156.465
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 613.891 ; gain = 372.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 625.414 ; gain = 389.914
INFO: [Common 17-1381] The checkpoint 'D:/vivado/All_adder/All_adder.runs/synth_1/all_adder.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 625.414 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 10:43:22 2017...
