INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/FPGA/LabsFPGA/task21/task21.srcs/sources_1/new/shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/FPGA/LabsFPGA/task21/task21.srcs/sim_1/new/tb_shift_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register
