







.version 7.0
.target sm_80
.address_size 64


.global .align 4 .u32 _ZZN82_INTERNAL_60_half_32bit_regular_bluestein_RT_SM70_plus_compute_80_cpp1_ii_9cc211ac18cooperative_groups4__v17details17_binary_partitionINS1_15coalesced_groupEEES4_RKT_bE8fullMask = -1;
.extern .shared .align 4 .b8 smem_full[];

.weak .entry _Z21regular_bluestein_fftILj32ELj8ELj64EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E(
.param .align 8 .b8 _Z21regular_bluestein_fftILj32ELj8ELj64EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0[144]
)
.maxntid 128, 1, 1
{
.reg .pred %p<146>;
.reg .b16 %rs<449>;
.reg .f32 %f<519>;
.reg .b32 %r<2478>;
.reg .b64 %rd<162>;


ld.param.v2.u32 {%r317, %r318}, [_Z21regular_bluestein_fftILj32ELj8ELj64EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+16];
ld.param.v2.u32 {%r319, %r320}, [_Z21regular_bluestein_fftILj32ELj8ELj64EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+24];
ld.param.v2.u32 {%r321, %r322}, [_Z21regular_bluestein_fftILj32ELj8ELj64EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+40];
ld.param.v2.u32 {%r323, %r324}, [_Z21regular_bluestein_fftILj32ELj8ELj64EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+48];
ld.param.v2.u32 {%r325, %r326}, [_Z21regular_bluestein_fftILj32ELj8ELj64EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+56];
ld.param.u32 %r11, [_Z21regular_bluestein_fftILj32ELj8ELj64EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+64];
ld.param.v2.u32 {%r327, %r328}, [_Z21regular_bluestein_fftILj32ELj8ELj64EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+72];
ld.param.v2.u32 {%r329, %r330}, [_Z21regular_bluestein_fftILj32ELj8ELj64EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+80];
ld.param.u64 %rd2, [_Z21regular_bluestein_fftILj32ELj8ELj64EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
ld.param.u64 %rd3, [_Z21regular_bluestein_fftILj32ELj8ELj64EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0];
ld.param.u32 %r16, [_Z21regular_bluestein_fftILj32ELj8ELj64EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+32];
ld.param.u32 %r17, [_Z21regular_bluestein_fftILj32ELj8ELj64EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+136];
mov.u32 %r18, %ctaid.x;
shl.b32 %r331, %r18, 5;
mov.u32 %r19, %tid.y;
add.s32 %r332, %r331, %r19;
shl.b32 %r20, %r332, 1;
mov.u32 %r21, %tid.x;
setp.ge.u32	%p3, %r20, %r321;
@%p3 bra BB0_58;

add.s32 %r22, %r20, 1;
div.u32 %r23, %r20, %r318;
setp.eq.s32	%p4, %r16, 1;
setp.eq.s32	%p5, %r320, 1;
and.pred %p1, %p5, %p4;
rem.u32 %r333, %r20, %r318;
mul.lo.s32 %r24, %r333, %r324;
@%p1 bra BB0_3;
bra.uni BB0_2;

BB0_3:
mad.lo.s32 %r27, %r23, %r325, %r24;
bra.uni BB0_4;

BB0_2:
rem.u32 %r334, %r23, %r319;
div.u32 %r335, %r23, %r319;
rem.u32 %r336, %r335, %r320;
div.u32 %r337, %r335, %r320;
mad.lo.s32 %r338, %r334, %r325, %r24;
mad.lo.s32 %r339, %r336, %r326, %r338;
mad.lo.s32 %r27, %r337, %r11, %r339;

BB0_4:
div.u32 %r28, %r22, %r318;
rem.u32 %r340, %r22, %r318;
mul.lo.s32 %r29, %r340, %r324;
@%p1 bra BB0_6;
bra.uni BB0_5;

BB0_6:
mad.lo.s32 %r2422, %r28, %r325, %r29;
bra.uni BB0_7;

BB0_5:
rem.u32 %r341, %r28, %r319;
div.u32 %r342, %r28, %r319;
rem.u32 %r343, %r342, %r320;
div.u32 %r344, %r342, %r320;
mad.lo.s32 %r345, %r341, %r325, %r29;
mad.lo.s32 %r346, %r343, %r326, %r345;
mad.lo.s32 %r2422, %r344, %r11, %r346;

BB0_7:
mov.u32 %r347, %nctaid.x;
add.s32 %r348, %r347, -1;
setp.lt.u32	%p6, %r18, %r348;
setp.lt.u32	%p7, %r22, %r321;
or.pred %p8, %p6, %p7;
cvta.to.global.u64 %rd5, %rd3;
@%p8 bra BB0_33;
bra.uni BB0_8;

BB0_33:
setp.lt.u32	%p17, %r21, %r17;
@%p17 bra BB0_35;
bra.uni BB0_34;

BB0_35:
mul.lo.s32 %r369, %r21, %r322;
add.s32 %r370, %r369, %r2422;
add.s32 %r371, %r369, %r27;
mul.wide.u32 %rd32, %r371, 4;
add.s64 %rd33, %rd5, %rd32;
ld.global.u32 %r2459, [%rd33];
mul.wide.u32 %rd34, %r370, 4;
add.s64 %rd35, %rd5, %rd34;
ld.global.u32 %r2458, [%rd35];
bra.uni BB0_36;

BB0_8:
setp.lt.u32	%p9, %r21, %r17;
@%p9 bra BB0_10;
bra.uni BB0_9;

BB0_10:
mad.lo.s32 %r350, %r21, %r322, %r27;
mul.wide.u32 %rd16, %r350, 4;
add.s64 %rd17, %rd5, %rd16;
ld.global.u32 %r2459, [%rd17];
bra.uni BB0_11;

BB0_34:
mov.f32 %f140, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f140;
mov.b32 %r2459, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f140;
mov.b32 %r2458, {low,low};}



BB0_36:
add.s32 %r69, %r21, 4;
setp.lt.u32	%p18, %r69, %r17;
@%p18 bra BB0_38;
bra.uni BB0_37;

BB0_38:
mul.lo.s32 %r374, %r69, %r322;
add.s32 %r375, %r374, %r2422;
add.s32 %r376, %r374, %r27;
mul.wide.u32 %rd36, %r376, 4;
add.s64 %rd37, %rd5, %rd36;
ld.global.u32 %r2457, [%rd37];
mul.wide.u32 %rd38, %r375, 4;
add.s64 %rd39, %rd5, %rd38;
ld.global.u32 %r2456, [%rd39];
bra.uni BB0_39;

BB0_9:
mov.f32 %f131, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f131;
mov.b32 %r2459, {low,low};}



BB0_11:
add.s32 %r36, %r21, 4;
setp.lt.u32	%p10, %r36, %r17;
@%p10 bra BB0_13;
bra.uni BB0_12;

BB0_13:
mad.lo.s32 %r352, %r36, %r322, %r27;
mul.wide.u32 %rd18, %r352, 4;
add.s64 %rd19, %rd5, %rd18;
ld.global.u32 %r2457, [%rd19];
bra.uni BB0_14;

BB0_37:
mov.f32 %f142, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f142;
mov.b32 %r2457, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f142;
mov.b32 %r2456, {low,low};}



BB0_39:
add.s32 %r76, %r21, 8;
setp.lt.u32	%p19, %r76, %r17;
@%p19 bra BB0_41;
bra.uni BB0_40;

BB0_41:
mul.lo.s32 %r379, %r76, %r322;
add.s32 %r380, %r379, %r2422;
add.s32 %r381, %r379, %r27;
mul.wide.u32 %rd40, %r381, 4;
add.s64 %rd41, %rd5, %rd40;
ld.global.u32 %r2455, [%rd41];
mul.wide.u32 %rd42, %r380, 4;
add.s64 %rd43, %rd5, %rd42;
ld.global.u32 %r2454, [%rd43];
bra.uni BB0_42;

BB0_12:
mov.f32 %f132, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f132;
mov.b32 %r2457, {low,low};}



BB0_14:
add.s32 %r40, %r21, 8;
setp.lt.u32	%p11, %r40, %r17;
@%p11 bra BB0_16;
bra.uni BB0_15;

BB0_16:
mad.lo.s32 %r354, %r40, %r322, %r27;
mul.wide.u32 %rd20, %r354, 4;
add.s64 %rd21, %rd5, %rd20;
ld.global.u32 %r2455, [%rd21];
bra.uni BB0_17;

BB0_40:
mov.f32 %f144, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f144;
mov.b32 %r2455, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f144;
mov.b32 %r2454, {low,low};}



BB0_42:
add.s32 %r83, %r21, 12;
setp.lt.u32	%p20, %r83, %r17;
@%p20 bra BB0_44;
bra.uni BB0_43;

BB0_44:
mul.lo.s32 %r384, %r83, %r322;
add.s32 %r385, %r384, %r2422;
add.s32 %r386, %r384, %r27;
mul.wide.u32 %rd44, %r386, 4;
add.s64 %rd45, %rd5, %rd44;
ld.global.u32 %r2453, [%rd45];
mul.wide.u32 %rd46, %r385, 4;
add.s64 %rd47, %rd5, %rd46;
ld.global.u32 %r2452, [%rd47];
bra.uni BB0_45;

BB0_15:
mov.f32 %f133, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f133;
mov.b32 %r2455, {low,low};}



BB0_17:
add.s32 %r44, %r21, 12;
setp.lt.u32	%p12, %r44, %r17;
@%p12 bra BB0_19;
bra.uni BB0_18;

BB0_19:
mad.lo.s32 %r356, %r44, %r322, %r27;
mul.wide.u32 %rd22, %r356, 4;
add.s64 %rd23, %rd5, %rd22;
ld.global.u32 %r2453, [%rd23];
bra.uni BB0_20;

BB0_43:
mov.f32 %f146, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f146;
mov.b32 %r2453, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f146;
mov.b32 %r2452, {low,low};}



BB0_45:
add.s32 %r90, %r21, 16;
setp.lt.u32	%p21, %r90, %r17;
@%p21 bra BB0_47;
bra.uni BB0_46;

BB0_47:
mul.lo.s32 %r389, %r90, %r322;
add.s32 %r390, %r389, %r2422;
add.s32 %r391, %r389, %r27;
mul.wide.u32 %rd48, %r391, 4;
add.s64 %rd49, %rd5, %rd48;
ld.global.u32 %r2451, [%rd49];
mul.wide.u32 %rd50, %r390, 4;
add.s64 %rd51, %rd5, %rd50;
ld.global.u32 %r2450, [%rd51];
bra.uni BB0_48;

BB0_18:
mov.f32 %f134, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f134;
mov.b32 %r2453, {low,low};}



BB0_20:
add.s32 %r48, %r21, 16;
setp.lt.u32	%p13, %r48, %r17;
@%p13 bra BB0_22;
bra.uni BB0_21;

BB0_22:
mad.lo.s32 %r358, %r48, %r322, %r27;
mul.wide.u32 %rd24, %r358, 4;
add.s64 %rd25, %rd5, %rd24;
ld.global.u32 %r2451, [%rd25];
bra.uni BB0_23;

BB0_46:
mov.f32 %f148, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f148;
mov.b32 %r2451, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f148;
mov.b32 %r2450, {low,low};}



BB0_48:
add.s32 %r97, %r21, 20;
setp.lt.u32	%p22, %r97, %r17;
@%p22 bra BB0_50;
bra.uni BB0_49;

BB0_50:
mul.lo.s32 %r394, %r97, %r322;
add.s32 %r395, %r394, %r2422;
add.s32 %r396, %r394, %r27;
mul.wide.u32 %rd52, %r396, 4;
add.s64 %rd53, %rd5, %rd52;
ld.global.u32 %r2449, [%rd53];
mul.wide.u32 %rd54, %r395, 4;
add.s64 %rd55, %rd5, %rd54;
ld.global.u32 %r2448, [%rd55];
bra.uni BB0_51;

BB0_21:
mov.f32 %f135, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f135;
mov.b32 %r2451, {low,low};}



BB0_23:
add.s32 %r52, %r21, 20;
setp.lt.u32	%p14, %r52, %r17;
@%p14 bra BB0_25;
bra.uni BB0_24;

BB0_25:
mad.lo.s32 %r360, %r52, %r322, %r27;
mul.wide.u32 %rd26, %r360, 4;
add.s64 %rd27, %rd5, %rd26;
ld.global.u32 %r2449, [%rd27];
bra.uni BB0_26;

BB0_49:
mov.f32 %f150, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f150;
mov.b32 %r2449, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f150;
mov.b32 %r2448, {low,low};}



BB0_51:
add.s32 %r104, %r21, 24;
setp.lt.u32	%p23, %r104, %r17;
@%p23 bra BB0_53;
bra.uni BB0_52;

BB0_53:
mul.lo.s32 %r399, %r104, %r322;
add.s32 %r400, %r399, %r2422;
add.s32 %r401, %r399, %r27;
mul.wide.u32 %rd56, %r401, 4;
add.s64 %rd57, %rd5, %rd56;
ld.global.u32 %r2447, [%rd57];
mul.wide.u32 %rd58, %r400, 4;
add.s64 %rd59, %rd5, %rd58;
ld.global.u32 %r2446, [%rd59];
bra.uni BB0_54;

BB0_24:
mov.f32 %f136, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f136;
mov.b32 %r2449, {low,low};}



BB0_26:
add.s32 %r56, %r21, 24;
setp.lt.u32	%p15, %r56, %r17;
@%p15 bra BB0_28;
bra.uni BB0_27;

BB0_28:
mad.lo.s32 %r362, %r56, %r322, %r27;
mul.wide.u32 %rd28, %r362, 4;
add.s64 %rd29, %rd5, %rd28;
ld.global.u32 %r2447, [%rd29];
bra.uni BB0_29;

BB0_52:
mov.f32 %f152, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f152;
mov.b32 %r2447, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f152;
mov.b32 %r2446, {low,low};}



BB0_54:
add.s32 %r402, %r21, 28;
mul.lo.s32 %r403, %r402, %r322;
add.s32 %r111, %r403, %r27;
add.s32 %r112, %r403, %r2422;
setp.lt.u32	%p24, %r402, %r17;
@%p24 bra BB0_56;
bra.uni BB0_55;

BB0_56:
mul.wide.u32 %rd60, %r111, 4;
add.s64 %rd61, %rd5, %rd60;
ld.global.u32 %r2445, [%rd61];
mul.wide.u32 %rd62, %r112, 4;
add.s64 %rd63, %rd5, %rd62;
ld.global.u32 %r2444, [%rd63];
bra.uni BB0_57;

BB0_27:
mov.f32 %f137, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f137;
mov.b32 %r2447, {low,low};}



BB0_29:
add.s32 %r60, %r21, 28;
setp.lt.u32	%p16, %r60, %r17;
@%p16 bra BB0_32;
bra.uni BB0_30;

BB0_32:
mad.lo.s32 %r366, %r60, %r322, %r27;
mul.wide.u32 %rd30, %r366, 4;
add.s64 %rd31, %rd5, %rd30;
ld.global.u32 %r2445, [%rd31];
bra.uni BB0_31;

BB0_55:
mov.f32 %f154, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f154;
mov.b32 %r2445, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f154;
mov.b32 %r2444, {low,low};}


	bra.uni BB0_57;

BB0_30:
mov.f32 %f138, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f138;
mov.b32 %r2445, {low,low};}



BB0_31:

BB0_57:

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2459;
mov.b32 {blow,bhigh}, %r2458;
mov.b32 %r406, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2459;
mov.b32 {blow,bhigh}, %r2458;
mov.b32 %r409, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2457;
mov.b32 {blow,bhigh}, %r2456;
mov.b32 %r412, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2457;
mov.b32 {blow,bhigh}, %r2456;
mov.b32 %r415, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2455;
mov.b32 {blow,bhigh}, %r2454;
mov.b32 %r418, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2455;
mov.b32 {blow,bhigh}, %r2454;
mov.b32 %r421, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2453;
mov.b32 {blow,bhigh}, %r2452;
mov.b32 %r424, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2453;
mov.b32 {blow,bhigh}, %r2452;
mov.b32 %r427, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2451;
mov.b32 {blow,bhigh}, %r2450;
mov.b32 %r430, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2451;
mov.b32 {blow,bhigh}, %r2450;
mov.b32 %r433, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2449;
mov.b32 {blow,bhigh}, %r2448;
mov.b32 %r436, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2449;
mov.b32 {blow,bhigh}, %r2448;
mov.b32 %r439, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2447;
mov.b32 {blow,bhigh}, %r2446;
mov.b32 %r442, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2447;
mov.b32 {blow,bhigh}, %r2446;
mov.b32 %r445, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2445;
mov.b32 {blow,bhigh}, %r2444;
mov.b32 %r448, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2445;
mov.b32 {blow,bhigh}, %r2444;
mov.b32 %r451, {ahigh,bhigh};}


	setp.eq.s32	%p25, %r317, 1;
selp.b32	%r2460, %r448, %r451, %p25;
selp.b32	%r2461, %r451, %r448, %p25;
selp.b32	%r2462, %r442, %r445, %p25;
selp.b32	%r2463, %r445, %r442, %p25;
selp.b32	%r2464, %r436, %r439, %p25;
selp.b32	%r2465, %r439, %r436, %p25;
selp.b32	%r2466, %r430, %r433, %p25;
selp.b32	%r2467, %r433, %r430, %p25;
selp.b32	%r2468, %r424, %r427, %p25;
selp.b32	%r2469, %r427, %r424, %p25;
selp.b32	%r2470, %r418, %r421, %p25;
selp.b32	%r2471, %r421, %r418, %p25;
selp.b32	%r2472, %r412, %r415, %p25;
selp.b32	%r2473, %r415, %r412, %p25;
selp.b32	%r2474, %r406, %r409, %p25;
selp.b32	%r2475, %r409, %r406, %p25;

BB0_58:
mul.wide.u32 %rd72, %r21, 4;
add.s64 %rd64, %rd2, %rd72;

	ld.global.nc.b32 %r454, [%rd64];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r454;
mov.b32 %r455, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r454;
mov.b32 %r457, {high,high};}


	
	{mul.f16x2 %r459,%r2475,%r455;
}

	
	{mul.f16x2 %r462,%r2474,%r457;
}

	
	{sub.f16x2 %r465,%r459,%r462;
}

	
	{mul.f16x2 %r468,%r2475,%r457;
}

	
	{fma.rn.f16x2 %r471,%r2474,%r455,%r468;
}

	add.s64 %rd65, %rd64, 16;

	ld.global.nc.b32 %r475, [%rd65];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r475;
mov.b32 %r476, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r475;
mov.b32 %r478, {high,high};}


	
	{mul.f16x2 %r480,%r2473,%r476;
}

	
	{mul.f16x2 %r483,%r2472,%r478;
}

	
	{sub.f16x2 %r486,%r480,%r483;
}

	
	{mul.f16x2 %r489,%r2473,%r478;
}

	
	{fma.rn.f16x2 %r492,%r2472,%r476,%r489;
}

	add.s64 %rd66, %rd64, 32;

	ld.global.nc.b32 %r496, [%rd66];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r496;
mov.b32 %r497, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r496;
mov.b32 %r499, {high,high};}


	
	{mul.f16x2 %r501,%r2471,%r497;
}

	
	{mul.f16x2 %r504,%r2470,%r499;
}

	
	{sub.f16x2 %r507,%r501,%r504;
}

	
	{mul.f16x2 %r510,%r2471,%r499;
}

	
	{fma.rn.f16x2 %r513,%r2470,%r497,%r510;
}

	add.s64 %rd67, %rd64, 48;

	ld.global.nc.b32 %r517, [%rd67];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r517;
mov.b32 %r518, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r517;
mov.b32 %r520, {high,high};}


	
	{mul.f16x2 %r522,%r2469,%r518;
}

	
	{mul.f16x2 %r525,%r2468,%r520;
}

	
	{sub.f16x2 %r528,%r522,%r525;
}

	
	{mul.f16x2 %r531,%r2469,%r520;
}

	
	{fma.rn.f16x2 %r534,%r2468,%r518,%r531;
}

	add.s64 %rd68, %rd64, 64;

	ld.global.nc.b32 %r538, [%rd68];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r538;
mov.b32 %r539, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r538;
mov.b32 %r541, {high,high};}


	
	{mul.f16x2 %r543,%r2467,%r539;
}

	
	{mul.f16x2 %r546,%r2466,%r541;
}

	
	{sub.f16x2 %r549,%r543,%r546;
}

	
	{mul.f16x2 %r552,%r2467,%r541;
}

	
	{fma.rn.f16x2 %r555,%r2466,%r539,%r552;
}

	add.s64 %rd69, %rd64, 80;

	ld.global.nc.b32 %r559, [%rd69];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r559;
mov.b32 %r560, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r559;
mov.b32 %r562, {high,high};}


	
	{mul.f16x2 %r564,%r2465,%r560;
}

	
	{mul.f16x2 %r567,%r2464,%r562;
}

	
	{sub.f16x2 %r570,%r564,%r567;
}

	
	{mul.f16x2 %r573,%r2465,%r562;
}

	
	{fma.rn.f16x2 %r576,%r2464,%r560,%r573;
}

	add.s64 %rd70, %rd64, 96;

	ld.global.nc.b32 %r580, [%rd70];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r580;
mov.b32 %r581, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r580;
mov.b32 %r583, {high,high};}


	
	{mul.f16x2 %r585,%r2463,%r581;
}

	
	{mul.f16x2 %r588,%r2462,%r583;
}

	
	{sub.f16x2 %r591,%r585,%r588;
}

	
	{mul.f16x2 %r594,%r2463,%r583;
}

	
	{fma.rn.f16x2 %r597,%r2462,%r581,%r594;
}

	add.s64 %rd71, %rd64, 112;

	ld.global.nc.b32 %r601, [%rd71];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r601;
mov.b32 %r602, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r601;
mov.b32 %r604, {high,high};}


	
	{mul.f16x2 %r606,%r2461,%r602;
}

	
	{mul.f16x2 %r609,%r2460,%r604;
}

	
	{sub.f16x2 %r612,%r606,%r609;
}

	
	{mul.f16x2 %r615,%r2461,%r604;
}

	
	{fma.rn.f16x2 %r618,%r2460,%r602,%r615;
}

	
	{add.f16x2 %r622,%r465,%r549;
}

	
	{add.f16x2 %r625,%r471,%r555;
}

	
	{sub.f16x2 %r628,%r465,%r549;
}

	
	{sub.f16x2 %r631,%r471,%r555;
}

	
	{add.f16x2 %r634,%r507,%r591;
}

	
	{add.f16x2 %r637,%r513,%r597;
}

	
	{sub.f16x2 %r640,%r507,%r591;
}

	
	{sub.f16x2 %r643,%r513,%r597;
}

	
	{xor.b32 %r646,%r640,0x80008000;
}

	
	{add.f16x2 %r648,%r622,%r634;
}

	
	{add.f16x2 %r651,%r625,%r637;
}

	
	{sub.f16x2 %r654,%r622,%r634;
}

	
	{sub.f16x2 %r657,%r625,%r637;
}

	
	{add.f16x2 %r660,%r628,%r643;
}

	
	{add.f16x2 %r663,%r631,%r646;
}

	
	{sub.f16x2 %r666,%r628,%r643;
}

	
	{sub.f16x2 %r669,%r631,%r646;
}

	
	{add.f16x2 %r672,%r486,%r570;
}

	
	{add.f16x2 %r675,%r492,%r576;
}

	
	{sub.f16x2 %r678,%r486,%r570;
}

	
	{sub.f16x2 %r681,%r492,%r576;
}

	
	{add.f16x2 %r684,%r528,%r612;
}

	
	{add.f16x2 %r687,%r534,%r618;
}

	
	{sub.f16x2 %r690,%r528,%r612;
}

	
	{sub.f16x2 %r693,%r534,%r618;
}

	
	{xor.b32 %r696,%r690,0x80008000;
}

	
	{add.f16x2 %r698,%r672,%r684;
}

	
	{add.f16x2 %r701,%r675,%r687;
}

	
	{sub.f16x2 %r704,%r672,%r684;
}

	
	{sub.f16x2 %r707,%r675,%r687;
}

	
	{add.f16x2 %r710,%r678,%r693;
}

	
	{add.f16x2 %r713,%r681,%r696;
}

	
	{sub.f16x2 %r716,%r678,%r693;
}

	
	{sub.f16x2 %r719,%r681,%r696;
}

	mov.f32 %f156, 0f3F3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f156;
cvt.rn.f16.f32 high, %f156;
mov.b32 %r722, {low,high};}


	mov.f32 %f166, 0fBF3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f166;
cvt.rn.f16.f32 high, %f166;
mov.b32 %r723, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f166;
cvt.rn.f16.f32 high, %f166;
mov.b32 %r726, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f166;
cvt.rn.f16.f32 high, %f166;
mov.b32 %r727, {low,high};}


	
	{mul.f16x2 %r736,%r710,%r722;
}

	
	{mul.f16x2 %r739,%r713,%r723;
}

	
	{sub.f16x2 %r742,%r736,%r739;
}

	
	{mul.f16x2 %r745,%r710,%r723;
}

	
	{fma.rn.f16x2 %r748,%r713,%r722,%r745;
}

	
	{xor.b32 %r752,%r704,0x80008000;
}

	
	{mul.f16x2 %r754,%r716,%r726;
}

	
	{mul.f16x2 %r757,%r719,%r727;
}

	
	{sub.f16x2 %r760,%r754,%r757;
}

	
	{mul.f16x2 %r763,%r716,%r727;
}

	
	{fma.rn.f16x2 %r766,%r719,%r726,%r763;
}

	
	{add.f16x2 %r770,%r648,%r698;
}

	
	{add.f16x2 %r773,%r651,%r701;
}

	
	{sub.f16x2 %r776,%r648,%r698;
}

	
	{sub.f16x2 %r779,%r651,%r701;
}

	
	{add.f16x2 %r782,%r660,%r742;
}

	
	{add.f16x2 %r785,%r663,%r748;
}

	
	{sub.f16x2 %r788,%r660,%r742;
}

	
	{sub.f16x2 %r791,%r663,%r748;
}

	
	{add.f16x2 %r794,%r654,%r707;
}

	
	{add.f16x2 %r797,%r657,%r752;
}

	
	{sub.f16x2 %r800,%r654,%r707;
}

	
	{sub.f16x2 %r803,%r657,%r752;
}

	
	{add.f16x2 %r806,%r666,%r760;
}

	
	{add.f16x2 %r809,%r669,%r766;
}

	
	{sub.f16x2 %r812,%r666,%r760;
}

	
	{sub.f16x2 %r815,%r669,%r766;
}

	and.b32 %r168, %r21, 3;
cvt.rn.f32.u32	%f201, %r168;
mul.f32 %f202, %f201, 0f3E490FDB;
cos.approx.f32 %f183, %f202;
sin.approx.f32 %f203, %f202;
neg.f32 %f184, %f203;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f183;
cvt.rn.f16.f32 high, %f184;
mov.b32 %r818, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r818;
mov.b32 %r821, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r818;
mov.b32 %r823, {high,high};}


	
	{mul.f16x2 %r825,%r785,%r823;
}

	
	{xor.b32 %r828,%r825,0x80008000;
}

	
	{fma.rn.f16x2 %r830,%r782,%r821,%r828;
}

	
	{mul.f16x2 %r834,%r782,%r823;
}

	
	{fma.rn.f16x2 %r837,%r785,%r821,%r834;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r818;
mov.b32 %r841, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r818;
mov.b32 %r843, {high,high};}


	mov.f32 %f197, 0fBF800000;
mov.f32 %f198, 0f3F800000;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f197;
cvt.rn.f16.f32 high, %f198;
mov.b32 %r845, {low,high};}


	
	{mul.f16x2 %r846,%r843,%r845;
}

	
	{mul.f16x2 %r849,%r818,%r841;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r818;
mov.b32 %r852, {high,low};}


	
	{fma.rn.f16x2 %r854,%r846,%r852,%r849;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r854;
mov.b32 %r858, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r854;
mov.b32 %r860, {high,high};}


	
	{mul.f16x2 %r862,%r797,%r860;
}

	
	{xor.b32 %r865,%r862,0x80008000;
}

	
	{fma.rn.f16x2 %r867,%r794,%r858,%r865;
}

	
	{mul.f16x2 %r871,%r794,%r860;
}

	
	{fma.rn.f16x2 %r874,%r797,%r858,%r871;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r818;
mov.b32 %r878, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r818;
mov.b32 %r880, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f197;
cvt.rn.f16.f32 high, %f198;
mov.b32 %r882, {low,high};}


	
	{mul.f16x2 %r883,%r880,%r882;
}

	
	{mul.f16x2 %r886,%r854,%r878;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r854;
mov.b32 %r889, {high,low};}


	
	{fma.rn.f16x2 %r891,%r883,%r889,%r886;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r891;
mov.b32 %r895, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r891;
mov.b32 %r897, {high,high};}


	
	{mul.f16x2 %r899,%r809,%r897;
}

	
	{xor.b32 %r902,%r899,0x80008000;
}

	
	{fma.rn.f16x2 %r904,%r806,%r895,%r902;
}

	
	{mul.f16x2 %r908,%r806,%r897;
}

	
	{fma.rn.f16x2 %r911,%r809,%r895,%r908;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r818;
mov.b32 %r915, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r818;
mov.b32 %r917, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f197;
cvt.rn.f16.f32 high, %f198;
mov.b32 %r919, {low,high};}


	
	{mul.f16x2 %r920,%r917,%r919;
}

	
	{mul.f16x2 %r923,%r891,%r915;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r891;
mov.b32 %r926, {high,low};}


	
	{fma.rn.f16x2 %r928,%r920,%r926,%r923;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r928;
mov.b32 %r932, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r928;
mov.b32 %r934, {high,high};}


	
	{mul.f16x2 %r936,%r779,%r934;
}

	
	{xor.b32 %r939,%r936,0x80008000;
}

	
	{fma.rn.f16x2 %r941,%r776,%r932,%r939;
}

	
	{mul.f16x2 %r945,%r776,%r934;
}

	
	{fma.rn.f16x2 %r948,%r779,%r932,%r945;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r818;
mov.b32 %r952, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r818;
mov.b32 %r954, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f197;
cvt.rn.f16.f32 high, %f198;
mov.b32 %r956, {low,high};}


	
	{mul.f16x2 %r957,%r954,%r956;
}

	
	{mul.f16x2 %r960,%r928,%r952;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r928;
mov.b32 %r963, {high,low};}


	
	{fma.rn.f16x2 %r965,%r957,%r963,%r960;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r965;
mov.b32 %r969, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r965;
mov.b32 %r971, {high,high};}


	
	{mul.f16x2 %r973,%r791,%r971;
}

	
	{xor.b32 %r976,%r973,0x80008000;
}

	
	{fma.rn.f16x2 %r978,%r788,%r969,%r976;
}

	
	{mul.f16x2 %r982,%r788,%r971;
}

	
	{fma.rn.f16x2 %r985,%r791,%r969,%r982;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r818;
mov.b32 %r989, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r818;
mov.b32 %r991, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f197;
cvt.rn.f16.f32 high, %f198;
mov.b32 %r993, {low,high};}


	
	{mul.f16x2 %r994,%r991,%r993;
}

	
	{mul.f16x2 %r997,%r965,%r989;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r965;
mov.b32 %r1000, {high,low};}


	
	{fma.rn.f16x2 %r1002,%r994,%r1000,%r997;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1002;
mov.b32 %r1006, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1002;
mov.b32 %r1008, {high,high};}


	
	{mul.f16x2 %r1010,%r803,%r1008;
}

	
	{xor.b32 %r1013,%r1010,0x80008000;
}

	
	{fma.rn.f16x2 %r1015,%r800,%r1006,%r1013;
}

	
	{mul.f16x2 %r1019,%r800,%r1008;
}

	
	{fma.rn.f16x2 %r1022,%r803,%r1006,%r1019;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r818;
mov.b32 %r1026, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r818;
mov.b32 %r1028, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f197;
cvt.rn.f16.f32 high, %f198;
mov.b32 %r1030, {low,high};}


	
	{mul.f16x2 %r1031,%r1028,%r1030;
}

	
	{mul.f16x2 %r1034,%r1002,%r1026;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1002;
mov.b32 %r1037, {high,low};}


	
	{fma.rn.f16x2 %r1039,%r1031,%r1037,%r1034;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1039;
mov.b32 %r1043, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1039;
mov.b32 %r1045, {high,high};}


	
	{mul.f16x2 %r1047,%r815,%r1045;
}

	
	{xor.b32 %r1050,%r1047,0x80008000;
}

	
	{fma.rn.f16x2 %r1052,%r812,%r1043,%r1050;
}

	
	{mul.f16x2 %r1056,%r812,%r1045;
}

	
	{fma.rn.f16x2 %r1059,%r815,%r1043,%r1056;
}

	shl.b32 %r1087, %r21, 3;
and.b32 %r1088, %r1087, -32;
shl.b32 %r1089, %r19, 5;
add.s32 %r183, %r1088, %r1089;
barrier.sync 0;
mov.u32 %r2336, %tid.x;
and.b32 %r2335, %r2336, 3;
shl.b32 %r1090, %r2335, 3;
add.s32 %r1091, %r1090, %r183;
shl.b32 %r1092, %r1091, 2;
mov.u32 %r1093, smem_full;
add.s32 %r184, %r1093, %r1092;
st.shared.u32 [%r184], %r770;
st.shared.u32 [%r184+4], %r830;
st.shared.u32 [%r184+8], %r867;
st.shared.u32 [%r184+12], %r904;
st.shared.u32 [%r184+16], %r941;
st.shared.u32 [%r184+20], %r978;
st.shared.u32 [%r184+24], %r1015;
st.shared.u32 [%r184+28], %r1052;
barrier.sync 0;
mov.u32 %r2338, %tid.x;
and.b32 %r2337, %r2338, 3;
add.s32 %r1094, %r2337, %r183;
shl.b32 %r1095, %r1094, 2;
add.s32 %r185, %r1093, %r1095;
ld.shared.u32 %r186, [%r185];
ld.shared.u32 %r187, [%r185+16];
ld.shared.u32 %r188, [%r185+32];
ld.shared.u32 %r189, [%r185+48];
ld.shared.u32 %r190, [%r185+64];
ld.shared.u32 %r191, [%r185+80];
ld.shared.u32 %r192, [%r185+96];
ld.shared.u32 %r193, [%r185+112];
barrier.sync 0;
st.shared.u32 [%r184], %r773;
st.shared.u32 [%r184+4], %r837;
st.shared.u32 [%r184+8], %r874;
st.shared.u32 [%r184+12], %r911;
st.shared.u32 [%r184+16], %r948;
st.shared.u32 [%r184+20], %r985;
st.shared.u32 [%r184+24], %r1022;
st.shared.u32 [%r184+28], %r1059;
barrier.sync 0;
mov.u32 %r2346, %tid.x;
neg.f32 %f518, %f203;
mov.f32 %f517, 0f3F800000;
mov.f32 %f516, 0fBF800000;
mov.f32 %f515, 0fBF3504F3;
mov.f32 %f514, 0f3F3504F3;
add.s32 %r2345, %r2346, 28;
cvt.u64.u32	%rd153, %r2345;
add.s32 %r2344, %r2346, 24;
cvt.u64.u32	%rd152, %r2344;
add.s32 %r2343, %r2346, 20;
cvt.u64.u32	%rd151, %r2343;
add.s32 %r2342, %r2346, 16;
cvt.u64.u32	%rd150, %r2342;
add.s32 %r2341, %r2346, 12;
cvt.u64.u32	%rd149, %r2341;
add.s32 %r2340, %r2346, 8;
cvt.u64.u32	%rd148, %r2340;
add.s32 %r2339, %r2346, 4;
cvt.u64.u32	%rd147, %r2339;
ld.param.u64 %rd146, [_Z21regular_bluestein_fftILj32ELj8ELj64EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+120];
cvt.u64.u32	%rd145, %r2346;
ld.shared.u32 %r1101, [%r185];
ld.shared.u32 %r1151, [%r185+16];
ld.shared.u32 %r1113, [%r185+32];
ld.shared.u32 %r1163, [%r185+48];
ld.shared.u32 %r1102, [%r185+64];
ld.shared.u32 %r1152, [%r185+80];
ld.shared.u32 %r1114, [%r185+96];
ld.shared.u32 %r1164, [%r185+112];

	{add.f16x2 %r1097,%r186,%r190;
}

	
	{add.f16x2 %r1100,%r1101,%r1102;
}

	
	{sub.f16x2 %r1103,%r186,%r190;
}

	
	{sub.f16x2 %r1106,%r1101,%r1102;
}

	
	{add.f16x2 %r1109,%r188,%r192;
}

	
	{add.f16x2 %r1112,%r1113,%r1114;
}

	
	{sub.f16x2 %r1115,%r188,%r192;
}

	
	{sub.f16x2 %r1118,%r1113,%r1114;
}

	
	{xor.b32 %r1121,%r1115,0x80008000;
}

	
	{add.f16x2 %r1123,%r1097,%r1109;
}

	
	{add.f16x2 %r1126,%r1100,%r1112;
}

	
	{sub.f16x2 %r1129,%r1097,%r1109;
}

	
	{sub.f16x2 %r1132,%r1100,%r1112;
}

	
	{add.f16x2 %r1135,%r1103,%r1118;
}

	
	{add.f16x2 %r1138,%r1106,%r1121;
}

	
	{sub.f16x2 %r1141,%r1103,%r1118;
}

	
	{sub.f16x2 %r1144,%r1106,%r1121;
}

	
	{add.f16x2 %r1147,%r187,%r191;
}

	
	{add.f16x2 %r1150,%r1151,%r1152;
}

	
	{sub.f16x2 %r1153,%r187,%r191;
}

	
	{sub.f16x2 %r1156,%r1151,%r1152;
}

	
	{add.f16x2 %r1159,%r189,%r193;
}

	
	{add.f16x2 %r1162,%r1163,%r1164;
}

	
	{sub.f16x2 %r1165,%r189,%r193;
}

	
	{sub.f16x2 %r1168,%r1163,%r1164;
}

	
	{xor.b32 %r1171,%r1165,0x80008000;
}

	
	{add.f16x2 %r1173,%r1147,%r1159;
}

	
	{add.f16x2 %r1176,%r1150,%r1162;
}

	
	{sub.f16x2 %r1179,%r1147,%r1159;
}

	
	{sub.f16x2 %r1182,%r1150,%r1162;
}

	
	{add.f16x2 %r1185,%r1153,%r1168;
}

	
	{add.f16x2 %r1188,%r1156,%r1171;
}

	
	{sub.f16x2 %r1191,%r1153,%r1168;
}

	
	{sub.f16x2 %r1194,%r1156,%r1171;
}

	shl.b64 %rd81, %rd145, 2;
add.s64 %rd73, %rd146, %rd81;

	ld.global.nc.b32 %r1197, [%rd73];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1197;
mov.b32 %r1198, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1197;
mov.b32 %r1200, {high,high};}


	
	{mul.f16x2 %r1202,%r1123,%r1198;
}

	
	{mul.f16x2 %r1205,%r1126,%r1200;
}

	
	{sub.f16x2 %r1208,%r1202,%r1205;
}

	
	{mul.f16x2 %r1211,%r1123,%r1200;
}

	
	{fma.rn.f16x2 %r1214,%r1126,%r1198,%r1211;
}

	
	{xor.b32 %r1218,%r1214,0x80008000;
}

	shl.b64 %rd82, %rd147, 2;
add.s64 %rd74, %rd146, %rd82;

	ld.global.nc.b32 %r1220, [%rd74];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1220;
mov.b32 %r1221, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1220;
mov.b32 %r1223, {high,high};}


	
	{mul.f16x2 %r1225,%r1173,%r1221;
}

	
	{mul.f16x2 %r1228,%r1176,%r1223;
}

	
	{sub.f16x2 %r1231,%r1225,%r1228;
}

	
	{mul.f16x2 %r1234,%r1173,%r1223;
}

	
	{fma.rn.f16x2 %r1237,%r1176,%r1221,%r1234;
}

	
	{xor.b32 %r1241,%r1237,0x80008000;
}

	shl.b64 %rd83, %rd148, 2;
add.s64 %rd75, %rd146, %rd83;

	ld.global.nc.b32 %r1243, [%rd75];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1243;
mov.b32 %r1244, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1243;
mov.b32 %r1246, {high,high};}


	
	{mul.f16x2 %r1248,%r1135,%r1244;
}

	
	{mul.f16x2 %r1251,%r1138,%r1246;
}

	
	{sub.f16x2 %r1254,%r1248,%r1251;
}

	
	{mul.f16x2 %r1257,%r1135,%r1246;
}

	
	{fma.rn.f16x2 %r1260,%r1138,%r1244,%r1257;
}

	
	{xor.b32 %r1264,%r1260,0x80008000;
}

	shl.b64 %rd84, %rd149, 2;
add.s64 %rd76, %rd146, %rd84;

	ld.global.nc.b32 %r1266, [%rd76];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1266;
mov.b32 %r1267, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1266;
mov.b32 %r1269, {high,high};}


	
	{mul.f16x2 %r1271,%r1185,%r1267;
}

	
	{mul.f16x2 %r1274,%r1188,%r1269;
}

	
	{sub.f16x2 %r1277,%r1271,%r1274;
}

	
	{mul.f16x2 %r1280,%r1185,%r1269;
}

	
	{fma.rn.f16x2 %r1283,%r1188,%r1267,%r1280;
}

	
	{xor.b32 %r1287,%r1283,0x80008000;
}

	shl.b64 %rd85, %rd150, 2;
add.s64 %rd77, %rd146, %rd85;

	ld.global.nc.b32 %r1289, [%rd77];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1289;
mov.b32 %r1290, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1289;
mov.b32 %r1292, {high,high};}


	
	{mul.f16x2 %r1294,%r1129,%r1290;
}

	
	{mul.f16x2 %r1297,%r1132,%r1292;
}

	
	{sub.f16x2 %r1300,%r1294,%r1297;
}

	
	{mul.f16x2 %r1303,%r1129,%r1292;
}

	
	{fma.rn.f16x2 %r1306,%r1132,%r1290,%r1303;
}

	
	{xor.b32 %r1310,%r1306,0x80008000;
}

	shl.b64 %rd86, %rd151, 2;
add.s64 %rd78, %rd146, %rd86;

	ld.global.nc.b32 %r1312, [%rd78];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1312;
mov.b32 %r1313, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1312;
mov.b32 %r1315, {high,high};}


	
	{mul.f16x2 %r1317,%r1179,%r1313;
}

	
	{mul.f16x2 %r1320,%r1182,%r1315;
}

	
	{sub.f16x2 %r1323,%r1317,%r1320;
}

	
	{mul.f16x2 %r1326,%r1179,%r1315;
}

	
	{fma.rn.f16x2 %r1329,%r1182,%r1313,%r1326;
}

	
	{xor.b32 %r1333,%r1329,0x80008000;
}

	shl.b64 %rd87, %rd152, 2;
add.s64 %rd79, %rd146, %rd87;

	ld.global.nc.b32 %r1335, [%rd79];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1335;
mov.b32 %r1336, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1335;
mov.b32 %r1338, {high,high};}


	
	{mul.f16x2 %r1340,%r1141,%r1336;
}

	
	{mul.f16x2 %r1343,%r1144,%r1338;
}

	
	{sub.f16x2 %r1346,%r1340,%r1343;
}

	
	{mul.f16x2 %r1349,%r1141,%r1338;
}

	
	{fma.rn.f16x2 %r1352,%r1144,%r1336,%r1349;
}

	
	{xor.b32 %r1356,%r1352,0x80008000;
}

	shl.b64 %rd88, %rd153, 2;
add.s64 %rd80, %rd146, %rd88;

	ld.global.nc.b32 %r1358, [%rd80];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1358;
mov.b32 %r1359, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1358;
mov.b32 %r1361, {high,high};}


	
	{mul.f16x2 %r1363,%r1191,%r1359;
}

	
	{mul.f16x2 %r1366,%r1194,%r1361;
}

	
	{sub.f16x2 %r1369,%r1363,%r1366;
}

	
	{mul.f16x2 %r1372,%r1191,%r1361;
}

	
	{fma.rn.f16x2 %r1375,%r1194,%r1359,%r1372;
}

	
	{xor.b32 %r1379,%r1375,0x80008000;
}

	
	{add.f16x2 %r1381,%r1208,%r1300;
}

	
	{add.f16x2 %r1384,%r1218,%r1310;
}

	
	{sub.f16x2 %r1387,%r1208,%r1300;
}

	
	{sub.f16x2 %r1390,%r1218,%r1310;
}

	
	{add.f16x2 %r1393,%r1254,%r1346;
}

	
	{add.f16x2 %r1396,%r1264,%r1356;
}

	
	{sub.f16x2 %r1399,%r1254,%r1346;
}

	
	{sub.f16x2 %r1402,%r1264,%r1356;
}

	
	{xor.b32 %r1405,%r1399,0x80008000;
}

	
	{add.f16x2 %r1407,%r1381,%r1393;
}

	
	{add.f16x2 %r1410,%r1384,%r1396;
}

	
	{sub.f16x2 %r1413,%r1381,%r1393;
}

	
	{sub.f16x2 %r1416,%r1384,%r1396;
}

	
	{add.f16x2 %r1419,%r1387,%r1402;
}

	
	{add.f16x2 %r1422,%r1390,%r1405;
}

	
	{sub.f16x2 %r1425,%r1387,%r1402;
}

	
	{sub.f16x2 %r1428,%r1390,%r1405;
}

	
	{add.f16x2 %r1431,%r1231,%r1323;
}

	
	{add.f16x2 %r1434,%r1241,%r1333;
}

	
	{sub.f16x2 %r1437,%r1231,%r1323;
}

	
	{sub.f16x2 %r1440,%r1241,%r1333;
}

	
	{add.f16x2 %r1443,%r1277,%r1369;
}

	
	{add.f16x2 %r1446,%r1287,%r1379;
}

	
	{sub.f16x2 %r1449,%r1277,%r1369;
}

	
	{sub.f16x2 %r1452,%r1287,%r1379;
}

	
	{xor.b32 %r1455,%r1449,0x80008000;
}

	
	{add.f16x2 %r1457,%r1431,%r1443;
}

	
	{add.f16x2 %r1460,%r1434,%r1446;
}

	
	{sub.f16x2 %r1463,%r1431,%r1443;
}

	
	{sub.f16x2 %r1466,%r1434,%r1446;
}

	
	{add.f16x2 %r1469,%r1437,%r1452;
}

	
	{add.f16x2 %r1472,%r1440,%r1455;
}

	
	{sub.f16x2 %r1475,%r1437,%r1452;
}

	
	{sub.f16x2 %r1478,%r1440,%r1455;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f514;
cvt.rn.f16.f32 high, %f514;
mov.b32 %r1481, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f515;
cvt.rn.f16.f32 high, %f515;
mov.b32 %r1482, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f515;
cvt.rn.f16.f32 high, %f515;
mov.b32 %r1485, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f515;
cvt.rn.f16.f32 high, %f515;
mov.b32 %r1486, {low,high};}


	
	{mul.f16x2 %r1495,%r1469,%r1481;
}

	
	{mul.f16x2 %r1498,%r1472,%r1482;
}

	
	{sub.f16x2 %r1501,%r1495,%r1498;
}

	
	{mul.f16x2 %r1504,%r1469,%r1482;
}

	
	{fma.rn.f16x2 %r1507,%r1472,%r1481,%r1504;
}

	
	{xor.b32 %r1511,%r1463,0x80008000;
}

	
	{mul.f16x2 %r1513,%r1475,%r1485;
}

	
	{mul.f16x2 %r1516,%r1478,%r1486;
}

	
	{sub.f16x2 %r1519,%r1513,%r1516;
}

	
	{mul.f16x2 %r1522,%r1475,%r1486;
}

	
	{fma.rn.f16x2 %r1525,%r1478,%r1485,%r1522;
}

	
	{add.f16x2 %r1529,%r1407,%r1457;
}

	
	{add.f16x2 %r1532,%r1410,%r1460;
}

	
	{sub.f16x2 %r1535,%r1407,%r1457;
}

	
	{sub.f16x2 %r1538,%r1410,%r1460;
}

	
	{add.f16x2 %r1541,%r1419,%r1501;
}

	
	{add.f16x2 %r1544,%r1422,%r1507;
}

	
	{sub.f16x2 %r1547,%r1419,%r1501;
}

	
	{sub.f16x2 %r1550,%r1422,%r1507;
}

	
	{add.f16x2 %r1553,%r1413,%r1466;
}

	
	{add.f16x2 %r1556,%r1416,%r1511;
}

	
	{sub.f16x2 %r1559,%r1413,%r1466;
}

	
	{sub.f16x2 %r1562,%r1416,%r1511;
}

	
	{add.f16x2 %r1565,%r1425,%r1519;
}

	
	{add.f16x2 %r1568,%r1428,%r1525;
}

	
	{sub.f16x2 %r1571,%r1425,%r1519;
}

	
	{sub.f16x2 %r1574,%r1428,%r1525;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f183;
cvt.rn.f16.f32 high, %f518;
mov.b32 %r1577, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1577;
mov.b32 %r1580, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1577;
mov.b32 %r1582, {high,high};}


	
	{mul.f16x2 %r1584,%r1544,%r1582;
}

	
	{xor.b32 %r1587,%r1584,0x80008000;
}

	
	{fma.rn.f16x2 %r1589,%r1541,%r1580,%r1587;
}

	
	{mul.f16x2 %r1593,%r1541,%r1582;
}

	
	{fma.rn.f16x2 %r1596,%r1544,%r1580,%r1593;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1577;
mov.b32 %r1600, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1577;
mov.b32 %r1602, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f517;
mov.b32 %r1604, {low,high};}


	
	{mul.f16x2 %r1605,%r1602,%r1604;
}

	
	{mul.f16x2 %r1608,%r1577,%r1600;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1577;
mov.b32 %r1611, {high,low};}


	
	{fma.rn.f16x2 %r1613,%r1605,%r1611,%r1608;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1613;
mov.b32 %r1617, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1613;
mov.b32 %r1619, {high,high};}


	
	{mul.f16x2 %r1621,%r1556,%r1619;
}

	
	{xor.b32 %r1624,%r1621,0x80008000;
}

	
	{fma.rn.f16x2 %r1626,%r1553,%r1617,%r1624;
}

	
	{mul.f16x2 %r1630,%r1553,%r1619;
}

	
	{fma.rn.f16x2 %r1633,%r1556,%r1617,%r1630;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1577;
mov.b32 %r1637, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1577;
mov.b32 %r1639, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f517;
mov.b32 %r1641, {low,high};}


	
	{mul.f16x2 %r1642,%r1639,%r1641;
}

	
	{mul.f16x2 %r1645,%r1613,%r1637;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1613;
mov.b32 %r1648, {high,low};}


	
	{fma.rn.f16x2 %r1650,%r1642,%r1648,%r1645;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1650;
mov.b32 %r1654, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1650;
mov.b32 %r1656, {high,high};}


	
	{mul.f16x2 %r1658,%r1568,%r1656;
}

	
	{xor.b32 %r1661,%r1658,0x80008000;
}

	
	{fma.rn.f16x2 %r1663,%r1565,%r1654,%r1661;
}

	
	{mul.f16x2 %r1667,%r1565,%r1656;
}

	
	{fma.rn.f16x2 %r1670,%r1568,%r1654,%r1667;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1577;
mov.b32 %r1674, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1577;
mov.b32 %r1676, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f517;
mov.b32 %r1678, {low,high};}


	
	{mul.f16x2 %r1679,%r1676,%r1678;
}

	
	{mul.f16x2 %r1682,%r1650,%r1674;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1650;
mov.b32 %r1685, {high,low};}


	
	{fma.rn.f16x2 %r1687,%r1679,%r1685,%r1682;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1687;
mov.b32 %r1691, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1687;
mov.b32 %r1693, {high,high};}


	
	{mul.f16x2 %r1695,%r1538,%r1693;
}

	
	{xor.b32 %r1698,%r1695,0x80008000;
}

	
	{fma.rn.f16x2 %r1700,%r1535,%r1691,%r1698;
}

	
	{mul.f16x2 %r1704,%r1535,%r1693;
}

	
	{fma.rn.f16x2 %r1707,%r1538,%r1691,%r1704;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1577;
mov.b32 %r1711, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1577;
mov.b32 %r1713, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f517;
mov.b32 %r1715, {low,high};}


	
	{mul.f16x2 %r1716,%r1713,%r1715;
}

	
	{mul.f16x2 %r1719,%r1687,%r1711;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1687;
mov.b32 %r1722, {high,low};}


	
	{fma.rn.f16x2 %r1724,%r1716,%r1722,%r1719;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1724;
mov.b32 %r1728, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1724;
mov.b32 %r1730, {high,high};}


	
	{mul.f16x2 %r1732,%r1550,%r1730;
}

	
	{xor.b32 %r1735,%r1732,0x80008000;
}

	
	{fma.rn.f16x2 %r1737,%r1547,%r1728,%r1735;
}

	
	{mul.f16x2 %r1741,%r1547,%r1730;
}

	
	{fma.rn.f16x2 %r1744,%r1550,%r1728,%r1741;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1577;
mov.b32 %r1748, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1577;
mov.b32 %r1750, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f517;
mov.b32 %r1752, {low,high};}


	
	{mul.f16x2 %r1753,%r1750,%r1752;
}

	
	{mul.f16x2 %r1756,%r1724,%r1748;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1724;
mov.b32 %r1759, {high,low};}


	
	{fma.rn.f16x2 %r1761,%r1753,%r1759,%r1756;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1761;
mov.b32 %r1765, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1761;
mov.b32 %r1767, {high,high};}


	
	{mul.f16x2 %r1769,%r1562,%r1767;
}

	
	{xor.b32 %r1772,%r1769,0x80008000;
}

	
	{fma.rn.f16x2 %r1774,%r1559,%r1765,%r1772;
}

	
	{mul.f16x2 %r1778,%r1559,%r1767;
}

	
	{fma.rn.f16x2 %r1781,%r1562,%r1765,%r1778;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1577;
mov.b32 %r1785, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1577;
mov.b32 %r1787, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f517;
mov.b32 %r1789, {low,high};}


	
	{mul.f16x2 %r1790,%r1787,%r1789;
}

	
	{mul.f16x2 %r1793,%r1761,%r1785;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1761;
mov.b32 %r1796, {high,low};}


	
	{fma.rn.f16x2 %r1798,%r1790,%r1796,%r1793;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1798;
mov.b32 %r1802, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1798;
mov.b32 %r1804, {high,high};}


	
	{mul.f16x2 %r1806,%r1574,%r1804;
}

	
	{xor.b32 %r1809,%r1806,0x80008000;
}

	
	{fma.rn.f16x2 %r1811,%r1571,%r1802,%r1809;
}

	
	{mul.f16x2 %r1815,%r1571,%r1804;
}

	
	{fma.rn.f16x2 %r1818,%r1574,%r1802,%r1815;
}

	barrier.sync 0;
st.shared.u32 [%r184], %r1529;
st.shared.u32 [%r184+4], %r1589;
st.shared.u32 [%r184+8], %r1626;
st.shared.u32 [%r184+12], %r1663;
st.shared.u32 [%r184+16], %r1700;
st.shared.u32 [%r184+20], %r1737;
st.shared.u32 [%r184+24], %r1774;
st.shared.u32 [%r184+28], %r1811;
barrier.sync 0;
ld.shared.u32 %r210, [%r185];
ld.shared.u32 %r211, [%r185+16];
ld.shared.u32 %r212, [%r185+32];
ld.shared.u32 %r213, [%r185+48];
ld.shared.u32 %r214, [%r185+64];
ld.shared.u32 %r215, [%r185+80];
ld.shared.u32 %r216, [%r185+96];
ld.shared.u32 %r217, [%r185+112];
barrier.sync 0;
st.shared.u32 [%r184], %r1532;
st.shared.u32 [%r184+4], %r1596;
st.shared.u32 [%r184+8], %r1633;
st.shared.u32 [%r184+12], %r1670;
st.shared.u32 [%r184+16], %r1707;
st.shared.u32 [%r184+20], %r1744;
st.shared.u32 [%r184+24], %r1781;
st.shared.u32 [%r184+28], %r1818;
barrier.sync 0;
ld.shared.u32 %r1843, [%r185];
ld.shared.u32 %r1893, [%r185+16];
ld.shared.u32 %r1855, [%r185+32];
ld.shared.u32 %r1905, [%r185+48];
ld.shared.u32 %r1844, [%r185+64];
ld.shared.u32 %r1894, [%r185+80];
ld.shared.u32 %r1856, [%r185+96];
ld.shared.u32 %r1906, [%r185+112];

	{add.f16x2 %r1839,%r210,%r214;
}

	
	{add.f16x2 %r1842,%r1843,%r1844;
}

	
	{sub.f16x2 %r1845,%r210,%r214;
}

	
	{sub.f16x2 %r1848,%r1843,%r1844;
}

	
	{add.f16x2 %r1851,%r212,%r216;
}

	
	{add.f16x2 %r1854,%r1855,%r1856;
}

	
	{sub.f16x2 %r1857,%r212,%r216;
}

	
	{sub.f16x2 %r1860,%r1855,%r1856;
}

	
	{xor.b32 %r1863,%r1857,0x80008000;
}

	
	{add.f16x2 %r1865,%r1839,%r1851;
}

	
	{add.f16x2 %r1868,%r1842,%r1854;
}

	
	{sub.f16x2 %r1871,%r1839,%r1851;
}

	
	{sub.f16x2 %r1874,%r1842,%r1854;
}

	
	{add.f16x2 %r1877,%r1845,%r1860;
}

	
	{add.f16x2 %r1880,%r1848,%r1863;
}

	
	{sub.f16x2 %r1883,%r1845,%r1860;
}

	
	{sub.f16x2 %r1886,%r1848,%r1863;
}

	
	{add.f16x2 %r1889,%r211,%r215;
}

	
	{add.f16x2 %r1892,%r1893,%r1894;
}

	
	{sub.f16x2 %r1895,%r211,%r215;
}

	
	{sub.f16x2 %r1898,%r1893,%r1894;
}

	
	{add.f16x2 %r1901,%r213,%r217;
}

	
	{add.f16x2 %r1904,%r1905,%r1906;
}

	
	{sub.f16x2 %r1907,%r213,%r217;
}

	
	{sub.f16x2 %r1910,%r1905,%r1906;
}

	
	{xor.b32 %r1913,%r1907,0x80008000;
}

	
	{add.f16x2 %r1915,%r1889,%r1901;
}

	
	{add.f16x2 %r1918,%r1892,%r1904;
}

	
	{sub.f16x2 %r1921,%r1889,%r1901;
}

	
	{sub.f16x2 %r1924,%r1892,%r1904;
}

	
	{add.f16x2 %r1927,%r1895,%r1910;
}

	
	{add.f16x2 %r1930,%r1898,%r1913;
}

	
	{sub.f16x2 %r1933,%r1895,%r1910;
}

	
	{sub.f16x2 %r1936,%r1898,%r1913;
}

	
	{xor.b32 %r1939,%r1868,0x80008000;
}

	mov.f32 %f250, 0f42000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f250;
mov.b32 %r1941, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1865;
mov.b16 %rs97, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1941;
mov.b16 %rs98, low;}

	
	{ cvt.f32.f16 %f251, %rs97;}


	
	{ cvt.f32.f16 %f252, %rs98;}


	
	{rcp.approx.ftz.f32 %f253, %f252;
}

	mul.f32 %f255, %f251, %f253;

	{ cvt.rn.f16.f32 %rs417, %f255;}


	and.b16 %rs103, %rs417, 32767;
mov.u16 %rs104, 143;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs103, %rs104;
selp.u16 %rs102, 1, 0, __$temp3;}

	setp.ne.s16	%p26, %rs102, 0;
setp.ne.s16	%p27, %rs103, 0;
and.pred %p28, %p27, %p26;
@!%p28 bra BB0_60;
bra.uni BB0_59;

BB0_59:
neg.f32 %f257, %f252;
fma.rn.f32 %f258, %f257, %f255, %f251;
fma.rn.f32 %f256, %f253, %f258, %f255;

	{ cvt.rn.f16.f32 %rs417, %f256;}



BB0_60:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r1865;
mov.b16 %rs106, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1941;
mov.b16 %rs107, high;}

	
	{ cvt.f32.f16 %f259, %rs106;}


	
	{ cvt.f32.f16 %f260, %rs107;}


	
	{rcp.approx.ftz.f32 %f261, %f260;
}

	mul.f32 %f263, %f259, %f261;

	{ cvt.rn.f16.f32 %rs418, %f263;}


	and.b16 %rs112, %rs418, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs112, %rs104;
selp.u16 %rs111, 1, 0, __$temp3;}

	setp.ne.s16	%p29, %rs111, 0;
setp.ne.s16	%p30, %rs112, 0;
and.pred %p31, %p30, %p29;
@!%p31 bra BB0_62;
bra.uni BB0_61;

BB0_61:
neg.f32 %f265, %f260;
fma.rn.f32 %f266, %f265, %f263, %f259;
fma.rn.f32 %f264, %f261, %f266, %f263;

	{ cvt.rn.f16.f32 %rs418, %f264;}



BB0_62:

	{ mov.b32 %r1946, {%rs417,%rs418};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1939;
mov.b16 %rs117, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1941;
mov.b16 %rs118, low;}

	
	{ cvt.f32.f16 %f267, %rs117;}


	
	{ cvt.f32.f16 %f268, %rs118;}


	
	{rcp.approx.ftz.f32 %f269, %f268;
}

	mul.f32 %f271, %f267, %f269;

	{ cvt.rn.f16.f32 %rs419, %f271;}


	and.b16 %rs123, %rs419, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs123, %rs104;
selp.u16 %rs122, 1, 0, __$temp3;}

	setp.ne.s16	%p32, %rs122, 0;
setp.ne.s16	%p33, %rs123, 0;
and.pred %p34, %p33, %p32;
@!%p34 bra BB0_64;
bra.uni BB0_63;

BB0_63:
neg.f32 %f273, %f268;
fma.rn.f32 %f274, %f273, %f271, %f267;
fma.rn.f32 %f272, %f269, %f274, %f271;

	{ cvt.rn.f16.f32 %rs419, %f272;}



BB0_64:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r1939;
mov.b16 %rs126, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1941;
mov.b16 %rs127, high;}

	
	{ cvt.f32.f16 %f275, %rs126;}


	
	{ cvt.f32.f16 %f276, %rs127;}


	
	{rcp.approx.ftz.f32 %f277, %f276;
}

	mul.f32 %f279, %f275, %f277;

	{ cvt.rn.f16.f32 %rs420, %f279;}


	and.b16 %rs132, %rs420, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs132, %rs104;
selp.u16 %rs131, 1, 0, __$temp3;}

	setp.ne.s16	%p35, %rs131, 0;
setp.ne.s16	%p36, %rs132, 0;
and.pred %p37, %p36, %p35;
@!%p37 bra BB0_66;
bra.uni BB0_65;

BB0_65:
neg.f32 %f281, %f276;
fma.rn.f32 %f282, %f281, %f279, %f275;
fma.rn.f32 %f280, %f277, %f282, %f279;

	{ cvt.rn.f16.f32 %rs420, %f280;}



BB0_66:
mov.u32 %r2411, %tid.x;
mul.wide.u32 %rd157, %r2411, 4;
ld.param.u64 %rd156, [_Z21regular_bluestein_fftILj32ELj8ELj64EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.s64 %rd155, %rd156, %rd157;

	{ mov.b32 %r1951, {%rs419,%rs420};}


	
	ld.global.nc.b32 %r1952, [%rd155];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1952;
mov.b32 %r1953, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1952;
mov.b32 %r1955, {high,high};}


	
	{mul.f16x2 %r1957,%r1946,%r1953;
}

	
	{mul.f16x2 %r1960,%r1951,%r1955;
}

	
	{sub.f16x2 %r1963,%r1957,%r1960;
}

	
	{mul.f16x2 %r1966,%r1946,%r1955;
}

	
	{fma.rn.f16x2 %r1969,%r1951,%r1953,%r1966;
}

	
	{xor.b32 %r1973,%r1918,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f250;
mov.b32 %r1975, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1915;
mov.b16 %rs137, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1975;
mov.b16 %rs138, low;}

	
	{ cvt.f32.f16 %f284, %rs137;}


	
	{ cvt.f32.f16 %f285, %rs138;}


	
	{rcp.approx.ftz.f32 %f286, %f285;
}

	mul.f32 %f288, %f284, %f286;

	{ cvt.rn.f16.f32 %rs421, %f288;}


	and.b16 %rs143, %rs421, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs143, %rs104;
selp.u16 %rs142, 1, 0, __$temp3;}

	setp.ne.s16	%p38, %rs142, 0;
setp.ne.s16	%p39, %rs143, 0;
and.pred %p40, %p39, %p38;
@!%p40 bra BB0_68;
bra.uni BB0_67;

BB0_67:
neg.f32 %f290, %f285;
fma.rn.f32 %f291, %f290, %f288, %f284;
fma.rn.f32 %f289, %f286, %f291, %f288;

	{ cvt.rn.f16.f32 %rs421, %f289;}



BB0_68:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r1915;
mov.b16 %rs146, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1975;
mov.b16 %rs147, high;}

	
	{ cvt.f32.f16 %f292, %rs146;}


	
	{ cvt.f32.f16 %f293, %rs147;}


	
	{rcp.approx.ftz.f32 %f294, %f293;
}

	mul.f32 %f296, %f292, %f294;

	{ cvt.rn.f16.f32 %rs422, %f296;}


	and.b16 %rs152, %rs422, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs152, %rs104;
selp.u16 %rs151, 1, 0, __$temp3;}

	setp.ne.s16	%p41, %rs151, 0;
setp.ne.s16	%p42, %rs152, 0;
and.pred %p43, %p42, %p41;
@!%p43 bra BB0_70;
bra.uni BB0_69;

BB0_69:
neg.f32 %f298, %f293;
fma.rn.f32 %f299, %f298, %f296, %f292;
fma.rn.f32 %f297, %f294, %f299, %f296;

	{ cvt.rn.f16.f32 %rs422, %f297;}



BB0_70:

	{ mov.b32 %r1980, {%rs421,%rs422};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1973;
mov.b16 %rs157, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1975;
mov.b16 %rs158, low;}

	
	{ cvt.f32.f16 %f300, %rs157;}


	
	{ cvt.f32.f16 %f301, %rs158;}


	
	{rcp.approx.ftz.f32 %f302, %f301;
}

	mul.f32 %f304, %f300, %f302;

	{ cvt.rn.f16.f32 %rs423, %f304;}


	and.b16 %rs163, %rs423, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs163, %rs104;
selp.u16 %rs162, 1, 0, __$temp3;}

	setp.ne.s16	%p44, %rs162, 0;
setp.ne.s16	%p45, %rs163, 0;
and.pred %p46, %p45, %p44;
@!%p46 bra BB0_72;
bra.uni BB0_71;

BB0_71:
neg.f32 %f306, %f301;
fma.rn.f32 %f307, %f306, %f304, %f300;
fma.rn.f32 %f305, %f302, %f307, %f304;

	{ cvt.rn.f16.f32 %rs423, %f305;}



BB0_72:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r1973;
mov.b16 %rs166, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1975;
mov.b16 %rs167, high;}

	
	{ cvt.f32.f16 %f308, %rs166;}


	
	{ cvt.f32.f16 %f309, %rs167;}


	
	{rcp.approx.ftz.f32 %f310, %f309;
}

	mul.f32 %f312, %f308, %f310;

	{ cvt.rn.f16.f32 %rs424, %f312;}


	and.b16 %rs172, %rs424, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs172, %rs104;
selp.u16 %rs171, 1, 0, __$temp3;}

	setp.ne.s16	%p47, %rs171, 0;
setp.ne.s16	%p48, %rs172, 0;
and.pred %p49, %p48, %p47;
@!%p49 bra BB0_74;
bra.uni BB0_73;

BB0_73:
neg.f32 %f314, %f309;
fma.rn.f32 %f315, %f314, %f312, %f308;
fma.rn.f32 %f313, %f310, %f315, %f312;

	{ cvt.rn.f16.f32 %rs424, %f313;}



BB0_74:

	{ mov.b32 %r1985, {%rs423,%rs424};}


	
	ld.global.nc.b32 %r1986, [%rd65];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1986;
mov.b32 %r1987, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1986;
mov.b32 %r1989, {high,high};}


	
	{mul.f16x2 %r1991,%r1980,%r1987;
}

	
	{mul.f16x2 %r1994,%r1985,%r1989;
}

	
	{sub.f16x2 %r1997,%r1991,%r1994;
}

	
	{mul.f16x2 %r2000,%r1980,%r1989;
}

	
	{fma.rn.f16x2 %r2003,%r1985,%r1987,%r2000;
}

	
	{xor.b32 %r2007,%r1880,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f250;
mov.b32 %r2009, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1877;
mov.b16 %rs177, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2009;
mov.b16 %rs178, low;}

	
	{ cvt.f32.f16 %f317, %rs177;}


	
	{ cvt.f32.f16 %f318, %rs178;}


	
	{rcp.approx.ftz.f32 %f319, %f318;
}

	mul.f32 %f321, %f317, %f319;

	{ cvt.rn.f16.f32 %rs425, %f321;}


	and.b16 %rs183, %rs425, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs183, %rs104;
selp.u16 %rs182, 1, 0, __$temp3;}

	setp.ne.s16	%p50, %rs182, 0;
setp.ne.s16	%p51, %rs183, 0;
and.pred %p52, %p51, %p50;
@!%p52 bra BB0_76;
bra.uni BB0_75;

BB0_75:
neg.f32 %f323, %f318;
fma.rn.f32 %f324, %f323, %f321, %f317;
fma.rn.f32 %f322, %f319, %f324, %f321;

	{ cvt.rn.f16.f32 %rs425, %f322;}



BB0_76:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r1877;
mov.b16 %rs186, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2009;
mov.b16 %rs187, high;}

	
	{ cvt.f32.f16 %f325, %rs186;}


	
	{ cvt.f32.f16 %f326, %rs187;}


	
	{rcp.approx.ftz.f32 %f327, %f326;
}

	mul.f32 %f329, %f325, %f327;

	{ cvt.rn.f16.f32 %rs426, %f329;}


	and.b16 %rs192, %rs426, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs192, %rs104;
selp.u16 %rs191, 1, 0, __$temp3;}

	setp.ne.s16	%p53, %rs191, 0;
setp.ne.s16	%p54, %rs192, 0;
and.pred %p55, %p54, %p53;
@!%p55 bra BB0_78;
bra.uni BB0_77;

BB0_77:
neg.f32 %f331, %f326;
fma.rn.f32 %f332, %f331, %f329, %f325;
fma.rn.f32 %f330, %f327, %f332, %f329;

	{ cvt.rn.f16.f32 %rs426, %f330;}



BB0_78:

	{ mov.b32 %r2014, {%rs425,%rs426};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2007;
mov.b16 %rs197, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2009;
mov.b16 %rs198, low;}

	
	{ cvt.f32.f16 %f333, %rs197;}


	
	{ cvt.f32.f16 %f334, %rs198;}


	
	{rcp.approx.ftz.f32 %f335, %f334;
}

	mul.f32 %f337, %f333, %f335;

	{ cvt.rn.f16.f32 %rs427, %f337;}


	and.b16 %rs203, %rs427, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs203, %rs104;
selp.u16 %rs202, 1, 0, __$temp3;}

	setp.ne.s16	%p56, %rs202, 0;
setp.ne.s16	%p57, %rs203, 0;
and.pred %p58, %p57, %p56;
@!%p58 bra BB0_80;
bra.uni BB0_79;

BB0_79:
neg.f32 %f339, %f334;
fma.rn.f32 %f340, %f339, %f337, %f333;
fma.rn.f32 %f338, %f335, %f340, %f337;

	{ cvt.rn.f16.f32 %rs427, %f338;}



BB0_80:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2007;
mov.b16 %rs206, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2009;
mov.b16 %rs207, high;}

	
	{ cvt.f32.f16 %f341, %rs206;}


	
	{ cvt.f32.f16 %f342, %rs207;}


	
	{rcp.approx.ftz.f32 %f343, %f342;
}

	mul.f32 %f345, %f341, %f343;

	{ cvt.rn.f16.f32 %rs428, %f345;}


	and.b16 %rs212, %rs428, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs212, %rs104;
selp.u16 %rs211, 1, 0, __$temp3;}

	setp.ne.s16	%p59, %rs211, 0;
setp.ne.s16	%p60, %rs212, 0;
and.pred %p61, %p60, %p59;
@!%p61 bra BB0_82;
bra.uni BB0_81;

BB0_81:
neg.f32 %f347, %f342;
fma.rn.f32 %f348, %f347, %f345, %f341;
fma.rn.f32 %f346, %f343, %f348, %f345;

	{ cvt.rn.f16.f32 %rs428, %f346;}



BB0_82:
mov.u32 %r2412, %tid.x;
mul.wide.u32 %rd161, %r2412, 4;
ld.param.u64 %rd160, [_Z21regular_bluestein_fftILj32ELj8ELj64EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.s64 %rd159, %rd160, %rd161;
add.s64 %rd158, %rd159, 32;

	{ mov.b32 %r2019, {%rs427,%rs428};}


	
	ld.global.nc.b32 %r2020, [%rd158];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2020;
mov.b32 %r2021, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2020;
mov.b32 %r2023, {high,high};}


	
	{mul.f16x2 %r2025,%r2014,%r2021;
}

	
	{mul.f16x2 %r2028,%r2019,%r2023;
}

	
	{sub.f16x2 %r2031,%r2025,%r2028;
}

	
	{mul.f16x2 %r2034,%r2014,%r2023;
}

	
	{fma.rn.f16x2 %r2037,%r2019,%r2021,%r2034;
}

	
	{xor.b32 %r2041,%r1930,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f250;
mov.b32 %r2043, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1927;
mov.b16 %rs217, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2043;
mov.b16 %rs218, low;}

	
	{ cvt.f32.f16 %f350, %rs217;}


	
	{ cvt.f32.f16 %f351, %rs218;}


	
	{rcp.approx.ftz.f32 %f352, %f351;
}

	mul.f32 %f354, %f350, %f352;

	{ cvt.rn.f16.f32 %rs429, %f354;}


	and.b16 %rs223, %rs429, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs223, %rs104;
selp.u16 %rs222, 1, 0, __$temp3;}

	setp.ne.s16	%p62, %rs222, 0;
setp.ne.s16	%p63, %rs223, 0;
and.pred %p64, %p63, %p62;
@!%p64 bra BB0_84;
bra.uni BB0_83;

BB0_83:
neg.f32 %f356, %f351;
fma.rn.f32 %f357, %f356, %f354, %f350;
fma.rn.f32 %f355, %f352, %f357, %f354;

	{ cvt.rn.f16.f32 %rs429, %f355;}



BB0_84:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r1927;
mov.b16 %rs226, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2043;
mov.b16 %rs227, high;}

	
	{ cvt.f32.f16 %f358, %rs226;}


	
	{ cvt.f32.f16 %f359, %rs227;}


	
	{rcp.approx.ftz.f32 %f360, %f359;
}

	mul.f32 %f362, %f358, %f360;

	{ cvt.rn.f16.f32 %rs430, %f362;}


	and.b16 %rs232, %rs430, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs232, %rs104;
selp.u16 %rs231, 1, 0, __$temp3;}

	setp.ne.s16	%p65, %rs231, 0;
setp.ne.s16	%p66, %rs232, 0;
and.pred %p67, %p66, %p65;
@!%p67 bra BB0_86;
bra.uni BB0_85;

BB0_85:
neg.f32 %f364, %f359;
fma.rn.f32 %f365, %f364, %f362, %f358;
fma.rn.f32 %f363, %f360, %f365, %f362;

	{ cvt.rn.f16.f32 %rs430, %f363;}



BB0_86:

	{ mov.b32 %r2048, {%rs429,%rs430};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2041;
mov.b16 %rs237, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2043;
mov.b16 %rs238, low;}

	
	{ cvt.f32.f16 %f366, %rs237;}


	
	{ cvt.f32.f16 %f367, %rs238;}


	
	{rcp.approx.ftz.f32 %f368, %f367;
}

	mul.f32 %f370, %f366, %f368;

	{ cvt.rn.f16.f32 %rs431, %f370;}


	and.b16 %rs243, %rs431, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs243, %rs104;
selp.u16 %rs242, 1, 0, __$temp3;}

	setp.ne.s16	%p68, %rs242, 0;
setp.ne.s16	%p69, %rs243, 0;
and.pred %p70, %p69, %p68;
@!%p70 bra BB0_88;
bra.uni BB0_87;

BB0_87:
neg.f32 %f372, %f367;
fma.rn.f32 %f373, %f372, %f370, %f366;
fma.rn.f32 %f371, %f368, %f373, %f370;

	{ cvt.rn.f16.f32 %rs431, %f371;}



BB0_88:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2041;
mov.b16 %rs246, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2043;
mov.b16 %rs247, high;}

	
	{ cvt.f32.f16 %f374, %rs246;}


	
	{ cvt.f32.f16 %f375, %rs247;}


	
	{rcp.approx.ftz.f32 %f376, %f375;
}

	mul.f32 %f378, %f374, %f376;

	{ cvt.rn.f16.f32 %rs432, %f378;}


	and.b16 %rs252, %rs432, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs252, %rs104;
selp.u16 %rs251, 1, 0, __$temp3;}

	setp.ne.s16	%p71, %rs251, 0;
setp.ne.s16	%p72, %rs252, 0;
and.pred %p73, %p72, %p71;
@!%p73 bra BB0_90;
bra.uni BB0_89;

BB0_89:
neg.f32 %f380, %f375;
fma.rn.f32 %f381, %f380, %f378, %f374;
fma.rn.f32 %f379, %f376, %f381, %f378;

	{ cvt.rn.f16.f32 %rs432, %f379;}



BB0_90:

	{ mov.b32 %r2053, {%rs431,%rs432};}


	
	ld.global.nc.b32 %r2054, [%rd67];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2054;
mov.b32 %r2055, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2054;
mov.b32 %r2057, {high,high};}


	
	{mul.f16x2 %r2059,%r2048,%r2055;
}

	
	{mul.f16x2 %r2062,%r2053,%r2057;
}

	
	{sub.f16x2 %r2065,%r2059,%r2062;
}

	
	{mul.f16x2 %r2068,%r2048,%r2057;
}

	
	{fma.rn.f16x2 %r2071,%r2053,%r2055,%r2068;
}

	
	{xor.b32 %r2075,%r1874,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f250;
mov.b32 %r2077, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1871;
mov.b16 %rs257, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2077;
mov.b16 %rs258, low;}

	
	{ cvt.f32.f16 %f383, %rs257;}


	
	{ cvt.f32.f16 %f384, %rs258;}


	
	{rcp.approx.ftz.f32 %f385, %f384;
}

	mul.f32 %f387, %f383, %f385;

	{ cvt.rn.f16.f32 %rs433, %f387;}


	and.b16 %rs263, %rs433, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs263, %rs104;
selp.u16 %rs262, 1, 0, __$temp3;}

	setp.ne.s16	%p74, %rs262, 0;
setp.ne.s16	%p75, %rs263, 0;
and.pred %p76, %p75, %p74;
@!%p76 bra BB0_92;
bra.uni BB0_91;

BB0_91:
neg.f32 %f389, %f384;
fma.rn.f32 %f390, %f389, %f387, %f383;
fma.rn.f32 %f388, %f385, %f390, %f387;

	{ cvt.rn.f16.f32 %rs433, %f388;}



BB0_92:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r1871;
mov.b16 %rs266, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2077;
mov.b16 %rs267, high;}

	
	{ cvt.f32.f16 %f391, %rs266;}


	
	{ cvt.f32.f16 %f392, %rs267;}


	
	{rcp.approx.ftz.f32 %f393, %f392;
}

	mul.f32 %f395, %f391, %f393;

	{ cvt.rn.f16.f32 %rs434, %f395;}


	and.b16 %rs272, %rs434, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs272, %rs104;
selp.u16 %rs271, 1, 0, __$temp3;}

	setp.ne.s16	%p77, %rs271, 0;
setp.ne.s16	%p78, %rs272, 0;
and.pred %p79, %p78, %p77;
@!%p79 bra BB0_94;
bra.uni BB0_93;

BB0_93:
neg.f32 %f397, %f392;
fma.rn.f32 %f398, %f397, %f395, %f391;
fma.rn.f32 %f396, %f393, %f398, %f395;

	{ cvt.rn.f16.f32 %rs434, %f396;}



BB0_94:

	{ mov.b32 %r2082, {%rs433,%rs434};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2075;
mov.b16 %rs277, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2077;
mov.b16 %rs278, low;}

	
	{ cvt.f32.f16 %f399, %rs277;}


	
	{ cvt.f32.f16 %f400, %rs278;}


	
	{rcp.approx.ftz.f32 %f401, %f400;
}

	mul.f32 %f403, %f399, %f401;

	{ cvt.rn.f16.f32 %rs435, %f403;}


	and.b16 %rs283, %rs435, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs283, %rs104;
selp.u16 %rs282, 1, 0, __$temp3;}

	setp.ne.s16	%p80, %rs282, 0;
setp.ne.s16	%p81, %rs283, 0;
and.pred %p82, %p81, %p80;
@!%p82 bra BB0_96;
bra.uni BB0_95;

BB0_95:
neg.f32 %f405, %f400;
fma.rn.f32 %f406, %f405, %f403, %f399;
fma.rn.f32 %f404, %f401, %f406, %f403;

	{ cvt.rn.f16.f32 %rs435, %f404;}



BB0_96:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2075;
mov.b16 %rs286, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2077;
mov.b16 %rs287, high;}

	
	{ cvt.f32.f16 %f407, %rs286;}


	
	{ cvt.f32.f16 %f408, %rs287;}


	
	{rcp.approx.ftz.f32 %f409, %f408;
}

	mul.f32 %f411, %f407, %f409;

	{ cvt.rn.f16.f32 %rs436, %f411;}


	and.b16 %rs292, %rs436, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs292, %rs104;
selp.u16 %rs291, 1, 0, __$temp3;}

	setp.ne.s16	%p83, %rs291, 0;
setp.ne.s16	%p84, %rs292, 0;
and.pred %p85, %p84, %p83;
@!%p85 bra BB0_98;
bra.uni BB0_97;

BB0_97:
neg.f32 %f413, %f408;
fma.rn.f32 %f414, %f413, %f411, %f407;
fma.rn.f32 %f412, %f409, %f414, %f411;

	{ cvt.rn.f16.f32 %rs436, %f412;}



BB0_98:

	{ mov.b32 %r2087, {%rs435,%rs436};}


	
	ld.global.nc.b32 %r2088, [%rd68];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2088;
mov.b32 %r2089, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2088;
mov.b32 %r2091, {high,high};}


	
	{mul.f16x2 %r2093,%r2082,%r2089;
}

	
	{mul.f16x2 %r2096,%r2087,%r2091;
}

	
	{sub.f16x2 %r2099,%r2093,%r2096;
}

	
	{mul.f16x2 %r2102,%r2082,%r2091;
}

	
	{fma.rn.f16x2 %r2105,%r2087,%r2089,%r2102;
}

	
	{xor.b32 %r2109,%r1924,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f250;
mov.b32 %r2111, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1921;
mov.b16 %rs297, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2111;
mov.b16 %rs298, low;}

	
	{ cvt.f32.f16 %f416, %rs297;}


	
	{ cvt.f32.f16 %f417, %rs298;}


	
	{rcp.approx.ftz.f32 %f418, %f417;
}

	mul.f32 %f420, %f416, %f418;

	{ cvt.rn.f16.f32 %rs437, %f420;}


	and.b16 %rs303, %rs437, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs303, %rs104;
selp.u16 %rs302, 1, 0, __$temp3;}

	setp.ne.s16	%p86, %rs302, 0;
setp.ne.s16	%p87, %rs303, 0;
and.pred %p88, %p87, %p86;
@!%p88 bra BB0_100;
bra.uni BB0_99;

BB0_99:
neg.f32 %f422, %f417;
fma.rn.f32 %f423, %f422, %f420, %f416;
fma.rn.f32 %f421, %f418, %f423, %f420;

	{ cvt.rn.f16.f32 %rs437, %f421;}



BB0_100:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r1921;
mov.b16 %rs306, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2111;
mov.b16 %rs307, high;}

	
	{ cvt.f32.f16 %f424, %rs306;}


	
	{ cvt.f32.f16 %f425, %rs307;}


	
	{rcp.approx.ftz.f32 %f426, %f425;
}

	mul.f32 %f428, %f424, %f426;

	{ cvt.rn.f16.f32 %rs438, %f428;}


	and.b16 %rs312, %rs438, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs312, %rs104;
selp.u16 %rs311, 1, 0, __$temp3;}

	setp.ne.s16	%p89, %rs311, 0;
setp.ne.s16	%p90, %rs312, 0;
and.pred %p91, %p90, %p89;
@!%p91 bra BB0_102;
bra.uni BB0_101;

BB0_101:
neg.f32 %f430, %f425;
fma.rn.f32 %f431, %f430, %f428, %f424;
fma.rn.f32 %f429, %f426, %f431, %f428;

	{ cvt.rn.f16.f32 %rs438, %f429;}



BB0_102:

	{ mov.b32 %r2116, {%rs437,%rs438};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2109;
mov.b16 %rs317, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2111;
mov.b16 %rs318, low;}

	
	{ cvt.f32.f16 %f432, %rs317;}


	
	{ cvt.f32.f16 %f433, %rs318;}


	
	{rcp.approx.ftz.f32 %f434, %f433;
}

	mul.f32 %f436, %f432, %f434;

	{ cvt.rn.f16.f32 %rs439, %f436;}


	and.b16 %rs323, %rs439, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs323, %rs104;
selp.u16 %rs322, 1, 0, __$temp3;}

	setp.ne.s16	%p92, %rs322, 0;
setp.ne.s16	%p93, %rs323, 0;
and.pred %p94, %p93, %p92;
@!%p94 bra BB0_104;
bra.uni BB0_103;

BB0_103:
neg.f32 %f438, %f433;
fma.rn.f32 %f439, %f438, %f436, %f432;
fma.rn.f32 %f437, %f434, %f439, %f436;

	{ cvt.rn.f16.f32 %rs439, %f437;}



BB0_104:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2109;
mov.b16 %rs326, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2111;
mov.b16 %rs327, high;}

	
	{ cvt.f32.f16 %f440, %rs326;}


	
	{ cvt.f32.f16 %f441, %rs327;}


	
	{rcp.approx.ftz.f32 %f442, %f441;
}

	mul.f32 %f444, %f440, %f442;

	{ cvt.rn.f16.f32 %rs440, %f444;}


	and.b16 %rs332, %rs440, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs332, %rs104;
selp.u16 %rs331, 1, 0, __$temp3;}

	setp.ne.s16	%p95, %rs331, 0;
setp.ne.s16	%p96, %rs332, 0;
and.pred %p97, %p96, %p95;
@!%p97 bra BB0_106;
bra.uni BB0_105;

BB0_105:
neg.f32 %f446, %f441;
fma.rn.f32 %f447, %f446, %f444, %f440;
fma.rn.f32 %f445, %f442, %f447, %f444;

	{ cvt.rn.f16.f32 %rs440, %f445;}



BB0_106:

	{ mov.b32 %r2121, {%rs439,%rs440};}


	
	ld.global.nc.b32 %r2122, [%rd69];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2122;
mov.b32 %r2123, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2122;
mov.b32 %r2125, {high,high};}


	
	{mul.f16x2 %r2127,%r2116,%r2123;
}

	
	{mul.f16x2 %r2130,%r2121,%r2125;
}

	
	{sub.f16x2 %r2133,%r2127,%r2130;
}

	
	{mul.f16x2 %r2136,%r2116,%r2125;
}

	
	{fma.rn.f16x2 %r2139,%r2121,%r2123,%r2136;
}

	
	{xor.b32 %r2143,%r1886,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f250;
mov.b32 %r2145, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1883;
mov.b16 %rs337, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2145;
mov.b16 %rs338, low;}

	
	{ cvt.f32.f16 %f449, %rs337;}


	
	{ cvt.f32.f16 %f450, %rs338;}


	
	{rcp.approx.ftz.f32 %f451, %f450;
}

	mul.f32 %f453, %f449, %f451;

	{ cvt.rn.f16.f32 %rs441, %f453;}


	and.b16 %rs343, %rs441, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs343, %rs104;
selp.u16 %rs342, 1, 0, __$temp3;}

	setp.ne.s16	%p98, %rs342, 0;
setp.ne.s16	%p99, %rs343, 0;
and.pred %p100, %p99, %p98;
@!%p100 bra BB0_108;
bra.uni BB0_107;

BB0_107:
neg.f32 %f455, %f450;
fma.rn.f32 %f456, %f455, %f453, %f449;
fma.rn.f32 %f454, %f451, %f456, %f453;

	{ cvt.rn.f16.f32 %rs441, %f454;}



BB0_108:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r1883;
mov.b16 %rs346, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2145;
mov.b16 %rs347, high;}

	
	{ cvt.f32.f16 %f457, %rs346;}


	
	{ cvt.f32.f16 %f458, %rs347;}


	
	{rcp.approx.ftz.f32 %f459, %f458;
}

	mul.f32 %f461, %f457, %f459;

	{ cvt.rn.f16.f32 %rs442, %f461;}


	and.b16 %rs352, %rs442, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs352, %rs104;
selp.u16 %rs351, 1, 0, __$temp3;}

	setp.ne.s16	%p101, %rs351, 0;
setp.ne.s16	%p102, %rs352, 0;
and.pred %p103, %p102, %p101;
@!%p103 bra BB0_110;
bra.uni BB0_109;

BB0_109:
neg.f32 %f463, %f458;
fma.rn.f32 %f464, %f463, %f461, %f457;
fma.rn.f32 %f462, %f459, %f464, %f461;

	{ cvt.rn.f16.f32 %rs442, %f462;}



BB0_110:

	{ mov.b32 %r2150, {%rs441,%rs442};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2143;
mov.b16 %rs357, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2145;
mov.b16 %rs358, low;}

	
	{ cvt.f32.f16 %f465, %rs357;}


	
	{ cvt.f32.f16 %f466, %rs358;}


	
	{rcp.approx.ftz.f32 %f467, %f466;
}

	mul.f32 %f469, %f465, %f467;

	{ cvt.rn.f16.f32 %rs443, %f469;}


	and.b16 %rs363, %rs443, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs363, %rs104;
selp.u16 %rs362, 1, 0, __$temp3;}

	setp.ne.s16	%p104, %rs362, 0;
setp.ne.s16	%p105, %rs363, 0;
and.pred %p106, %p105, %p104;
@!%p106 bra BB0_112;
bra.uni BB0_111;

BB0_111:
neg.f32 %f471, %f466;
fma.rn.f32 %f472, %f471, %f469, %f465;
fma.rn.f32 %f470, %f467, %f472, %f469;

	{ cvt.rn.f16.f32 %rs443, %f470;}



BB0_112:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2143;
mov.b16 %rs366, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2145;
mov.b16 %rs367, high;}

	
	{ cvt.f32.f16 %f473, %rs366;}


	
	{ cvt.f32.f16 %f474, %rs367;}


	
	{rcp.approx.ftz.f32 %f475, %f474;
}

	mul.f32 %f477, %f473, %f475;

	{ cvt.rn.f16.f32 %rs444, %f477;}


	and.b16 %rs372, %rs444, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs372, %rs104;
selp.u16 %rs371, 1, 0, __$temp3;}

	setp.ne.s16	%p107, %rs371, 0;
setp.ne.s16	%p108, %rs372, 0;
and.pred %p109, %p108, %p107;
@!%p109 bra BB0_114;
bra.uni BB0_113;

BB0_113:
neg.f32 %f479, %f474;
fma.rn.f32 %f480, %f479, %f477, %f473;
fma.rn.f32 %f478, %f475, %f480, %f477;

	{ cvt.rn.f16.f32 %rs444, %f478;}



BB0_114:

	{ mov.b32 %r2155, {%rs443,%rs444};}


	
	ld.global.nc.b32 %r2156, [%rd70];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2156;
mov.b32 %r2157, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2156;
mov.b32 %r2159, {high,high};}


	
	{mul.f16x2 %r2161,%r2150,%r2157;
}

	
	{mul.f16x2 %r2164,%r2155,%r2159;
}

	
	{sub.f16x2 %r2167,%r2161,%r2164;
}

	
	{mul.f16x2 %r2170,%r2150,%r2159;
}

	
	{fma.rn.f16x2 %r2173,%r2155,%r2157,%r2170;
}

	
	{xor.b32 %r2177,%r1936,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f250;
mov.b32 %r2179, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1933;
mov.b16 %rs377, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2179;
mov.b16 %rs378, low;}

	
	{ cvt.f32.f16 %f482, %rs377;}


	
	{ cvt.f32.f16 %f483, %rs378;}


	
	{rcp.approx.ftz.f32 %f484, %f483;
}

	mul.f32 %f486, %f482, %f484;

	{ cvt.rn.f16.f32 %rs445, %f486;}


	and.b16 %rs383, %rs445, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs383, %rs104;
selp.u16 %rs382, 1, 0, __$temp3;}

	setp.ne.s16	%p110, %rs382, 0;
setp.ne.s16	%p111, %rs383, 0;
and.pred %p112, %p111, %p110;
@!%p112 bra BB0_116;
bra.uni BB0_115;

BB0_115:
neg.f32 %f488, %f483;
fma.rn.f32 %f489, %f488, %f486, %f482;
fma.rn.f32 %f487, %f484, %f489, %f486;

	{ cvt.rn.f16.f32 %rs445, %f487;}



BB0_116:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r1933;
mov.b16 %rs386, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2179;
mov.b16 %rs387, high;}

	
	{ cvt.f32.f16 %f490, %rs386;}


	
	{ cvt.f32.f16 %f491, %rs387;}


	
	{rcp.approx.ftz.f32 %f492, %f491;
}

	mul.f32 %f494, %f490, %f492;

	{ cvt.rn.f16.f32 %rs446, %f494;}


	and.b16 %rs392, %rs446, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs392, %rs104;
selp.u16 %rs391, 1, 0, __$temp3;}

	setp.ne.s16	%p113, %rs391, 0;
setp.ne.s16	%p114, %rs392, 0;
and.pred %p115, %p114, %p113;
@!%p115 bra BB0_118;
bra.uni BB0_117;

BB0_117:
neg.f32 %f496, %f491;
fma.rn.f32 %f497, %f496, %f494, %f490;
fma.rn.f32 %f495, %f492, %f497, %f494;

	{ cvt.rn.f16.f32 %rs446, %f495;}



BB0_118:

	{ mov.b32 %r2184, {%rs445,%rs446};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2177;
mov.b16 %rs397, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2179;
mov.b16 %rs398, low;}

	
	{ cvt.f32.f16 %f498, %rs397;}


	
	{ cvt.f32.f16 %f499, %rs398;}


	
	{rcp.approx.ftz.f32 %f500, %f499;
}

	mul.f32 %f502, %f498, %f500;

	{ cvt.rn.f16.f32 %rs447, %f502;}


	and.b16 %rs403, %rs447, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs403, %rs104;
selp.u16 %rs402, 1, 0, __$temp3;}

	setp.ne.s16	%p116, %rs402, 0;
setp.ne.s16	%p117, %rs403, 0;
and.pred %p118, %p117, %p116;
@!%p118 bra BB0_120;
bra.uni BB0_119;

BB0_119:
neg.f32 %f504, %f499;
fma.rn.f32 %f505, %f504, %f502, %f498;
fma.rn.f32 %f503, %f500, %f505, %f502;

	{ cvt.rn.f16.f32 %rs447, %f503;}



BB0_120:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2177;
mov.b16 %rs406, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2179;
mov.b16 %rs407, high;}

	
	{ cvt.f32.f16 %f506, %rs406;}


	
	{ cvt.f32.f16 %f507, %rs407;}


	
	{rcp.approx.ftz.f32 %f508, %f507;
}

	mul.f32 %f510, %f506, %f508;

	{ cvt.rn.f16.f32 %rs448, %f510;}


	and.b16 %rs412, %rs448, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs412, %rs104;
selp.u16 %rs411, 1, 0, __$temp3;}

	setp.ne.s16	%p119, %rs411, 0;
setp.ne.s16	%p120, %rs412, 0;
and.pred %p121, %p120, %p119;
@!%p121 bra BB0_122;
bra.uni BB0_121;

BB0_121:
neg.f32 %f512, %f507;
fma.rn.f32 %f513, %f512, %f510, %f506;
fma.rn.f32 %f511, %f508, %f513, %f510;

	{ cvt.rn.f16.f32 %rs448, %f511;}



BB0_122:
mov.u32 %r2351, %ctaid.x;
mov.u32 %r2350, %tid.y;
shl.b32 %r2349, %r2351, 5;
add.s32 %r2348, %r2349, %r2350;
shl.b32 %r2347, %r2348, 1;
setp.ge.u32	%p145, %r2347, %r321;

	{ mov.b32 %r2189, {%rs447,%rs448};}


	
	ld.global.nc.b32 %r2190, [%rd71];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2190;
mov.b32 %r2191, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2190;
mov.b32 %r2193, {high,high};}


	
	{mul.f16x2 %r2195,%r2184,%r2191;
}

	
	{mul.f16x2 %r2198,%r2189,%r2193;
}

	
	{sub.f16x2 %r2201,%r2195,%r2198;
}

	
	{mul.f16x2 %r2204,%r2184,%r2193;
}

	
	{fma.rn.f16x2 %r2207,%r2189,%r2191,%r2204;
}

	@%p145 bra BB0_162;

ld.param.u32 %r2357, [_Z21regular_bluestein_fftILj32ELj8ELj64EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+32];
mov.u32 %r2356, %ctaid.x;
mov.u32 %r2355, %tid.y;
shl.b32 %r2354, %r2356, 5;
add.s32 %r2353, %r2354, %r2355;
shl.b32 %r2352, %r2353, 1;
setp.eq.s32	%p123, %r317, 1;
selp.b32	%r273, %r2201, %r2207, %p123;
selp.b32	%r274, %r2207, %r2201, %p123;
selp.b32	%r275, %r2167, %r2173, %p123;
selp.b32	%r276, %r2173, %r2167, %p123;
selp.b32	%r277, %r2133, %r2139, %p123;
selp.b32	%r278, %r2139, %r2133, %p123;
selp.b32	%r279, %r2099, %r2105, %p123;
selp.b32	%r280, %r2105, %r2099, %p123;
selp.b32	%r281, %r2065, %r2071, %p123;
selp.b32	%r282, %r2071, %r2065, %p123;
selp.b32	%r283, %r2031, %r2037, %p123;
selp.b32	%r284, %r2037, %r2031, %p123;
selp.b32	%r285, %r1997, %r2003, %p123;
selp.b32	%r286, %r2003, %r1997, %p123;
selp.b32	%r287, %r1963, %r1969, %p123;
selp.b32	%r288, %r1969, %r1963, %p123;
add.s32 %r289, %r2352, 1;
div.u32 %r290, %r2352, %r318;
setp.eq.s32	%p124, %r2357, 1;
setp.eq.s32	%p125, %r320, 1;
and.pred %p2, %p125, %p124;
rem.u32 %r2211, %r2352, %r318;
mul.lo.s32 %r291, %r2211, %r327;
@%p2 bra BB0_125;
bra.uni BB0_124;

BB0_125:
mad.lo.s32 %r2476, %r290, %r328, %r291;
bra.uni BB0_126;

BB0_124:
rem.u32 %r2212, %r290, %r319;
div.u32 %r2213, %r290, %r319;
rem.u32 %r2214, %r2213, %r320;
div.u32 %r2215, %r2213, %r320;
mad.lo.s32 %r2216, %r2212, %r328, %r291;
mad.lo.s32 %r2217, %r2214, %r329, %r2216;
mad.lo.s32 %r2476, %r2215, %r330, %r2217;

BB0_126:
div.u32 %r295, %r289, %r318;
rem.u32 %r2218, %r289, %r318;
mul.lo.s32 %r296, %r2218, %r327;
@%p2 bra BB0_128;
bra.uni BB0_127;

BB0_128:
mad.lo.s32 %r2477, %r295, %r328, %r296;
bra.uni BB0_129;

BB0_127:
rem.u32 %r2219, %r295, %r319;
div.u32 %r2220, %r295, %r319;
rem.u32 %r2221, %r2220, %r320;
div.u32 %r2222, %r2220, %r320;
mad.lo.s32 %r2223, %r2219, %r328, %r296;
mad.lo.s32 %r2224, %r2221, %r329, %r2223;
mad.lo.s32 %r2477, %r2222, %r330, %r2224;

BB0_129:
ld.param.u64 %rd154, [_Z21regular_bluestein_fftILj32ELj8ELj64EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+8];
mov.u32 %r2358, %ctaid.x;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r288;
mov.b32 {blow,bhigh}, %r287;
mov.b32 %r2225, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r288;
mov.b32 {blow,bhigh}, %r287;
mov.b32 %r2228, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r286;
mov.b32 {blow,bhigh}, %r285;
mov.b32 %r2231, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r286;
mov.b32 {blow,bhigh}, %r285;
mov.b32 %r2234, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r284;
mov.b32 {blow,bhigh}, %r283;
mov.b32 %r2237, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r284;
mov.b32 {blow,bhigh}, %r283;
mov.b32 %r2240, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r282;
mov.b32 {blow,bhigh}, %r281;
mov.b32 %r2243, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r282;
mov.b32 {blow,bhigh}, %r281;
mov.b32 %r2246, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r280;
mov.b32 {blow,bhigh}, %r279;
mov.b32 %r2249, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r280;
mov.b32 {blow,bhigh}, %r279;
mov.b32 %r2252, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r278;
mov.b32 {blow,bhigh}, %r277;
mov.b32 %r2255, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r278;
mov.b32 {blow,bhigh}, %r277;
mov.b32 %r2258, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r276;
mov.b32 {blow,bhigh}, %r275;
mov.b32 %r2261, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r276;
mov.b32 {blow,bhigh}, %r275;
mov.b32 %r2264, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r274;
mov.b32 {blow,bhigh}, %r273;
mov.b32 %r2267, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r274;
mov.b32 {blow,bhigh}, %r273;
mov.b32 %r2270, {ahigh,bhigh};}


	mov.u32 %r2273, %nctaid.x;
add.s32 %r2274, %r2273, -1;
setp.lt.u32	%p126, %r2358, %r2274;
setp.lt.u32	%p127, %r289, %r321;
or.pred %p128, %p126, %p127;
cvta.to.global.u64 %rd15, %rd154;
@%p128 bra BB0_146;
bra.uni BB0_130;

BB0_146:
mov.u32 %r2385, %tid.x;
setp.ge.u32	%p137, %r2385, %r17;
@%p137 bra BB0_148;

mov.u32 %r2410, %tid.x;
mul.lo.s32 %r2297, %r2410, %r323;
add.s32 %r2298, %r2297, %r2476;
add.s32 %r2299, %r2297, %r2477;
mul.wide.u32 %rd113, %r2298, 4;
add.s64 %rd114, %rd15, %rd113;
st.global.u32 [%rd114], %r2225;
mul.wide.u32 %rd115, %r2299, 4;
add.s64 %rd116, %rd15, %rd115;
st.global.u32 [%rd116], %r2228;

BB0_148:
mov.u32 %r2387, %tid.x;
add.s32 %r2386, %r2387, 4;
setp.ge.u32	%p138, %r2386, %r17;
@%p138 bra BB0_150;

mov.u32 %r2409, %tid.x;
add.s32 %r2408, %r2409, 4;
mul.lo.s32 %r2302, %r2408, %r323;
add.s32 %r2303, %r2302, %r2476;
add.s32 %r2304, %r2302, %r2477;
mul.wide.u32 %rd117, %r2303, 4;
add.s64 %rd118, %rd15, %rd117;
st.global.u32 [%rd118], %r2231;
mul.wide.u32 %rd119, %r2304, 4;
add.s64 %rd120, %rd15, %rd119;
st.global.u32 [%rd120], %r2234;

BB0_150:
mov.u32 %r2389, %tid.x;
add.s32 %r2388, %r2389, 8;
setp.ge.u32	%p139, %r2388, %r17;
@%p139 bra BB0_152;

mov.u32 %r2407, %tid.x;
add.s32 %r2406, %r2407, 8;
mul.lo.s32 %r2307, %r2406, %r323;
add.s32 %r2308, %r2307, %r2476;
add.s32 %r2309, %r2307, %r2477;
mul.wide.u32 %rd121, %r2308, 4;
add.s64 %rd122, %rd15, %rd121;
st.global.u32 [%rd122], %r2237;
mul.wide.u32 %rd123, %r2309, 4;
add.s64 %rd124, %rd15, %rd123;
st.global.u32 [%rd124], %r2240;

BB0_152:
mov.u32 %r2391, %tid.x;
add.s32 %r2390, %r2391, 12;
setp.ge.u32	%p140, %r2390, %r17;
@%p140 bra BB0_154;

mov.u32 %r2405, %tid.x;
add.s32 %r2404, %r2405, 12;
mul.lo.s32 %r2312, %r2404, %r323;
add.s32 %r2313, %r2312, %r2476;
add.s32 %r2314, %r2312, %r2477;
mul.wide.u32 %rd125, %r2313, 4;
add.s64 %rd126, %rd15, %rd125;
st.global.u32 [%rd126], %r2243;
mul.wide.u32 %rd127, %r2314, 4;
add.s64 %rd128, %rd15, %rd127;
st.global.u32 [%rd128], %r2246;

BB0_154:
mov.u32 %r2393, %tid.x;
add.s32 %r2392, %r2393, 16;
setp.ge.u32	%p141, %r2392, %r17;
@%p141 bra BB0_156;

mov.u32 %r2403, %tid.x;
add.s32 %r2402, %r2403, 16;
mul.lo.s32 %r2317, %r2402, %r323;
add.s32 %r2318, %r2317, %r2476;
add.s32 %r2319, %r2317, %r2477;
mul.wide.u32 %rd129, %r2318, 4;
add.s64 %rd130, %rd15, %rd129;
st.global.u32 [%rd130], %r2249;
mul.wide.u32 %rd131, %r2319, 4;
add.s64 %rd132, %rd15, %rd131;
st.global.u32 [%rd132], %r2252;

BB0_156:
mov.u32 %r2395, %tid.x;
add.s32 %r2394, %r2395, 20;
setp.ge.u32	%p142, %r2394, %r17;
@%p142 bra BB0_158;

mov.u32 %r2401, %tid.x;
add.s32 %r2400, %r2401, 20;
mul.lo.s32 %r2322, %r2400, %r323;
add.s32 %r2323, %r2322, %r2476;
add.s32 %r2324, %r2322, %r2477;
mul.wide.u32 %rd133, %r2323, 4;
add.s64 %rd134, %rd15, %rd133;
st.global.u32 [%rd134], %r2255;
mul.wide.u32 %rd135, %r2324, 4;
add.s64 %rd136, %rd15, %rd135;
st.global.u32 [%rd136], %r2258;

BB0_158:
mov.u32 %r2397, %tid.x;
add.s32 %r2396, %r2397, 24;
setp.ge.u32	%p143, %r2396, %r17;
@%p143 bra BB0_160;

mov.u32 %r2399, %tid.x;
add.s32 %r2398, %r2399, 24;
mul.lo.s32 %r2327, %r2398, %r323;
add.s32 %r2328, %r2327, %r2476;
add.s32 %r2329, %r2327, %r2477;
mul.wide.u32 %rd137, %r2328, 4;
add.s64 %rd138, %rd15, %rd137;
st.global.u32 [%rd138], %r2261;
mul.wide.u32 %rd139, %r2329, 4;
add.s64 %rd140, %rd15, %rd139;
st.global.u32 [%rd140], %r2264;

BB0_160:
mov.u32 %r2418, %tid.x;
add.s32 %r2417, %r2418, 28;
setp.ge.u32	%p144, %r2417, %r17;
@%p144 bra BB0_162;

mov.u32 %r2420, %tid.x;
add.s32 %r2419, %r2420, 28;
mul.lo.s32 %r2332, %r2419, %r323;
add.s32 %r2333, %r2332, %r2476;
add.s32 %r2334, %r2332, %r2477;
mul.wide.u32 %rd141, %r2333, 4;
add.s64 %rd142, %rd15, %rd141;
st.global.u32 [%rd142], %r2267;
mul.wide.u32 %rd143, %r2334, 4;
add.s64 %rd144, %rd15, %rd143;
st.global.u32 [%rd144], %r2270;
bra.uni BB0_162;

BB0_130:
mov.u32 %r2359, %tid.x;
setp.ge.u32	%p129, %r2359, %r17;
@%p129 bra BB0_132;

mov.u32 %r2384, %tid.x;
mad.lo.s32 %r2275, %r2384, %r322, %r2476;
mul.wide.u32 %rd97, %r2275, 4;
add.s64 %rd98, %rd15, %rd97;
st.global.u32 [%rd98], %r2225;

BB0_132:
mov.u32 %r2361, %tid.x;
add.s32 %r2360, %r2361, 4;
setp.ge.u32	%p130, %r2360, %r17;
@%p130 bra BB0_134;

mov.u32 %r2383, %tid.x;
add.s32 %r2382, %r2383, 4;
mad.lo.s32 %r2278, %r2382, %r322, %r2476;
mul.wide.u32 %rd99, %r2278, 4;
add.s64 %rd100, %rd15, %rd99;
st.global.u32 [%rd100], %r2231;

BB0_134:
mov.u32 %r2363, %tid.x;
add.s32 %r2362, %r2363, 8;
setp.ge.u32	%p131, %r2362, %r17;
@%p131 bra BB0_136;

mov.u32 %r2381, %tid.x;
add.s32 %r2380, %r2381, 8;
mad.lo.s32 %r2281, %r2380, %r322, %r2476;
mul.wide.u32 %rd101, %r2281, 4;
add.s64 %rd102, %rd15, %rd101;
st.global.u32 [%rd102], %r2237;

BB0_136:
mov.u32 %r2365, %tid.x;
add.s32 %r2364, %r2365, 12;
setp.ge.u32	%p132, %r2364, %r17;
@%p132 bra BB0_138;

mov.u32 %r2379, %tid.x;
add.s32 %r2378, %r2379, 12;
mad.lo.s32 %r2284, %r2378, %r322, %r2476;
mul.wide.u32 %rd103, %r2284, 4;
add.s64 %rd104, %rd15, %rd103;
st.global.u32 [%rd104], %r2243;

BB0_138:
mov.u32 %r2367, %tid.x;
add.s32 %r2366, %r2367, 16;
setp.ge.u32	%p133, %r2366, %r17;
@%p133 bra BB0_140;

mov.u32 %r2377, %tid.x;
add.s32 %r2376, %r2377, 16;
mad.lo.s32 %r2287, %r2376, %r322, %r2476;
mul.wide.u32 %rd105, %r2287, 4;
add.s64 %rd106, %rd15, %rd105;
st.global.u32 [%rd106], %r2249;

BB0_140:
mov.u32 %r2369, %tid.x;
add.s32 %r2368, %r2369, 20;
setp.ge.u32	%p134, %r2368, %r17;
@%p134 bra BB0_142;

mov.u32 %r2375, %tid.x;
add.s32 %r2374, %r2375, 20;
mad.lo.s32 %r2290, %r2374, %r322, %r2476;
mul.wide.u32 %rd107, %r2290, 4;
add.s64 %rd108, %rd15, %rd107;
st.global.u32 [%rd108], %r2255;

BB0_142:
mov.u32 %r2371, %tid.x;
add.s32 %r2370, %r2371, 24;
setp.ge.u32	%p135, %r2370, %r17;
@%p135 bra BB0_144;

mov.u32 %r2373, %tid.x;
add.s32 %r2372, %r2373, 24;
mad.lo.s32 %r2293, %r2372, %r322, %r2476;
mul.wide.u32 %rd109, %r2293, 4;
add.s64 %rd110, %rd15, %rd109;
st.global.u32 [%rd110], %r2261;

BB0_144:
mov.u32 %r2414, %tid.x;
add.s32 %r2413, %r2414, 28;
setp.ge.u32	%p136, %r2413, %r17;
@%p136 bra BB0_162;

mov.u32 %r2416, %tid.x;
add.s32 %r2415, %r2416, 28;
mad.lo.s32 %r2296, %r2415, %r322, %r2476;
mul.wide.u32 %rd111, %r2296, 4;
add.s64 %rd112, %rd15, %rd111;
st.global.u32 [%rd112], %r2267;

BB0_162:
ret;
}


.weak .entry _Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E(
.param .align 8 .b8 _Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0[144]
)
.maxntid 64, 1, 1
{
.reg .pred %p<146>;
.reg .b16 %rs<449>;
.reg .f32 %f<577>;
.reg .b32 %r<2653>;
.reg .b64 %rd<174>;


ld.param.v2.u32 {%r302, %r303}, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+16];
ld.param.v2.u32 {%r304, %r305}, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+24];
ld.param.v2.u32 {%r306, %r307}, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+40];
ld.param.v2.u32 {%r308, %r309}, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+48];
ld.param.v2.u32 {%r310, %r311}, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+56];
ld.param.u32 %r11, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+64];
ld.param.v2.u32 {%r312, %r313}, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+72];
ld.param.v2.u32 {%r314, %r315}, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+80];
ld.param.u64 %rd2, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
ld.param.u64 %rd3, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0];
ld.param.u32 %r16, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+32];
ld.param.u32 %r17, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+136];
mov.u32 %r18, %ctaid.x;
shl.b32 %r316, %r18, 3;
mov.u32 %r19, %tid.y;
add.s32 %r317, %r316, %r19;
shl.b32 %r20, %r317, 1;
mov.u32 %r21, %tid.x;
setp.ge.u32	%p3, %r20, %r306;
@%p3 bra BB1_58;

add.s32 %r22, %r20, 1;
div.u32 %r23, %r20, %r303;
setp.eq.s32	%p4, %r16, 1;
setp.eq.s32	%p5, %r305, 1;
and.pred %p1, %p5, %p4;
rem.u32 %r318, %r20, %r303;
mul.lo.s32 %r24, %r318, %r309;
@%p1 bra BB1_3;
bra.uni BB1_2;

BB1_3:
mad.lo.s32 %r27, %r23, %r310, %r24;
bra.uni BB1_4;

BB1_2:
rem.u32 %r319, %r23, %r304;
div.u32 %r320, %r23, %r304;
rem.u32 %r321, %r320, %r305;
div.u32 %r322, %r320, %r305;
mad.lo.s32 %r323, %r319, %r310, %r24;
mad.lo.s32 %r324, %r321, %r311, %r323;
mad.lo.s32 %r27, %r322, %r11, %r324;

BB1_4:
div.u32 %r28, %r22, %r303;
rem.u32 %r325, %r22, %r303;
mul.lo.s32 %r29, %r325, %r309;
@%p1 bra BB1_6;
bra.uni BB1_5;

BB1_6:
mad.lo.s32 %r2597, %r28, %r310, %r29;
bra.uni BB1_7;

BB1_5:
rem.u32 %r326, %r28, %r304;
div.u32 %r327, %r28, %r304;
rem.u32 %r328, %r327, %r305;
div.u32 %r329, %r327, %r305;
mad.lo.s32 %r330, %r326, %r310, %r29;
mad.lo.s32 %r331, %r328, %r311, %r330;
mad.lo.s32 %r2597, %r329, %r11, %r331;

BB1_7:
mov.u32 %r332, %nctaid.x;
add.s32 %r333, %r332, -1;
setp.lt.u32	%p6, %r18, %r333;
setp.lt.u32	%p7, %r22, %r306;
or.pred %p8, %p6, %p7;
cvta.to.global.u64 %rd5, %rd3;
@%p8 bra BB1_33;
bra.uni BB1_8;

BB1_33:
setp.lt.u32	%p17, %r21, %r17;
@%p17 bra BB1_35;
bra.uni BB1_34;

BB1_35:
mul.lo.s32 %r354, %r21, %r307;
add.s32 %r355, %r354, %r2597;
add.s32 %r356, %r354, %r27;
mul.wide.u32 %rd32, %r356, 4;
add.s64 %rd33, %rd5, %rd32;
ld.global.u32 %r2634, [%rd33];
mul.wide.u32 %rd34, %r355, 4;
add.s64 %rd35, %rd5, %rd34;
ld.global.u32 %r2633, [%rd35];
bra.uni BB1_36;

BB1_8:
setp.lt.u32	%p9, %r21, %r17;
@%p9 bra BB1_10;
bra.uni BB1_9;

BB1_10:
mad.lo.s32 %r335, %r21, %r307, %r27;
mul.wide.u32 %rd16, %r335, 4;
add.s64 %rd17, %rd5, %rd16;
ld.global.u32 %r2634, [%rd17];
bra.uni BB1_11;

BB1_34:
mov.f32 %f140, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f140;
mov.b32 %r2634, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f140;
mov.b32 %r2633, {low,low};}



BB1_36:
add.s32 %r69, %r21, 8;
setp.lt.u32	%p18, %r69, %r17;
@%p18 bra BB1_38;
bra.uni BB1_37;

BB1_38:
mul.lo.s32 %r359, %r69, %r307;
add.s32 %r360, %r359, %r2597;
add.s32 %r361, %r359, %r27;
mul.wide.u32 %rd36, %r361, 4;
add.s64 %rd37, %rd5, %rd36;
ld.global.u32 %r2632, [%rd37];
mul.wide.u32 %rd38, %r360, 4;
add.s64 %rd39, %rd5, %rd38;
ld.global.u32 %r2631, [%rd39];
bra.uni BB1_39;

BB1_9:
mov.f32 %f131, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f131;
mov.b32 %r2634, {low,low};}



BB1_11:
add.s32 %r36, %r21, 8;
setp.lt.u32	%p10, %r36, %r17;
@%p10 bra BB1_13;
bra.uni BB1_12;

BB1_13:
mad.lo.s32 %r337, %r36, %r307, %r27;
mul.wide.u32 %rd18, %r337, 4;
add.s64 %rd19, %rd5, %rd18;
ld.global.u32 %r2632, [%rd19];
bra.uni BB1_14;

BB1_37:
mov.f32 %f142, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f142;
mov.b32 %r2632, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f142;
mov.b32 %r2631, {low,low};}



BB1_39:
add.s32 %r76, %r21, 16;
setp.lt.u32	%p19, %r76, %r17;
@%p19 bra BB1_41;
bra.uni BB1_40;

BB1_41:
mul.lo.s32 %r364, %r76, %r307;
add.s32 %r365, %r364, %r2597;
add.s32 %r366, %r364, %r27;
mul.wide.u32 %rd40, %r366, 4;
add.s64 %rd41, %rd5, %rd40;
ld.global.u32 %r2630, [%rd41];
mul.wide.u32 %rd42, %r365, 4;
add.s64 %rd43, %rd5, %rd42;
ld.global.u32 %r2629, [%rd43];
bra.uni BB1_42;

BB1_12:
mov.f32 %f132, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f132;
mov.b32 %r2632, {low,low};}



BB1_14:
add.s32 %r40, %r21, 16;
setp.lt.u32	%p11, %r40, %r17;
@%p11 bra BB1_16;
bra.uni BB1_15;

BB1_16:
mad.lo.s32 %r339, %r40, %r307, %r27;
mul.wide.u32 %rd20, %r339, 4;
add.s64 %rd21, %rd5, %rd20;
ld.global.u32 %r2630, [%rd21];
bra.uni BB1_17;

BB1_40:
mov.f32 %f144, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f144;
mov.b32 %r2630, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f144;
mov.b32 %r2629, {low,low};}



BB1_42:
add.s32 %r83, %r21, 24;
setp.lt.u32	%p20, %r83, %r17;
@%p20 bra BB1_44;
bra.uni BB1_43;

BB1_44:
mul.lo.s32 %r369, %r83, %r307;
add.s32 %r370, %r369, %r2597;
add.s32 %r371, %r369, %r27;
mul.wide.u32 %rd44, %r371, 4;
add.s64 %rd45, %rd5, %rd44;
ld.global.u32 %r2628, [%rd45];
mul.wide.u32 %rd46, %r370, 4;
add.s64 %rd47, %rd5, %rd46;
ld.global.u32 %r2627, [%rd47];
bra.uni BB1_45;

BB1_15:
mov.f32 %f133, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f133;
mov.b32 %r2630, {low,low};}



BB1_17:
add.s32 %r44, %r21, 24;
setp.lt.u32	%p12, %r44, %r17;
@%p12 bra BB1_19;
bra.uni BB1_18;

BB1_19:
mad.lo.s32 %r341, %r44, %r307, %r27;
mul.wide.u32 %rd22, %r341, 4;
add.s64 %rd23, %rd5, %rd22;
ld.global.u32 %r2628, [%rd23];
bra.uni BB1_20;

BB1_43:
mov.f32 %f146, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f146;
mov.b32 %r2628, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f146;
mov.b32 %r2627, {low,low};}



BB1_45:
add.s32 %r90, %r21, 32;
setp.lt.u32	%p21, %r90, %r17;
@%p21 bra BB1_47;
bra.uni BB1_46;

BB1_47:
mul.lo.s32 %r374, %r90, %r307;
add.s32 %r375, %r374, %r2597;
add.s32 %r376, %r374, %r27;
mul.wide.u32 %rd48, %r376, 4;
add.s64 %rd49, %rd5, %rd48;
ld.global.u32 %r2626, [%rd49];
mul.wide.u32 %rd50, %r375, 4;
add.s64 %rd51, %rd5, %rd50;
ld.global.u32 %r2625, [%rd51];
bra.uni BB1_48;

BB1_18:
mov.f32 %f134, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f134;
mov.b32 %r2628, {low,low};}



BB1_20:
add.s32 %r48, %r21, 32;
setp.lt.u32	%p13, %r48, %r17;
@%p13 bra BB1_22;
bra.uni BB1_21;

BB1_22:
mad.lo.s32 %r343, %r48, %r307, %r27;
mul.wide.u32 %rd24, %r343, 4;
add.s64 %rd25, %rd5, %rd24;
ld.global.u32 %r2626, [%rd25];
bra.uni BB1_23;

BB1_46:
mov.f32 %f148, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f148;
mov.b32 %r2626, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f148;
mov.b32 %r2625, {low,low};}



BB1_48:
add.s32 %r97, %r21, 40;
setp.lt.u32	%p22, %r97, %r17;
@%p22 bra BB1_50;
bra.uni BB1_49;

BB1_50:
mul.lo.s32 %r379, %r97, %r307;
add.s32 %r380, %r379, %r2597;
add.s32 %r381, %r379, %r27;
mul.wide.u32 %rd52, %r381, 4;
add.s64 %rd53, %rd5, %rd52;
ld.global.u32 %r2624, [%rd53];
mul.wide.u32 %rd54, %r380, 4;
add.s64 %rd55, %rd5, %rd54;
ld.global.u32 %r2623, [%rd55];
bra.uni BB1_51;

BB1_21:
mov.f32 %f135, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f135;
mov.b32 %r2626, {low,low};}



BB1_23:
add.s32 %r52, %r21, 40;
setp.lt.u32	%p14, %r52, %r17;
@%p14 bra BB1_25;
bra.uni BB1_24;

BB1_25:
mad.lo.s32 %r345, %r52, %r307, %r27;
mul.wide.u32 %rd26, %r345, 4;
add.s64 %rd27, %rd5, %rd26;
ld.global.u32 %r2624, [%rd27];
bra.uni BB1_26;

BB1_49:
mov.f32 %f150, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f150;
mov.b32 %r2624, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f150;
mov.b32 %r2623, {low,low};}



BB1_51:
add.s32 %r104, %r21, 48;
setp.lt.u32	%p23, %r104, %r17;
@%p23 bra BB1_53;
bra.uni BB1_52;

BB1_53:
mul.lo.s32 %r384, %r104, %r307;
add.s32 %r385, %r384, %r2597;
add.s32 %r386, %r384, %r27;
mul.wide.u32 %rd56, %r386, 4;
add.s64 %rd57, %rd5, %rd56;
ld.global.u32 %r2622, [%rd57];
mul.wide.u32 %rd58, %r385, 4;
add.s64 %rd59, %rd5, %rd58;
ld.global.u32 %r2621, [%rd59];
bra.uni BB1_54;

BB1_24:
mov.f32 %f136, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f136;
mov.b32 %r2624, {low,low};}



BB1_26:
add.s32 %r56, %r21, 48;
setp.lt.u32	%p15, %r56, %r17;
@%p15 bra BB1_28;
bra.uni BB1_27;

BB1_28:
mad.lo.s32 %r347, %r56, %r307, %r27;
mul.wide.u32 %rd28, %r347, 4;
add.s64 %rd29, %rd5, %rd28;
ld.global.u32 %r2622, [%rd29];
bra.uni BB1_29;

BB1_52:
mov.f32 %f152, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f152;
mov.b32 %r2622, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f152;
mov.b32 %r2621, {low,low};}



BB1_54:
add.s32 %r387, %r21, 56;
mul.lo.s32 %r388, %r387, %r307;
add.s32 %r111, %r388, %r27;
add.s32 %r112, %r388, %r2597;
setp.lt.u32	%p24, %r387, %r17;
@%p24 bra BB1_56;
bra.uni BB1_55;

BB1_56:
mul.wide.u32 %rd60, %r111, 4;
add.s64 %rd61, %rd5, %rd60;
ld.global.u32 %r2620, [%rd61];
mul.wide.u32 %rd62, %r112, 4;
add.s64 %rd63, %rd5, %rd62;
ld.global.u32 %r2619, [%rd63];
bra.uni BB1_57;

BB1_27:
mov.f32 %f137, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f137;
mov.b32 %r2622, {low,low};}



BB1_29:
add.s32 %r60, %r21, 56;
setp.lt.u32	%p16, %r60, %r17;
@%p16 bra BB1_32;
bra.uni BB1_30;

BB1_32:
mad.lo.s32 %r351, %r60, %r307, %r27;
mul.wide.u32 %rd30, %r351, 4;
add.s64 %rd31, %rd5, %rd30;
ld.global.u32 %r2620, [%rd31];
bra.uni BB1_31;

BB1_55:
mov.f32 %f154, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f154;
mov.b32 %r2620, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f154;
mov.b32 %r2619, {low,low};}


	bra.uni BB1_57;

BB1_30:
mov.f32 %f138, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f138;
mov.b32 %r2620, {low,low};}



BB1_31:

BB1_57:

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2634;
mov.b32 {blow,bhigh}, %r2633;
mov.b32 %r391, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2634;
mov.b32 {blow,bhigh}, %r2633;
mov.b32 %r394, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2632;
mov.b32 {blow,bhigh}, %r2631;
mov.b32 %r397, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2632;
mov.b32 {blow,bhigh}, %r2631;
mov.b32 %r400, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2630;
mov.b32 {blow,bhigh}, %r2629;
mov.b32 %r403, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2630;
mov.b32 {blow,bhigh}, %r2629;
mov.b32 %r406, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2628;
mov.b32 {blow,bhigh}, %r2627;
mov.b32 %r409, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2628;
mov.b32 {blow,bhigh}, %r2627;
mov.b32 %r412, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2626;
mov.b32 {blow,bhigh}, %r2625;
mov.b32 %r415, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2626;
mov.b32 {blow,bhigh}, %r2625;
mov.b32 %r418, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2624;
mov.b32 {blow,bhigh}, %r2623;
mov.b32 %r421, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2624;
mov.b32 {blow,bhigh}, %r2623;
mov.b32 %r424, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2622;
mov.b32 {blow,bhigh}, %r2621;
mov.b32 %r427, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2622;
mov.b32 {blow,bhigh}, %r2621;
mov.b32 %r430, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2620;
mov.b32 {blow,bhigh}, %r2619;
mov.b32 %r433, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r2620;
mov.b32 {blow,bhigh}, %r2619;
mov.b32 %r436, {ahigh,bhigh};}


	setp.eq.s32	%p25, %r302, 1;
selp.b32	%r2635, %r433, %r436, %p25;
selp.b32	%r2636, %r436, %r433, %p25;
selp.b32	%r2637, %r427, %r430, %p25;
selp.b32	%r2638, %r430, %r427, %p25;
selp.b32	%r2639, %r421, %r424, %p25;
selp.b32	%r2640, %r424, %r421, %p25;
selp.b32	%r2641, %r415, %r418, %p25;
selp.b32	%r2642, %r418, %r415, %p25;
selp.b32	%r2643, %r409, %r412, %p25;
selp.b32	%r2644, %r412, %r409, %p25;
selp.b32	%r2645, %r403, %r406, %p25;
selp.b32	%r2646, %r406, %r403, %p25;
selp.b32	%r2647, %r397, %r400, %p25;
selp.b32	%r2648, %r400, %r397, %p25;
selp.b32	%r2649, %r391, %r394, %p25;
selp.b32	%r2650, %r394, %r391, %p25;

BB1_58:
mul.wide.u32 %rd72, %r21, 4;
add.s64 %rd64, %rd2, %rd72;

	ld.global.nc.b32 %r439, [%rd64];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r439;
mov.b32 %r440, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r439;
mov.b32 %r442, {high,high};}


	
	{mul.f16x2 %r444,%r2650,%r440;
}

	
	{mul.f16x2 %r447,%r2649,%r442;
}

	
	{sub.f16x2 %r450,%r444,%r447;
}

	
	{mul.f16x2 %r453,%r2650,%r442;
}

	
	{fma.rn.f16x2 %r456,%r2649,%r440,%r453;
}

	add.s64 %rd65, %rd64, 32;

	ld.global.nc.b32 %r460, [%rd65];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r460;
mov.b32 %r461, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r460;
mov.b32 %r463, {high,high};}


	
	{mul.f16x2 %r465,%r2648,%r461;
}

	
	{mul.f16x2 %r468,%r2647,%r463;
}

	
	{sub.f16x2 %r471,%r465,%r468;
}

	
	{mul.f16x2 %r474,%r2648,%r463;
}

	
	{fma.rn.f16x2 %r477,%r2647,%r461,%r474;
}

	add.s64 %rd66, %rd64, 64;

	ld.global.nc.b32 %r481, [%rd66];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r481;
mov.b32 %r482, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r481;
mov.b32 %r484, {high,high};}


	
	{mul.f16x2 %r486,%r2646,%r482;
}

	
	{mul.f16x2 %r489,%r2645,%r484;
}

	
	{sub.f16x2 %r492,%r486,%r489;
}

	
	{mul.f16x2 %r495,%r2646,%r484;
}

	
	{fma.rn.f16x2 %r498,%r2645,%r482,%r495;
}

	add.s64 %rd67, %rd64, 96;

	ld.global.nc.b32 %r502, [%rd67];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r502;
mov.b32 %r503, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r502;
mov.b32 %r505, {high,high};}


	
	{mul.f16x2 %r507,%r2644,%r503;
}

	
	{mul.f16x2 %r510,%r2643,%r505;
}

	
	{sub.f16x2 %r513,%r507,%r510;
}

	
	{mul.f16x2 %r516,%r2644,%r505;
}

	
	{fma.rn.f16x2 %r519,%r2643,%r503,%r516;
}

	add.s64 %rd68, %rd64, 128;

	ld.global.nc.b32 %r523, [%rd68];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r523;
mov.b32 %r524, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r523;
mov.b32 %r526, {high,high};}


	
	{mul.f16x2 %r528,%r2642,%r524;
}

	
	{mul.f16x2 %r531,%r2641,%r526;
}

	
	{sub.f16x2 %r534,%r528,%r531;
}

	
	{mul.f16x2 %r537,%r2642,%r526;
}

	
	{fma.rn.f16x2 %r540,%r2641,%r524,%r537;
}

	add.s64 %rd69, %rd64, 160;

	ld.global.nc.b32 %r544, [%rd69];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r544;
mov.b32 %r545, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r544;
mov.b32 %r547, {high,high};}


	
	{mul.f16x2 %r549,%r2640,%r545;
}

	
	{mul.f16x2 %r552,%r2639,%r547;
}

	
	{sub.f16x2 %r555,%r549,%r552;
}

	
	{mul.f16x2 %r558,%r2640,%r547;
}

	
	{fma.rn.f16x2 %r561,%r2639,%r545,%r558;
}

	add.s64 %rd70, %rd64, 192;

	ld.global.nc.b32 %r565, [%rd70];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r565;
mov.b32 %r566, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r565;
mov.b32 %r568, {high,high};}


	
	{mul.f16x2 %r570,%r2638,%r566;
}

	
	{mul.f16x2 %r573,%r2637,%r568;
}

	
	{sub.f16x2 %r576,%r570,%r573;
}

	
	{mul.f16x2 %r579,%r2638,%r568;
}

	
	{fma.rn.f16x2 %r582,%r2637,%r566,%r579;
}

	add.s64 %rd71, %rd64, 224;

	ld.global.nc.b32 %r586, [%rd71];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r586;
mov.b32 %r587, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r586;
mov.b32 %r589, {high,high};}


	
	{mul.f16x2 %r591,%r2636,%r587;
}

	
	{mul.f16x2 %r594,%r2635,%r589;
}

	
	{sub.f16x2 %r597,%r591,%r594;
}

	
	{mul.f16x2 %r600,%r2636,%r589;
}

	
	{fma.rn.f16x2 %r603,%r2635,%r587,%r600;
}

	
	{add.f16x2 %r607,%r450,%r534;
}

	
	{add.f16x2 %r610,%r456,%r540;
}

	
	{sub.f16x2 %r613,%r450,%r534;
}

	
	{sub.f16x2 %r616,%r456,%r540;
}

	
	{add.f16x2 %r619,%r492,%r576;
}

	
	{add.f16x2 %r622,%r498,%r582;
}

	
	{sub.f16x2 %r625,%r492,%r576;
}

	
	{sub.f16x2 %r628,%r498,%r582;
}

	
	{xor.b32 %r631,%r625,0x80008000;
}

	
	{add.f16x2 %r633,%r607,%r619;
}

	
	{add.f16x2 %r636,%r610,%r622;
}

	
	{sub.f16x2 %r639,%r607,%r619;
}

	
	{sub.f16x2 %r642,%r610,%r622;
}

	
	{add.f16x2 %r645,%r613,%r628;
}

	
	{add.f16x2 %r648,%r616,%r631;
}

	
	{sub.f16x2 %r651,%r613,%r628;
}

	
	{sub.f16x2 %r654,%r616,%r631;
}

	
	{add.f16x2 %r657,%r471,%r555;
}

	
	{add.f16x2 %r660,%r477,%r561;
}

	
	{sub.f16x2 %r663,%r471,%r555;
}

	
	{sub.f16x2 %r666,%r477,%r561;
}

	
	{add.f16x2 %r669,%r513,%r597;
}

	
	{add.f16x2 %r672,%r519,%r603;
}

	
	{sub.f16x2 %r675,%r513,%r597;
}

	
	{sub.f16x2 %r678,%r519,%r603;
}

	
	{xor.b32 %r681,%r675,0x80008000;
}

	
	{add.f16x2 %r683,%r657,%r669;
}

	
	{add.f16x2 %r686,%r660,%r672;
}

	
	{sub.f16x2 %r689,%r657,%r669;
}

	
	{sub.f16x2 %r692,%r660,%r672;
}

	
	{add.f16x2 %r695,%r663,%r678;
}

	
	{add.f16x2 %r698,%r666,%r681;
}

	
	{sub.f16x2 %r701,%r663,%r678;
}

	
	{sub.f16x2 %r704,%r666,%r681;
}

	mov.f32 %f156, 0f3F3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f156;
cvt.rn.f16.f32 high, %f156;
mov.b32 %r707, {low,high};}


	mov.f32 %f166, 0fBF3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f166;
cvt.rn.f16.f32 high, %f166;
mov.b32 %r708, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f166;
cvt.rn.f16.f32 high, %f166;
mov.b32 %r711, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f166;
cvt.rn.f16.f32 high, %f166;
mov.b32 %r712, {low,high};}


	
	{mul.f16x2 %r721,%r695,%r707;
}

	
	{mul.f16x2 %r724,%r698,%r708;
}

	
	{sub.f16x2 %r727,%r721,%r724;
}

	
	{mul.f16x2 %r730,%r695,%r708;
}

	
	{fma.rn.f16x2 %r733,%r698,%r707,%r730;
}

	
	{xor.b32 %r737,%r689,0x80008000;
}

	
	{mul.f16x2 %r739,%r701,%r711;
}

	
	{mul.f16x2 %r742,%r704,%r712;
}

	
	{sub.f16x2 %r745,%r739,%r742;
}

	
	{mul.f16x2 %r748,%r701,%r712;
}

	
	{fma.rn.f16x2 %r751,%r704,%r711,%r748;
}

	
	{add.f16x2 %r755,%r633,%r683;
}

	
	{add.f16x2 %r758,%r636,%r686;
}

	
	{sub.f16x2 %r761,%r633,%r683;
}

	
	{sub.f16x2 %r764,%r636,%r686;
}

	
	{add.f16x2 %r767,%r645,%r727;
}

	
	{add.f16x2 %r770,%r648,%r733;
}

	
	{sub.f16x2 %r773,%r645,%r727;
}

	
	{sub.f16x2 %r776,%r648,%r733;
}

	
	{add.f16x2 %r779,%r639,%r692;
}

	
	{add.f16x2 %r782,%r642,%r737;
}

	
	{sub.f16x2 %r785,%r639,%r692;
}

	
	{sub.f16x2 %r788,%r642,%r737;
}

	
	{add.f16x2 %r791,%r651,%r745;
}

	
	{add.f16x2 %r794,%r654,%r751;
}

	
	{sub.f16x2 %r797,%r651,%r745;
}

	
	{sub.f16x2 %r800,%r654,%r751;
}

	and.b32 %r168, %r21, 7;
shr.u32 %r1072, %r21, 3;
add.s32 %r1073, %r1072, %r19;
cvt.rn.f32.u32	%f201, %r168;
mul.f32 %f202, %f201, 0f3DC90FDB;
cos.approx.f32 %f183, %f202;
sin.approx.f32 %f203, %f202;
neg.f32 %f184, %f203;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f183;
cvt.rn.f16.f32 high, %f184;
mov.b32 %r803, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r803;
mov.b32 %r806, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r803;
mov.b32 %r808, {high,high};}


	
	{mul.f16x2 %r810,%r770,%r808;
}

	
	{xor.b32 %r813,%r810,0x80008000;
}

	
	{fma.rn.f16x2 %r815,%r767,%r806,%r813;
}

	
	{mul.f16x2 %r819,%r767,%r808;
}

	
	{fma.rn.f16x2 %r822,%r770,%r806,%r819;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r803;
mov.b32 %r826, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r803;
mov.b32 %r828, {high,high};}


	mov.f32 %f197, 0fBF800000;
mov.f32 %f198, 0f3F800000;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f197;
cvt.rn.f16.f32 high, %f198;
mov.b32 %r830, {low,high};}


	
	{mul.f16x2 %r831,%r828,%r830;
}

	
	{mul.f16x2 %r834,%r803,%r826;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r803;
mov.b32 %r837, {high,low};}


	
	{fma.rn.f16x2 %r839,%r831,%r837,%r834;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r839;
mov.b32 %r843, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r839;
mov.b32 %r845, {high,high};}


	
	{mul.f16x2 %r847,%r782,%r845;
}

	
	{xor.b32 %r850,%r847,0x80008000;
}

	
	{fma.rn.f16x2 %r852,%r779,%r843,%r850;
}

	
	{mul.f16x2 %r856,%r779,%r845;
}

	
	{fma.rn.f16x2 %r859,%r782,%r843,%r856;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r803;
mov.b32 %r863, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r803;
mov.b32 %r865, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f197;
cvt.rn.f16.f32 high, %f198;
mov.b32 %r867, {low,high};}


	
	{mul.f16x2 %r868,%r865,%r867;
}

	
	{mul.f16x2 %r871,%r839,%r863;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r839;
mov.b32 %r874, {high,low};}


	
	{fma.rn.f16x2 %r876,%r868,%r874,%r871;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r876;
mov.b32 %r880, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r876;
mov.b32 %r882, {high,high};}


	
	{mul.f16x2 %r884,%r794,%r882;
}

	
	{xor.b32 %r887,%r884,0x80008000;
}

	
	{fma.rn.f16x2 %r889,%r791,%r880,%r887;
}

	
	{mul.f16x2 %r893,%r791,%r882;
}

	
	{fma.rn.f16x2 %r896,%r794,%r880,%r893;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r803;
mov.b32 %r900, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r803;
mov.b32 %r902, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f197;
cvt.rn.f16.f32 high, %f198;
mov.b32 %r904, {low,high};}


	
	{mul.f16x2 %r905,%r902,%r904;
}

	
	{mul.f16x2 %r908,%r876,%r900;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r876;
mov.b32 %r911, {high,low};}


	
	{fma.rn.f16x2 %r913,%r905,%r911,%r908;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r913;
mov.b32 %r917, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r913;
mov.b32 %r919, {high,high};}


	
	{mul.f16x2 %r921,%r764,%r919;
}

	
	{xor.b32 %r924,%r921,0x80008000;
}

	
	{fma.rn.f16x2 %r926,%r761,%r917,%r924;
}

	
	{mul.f16x2 %r930,%r761,%r919;
}

	
	{fma.rn.f16x2 %r933,%r764,%r917,%r930;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r803;
mov.b32 %r937, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r803;
mov.b32 %r939, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f197;
cvt.rn.f16.f32 high, %f198;
mov.b32 %r941, {low,high};}


	
	{mul.f16x2 %r942,%r939,%r941;
}

	
	{mul.f16x2 %r945,%r913,%r937;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r913;
mov.b32 %r948, {high,low};}


	
	{fma.rn.f16x2 %r950,%r942,%r948,%r945;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r950;
mov.b32 %r954, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r950;
mov.b32 %r956, {high,high};}


	
	{mul.f16x2 %r958,%r776,%r956;
}

	
	{xor.b32 %r961,%r958,0x80008000;
}

	
	{fma.rn.f16x2 %r963,%r773,%r954,%r961;
}

	
	{mul.f16x2 %r967,%r773,%r956;
}

	
	{fma.rn.f16x2 %r970,%r776,%r954,%r967;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r803;
mov.b32 %r974, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r803;
mov.b32 %r976, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f197;
cvt.rn.f16.f32 high, %f198;
mov.b32 %r978, {low,high};}


	
	{mul.f16x2 %r979,%r976,%r978;
}

	
	{mul.f16x2 %r982,%r950,%r974;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r950;
mov.b32 %r985, {high,low};}


	
	{fma.rn.f16x2 %r987,%r979,%r985,%r982;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r987;
mov.b32 %r991, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r987;
mov.b32 %r993, {high,high};}


	
	{mul.f16x2 %r995,%r788,%r993;
}

	
	{xor.b32 %r998,%r995,0x80008000;
}

	
	{fma.rn.f16x2 %r1000,%r785,%r991,%r998;
}

	
	{mul.f16x2 %r1004,%r785,%r993;
}

	
	{fma.rn.f16x2 %r1007,%r788,%r991,%r1004;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r803;
mov.b32 %r1011, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r803;
mov.b32 %r1013, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f197;
cvt.rn.f16.f32 high, %f198;
mov.b32 %r1015, {low,high};}


	
	{mul.f16x2 %r1016,%r1013,%r1015;
}

	
	{mul.f16x2 %r1019,%r987,%r1011;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r987;
mov.b32 %r1022, {high,low};}


	
	{fma.rn.f16x2 %r1024,%r1016,%r1022,%r1019;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1024;
mov.b32 %r1028, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1024;
mov.b32 %r1030, {high,high};}


	
	{mul.f16x2 %r1032,%r800,%r1030;
}

	
	{xor.b32 %r1035,%r1032,0x80008000;
}

	
	{fma.rn.f16x2 %r1037,%r797,%r1028,%r1035;
}

	
	{mul.f16x2 %r1041,%r797,%r1030;
}

	
	{fma.rn.f16x2 %r1044,%r800,%r1028,%r1041;
}

	shl.b32 %r1074, %r1073, 9;
mov.u32 %r1075, smem_full;
add.s32 %r183, %r1075, %r1074;
barrier.sync 0;
mov.u32 %r2509, %tid.x;
and.b32 %r2508, %r2509, 7;
shl.b32 %r1076, %r2508, 6;
add.s32 %r185, %r183, %r1076;
st.shared.u32 [%r185], %r755;
st.shared.u32 [%r185+4], %r758;
st.shared.u32 [%r185+8], %r815;
st.shared.u32 [%r185+12], %r822;
st.shared.u32 [%r185+16], %r852;
st.shared.u32 [%r185+20], %r859;
st.shared.u32 [%r185+24], %r889;
st.shared.u32 [%r185+28], %r896;
st.shared.u32 [%r185+32], %r926;
st.shared.u32 [%r185+36], %r933;
st.shared.u32 [%r185+40], %r963;
st.shared.u32 [%r185+44], %r970;
st.shared.u32 [%r185+48], %r1000;
st.shared.u32 [%r185+52], %r1007;
st.shared.u32 [%r185+56], %r1037;
st.shared.u32 [%r185+60], %r1044;
barrier.sync 0;
mov.u32 %r2518, %tid.x;
neg.f32 %f574, %f203;
mov.f32 %f573, 0f3F800000;
mov.f32 %f572, 0fBF800000;
add.s32 %r2517, %r2518, 56;
cvt.u64.u32	%rd153, %r2517;
add.s32 %r2516, %r2518, 48;
cvt.u64.u32	%rd152, %r2516;
add.s32 %r2515, %r2518, 40;
cvt.u64.u32	%rd151, %r2515;
add.s32 %r2514, %r2518, 32;
cvt.u64.u32	%rd150, %r2514;
add.s32 %r2513, %r2518, 24;
cvt.u64.u32	%rd149, %r2513;
add.s32 %r2512, %r2518, 16;
cvt.u64.u32	%rd148, %r2512;
add.s32 %r2511, %r2518, 8;
cvt.u64.u32	%rd147, %r2511;
ld.param.u64 %rd146, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+120];
cvt.u64.u32	%rd145, %r2518;
mov.f32 %f571, 0fBF3504F3;
mov.f32 %f570, 0f3F3504F3;
and.b32 %r2510, %r2518, 7;
shl.b32 %r1915, %r2510, 3;
add.s32 %r186, %r183, %r1915;
ld.shared.u32 %r1078, [%r186];
ld.shared.u32 %r1081, [%r186+4];
ld.shared.u32 %r1128, [%r186+64];
ld.shared.u32 %r1131, [%r186+68];
ld.shared.u32 %r1090, [%r186+128];
ld.shared.u32 %r1093, [%r186+132];
ld.shared.u32 %r1140, [%r186+192];
ld.shared.u32 %r1143, [%r186+196];
ld.shared.u32 %r1079, [%r186+256];
ld.shared.u32 %r1082, [%r186+260];
ld.shared.u32 %r1129, [%r186+320];
ld.shared.u32 %r1132, [%r186+324];
ld.shared.u32 %r1091, [%r186+384];
ld.shared.u32 %r1094, [%r186+388];
ld.shared.u32 %r1141, [%r186+448];
ld.shared.u32 %r1144, [%r186+452];

	{add.f16x2 %r1077,%r1078,%r1079;
}

	
	{add.f16x2 %r1080,%r1081,%r1082;
}

	
	{sub.f16x2 %r1083,%r1078,%r1079;
}

	
	{sub.f16x2 %r1086,%r1081,%r1082;
}

	
	{add.f16x2 %r1089,%r1090,%r1091;
}

	
	{add.f16x2 %r1092,%r1093,%r1094;
}

	
	{sub.f16x2 %r1095,%r1090,%r1091;
}

	
	{sub.f16x2 %r1098,%r1093,%r1094;
}

	
	{xor.b32 %r1101,%r1095,0x80008000;
}

	
	{add.f16x2 %r1103,%r1077,%r1089;
}

	
	{add.f16x2 %r1106,%r1080,%r1092;
}

	
	{sub.f16x2 %r1109,%r1077,%r1089;
}

	
	{sub.f16x2 %r1112,%r1080,%r1092;
}

	
	{add.f16x2 %r1115,%r1083,%r1098;
}

	
	{add.f16x2 %r1118,%r1086,%r1101;
}

	
	{sub.f16x2 %r1121,%r1083,%r1098;
}

	
	{sub.f16x2 %r1124,%r1086,%r1101;
}

	
	{add.f16x2 %r1127,%r1128,%r1129;
}

	
	{add.f16x2 %r1130,%r1131,%r1132;
}

	
	{sub.f16x2 %r1133,%r1128,%r1129;
}

	
	{sub.f16x2 %r1136,%r1131,%r1132;
}

	
	{add.f16x2 %r1139,%r1140,%r1141;
}

	
	{add.f16x2 %r1142,%r1143,%r1144;
}

	
	{sub.f16x2 %r1145,%r1140,%r1141;
}

	
	{sub.f16x2 %r1148,%r1143,%r1144;
}

	
	{xor.b32 %r1151,%r1145,0x80008000;
}

	
	{add.f16x2 %r1153,%r1127,%r1139;
}

	
	{add.f16x2 %r1156,%r1130,%r1142;
}

	
	{sub.f16x2 %r1159,%r1127,%r1139;
}

	
	{sub.f16x2 %r1162,%r1130,%r1142;
}

	
	{add.f16x2 %r1165,%r1133,%r1148;
}

	
	{add.f16x2 %r1168,%r1136,%r1151;
}

	
	{sub.f16x2 %r1171,%r1133,%r1148;
}

	
	{sub.f16x2 %r1174,%r1136,%r1151;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f570;
cvt.rn.f16.f32 high, %f570;
mov.b32 %r1177, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f571;
cvt.rn.f16.f32 high, %f571;
mov.b32 %r1178, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f571;
cvt.rn.f16.f32 high, %f571;
mov.b32 %r1181, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f571;
cvt.rn.f16.f32 high, %f571;
mov.b32 %r1182, {low,high};}


	
	{mul.f16x2 %r1191,%r1165,%r1177;
}

	
	{mul.f16x2 %r1194,%r1168,%r1178;
}

	
	{sub.f16x2 %r1197,%r1191,%r1194;
}

	
	{mul.f16x2 %r1200,%r1165,%r1178;
}

	
	{fma.rn.f16x2 %r1203,%r1168,%r1177,%r1200;
}

	
	{xor.b32 %r1207,%r1159,0x80008000;
}

	
	{mul.f16x2 %r1209,%r1171,%r1181;
}

	
	{mul.f16x2 %r1212,%r1174,%r1182;
}

	
	{sub.f16x2 %r1215,%r1209,%r1212;
}

	
	{mul.f16x2 %r1218,%r1171,%r1182;
}

	
	{fma.rn.f16x2 %r1221,%r1174,%r1181,%r1218;
}

	
	{add.f16x2 %r1225,%r1103,%r1153;
}

	
	{add.f16x2 %r1228,%r1106,%r1156;
}

	
	{sub.f16x2 %r1231,%r1103,%r1153;
}

	
	{sub.f16x2 %r1234,%r1106,%r1156;
}

	
	{add.f16x2 %r1237,%r1115,%r1197;
}

	
	{add.f16x2 %r1240,%r1118,%r1203;
}

	
	{sub.f16x2 %r1243,%r1115,%r1197;
}

	
	{sub.f16x2 %r1246,%r1118,%r1203;
}

	
	{add.f16x2 %r1249,%r1109,%r1162;
}

	
	{add.f16x2 %r1252,%r1112,%r1207;
}

	
	{sub.f16x2 %r1255,%r1109,%r1162;
}

	
	{sub.f16x2 %r1258,%r1112,%r1207;
}

	
	{add.f16x2 %r1261,%r1121,%r1215;
}

	
	{add.f16x2 %r1264,%r1124,%r1221;
}

	
	{sub.f16x2 %r1267,%r1121,%r1215;
}

	
	{sub.f16x2 %r1270,%r1124,%r1221;
}

	shl.b64 %rd81, %rd145, 2;
add.s64 %rd73, %rd146, %rd81;

	ld.global.nc.b32 %r1273, [%rd73];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1273;
mov.b32 %r1274, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1273;
mov.b32 %r1276, {high,high};}


	
	{mul.f16x2 %r1278,%r1225,%r1274;
}

	
	{mul.f16x2 %r1281,%r1228,%r1276;
}

	
	{sub.f16x2 %r1284,%r1278,%r1281;
}

	
	{mul.f16x2 %r1287,%r1225,%r1276;
}

	
	{fma.rn.f16x2 %r1290,%r1228,%r1274,%r1287;
}

	
	{xor.b32 %r1294,%r1290,0x80008000;
}

	shl.b64 %rd82, %rd147, 2;
add.s64 %rd74, %rd146, %rd82;

	ld.global.nc.b32 %r1296, [%rd74];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1296;
mov.b32 %r1297, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1296;
mov.b32 %r1299, {high,high};}


	
	{mul.f16x2 %r1301,%r1237,%r1297;
}

	
	{mul.f16x2 %r1304,%r1240,%r1299;
}

	
	{sub.f16x2 %r1307,%r1301,%r1304;
}

	
	{mul.f16x2 %r1310,%r1237,%r1299;
}

	
	{fma.rn.f16x2 %r1313,%r1240,%r1297,%r1310;
}

	
	{xor.b32 %r1317,%r1313,0x80008000;
}

	shl.b64 %rd83, %rd148, 2;
add.s64 %rd75, %rd146, %rd83;

	ld.global.nc.b32 %r1319, [%rd75];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1319;
mov.b32 %r1320, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1319;
mov.b32 %r1322, {high,high};}


	
	{mul.f16x2 %r1324,%r1249,%r1320;
}

	
	{mul.f16x2 %r1327,%r1252,%r1322;
}

	
	{sub.f16x2 %r1330,%r1324,%r1327;
}

	
	{mul.f16x2 %r1333,%r1249,%r1322;
}

	
	{fma.rn.f16x2 %r1336,%r1252,%r1320,%r1333;
}

	
	{xor.b32 %r1340,%r1336,0x80008000;
}

	shl.b64 %rd84, %rd149, 2;
add.s64 %rd76, %rd146, %rd84;

	ld.global.nc.b32 %r1342, [%rd76];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1342;
mov.b32 %r1343, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1342;
mov.b32 %r1345, {high,high};}


	
	{mul.f16x2 %r1347,%r1261,%r1343;
}

	
	{mul.f16x2 %r1350,%r1264,%r1345;
}

	
	{sub.f16x2 %r1353,%r1347,%r1350;
}

	
	{mul.f16x2 %r1356,%r1261,%r1345;
}

	
	{fma.rn.f16x2 %r1359,%r1264,%r1343,%r1356;
}

	
	{xor.b32 %r1363,%r1359,0x80008000;
}

	shl.b64 %rd85, %rd150, 2;
add.s64 %rd77, %rd146, %rd85;

	ld.global.nc.b32 %r1365, [%rd77];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1365;
mov.b32 %r1366, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1365;
mov.b32 %r1368, {high,high};}


	
	{mul.f16x2 %r1370,%r1231,%r1366;
}

	
	{mul.f16x2 %r1373,%r1234,%r1368;
}

	
	{sub.f16x2 %r1376,%r1370,%r1373;
}

	
	{mul.f16x2 %r1379,%r1231,%r1368;
}

	
	{fma.rn.f16x2 %r1382,%r1234,%r1366,%r1379;
}

	
	{xor.b32 %r1386,%r1382,0x80008000;
}

	shl.b64 %rd86, %rd151, 2;
add.s64 %rd78, %rd146, %rd86;

	ld.global.nc.b32 %r1388, [%rd78];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1388;
mov.b32 %r1389, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1388;
mov.b32 %r1391, {high,high};}


	
	{mul.f16x2 %r1393,%r1243,%r1389;
}

	
	{mul.f16x2 %r1396,%r1246,%r1391;
}

	
	{sub.f16x2 %r1399,%r1393,%r1396;
}

	
	{mul.f16x2 %r1402,%r1243,%r1391;
}

	
	{fma.rn.f16x2 %r1405,%r1246,%r1389,%r1402;
}

	
	{xor.b32 %r1409,%r1405,0x80008000;
}

	shl.b64 %rd87, %rd152, 2;
add.s64 %rd79, %rd146, %rd87;

	ld.global.nc.b32 %r1411, [%rd79];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1411;
mov.b32 %r1412, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1411;
mov.b32 %r1414, {high,high};}


	
	{mul.f16x2 %r1416,%r1255,%r1412;
}

	
	{mul.f16x2 %r1419,%r1258,%r1414;
}

	
	{sub.f16x2 %r1422,%r1416,%r1419;
}

	
	{mul.f16x2 %r1425,%r1255,%r1414;
}

	
	{fma.rn.f16x2 %r1428,%r1258,%r1412,%r1425;
}

	
	{xor.b32 %r1432,%r1428,0x80008000;
}

	shl.b64 %rd88, %rd153, 2;
add.s64 %rd80, %rd146, %rd88;

	ld.global.nc.b32 %r1434, [%rd80];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1434;
mov.b32 %r1435, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1434;
mov.b32 %r1437, {high,high};}


	
	{mul.f16x2 %r1439,%r1267,%r1435;
}

	
	{mul.f16x2 %r1442,%r1270,%r1437;
}

	
	{sub.f16x2 %r1445,%r1439,%r1442;
}

	
	{mul.f16x2 %r1448,%r1267,%r1437;
}

	
	{fma.rn.f16x2 %r1451,%r1270,%r1435,%r1448;
}

	
	{xor.b32 %r1455,%r1451,0x80008000;
}

	
	{add.f16x2 %r1457,%r1284,%r1376;
}

	
	{add.f16x2 %r1460,%r1294,%r1386;
}

	
	{sub.f16x2 %r1463,%r1284,%r1376;
}

	
	{sub.f16x2 %r1466,%r1294,%r1386;
}

	
	{add.f16x2 %r1469,%r1330,%r1422;
}

	
	{add.f16x2 %r1472,%r1340,%r1432;
}

	
	{sub.f16x2 %r1475,%r1330,%r1422;
}

	
	{sub.f16x2 %r1478,%r1340,%r1432;
}

	
	{xor.b32 %r1481,%r1475,0x80008000;
}

	
	{add.f16x2 %r1483,%r1457,%r1469;
}

	
	{add.f16x2 %r1486,%r1460,%r1472;
}

	
	{sub.f16x2 %r1489,%r1457,%r1469;
}

	
	{sub.f16x2 %r1492,%r1460,%r1472;
}

	
	{add.f16x2 %r1495,%r1463,%r1478;
}

	
	{add.f16x2 %r1498,%r1466,%r1481;
}

	
	{sub.f16x2 %r1501,%r1463,%r1478;
}

	
	{sub.f16x2 %r1504,%r1466,%r1481;
}

	
	{add.f16x2 %r1507,%r1307,%r1399;
}

	
	{add.f16x2 %r1510,%r1317,%r1409;
}

	
	{sub.f16x2 %r1513,%r1307,%r1399;
}

	
	{sub.f16x2 %r1516,%r1317,%r1409;
}

	
	{add.f16x2 %r1519,%r1353,%r1445;
}

	
	{add.f16x2 %r1522,%r1363,%r1455;
}

	
	{sub.f16x2 %r1525,%r1353,%r1445;
}

	
	{sub.f16x2 %r1528,%r1363,%r1455;
}

	
	{xor.b32 %r1531,%r1525,0x80008000;
}

	
	{add.f16x2 %r1533,%r1507,%r1519;
}

	
	{add.f16x2 %r1536,%r1510,%r1522;
}

	
	{sub.f16x2 %r1539,%r1507,%r1519;
}

	
	{sub.f16x2 %r1542,%r1510,%r1522;
}

	
	{add.f16x2 %r1545,%r1513,%r1528;
}

	
	{add.f16x2 %r1548,%r1516,%r1531;
}

	
	{sub.f16x2 %r1551,%r1513,%r1528;
}

	
	{sub.f16x2 %r1554,%r1516,%r1531;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f570;
cvt.rn.f16.f32 high, %f570;
mov.b32 %r1557, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f571;
cvt.rn.f16.f32 high, %f571;
mov.b32 %r1558, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f571;
cvt.rn.f16.f32 high, %f571;
mov.b32 %r1561, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f571;
cvt.rn.f16.f32 high, %f571;
mov.b32 %r1562, {low,high};}


	
	{mul.f16x2 %r1571,%r1545,%r1557;
}

	
	{mul.f16x2 %r1574,%r1548,%r1558;
}

	
	{sub.f16x2 %r1577,%r1571,%r1574;
}

	
	{mul.f16x2 %r1580,%r1545,%r1558;
}

	
	{fma.rn.f16x2 %r1583,%r1548,%r1557,%r1580;
}

	
	{xor.b32 %r1587,%r1539,0x80008000;
}

	
	{mul.f16x2 %r1589,%r1551,%r1561;
}

	
	{mul.f16x2 %r1592,%r1554,%r1562;
}

	
	{sub.f16x2 %r1595,%r1589,%r1592;
}

	
	{mul.f16x2 %r1598,%r1551,%r1562;
}

	
	{fma.rn.f16x2 %r1601,%r1554,%r1561,%r1598;
}

	
	{add.f16x2 %r1605,%r1483,%r1533;
}

	
	{add.f16x2 %r1608,%r1486,%r1536;
}

	
	{sub.f16x2 %r1611,%r1483,%r1533;
}

	
	{sub.f16x2 %r1614,%r1486,%r1536;
}

	
	{add.f16x2 %r1617,%r1495,%r1577;
}

	
	{add.f16x2 %r1620,%r1498,%r1583;
}

	
	{sub.f16x2 %r1623,%r1495,%r1577;
}

	
	{sub.f16x2 %r1626,%r1498,%r1583;
}

	
	{add.f16x2 %r1629,%r1489,%r1542;
}

	
	{add.f16x2 %r1632,%r1492,%r1587;
}

	
	{sub.f16x2 %r1635,%r1489,%r1542;
}

	
	{sub.f16x2 %r1638,%r1492,%r1587;
}

	
	{add.f16x2 %r1641,%r1501,%r1595;
}

	
	{add.f16x2 %r1644,%r1504,%r1601;
}

	
	{sub.f16x2 %r1647,%r1501,%r1595;
}

	
	{sub.f16x2 %r1650,%r1504,%r1601;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f183;
cvt.rn.f16.f32 high, %f574;
mov.b32 %r1653, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1653;
mov.b32 %r1656, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1653;
mov.b32 %r1658, {high,high};}


	
	{mul.f16x2 %r1660,%r1620,%r1658;
}

	
	{xor.b32 %r1663,%r1660,0x80008000;
}

	
	{fma.rn.f16x2 %r1665,%r1617,%r1656,%r1663;
}

	
	{mul.f16x2 %r1669,%r1617,%r1658;
}

	
	{fma.rn.f16x2 %r1672,%r1620,%r1656,%r1669;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1653;
mov.b32 %r1676, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1653;
mov.b32 %r1678, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f572;
cvt.rn.f16.f32 high, %f573;
mov.b32 %r1680, {low,high};}


	
	{mul.f16x2 %r1681,%r1678,%r1680;
}

	
	{mul.f16x2 %r1684,%r1653,%r1676;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1653;
mov.b32 %r1687, {high,low};}


	
	{fma.rn.f16x2 %r1689,%r1681,%r1687,%r1684;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1689;
mov.b32 %r1693, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1689;
mov.b32 %r1695, {high,high};}


	
	{mul.f16x2 %r1697,%r1632,%r1695;
}

	
	{xor.b32 %r1700,%r1697,0x80008000;
}

	
	{fma.rn.f16x2 %r1702,%r1629,%r1693,%r1700;
}

	
	{mul.f16x2 %r1706,%r1629,%r1695;
}

	
	{fma.rn.f16x2 %r1709,%r1632,%r1693,%r1706;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1653;
mov.b32 %r1713, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1653;
mov.b32 %r1715, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f572;
cvt.rn.f16.f32 high, %f573;
mov.b32 %r1717, {low,high};}


	
	{mul.f16x2 %r1718,%r1715,%r1717;
}

	
	{mul.f16x2 %r1721,%r1689,%r1713;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1689;
mov.b32 %r1724, {high,low};}


	
	{fma.rn.f16x2 %r1726,%r1718,%r1724,%r1721;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1726;
mov.b32 %r1730, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1726;
mov.b32 %r1732, {high,high};}


	
	{mul.f16x2 %r1734,%r1644,%r1732;
}

	
	{xor.b32 %r1737,%r1734,0x80008000;
}

	
	{fma.rn.f16x2 %r1739,%r1641,%r1730,%r1737;
}

	
	{mul.f16x2 %r1743,%r1641,%r1732;
}

	
	{fma.rn.f16x2 %r1746,%r1644,%r1730,%r1743;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1653;
mov.b32 %r1750, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1653;
mov.b32 %r1752, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f572;
cvt.rn.f16.f32 high, %f573;
mov.b32 %r1754, {low,high};}


	
	{mul.f16x2 %r1755,%r1752,%r1754;
}

	
	{mul.f16x2 %r1758,%r1726,%r1750;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1726;
mov.b32 %r1761, {high,low};}


	
	{fma.rn.f16x2 %r1763,%r1755,%r1761,%r1758;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1763;
mov.b32 %r1767, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1763;
mov.b32 %r1769, {high,high};}


	
	{mul.f16x2 %r1771,%r1614,%r1769;
}

	
	{xor.b32 %r1774,%r1771,0x80008000;
}

	
	{fma.rn.f16x2 %r1776,%r1611,%r1767,%r1774;
}

	
	{mul.f16x2 %r1780,%r1611,%r1769;
}

	
	{fma.rn.f16x2 %r1783,%r1614,%r1767,%r1780;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1653;
mov.b32 %r1787, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1653;
mov.b32 %r1789, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f572;
cvt.rn.f16.f32 high, %f573;
mov.b32 %r1791, {low,high};}


	
	{mul.f16x2 %r1792,%r1789,%r1791;
}

	
	{mul.f16x2 %r1795,%r1763,%r1787;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1763;
mov.b32 %r1798, {high,low};}


	
	{fma.rn.f16x2 %r1800,%r1792,%r1798,%r1795;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1800;
mov.b32 %r1804, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1800;
mov.b32 %r1806, {high,high};}


	
	{mul.f16x2 %r1808,%r1626,%r1806;
}

	
	{xor.b32 %r1811,%r1808,0x80008000;
}

	
	{fma.rn.f16x2 %r1813,%r1623,%r1804,%r1811;
}

	
	{mul.f16x2 %r1817,%r1623,%r1806;
}

	
	{fma.rn.f16x2 %r1820,%r1626,%r1804,%r1817;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1653;
mov.b32 %r1824, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1653;
mov.b32 %r1826, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f572;
cvt.rn.f16.f32 high, %f573;
mov.b32 %r1828, {low,high};}


	
	{mul.f16x2 %r1829,%r1826,%r1828;
}

	
	{mul.f16x2 %r1832,%r1800,%r1824;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1800;
mov.b32 %r1835, {high,low};}


	
	{fma.rn.f16x2 %r1837,%r1829,%r1835,%r1832;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1837;
mov.b32 %r1841, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1837;
mov.b32 %r1843, {high,high};}


	
	{mul.f16x2 %r1845,%r1638,%r1843;
}

	
	{xor.b32 %r1848,%r1845,0x80008000;
}

	
	{fma.rn.f16x2 %r1850,%r1635,%r1841,%r1848;
}

	
	{mul.f16x2 %r1854,%r1635,%r1843;
}

	
	{fma.rn.f16x2 %r1857,%r1638,%r1841,%r1854;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1653;
mov.b32 %r1861, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1653;
mov.b32 %r1863, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f572;
cvt.rn.f16.f32 high, %f573;
mov.b32 %r1865, {low,high};}


	
	{mul.f16x2 %r1866,%r1863,%r1865;
}

	
	{mul.f16x2 %r1869,%r1837,%r1861;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1837;
mov.b32 %r1872, {high,low};}


	
	{fma.rn.f16x2 %r1874,%r1866,%r1872,%r1869;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1874;
mov.b32 %r1878, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1874;
mov.b32 %r1880, {high,high};}


	
	{mul.f16x2 %r1882,%r1650,%r1880;
}

	
	{xor.b32 %r1885,%r1882,0x80008000;
}

	
	{fma.rn.f16x2 %r1887,%r1647,%r1878,%r1885;
}

	
	{mul.f16x2 %r1891,%r1647,%r1880;
}

	
	{fma.rn.f16x2 %r1894,%r1650,%r1878,%r1891;
}

	barrier.sync 0;
st.shared.u32 [%r185], %r1605;
st.shared.u32 [%r185+4], %r1608;
st.shared.u32 [%r185+8], %r1665;
st.shared.u32 [%r185+12], %r1672;
st.shared.u32 [%r185+16], %r1702;
st.shared.u32 [%r185+20], %r1709;
st.shared.u32 [%r185+24], %r1739;
st.shared.u32 [%r185+28], %r1746;
st.shared.u32 [%r185+32], %r1776;
st.shared.u32 [%r185+36], %r1783;
st.shared.u32 [%r185+40], %r1813;
st.shared.u32 [%r185+44], %r1820;
st.shared.u32 [%r185+48], %r1850;
st.shared.u32 [%r185+52], %r1857;
st.shared.u32 [%r185+56], %r1887;
st.shared.u32 [%r185+60], %r1894;
barrier.sync 0;
mov.f32 %f576, 0fBF3504F3;
mov.f32 %f575, 0f3F3504F3;
ld.shared.u32 %r1917, [%r186];
ld.shared.u32 %r1920, [%r186+4];
ld.shared.u32 %r1967, [%r186+64];
ld.shared.u32 %r1970, [%r186+68];
ld.shared.u32 %r1929, [%r186+128];
ld.shared.u32 %r1932, [%r186+132];
ld.shared.u32 %r1979, [%r186+192];
ld.shared.u32 %r1982, [%r186+196];
ld.shared.u32 %r1918, [%r186+256];
ld.shared.u32 %r1921, [%r186+260];
ld.shared.u32 %r1968, [%r186+320];
ld.shared.u32 %r1971, [%r186+324];
ld.shared.u32 %r1930, [%r186+384];
ld.shared.u32 %r1933, [%r186+388];
ld.shared.u32 %r1980, [%r186+448];
ld.shared.u32 %r1983, [%r186+452];

	{add.f16x2 %r1916,%r1917,%r1918;
}

	
	{add.f16x2 %r1919,%r1920,%r1921;
}

	
	{sub.f16x2 %r1922,%r1917,%r1918;
}

	
	{sub.f16x2 %r1925,%r1920,%r1921;
}

	
	{add.f16x2 %r1928,%r1929,%r1930;
}

	
	{add.f16x2 %r1931,%r1932,%r1933;
}

	
	{sub.f16x2 %r1934,%r1929,%r1930;
}

	
	{sub.f16x2 %r1937,%r1932,%r1933;
}

	
	{xor.b32 %r1940,%r1934,0x80008000;
}

	
	{add.f16x2 %r1942,%r1916,%r1928;
}

	
	{add.f16x2 %r1945,%r1919,%r1931;
}

	
	{sub.f16x2 %r1948,%r1916,%r1928;
}

	
	{sub.f16x2 %r1951,%r1919,%r1931;
}

	
	{add.f16x2 %r1954,%r1922,%r1937;
}

	
	{add.f16x2 %r1957,%r1925,%r1940;
}

	
	{sub.f16x2 %r1960,%r1922,%r1937;
}

	
	{sub.f16x2 %r1963,%r1925,%r1940;
}

	
	{add.f16x2 %r1966,%r1967,%r1968;
}

	
	{add.f16x2 %r1969,%r1970,%r1971;
}

	
	{sub.f16x2 %r1972,%r1967,%r1968;
}

	
	{sub.f16x2 %r1975,%r1970,%r1971;
}

	
	{add.f16x2 %r1978,%r1979,%r1980;
}

	
	{add.f16x2 %r1981,%r1982,%r1983;
}

	
	{sub.f16x2 %r1984,%r1979,%r1980;
}

	
	{sub.f16x2 %r1987,%r1982,%r1983;
}

	
	{xor.b32 %r1990,%r1984,0x80008000;
}

	
	{add.f16x2 %r1992,%r1966,%r1978;
}

	
	{add.f16x2 %r1995,%r1969,%r1981;
}

	
	{sub.f16x2 %r1998,%r1966,%r1978;
}

	
	{sub.f16x2 %r2001,%r1969,%r1981;
}

	
	{add.f16x2 %r2004,%r1972,%r1987;
}

	
	{add.f16x2 %r2007,%r1975,%r1990;
}

	
	{sub.f16x2 %r2010,%r1972,%r1987;
}

	
	{sub.f16x2 %r2013,%r1975,%r1990;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f575;
cvt.rn.f16.f32 high, %f575;
mov.b32 %r2016, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f576;
cvt.rn.f16.f32 high, %f576;
mov.b32 %r2017, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f576;
cvt.rn.f16.f32 high, %f576;
mov.b32 %r2020, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f576;
cvt.rn.f16.f32 high, %f576;
mov.b32 %r2021, {low,high};}


	
	{mul.f16x2 %r2030,%r2004,%r2016;
}

	
	{mul.f16x2 %r2033,%r2007,%r2017;
}

	
	{sub.f16x2 %r2036,%r2030,%r2033;
}

	
	{mul.f16x2 %r2039,%r2004,%r2017;
}

	
	{fma.rn.f16x2 %r2042,%r2007,%r2016,%r2039;
}

	
	{xor.b32 %r2046,%r1998,0x80008000;
}

	
	{mul.f16x2 %r2048,%r2010,%r2020;
}

	
	{mul.f16x2 %r2051,%r2013,%r2021;
}

	
	{sub.f16x2 %r2054,%r2048,%r2051;
}

	
	{mul.f16x2 %r2057,%r2010,%r2021;
}

	
	{fma.rn.f16x2 %r2060,%r2013,%r2020,%r2057;
}

	
	{add.f16x2 %r2064,%r1942,%r1992;
}

	
	{add.f16x2 %r2067,%r1945,%r1995;
}

	
	{sub.f16x2 %r2070,%r1942,%r1992;
}

	
	{sub.f16x2 %r2073,%r1945,%r1995;
}

	
	{add.f16x2 %r2076,%r1954,%r2036;
}

	
	{add.f16x2 %r2079,%r1957,%r2042;
}

	
	{sub.f16x2 %r2082,%r1954,%r2036;
}

	
	{sub.f16x2 %r2085,%r1957,%r2042;
}

	
	{add.f16x2 %r2088,%r1948,%r2001;
}

	
	{add.f16x2 %r2091,%r1951,%r2046;
}

	
	{sub.f16x2 %r2094,%r1948,%r2001;
}

	
	{sub.f16x2 %r2097,%r1951,%r2046;
}

	
	{add.f16x2 %r2100,%r1960,%r2054;
}

	
	{add.f16x2 %r2103,%r1963,%r2060;
}

	
	{sub.f16x2 %r2106,%r1960,%r2054;
}

	
	{sub.f16x2 %r2109,%r1963,%r2060;
}

	
	{xor.b32 %r2112,%r2067,0x80008000;
}

	mov.f32 %f306, 0f42800000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f306;
mov.b32 %r2114, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2064;
mov.b16 %rs97, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2114;
mov.b16 %rs98, low;}

	
	{ cvt.f32.f16 %f307, %rs97;}


	
	{ cvt.f32.f16 %f308, %rs98;}


	
	{rcp.approx.ftz.f32 %f309, %f308;
}

	mul.f32 %f311, %f307, %f309;

	{ cvt.rn.f16.f32 %rs417, %f311;}


	and.b16 %rs103, %rs417, 32767;
mov.u16 %rs104, 143;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs103, %rs104;
selp.u16 %rs102, 1, 0, __$temp3;}

	setp.ne.s16	%p26, %rs102, 0;
setp.ne.s16	%p27, %rs103, 0;
and.pred %p28, %p27, %p26;
@!%p28 bra BB1_60;
bra.uni BB1_59;

BB1_59:
neg.f32 %f313, %f308;
fma.rn.f32 %f314, %f313, %f311, %f307;
fma.rn.f32 %f312, %f309, %f314, %f311;

	{ cvt.rn.f16.f32 %rs417, %f312;}



BB1_60:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2064;
mov.b16 %rs106, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2114;
mov.b16 %rs107, high;}

	
	{ cvt.f32.f16 %f315, %rs106;}


	
	{ cvt.f32.f16 %f316, %rs107;}


	
	{rcp.approx.ftz.f32 %f317, %f316;
}

	mul.f32 %f319, %f315, %f317;

	{ cvt.rn.f16.f32 %rs418, %f319;}


	and.b16 %rs112, %rs418, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs112, %rs104;
selp.u16 %rs111, 1, 0, __$temp3;}

	setp.ne.s16	%p29, %rs111, 0;
setp.ne.s16	%p30, %rs112, 0;
and.pred %p31, %p30, %p29;
@!%p31 bra BB1_62;
bra.uni BB1_61;

BB1_61:
neg.f32 %f321, %f316;
fma.rn.f32 %f322, %f321, %f319, %f315;
fma.rn.f32 %f320, %f317, %f322, %f319;

	{ cvt.rn.f16.f32 %rs418, %f320;}



BB1_62:

	{ mov.b32 %r2119, {%rs417,%rs418};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2112;
mov.b16 %rs117, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2114;
mov.b16 %rs118, low;}

	
	{ cvt.f32.f16 %f323, %rs117;}


	
	{ cvt.f32.f16 %f324, %rs118;}


	
	{rcp.approx.ftz.f32 %f325, %f324;
}

	mul.f32 %f327, %f323, %f325;

	{ cvt.rn.f16.f32 %rs419, %f327;}


	and.b16 %rs123, %rs419, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs123, %rs104;
selp.u16 %rs122, 1, 0, __$temp3;}

	setp.ne.s16	%p32, %rs122, 0;
setp.ne.s16	%p33, %rs123, 0;
and.pred %p34, %p33, %p32;
@!%p34 bra BB1_64;
bra.uni BB1_63;

BB1_63:
neg.f32 %f329, %f324;
fma.rn.f32 %f330, %f329, %f327, %f323;
fma.rn.f32 %f328, %f325, %f330, %f327;

	{ cvt.rn.f16.f32 %rs419, %f328;}



BB1_64:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2112;
mov.b16 %rs126, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2114;
mov.b16 %rs127, high;}

	
	{ cvt.f32.f16 %f331, %rs126;}


	
	{ cvt.f32.f16 %f332, %rs127;}


	
	{rcp.approx.ftz.f32 %f333, %f332;
}

	mul.f32 %f335, %f331, %f333;

	{ cvt.rn.f16.f32 %rs420, %f335;}


	and.b16 %rs132, %rs420, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs132, %rs104;
selp.u16 %rs131, 1, 0, __$temp3;}

	setp.ne.s16	%p35, %rs131, 0;
setp.ne.s16	%p36, %rs132, 0;
and.pred %p37, %p36, %p35;
@!%p37 bra BB1_66;
bra.uni BB1_65;

BB1_65:
neg.f32 %f337, %f332;
fma.rn.f32 %f338, %f337, %f335, %f331;
fma.rn.f32 %f336, %f333, %f338, %f335;

	{ cvt.rn.f16.f32 %rs420, %f336;}



BB1_66:
mov.u32 %r2583, %tid.x;
mul.wide.u32 %rd157, %r2583, 4;
ld.param.u64 %rd156, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.s64 %rd155, %rd156, %rd157;

	{ mov.b32 %r2124, {%rs419,%rs420};}


	
	ld.global.nc.b32 %r2125, [%rd155];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2125;
mov.b32 %r2126, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2125;
mov.b32 %r2128, {high,high};}


	
	{mul.f16x2 %r2130,%r2119,%r2126;
}

	
	{mul.f16x2 %r2133,%r2124,%r2128;
}

	
	{sub.f16x2 %r2136,%r2130,%r2133;
}

	
	{mul.f16x2 %r2139,%r2119,%r2128;
}

	
	{fma.rn.f16x2 %r2142,%r2124,%r2126,%r2139;
}

	
	{xor.b32 %r2146,%r2079,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f306;
mov.b32 %r2148, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2076;
mov.b16 %rs137, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2148;
mov.b16 %rs138, low;}

	
	{ cvt.f32.f16 %f340, %rs137;}


	
	{ cvt.f32.f16 %f341, %rs138;}


	
	{rcp.approx.ftz.f32 %f342, %f341;
}

	mul.f32 %f344, %f340, %f342;

	{ cvt.rn.f16.f32 %rs421, %f344;}


	and.b16 %rs143, %rs421, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs143, %rs104;
selp.u16 %rs142, 1, 0, __$temp3;}

	setp.ne.s16	%p38, %rs142, 0;
setp.ne.s16	%p39, %rs143, 0;
and.pred %p40, %p39, %p38;
@!%p40 bra BB1_68;
bra.uni BB1_67;

BB1_67:
neg.f32 %f346, %f341;
fma.rn.f32 %f347, %f346, %f344, %f340;
fma.rn.f32 %f345, %f342, %f347, %f344;

	{ cvt.rn.f16.f32 %rs421, %f345;}



BB1_68:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2076;
mov.b16 %rs146, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2148;
mov.b16 %rs147, high;}

	
	{ cvt.f32.f16 %f348, %rs146;}


	
	{ cvt.f32.f16 %f349, %rs147;}


	
	{rcp.approx.ftz.f32 %f350, %f349;
}

	mul.f32 %f352, %f348, %f350;

	{ cvt.rn.f16.f32 %rs422, %f352;}


	and.b16 %rs152, %rs422, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs152, %rs104;
selp.u16 %rs151, 1, 0, __$temp3;}

	setp.ne.s16	%p41, %rs151, 0;
setp.ne.s16	%p42, %rs152, 0;
and.pred %p43, %p42, %p41;
@!%p43 bra BB1_70;
bra.uni BB1_69;

BB1_69:
neg.f32 %f354, %f349;
fma.rn.f32 %f355, %f354, %f352, %f348;
fma.rn.f32 %f353, %f350, %f355, %f352;

	{ cvt.rn.f16.f32 %rs422, %f353;}



BB1_70:

	{ mov.b32 %r2153, {%rs421,%rs422};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2146;
mov.b16 %rs157, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2148;
mov.b16 %rs158, low;}

	
	{ cvt.f32.f16 %f356, %rs157;}


	
	{ cvt.f32.f16 %f357, %rs158;}


	
	{rcp.approx.ftz.f32 %f358, %f357;
}

	mul.f32 %f360, %f356, %f358;

	{ cvt.rn.f16.f32 %rs423, %f360;}


	and.b16 %rs163, %rs423, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs163, %rs104;
selp.u16 %rs162, 1, 0, __$temp3;}

	setp.ne.s16	%p44, %rs162, 0;
setp.ne.s16	%p45, %rs163, 0;
and.pred %p46, %p45, %p44;
@!%p46 bra BB1_72;
bra.uni BB1_71;

BB1_71:
neg.f32 %f362, %f357;
fma.rn.f32 %f363, %f362, %f360, %f356;
fma.rn.f32 %f361, %f358, %f363, %f360;

	{ cvt.rn.f16.f32 %rs423, %f361;}



BB1_72:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2146;
mov.b16 %rs166, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2148;
mov.b16 %rs167, high;}

	
	{ cvt.f32.f16 %f364, %rs166;}


	
	{ cvt.f32.f16 %f365, %rs167;}


	
	{rcp.approx.ftz.f32 %f366, %f365;
}

	mul.f32 %f368, %f364, %f366;

	{ cvt.rn.f16.f32 %rs424, %f368;}


	and.b16 %rs172, %rs424, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs172, %rs104;
selp.u16 %rs171, 1, 0, __$temp3;}

	setp.ne.s16	%p47, %rs171, 0;
setp.ne.s16	%p48, %rs172, 0;
and.pred %p49, %p48, %p47;
@!%p49 bra BB1_74;
bra.uni BB1_73;

BB1_73:
neg.f32 %f370, %f365;
fma.rn.f32 %f371, %f370, %f368, %f364;
fma.rn.f32 %f369, %f366, %f371, %f368;

	{ cvt.rn.f16.f32 %rs424, %f369;}



BB1_74:
mov.u32 %r2595, %tid.x;
mul.wide.u32 %rd173, %r2595, 4;
ld.param.u64 %rd172, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.s64 %rd171, %rd172, %rd173;
add.s64 %rd170, %rd171, 32;

	{ mov.b32 %r2158, {%rs423,%rs424};}


	
	ld.global.nc.b32 %r2159, [%rd170];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2159;
mov.b32 %r2160, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2159;
mov.b32 %r2162, {high,high};}


	
	{mul.f16x2 %r2164,%r2153,%r2160;
}

	
	{mul.f16x2 %r2167,%r2158,%r2162;
}

	
	{sub.f16x2 %r2170,%r2164,%r2167;
}

	
	{mul.f16x2 %r2173,%r2153,%r2162;
}

	
	{fma.rn.f16x2 %r2176,%r2158,%r2160,%r2173;
}

	
	{xor.b32 %r2180,%r2091,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f306;
mov.b32 %r2182, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2088;
mov.b16 %rs177, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2182;
mov.b16 %rs178, low;}

	
	{ cvt.f32.f16 %f373, %rs177;}


	
	{ cvt.f32.f16 %f374, %rs178;}


	
	{rcp.approx.ftz.f32 %f375, %f374;
}

	mul.f32 %f377, %f373, %f375;

	{ cvt.rn.f16.f32 %rs425, %f377;}


	and.b16 %rs183, %rs425, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs183, %rs104;
selp.u16 %rs182, 1, 0, __$temp3;}

	setp.ne.s16	%p50, %rs182, 0;
setp.ne.s16	%p51, %rs183, 0;
and.pred %p52, %p51, %p50;
@!%p52 bra BB1_76;
bra.uni BB1_75;

BB1_75:
neg.f32 %f379, %f374;
fma.rn.f32 %f380, %f379, %f377, %f373;
fma.rn.f32 %f378, %f375, %f380, %f377;

	{ cvt.rn.f16.f32 %rs425, %f378;}



BB1_76:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2088;
mov.b16 %rs186, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2182;
mov.b16 %rs187, high;}

	
	{ cvt.f32.f16 %f381, %rs186;}


	
	{ cvt.f32.f16 %f382, %rs187;}


	
	{rcp.approx.ftz.f32 %f383, %f382;
}

	mul.f32 %f385, %f381, %f383;

	{ cvt.rn.f16.f32 %rs426, %f385;}


	and.b16 %rs192, %rs426, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs192, %rs104;
selp.u16 %rs191, 1, 0, __$temp3;}

	setp.ne.s16	%p53, %rs191, 0;
setp.ne.s16	%p54, %rs192, 0;
and.pred %p55, %p54, %p53;
@!%p55 bra BB1_78;
bra.uni BB1_77;

BB1_77:
neg.f32 %f387, %f382;
fma.rn.f32 %f388, %f387, %f385, %f381;
fma.rn.f32 %f386, %f383, %f388, %f385;

	{ cvt.rn.f16.f32 %rs426, %f386;}



BB1_78:

	{ mov.b32 %r2187, {%rs425,%rs426};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2180;
mov.b16 %rs197, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2182;
mov.b16 %rs198, low;}

	
	{ cvt.f32.f16 %f389, %rs197;}


	
	{ cvt.f32.f16 %f390, %rs198;}


	
	{rcp.approx.ftz.f32 %f391, %f390;
}

	mul.f32 %f393, %f389, %f391;

	{ cvt.rn.f16.f32 %rs427, %f393;}


	and.b16 %rs203, %rs427, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs203, %rs104;
selp.u16 %rs202, 1, 0, __$temp3;}

	setp.ne.s16	%p56, %rs202, 0;
setp.ne.s16	%p57, %rs203, 0;
and.pred %p58, %p57, %p56;
@!%p58 bra BB1_80;
bra.uni BB1_79;

BB1_79:
neg.f32 %f395, %f390;
fma.rn.f32 %f396, %f395, %f393, %f389;
fma.rn.f32 %f394, %f391, %f396, %f393;

	{ cvt.rn.f16.f32 %rs427, %f394;}



BB1_80:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2180;
mov.b16 %rs206, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2182;
mov.b16 %rs207, high;}

	
	{ cvt.f32.f16 %f397, %rs206;}


	
	{ cvt.f32.f16 %f398, %rs207;}


	
	{rcp.approx.ftz.f32 %f399, %f398;
}

	mul.f32 %f401, %f397, %f399;

	{ cvt.rn.f16.f32 %rs428, %f401;}


	and.b16 %rs212, %rs428, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs212, %rs104;
selp.u16 %rs211, 1, 0, __$temp3;}

	setp.ne.s16	%p59, %rs211, 0;
setp.ne.s16	%p60, %rs212, 0;
and.pred %p61, %p60, %p59;
@!%p61 bra BB1_82;
bra.uni BB1_81;

BB1_81:
neg.f32 %f403, %f398;
fma.rn.f32 %f404, %f403, %f401, %f397;
fma.rn.f32 %f402, %f399, %f404, %f401;

	{ cvt.rn.f16.f32 %rs428, %f402;}



BB1_82:
mov.u32 %r2584, %tid.x;
mul.wide.u32 %rd161, %r2584, 4;
ld.param.u64 %rd160, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.s64 %rd159, %rd160, %rd161;
add.s64 %rd158, %rd159, 64;

	{ mov.b32 %r2192, {%rs427,%rs428};}


	
	ld.global.nc.b32 %r2193, [%rd158];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2193;
mov.b32 %r2194, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2193;
mov.b32 %r2196, {high,high};}


	
	{mul.f16x2 %r2198,%r2187,%r2194;
}

	
	{mul.f16x2 %r2201,%r2192,%r2196;
}

	
	{sub.f16x2 %r2204,%r2198,%r2201;
}

	
	{mul.f16x2 %r2207,%r2187,%r2196;
}

	
	{fma.rn.f16x2 %r2210,%r2192,%r2194,%r2207;
}

	
	{xor.b32 %r2214,%r2103,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f306;
mov.b32 %r2216, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2100;
mov.b16 %rs217, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2216;
mov.b16 %rs218, low;}

	
	{ cvt.f32.f16 %f406, %rs217;}


	
	{ cvt.f32.f16 %f407, %rs218;}


	
	{rcp.approx.ftz.f32 %f408, %f407;
}

	mul.f32 %f410, %f406, %f408;

	{ cvt.rn.f16.f32 %rs429, %f410;}


	and.b16 %rs223, %rs429, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs223, %rs104;
selp.u16 %rs222, 1, 0, __$temp3;}

	setp.ne.s16	%p62, %rs222, 0;
setp.ne.s16	%p63, %rs223, 0;
and.pred %p64, %p63, %p62;
@!%p64 bra BB1_84;
bra.uni BB1_83;

BB1_83:
neg.f32 %f412, %f407;
fma.rn.f32 %f413, %f412, %f410, %f406;
fma.rn.f32 %f411, %f408, %f413, %f410;

	{ cvt.rn.f16.f32 %rs429, %f411;}



BB1_84:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2100;
mov.b16 %rs226, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2216;
mov.b16 %rs227, high;}

	
	{ cvt.f32.f16 %f414, %rs226;}


	
	{ cvt.f32.f16 %f415, %rs227;}


	
	{rcp.approx.ftz.f32 %f416, %f415;
}

	mul.f32 %f418, %f414, %f416;

	{ cvt.rn.f16.f32 %rs430, %f418;}


	and.b16 %rs232, %rs430, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs232, %rs104;
selp.u16 %rs231, 1, 0, __$temp3;}

	setp.ne.s16	%p65, %rs231, 0;
setp.ne.s16	%p66, %rs232, 0;
and.pred %p67, %p66, %p65;
@!%p67 bra BB1_86;
bra.uni BB1_85;

BB1_85:
neg.f32 %f420, %f415;
fma.rn.f32 %f421, %f420, %f418, %f414;
fma.rn.f32 %f419, %f416, %f421, %f418;

	{ cvt.rn.f16.f32 %rs430, %f419;}



BB1_86:

	{ mov.b32 %r2221, {%rs429,%rs430};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2214;
mov.b16 %rs237, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2216;
mov.b16 %rs238, low;}

	
	{ cvt.f32.f16 %f422, %rs237;}


	
	{ cvt.f32.f16 %f423, %rs238;}


	
	{rcp.approx.ftz.f32 %f424, %f423;
}

	mul.f32 %f426, %f422, %f424;

	{ cvt.rn.f16.f32 %rs431, %f426;}


	and.b16 %rs243, %rs431, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs243, %rs104;
selp.u16 %rs242, 1, 0, __$temp3;}

	setp.ne.s16	%p68, %rs242, 0;
setp.ne.s16	%p69, %rs243, 0;
and.pred %p70, %p69, %p68;
@!%p70 bra BB1_88;
bra.uni BB1_87;

BB1_87:
neg.f32 %f428, %f423;
fma.rn.f32 %f429, %f428, %f426, %f422;
fma.rn.f32 %f427, %f424, %f429, %f426;

	{ cvt.rn.f16.f32 %rs431, %f427;}



BB1_88:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2214;
mov.b16 %rs246, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2216;
mov.b16 %rs247, high;}

	
	{ cvt.f32.f16 %f430, %rs246;}


	
	{ cvt.f32.f16 %f431, %rs247;}


	
	{rcp.approx.ftz.f32 %f432, %f431;
}

	mul.f32 %f434, %f430, %f432;

	{ cvt.rn.f16.f32 %rs432, %f434;}


	and.b16 %rs252, %rs432, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs252, %rs104;
selp.u16 %rs251, 1, 0, __$temp3;}

	setp.ne.s16	%p71, %rs251, 0;
setp.ne.s16	%p72, %rs252, 0;
and.pred %p73, %p72, %p71;
@!%p73 bra BB1_90;
bra.uni BB1_89;

BB1_89:
neg.f32 %f436, %f431;
fma.rn.f32 %f437, %f436, %f434, %f430;
fma.rn.f32 %f435, %f432, %f437, %f434;

	{ cvt.rn.f16.f32 %rs432, %f435;}



BB1_90:
mov.u32 %r2585, %tid.x;
mul.wide.u32 %rd165, %r2585, 4;
ld.param.u64 %rd164, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.s64 %rd163, %rd164, %rd165;
add.s64 %rd162, %rd163, 96;

	{ mov.b32 %r2226, {%rs431,%rs432};}


	
	ld.global.nc.b32 %r2227, [%rd162];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2227;
mov.b32 %r2228, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2227;
mov.b32 %r2230, {high,high};}


	
	{mul.f16x2 %r2232,%r2221,%r2228;
}

	
	{mul.f16x2 %r2235,%r2226,%r2230;
}

	
	{sub.f16x2 %r2238,%r2232,%r2235;
}

	
	{mul.f16x2 %r2241,%r2221,%r2230;
}

	
	{fma.rn.f16x2 %r2244,%r2226,%r2228,%r2241;
}

	
	{xor.b32 %r2248,%r2073,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f306;
mov.b32 %r2250, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2070;
mov.b16 %rs257, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2250;
mov.b16 %rs258, low;}

	
	{ cvt.f32.f16 %f439, %rs257;}


	
	{ cvt.f32.f16 %f440, %rs258;}


	
	{rcp.approx.ftz.f32 %f441, %f440;
}

	mul.f32 %f443, %f439, %f441;

	{ cvt.rn.f16.f32 %rs433, %f443;}


	and.b16 %rs263, %rs433, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs263, %rs104;
selp.u16 %rs262, 1, 0, __$temp3;}

	setp.ne.s16	%p74, %rs262, 0;
setp.ne.s16	%p75, %rs263, 0;
and.pred %p76, %p75, %p74;
@!%p76 bra BB1_92;
bra.uni BB1_91;

BB1_91:
neg.f32 %f445, %f440;
fma.rn.f32 %f446, %f445, %f443, %f439;
fma.rn.f32 %f444, %f441, %f446, %f443;

	{ cvt.rn.f16.f32 %rs433, %f444;}



BB1_92:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2070;
mov.b16 %rs266, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2250;
mov.b16 %rs267, high;}

	
	{ cvt.f32.f16 %f447, %rs266;}


	
	{ cvt.f32.f16 %f448, %rs267;}


	
	{rcp.approx.ftz.f32 %f449, %f448;
}

	mul.f32 %f451, %f447, %f449;

	{ cvt.rn.f16.f32 %rs434, %f451;}


	and.b16 %rs272, %rs434, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs272, %rs104;
selp.u16 %rs271, 1, 0, __$temp3;}

	setp.ne.s16	%p77, %rs271, 0;
setp.ne.s16	%p78, %rs272, 0;
and.pred %p79, %p78, %p77;
@!%p79 bra BB1_94;
bra.uni BB1_93;

BB1_93:
neg.f32 %f453, %f448;
fma.rn.f32 %f454, %f453, %f451, %f447;
fma.rn.f32 %f452, %f449, %f454, %f451;

	{ cvt.rn.f16.f32 %rs434, %f452;}



BB1_94:

	{ mov.b32 %r2255, {%rs433,%rs434};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2248;
mov.b16 %rs277, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2250;
mov.b16 %rs278, low;}

	
	{ cvt.f32.f16 %f455, %rs277;}


	
	{ cvt.f32.f16 %f456, %rs278;}


	
	{rcp.approx.ftz.f32 %f457, %f456;
}

	mul.f32 %f459, %f455, %f457;

	{ cvt.rn.f16.f32 %rs435, %f459;}


	and.b16 %rs283, %rs435, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs283, %rs104;
selp.u16 %rs282, 1, 0, __$temp3;}

	setp.ne.s16	%p80, %rs282, 0;
setp.ne.s16	%p81, %rs283, 0;
and.pred %p82, %p81, %p80;
@!%p82 bra BB1_96;
bra.uni BB1_95;

BB1_95:
neg.f32 %f461, %f456;
fma.rn.f32 %f462, %f461, %f459, %f455;
fma.rn.f32 %f460, %f457, %f462, %f459;

	{ cvt.rn.f16.f32 %rs435, %f460;}



BB1_96:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2248;
mov.b16 %rs286, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2250;
mov.b16 %rs287, high;}

	
	{ cvt.f32.f16 %f463, %rs286;}


	
	{ cvt.f32.f16 %f464, %rs287;}


	
	{rcp.approx.ftz.f32 %f465, %f464;
}

	mul.f32 %f467, %f463, %f465;

	{ cvt.rn.f16.f32 %rs436, %f467;}


	and.b16 %rs292, %rs436, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs292, %rs104;
selp.u16 %rs291, 1, 0, __$temp3;}

	setp.ne.s16	%p83, %rs291, 0;
setp.ne.s16	%p84, %rs292, 0;
and.pred %p85, %p84, %p83;
@!%p85 bra BB1_98;
bra.uni BB1_97;

BB1_97:
neg.f32 %f469, %f464;
fma.rn.f32 %f470, %f469, %f467, %f463;
fma.rn.f32 %f468, %f465, %f470, %f467;

	{ cvt.rn.f16.f32 %rs436, %f468;}



BB1_98:
mov.u32 %r2586, %tid.x;
mul.wide.u32 %rd169, %r2586, 4;
ld.param.u64 %rd168, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.s64 %rd167, %rd168, %rd169;
add.s64 %rd166, %rd167, 128;

	{ mov.b32 %r2260, {%rs435,%rs436};}


	
	ld.global.nc.b32 %r2261, [%rd166];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2261;
mov.b32 %r2262, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2261;
mov.b32 %r2264, {high,high};}


	
	{mul.f16x2 %r2266,%r2255,%r2262;
}

	
	{mul.f16x2 %r2269,%r2260,%r2264;
}

	
	{sub.f16x2 %r2272,%r2266,%r2269;
}

	
	{mul.f16x2 %r2275,%r2255,%r2264;
}

	
	{fma.rn.f16x2 %r2278,%r2260,%r2262,%r2275;
}

	
	{xor.b32 %r2282,%r2085,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f306;
mov.b32 %r2284, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2082;
mov.b16 %rs297, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2284;
mov.b16 %rs298, low;}

	
	{ cvt.f32.f16 %f472, %rs297;}


	
	{ cvt.f32.f16 %f473, %rs298;}


	
	{rcp.approx.ftz.f32 %f474, %f473;
}

	mul.f32 %f476, %f472, %f474;

	{ cvt.rn.f16.f32 %rs437, %f476;}


	and.b16 %rs303, %rs437, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs303, %rs104;
selp.u16 %rs302, 1, 0, __$temp3;}

	setp.ne.s16	%p86, %rs302, 0;
setp.ne.s16	%p87, %rs303, 0;
and.pred %p88, %p87, %p86;
@!%p88 bra BB1_100;
bra.uni BB1_99;

BB1_99:
neg.f32 %f478, %f473;
fma.rn.f32 %f479, %f478, %f476, %f472;
fma.rn.f32 %f477, %f474, %f479, %f476;

	{ cvt.rn.f16.f32 %rs437, %f477;}



BB1_100:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2082;
mov.b16 %rs306, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2284;
mov.b16 %rs307, high;}

	
	{ cvt.f32.f16 %f480, %rs306;}


	
	{ cvt.f32.f16 %f481, %rs307;}


	
	{rcp.approx.ftz.f32 %f482, %f481;
}

	mul.f32 %f484, %f480, %f482;

	{ cvt.rn.f16.f32 %rs438, %f484;}


	and.b16 %rs312, %rs438, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs312, %rs104;
selp.u16 %rs311, 1, 0, __$temp3;}

	setp.ne.s16	%p89, %rs311, 0;
setp.ne.s16	%p90, %rs312, 0;
and.pred %p91, %p90, %p89;
@!%p91 bra BB1_102;
bra.uni BB1_101;

BB1_101:
neg.f32 %f486, %f481;
fma.rn.f32 %f487, %f486, %f484, %f480;
fma.rn.f32 %f485, %f482, %f487, %f484;

	{ cvt.rn.f16.f32 %rs438, %f485;}



BB1_102:

	{ mov.b32 %r2289, {%rs437,%rs438};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2282;
mov.b16 %rs317, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2284;
mov.b16 %rs318, low;}

	
	{ cvt.f32.f16 %f488, %rs317;}


	
	{ cvt.f32.f16 %f489, %rs318;}


	
	{rcp.approx.ftz.f32 %f490, %f489;
}

	mul.f32 %f492, %f488, %f490;

	{ cvt.rn.f16.f32 %rs439, %f492;}


	and.b16 %rs323, %rs439, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs323, %rs104;
selp.u16 %rs322, 1, 0, __$temp3;}

	setp.ne.s16	%p92, %rs322, 0;
setp.ne.s16	%p93, %rs323, 0;
and.pred %p94, %p93, %p92;
@!%p94 bra BB1_104;
bra.uni BB1_103;

BB1_103:
neg.f32 %f494, %f489;
fma.rn.f32 %f495, %f494, %f492, %f488;
fma.rn.f32 %f493, %f490, %f495, %f492;

	{ cvt.rn.f16.f32 %rs439, %f493;}



BB1_104:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2282;
mov.b16 %rs326, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2284;
mov.b16 %rs327, high;}

	
	{ cvt.f32.f16 %f496, %rs326;}


	
	{ cvt.f32.f16 %f497, %rs327;}


	
	{rcp.approx.ftz.f32 %f498, %f497;
}

	mul.f32 %f500, %f496, %f498;

	{ cvt.rn.f16.f32 %rs440, %f500;}


	and.b16 %rs332, %rs440, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs332, %rs104;
selp.u16 %rs331, 1, 0, __$temp3;}

	setp.ne.s16	%p95, %rs331, 0;
setp.ne.s16	%p96, %rs332, 0;
and.pred %p97, %p96, %p95;
@!%p97 bra BB1_106;
bra.uni BB1_105;

BB1_105:
neg.f32 %f502, %f497;
fma.rn.f32 %f503, %f502, %f500, %f496;
fma.rn.f32 %f501, %f498, %f503, %f500;

	{ cvt.rn.f16.f32 %rs440, %f501;}



BB1_106:

	{ mov.b32 %r2294, {%rs439,%rs440};}


	
	ld.global.nc.b32 %r2295, [%rd69];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2295;
mov.b32 %r2296, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2295;
mov.b32 %r2298, {high,high};}


	
	{mul.f16x2 %r2300,%r2289,%r2296;
}

	
	{mul.f16x2 %r2303,%r2294,%r2298;
}

	
	{sub.f16x2 %r2306,%r2300,%r2303;
}

	
	{mul.f16x2 %r2309,%r2289,%r2298;
}

	
	{fma.rn.f16x2 %r2312,%r2294,%r2296,%r2309;
}

	
	{xor.b32 %r2316,%r2097,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f306;
mov.b32 %r2318, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2094;
mov.b16 %rs337, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2318;
mov.b16 %rs338, low;}

	
	{ cvt.f32.f16 %f505, %rs337;}


	
	{ cvt.f32.f16 %f506, %rs338;}


	
	{rcp.approx.ftz.f32 %f507, %f506;
}

	mul.f32 %f509, %f505, %f507;

	{ cvt.rn.f16.f32 %rs441, %f509;}


	and.b16 %rs343, %rs441, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs343, %rs104;
selp.u16 %rs342, 1, 0, __$temp3;}

	setp.ne.s16	%p98, %rs342, 0;
setp.ne.s16	%p99, %rs343, 0;
and.pred %p100, %p99, %p98;
@!%p100 bra BB1_108;
bra.uni BB1_107;

BB1_107:
neg.f32 %f511, %f506;
fma.rn.f32 %f512, %f511, %f509, %f505;
fma.rn.f32 %f510, %f507, %f512, %f509;

	{ cvt.rn.f16.f32 %rs441, %f510;}



BB1_108:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2094;
mov.b16 %rs346, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2318;
mov.b16 %rs347, high;}

	
	{ cvt.f32.f16 %f513, %rs346;}


	
	{ cvt.f32.f16 %f514, %rs347;}


	
	{rcp.approx.ftz.f32 %f515, %f514;
}

	mul.f32 %f517, %f513, %f515;

	{ cvt.rn.f16.f32 %rs442, %f517;}


	and.b16 %rs352, %rs442, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs352, %rs104;
selp.u16 %rs351, 1, 0, __$temp3;}

	setp.ne.s16	%p101, %rs351, 0;
setp.ne.s16	%p102, %rs352, 0;
and.pred %p103, %p102, %p101;
@!%p103 bra BB1_110;
bra.uni BB1_109;

BB1_109:
neg.f32 %f519, %f514;
fma.rn.f32 %f520, %f519, %f517, %f513;
fma.rn.f32 %f518, %f515, %f520, %f517;

	{ cvt.rn.f16.f32 %rs442, %f518;}



BB1_110:

	{ mov.b32 %r2323, {%rs441,%rs442};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2316;
mov.b16 %rs357, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2318;
mov.b16 %rs358, low;}

	
	{ cvt.f32.f16 %f521, %rs357;}


	
	{ cvt.f32.f16 %f522, %rs358;}


	
	{rcp.approx.ftz.f32 %f523, %f522;
}

	mul.f32 %f525, %f521, %f523;

	{ cvt.rn.f16.f32 %rs443, %f525;}


	and.b16 %rs363, %rs443, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs363, %rs104;
selp.u16 %rs362, 1, 0, __$temp3;}

	setp.ne.s16	%p104, %rs362, 0;
setp.ne.s16	%p105, %rs363, 0;
and.pred %p106, %p105, %p104;
@!%p106 bra BB1_112;
bra.uni BB1_111;

BB1_111:
neg.f32 %f527, %f522;
fma.rn.f32 %f528, %f527, %f525, %f521;
fma.rn.f32 %f526, %f523, %f528, %f525;

	{ cvt.rn.f16.f32 %rs443, %f526;}



BB1_112:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2316;
mov.b16 %rs366, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2318;
mov.b16 %rs367, high;}

	
	{ cvt.f32.f16 %f529, %rs366;}


	
	{ cvt.f32.f16 %f530, %rs367;}


	
	{rcp.approx.ftz.f32 %f531, %f530;
}

	mul.f32 %f533, %f529, %f531;

	{ cvt.rn.f16.f32 %rs444, %f533;}


	and.b16 %rs372, %rs444, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs372, %rs104;
selp.u16 %rs371, 1, 0, __$temp3;}

	setp.ne.s16	%p107, %rs371, 0;
setp.ne.s16	%p108, %rs372, 0;
and.pred %p109, %p108, %p107;
@!%p109 bra BB1_114;
bra.uni BB1_113;

BB1_113:
neg.f32 %f535, %f530;
fma.rn.f32 %f536, %f535, %f533, %f529;
fma.rn.f32 %f534, %f531, %f536, %f533;

	{ cvt.rn.f16.f32 %rs444, %f534;}



BB1_114:

	{ mov.b32 %r2328, {%rs443,%rs444};}


	
	ld.global.nc.b32 %r2329, [%rd70];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2329;
mov.b32 %r2330, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2329;
mov.b32 %r2332, {high,high};}


	
	{mul.f16x2 %r2334,%r2323,%r2330;
}

	
	{mul.f16x2 %r2337,%r2328,%r2332;
}

	
	{sub.f16x2 %r2340,%r2334,%r2337;
}

	
	{mul.f16x2 %r2343,%r2323,%r2332;
}

	
	{fma.rn.f16x2 %r2346,%r2328,%r2330,%r2343;
}

	
	{xor.b32 %r2350,%r2109,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f306;
mov.b32 %r2352, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2106;
mov.b16 %rs377, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2352;
mov.b16 %rs378, low;}

	
	{ cvt.f32.f16 %f538, %rs377;}


	
	{ cvt.f32.f16 %f539, %rs378;}


	
	{rcp.approx.ftz.f32 %f540, %f539;
}

	mul.f32 %f542, %f538, %f540;

	{ cvt.rn.f16.f32 %rs445, %f542;}


	and.b16 %rs383, %rs445, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs383, %rs104;
selp.u16 %rs382, 1, 0, __$temp3;}

	setp.ne.s16	%p110, %rs382, 0;
setp.ne.s16	%p111, %rs383, 0;
and.pred %p112, %p111, %p110;
@!%p112 bra BB1_116;
bra.uni BB1_115;

BB1_115:
neg.f32 %f544, %f539;
fma.rn.f32 %f545, %f544, %f542, %f538;
fma.rn.f32 %f543, %f540, %f545, %f542;

	{ cvt.rn.f16.f32 %rs445, %f543;}



BB1_116:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2106;
mov.b16 %rs386, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2352;
mov.b16 %rs387, high;}

	
	{ cvt.f32.f16 %f546, %rs386;}


	
	{ cvt.f32.f16 %f547, %rs387;}


	
	{rcp.approx.ftz.f32 %f548, %f547;
}

	mul.f32 %f550, %f546, %f548;

	{ cvt.rn.f16.f32 %rs446, %f550;}


	and.b16 %rs392, %rs446, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs392, %rs104;
selp.u16 %rs391, 1, 0, __$temp3;}

	setp.ne.s16	%p113, %rs391, 0;
setp.ne.s16	%p114, %rs392, 0;
and.pred %p115, %p114, %p113;
@!%p115 bra BB1_118;
bra.uni BB1_117;

BB1_117:
neg.f32 %f552, %f547;
fma.rn.f32 %f553, %f552, %f550, %f546;
fma.rn.f32 %f551, %f548, %f553, %f550;

	{ cvt.rn.f16.f32 %rs446, %f551;}



BB1_118:

	{ mov.b32 %r2357, {%rs445,%rs446};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2350;
mov.b16 %rs397, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2352;
mov.b16 %rs398, low;}

	
	{ cvt.f32.f16 %f554, %rs397;}


	
	{ cvt.f32.f16 %f555, %rs398;}


	
	{rcp.approx.ftz.f32 %f556, %f555;
}

	mul.f32 %f558, %f554, %f556;

	{ cvt.rn.f16.f32 %rs447, %f558;}


	and.b16 %rs403, %rs447, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs403, %rs104;
selp.u16 %rs402, 1, 0, __$temp3;}

	setp.ne.s16	%p116, %rs402, 0;
setp.ne.s16	%p117, %rs403, 0;
and.pred %p118, %p117, %p116;
@!%p118 bra BB1_120;
bra.uni BB1_119;

BB1_119:
neg.f32 %f560, %f555;
fma.rn.f32 %f561, %f560, %f558, %f554;
fma.rn.f32 %f559, %f556, %f561, %f558;

	{ cvt.rn.f16.f32 %rs447, %f559;}



BB1_120:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2350;
mov.b16 %rs406, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2352;
mov.b16 %rs407, high;}

	
	{ cvt.f32.f16 %f562, %rs406;}


	
	{ cvt.f32.f16 %f563, %rs407;}


	
	{rcp.approx.ftz.f32 %f564, %f563;
}

	mul.f32 %f566, %f562, %f564;

	{ cvt.rn.f16.f32 %rs448, %f566;}


	and.b16 %rs412, %rs448, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs412, %rs104;
selp.u16 %rs411, 1, 0, __$temp3;}

	setp.ne.s16	%p119, %rs411, 0;
setp.ne.s16	%p120, %rs412, 0;
and.pred %p121, %p120, %p119;
@!%p121 bra BB1_122;
bra.uni BB1_121;

BB1_121:
neg.f32 %f568, %f563;
fma.rn.f32 %f569, %f568, %f566, %f562;
fma.rn.f32 %f567, %f564, %f569, %f566;

	{ cvt.rn.f16.f32 %rs448, %f567;}



BB1_122:
mov.u32 %r2523, %ctaid.x;
mov.u32 %r2522, %tid.y;
shl.b32 %r2521, %r2523, 3;
add.s32 %r2520, %r2521, %r2522;
shl.b32 %r2519, %r2520, 1;
setp.ge.u32	%p145, %r2519, %r306;

	{ mov.b32 %r2362, {%rs447,%rs448};}


	
	ld.global.nc.b32 %r2363, [%rd71];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2363;
mov.b32 %r2364, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2363;
mov.b32 %r2366, {high,high};}


	
	{mul.f16x2 %r2368,%r2357,%r2364;
}

	
	{mul.f16x2 %r2371,%r2362,%r2366;
}

	
	{sub.f16x2 %r2374,%r2368,%r2371;
}

	
	{mul.f16x2 %r2377,%r2357,%r2366;
}

	
	{fma.rn.f16x2 %r2380,%r2362,%r2364,%r2377;
}

	@%p145 bra BB1_162;

ld.param.u32 %r2529, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+32];
mov.u32 %r2528, %ctaid.x;
mov.u32 %r2527, %tid.y;
shl.b32 %r2526, %r2528, 3;
add.s32 %r2525, %r2526, %r2527;
shl.b32 %r2524, %r2525, 1;
setp.eq.s32	%p123, %r302, 1;
selp.b32	%r258, %r2374, %r2380, %p123;
selp.b32	%r259, %r2380, %r2374, %p123;
selp.b32	%r260, %r2340, %r2346, %p123;
selp.b32	%r261, %r2346, %r2340, %p123;
selp.b32	%r262, %r2306, %r2312, %p123;
selp.b32	%r263, %r2312, %r2306, %p123;
selp.b32	%r264, %r2272, %r2278, %p123;
selp.b32	%r265, %r2278, %r2272, %p123;
selp.b32	%r266, %r2238, %r2244, %p123;
selp.b32	%r267, %r2244, %r2238, %p123;
selp.b32	%r268, %r2204, %r2210, %p123;
selp.b32	%r269, %r2210, %r2204, %p123;
selp.b32	%r270, %r2170, %r2176, %p123;
selp.b32	%r271, %r2176, %r2170, %p123;
selp.b32	%r272, %r2136, %r2142, %p123;
selp.b32	%r273, %r2142, %r2136, %p123;
add.s32 %r274, %r2524, 1;
div.u32 %r275, %r2524, %r303;
setp.eq.s32	%p124, %r2529, 1;
setp.eq.s32	%p125, %r305, 1;
and.pred %p2, %p125, %p124;
rem.u32 %r2384, %r2524, %r303;
mul.lo.s32 %r276, %r2384, %r312;
@%p2 bra BB1_125;
bra.uni BB1_124;

BB1_125:
mad.lo.s32 %r2651, %r275, %r313, %r276;
bra.uni BB1_126;

BB1_124:
rem.u32 %r2385, %r275, %r304;
div.u32 %r2386, %r275, %r304;
rem.u32 %r2387, %r2386, %r305;
div.u32 %r2388, %r2386, %r305;
mad.lo.s32 %r2389, %r2385, %r313, %r276;
mad.lo.s32 %r2390, %r2387, %r314, %r2389;
mad.lo.s32 %r2651, %r2388, %r315, %r2390;

BB1_126:
div.u32 %r280, %r274, %r303;
rem.u32 %r2391, %r274, %r303;
mul.lo.s32 %r281, %r2391, %r312;
@%p2 bra BB1_128;
bra.uni BB1_127;

BB1_128:
mad.lo.s32 %r2652, %r280, %r313, %r281;
bra.uni BB1_129;

BB1_127:
rem.u32 %r2392, %r280, %r304;
div.u32 %r2393, %r280, %r304;
rem.u32 %r2394, %r2393, %r305;
div.u32 %r2395, %r2393, %r305;
mad.lo.s32 %r2396, %r2392, %r313, %r281;
mad.lo.s32 %r2397, %r2394, %r314, %r2396;
mad.lo.s32 %r2652, %r2395, %r315, %r2397;

BB1_129:
ld.param.u64 %rd154, [_Z21regular_bluestein_fftILj64ELj8ELj16EL9padding_t0EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+8];
mov.u32 %r2530, %ctaid.x;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r273;
mov.b32 {blow,bhigh}, %r272;
mov.b32 %r2398, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r273;
mov.b32 {blow,bhigh}, %r272;
mov.b32 %r2401, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r271;
mov.b32 {blow,bhigh}, %r270;
mov.b32 %r2404, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r271;
mov.b32 {blow,bhigh}, %r270;
mov.b32 %r2407, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r269;
mov.b32 {blow,bhigh}, %r268;
mov.b32 %r2410, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r269;
mov.b32 {blow,bhigh}, %r268;
mov.b32 %r2413, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r267;
mov.b32 {blow,bhigh}, %r266;
mov.b32 %r2416, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r267;
mov.b32 {blow,bhigh}, %r266;
mov.b32 %r2419, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r265;
mov.b32 {blow,bhigh}, %r264;
mov.b32 %r2422, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r265;
mov.b32 {blow,bhigh}, %r264;
mov.b32 %r2425, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r263;
mov.b32 {blow,bhigh}, %r262;
mov.b32 %r2428, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r263;
mov.b32 {blow,bhigh}, %r262;
mov.b32 %r2431, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r261;
mov.b32 {blow,bhigh}, %r260;
mov.b32 %r2434, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r261;
mov.b32 {blow,bhigh}, %r260;
mov.b32 %r2437, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r259;
mov.b32 {blow,bhigh}, %r258;
mov.b32 %r2440, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r259;
mov.b32 {blow,bhigh}, %r258;
mov.b32 %r2443, {ahigh,bhigh};}


	mov.u32 %r2446, %nctaid.x;
add.s32 %r2447, %r2446, -1;
setp.lt.u32	%p126, %r2530, %r2447;
setp.lt.u32	%p127, %r274, %r306;
or.pred %p128, %p126, %p127;
cvta.to.global.u64 %rd15, %rd154;
@%p128 bra BB1_146;
bra.uni BB1_130;

BB1_146:
mov.u32 %r2557, %tid.x;
setp.ge.u32	%p137, %r2557, %r17;
@%p137 bra BB1_148;

mov.u32 %r2582, %tid.x;
mul.lo.s32 %r2470, %r2582, %r308;
add.s32 %r2471, %r2470, %r2651;
add.s32 %r2472, %r2470, %r2652;
mul.wide.u32 %rd113, %r2471, 4;
add.s64 %rd114, %rd15, %rd113;
st.global.u32 [%rd114], %r2398;
mul.wide.u32 %rd115, %r2472, 4;
add.s64 %rd116, %rd15, %rd115;
st.global.u32 [%rd116], %r2401;

BB1_148:
mov.u32 %r2559, %tid.x;
add.s32 %r2558, %r2559, 8;
setp.ge.u32	%p138, %r2558, %r17;
@%p138 bra BB1_150;

mov.u32 %r2581, %tid.x;
add.s32 %r2580, %r2581, 8;
mul.lo.s32 %r2475, %r2580, %r308;
add.s32 %r2476, %r2475, %r2651;
add.s32 %r2477, %r2475, %r2652;
mul.wide.u32 %rd117, %r2476, 4;
add.s64 %rd118, %rd15, %rd117;
st.global.u32 [%rd118], %r2404;
mul.wide.u32 %rd119, %r2477, 4;
add.s64 %rd120, %rd15, %rd119;
st.global.u32 [%rd120], %r2407;

BB1_150:
mov.u32 %r2561, %tid.x;
add.s32 %r2560, %r2561, 16;
setp.ge.u32	%p139, %r2560, %r17;
@%p139 bra BB1_152;

mov.u32 %r2579, %tid.x;
add.s32 %r2578, %r2579, 16;
mul.lo.s32 %r2480, %r2578, %r308;
add.s32 %r2481, %r2480, %r2651;
add.s32 %r2482, %r2480, %r2652;
mul.wide.u32 %rd121, %r2481, 4;
add.s64 %rd122, %rd15, %rd121;
st.global.u32 [%rd122], %r2410;
mul.wide.u32 %rd123, %r2482, 4;
add.s64 %rd124, %rd15, %rd123;
st.global.u32 [%rd124], %r2413;

BB1_152:
mov.u32 %r2563, %tid.x;
add.s32 %r2562, %r2563, 24;
setp.ge.u32	%p140, %r2562, %r17;
@%p140 bra BB1_154;

mov.u32 %r2577, %tid.x;
add.s32 %r2576, %r2577, 24;
mul.lo.s32 %r2485, %r2576, %r308;
add.s32 %r2486, %r2485, %r2651;
add.s32 %r2487, %r2485, %r2652;
mul.wide.u32 %rd125, %r2486, 4;
add.s64 %rd126, %rd15, %rd125;
st.global.u32 [%rd126], %r2416;
mul.wide.u32 %rd127, %r2487, 4;
add.s64 %rd128, %rd15, %rd127;
st.global.u32 [%rd128], %r2419;

BB1_154:
mov.u32 %r2565, %tid.x;
add.s32 %r2564, %r2565, 32;
setp.ge.u32	%p141, %r2564, %r17;
@%p141 bra BB1_156;

mov.u32 %r2575, %tid.x;
add.s32 %r2574, %r2575, 32;
mul.lo.s32 %r2490, %r2574, %r308;
add.s32 %r2491, %r2490, %r2651;
add.s32 %r2492, %r2490, %r2652;
mul.wide.u32 %rd129, %r2491, 4;
add.s64 %rd130, %rd15, %rd129;
st.global.u32 [%rd130], %r2422;
mul.wide.u32 %rd131, %r2492, 4;
add.s64 %rd132, %rd15, %rd131;
st.global.u32 [%rd132], %r2425;

BB1_156:
mov.u32 %r2567, %tid.x;
add.s32 %r2566, %r2567, 40;
setp.ge.u32	%p142, %r2566, %r17;
@%p142 bra BB1_158;

mov.u32 %r2573, %tid.x;
add.s32 %r2572, %r2573, 40;
mul.lo.s32 %r2495, %r2572, %r308;
add.s32 %r2496, %r2495, %r2651;
add.s32 %r2497, %r2495, %r2652;
mul.wide.u32 %rd133, %r2496, 4;
add.s64 %rd134, %rd15, %rd133;
st.global.u32 [%rd134], %r2428;
mul.wide.u32 %rd135, %r2497, 4;
add.s64 %rd136, %rd15, %rd135;
st.global.u32 [%rd136], %r2431;

BB1_158:
mov.u32 %r2569, %tid.x;
add.s32 %r2568, %r2569, 48;
setp.ge.u32	%p143, %r2568, %r17;
@%p143 bra BB1_160;

mov.u32 %r2571, %tid.x;
add.s32 %r2570, %r2571, 48;
mul.lo.s32 %r2500, %r2570, %r308;
add.s32 %r2501, %r2500, %r2651;
add.s32 %r2502, %r2500, %r2652;
mul.wide.u32 %rd137, %r2501, 4;
add.s64 %rd138, %rd15, %rd137;
st.global.u32 [%rd138], %r2434;
mul.wide.u32 %rd139, %r2502, 4;
add.s64 %rd140, %rd15, %rd139;
st.global.u32 [%rd140], %r2437;

BB1_160:
mov.u32 %r2592, %tid.x;
add.s32 %r2591, %r2592, 56;
setp.ge.u32	%p144, %r2591, %r17;
@%p144 bra BB1_162;

mov.u32 %r2594, %tid.x;
add.s32 %r2593, %r2594, 56;
mul.lo.s32 %r2505, %r2593, %r308;
add.s32 %r2506, %r2505, %r2651;
add.s32 %r2507, %r2505, %r2652;
mul.wide.u32 %rd141, %r2506, 4;
add.s64 %rd142, %rd15, %rd141;
st.global.u32 [%rd142], %r2440;
mul.wide.u32 %rd143, %r2507, 4;
add.s64 %rd144, %rd15, %rd143;
st.global.u32 [%rd144], %r2443;
bra.uni BB1_162;

BB1_130:
mov.u32 %r2531, %tid.x;
setp.ge.u32	%p129, %r2531, %r17;
@%p129 bra BB1_132;

mov.u32 %r2556, %tid.x;
mad.lo.s32 %r2448, %r2556, %r307, %r2651;
mul.wide.u32 %rd97, %r2448, 4;
add.s64 %rd98, %rd15, %rd97;
st.global.u32 [%rd98], %r2398;

BB1_132:
mov.u32 %r2533, %tid.x;
add.s32 %r2532, %r2533, 8;
setp.ge.u32	%p130, %r2532, %r17;
@%p130 bra BB1_134;

mov.u32 %r2555, %tid.x;
add.s32 %r2554, %r2555, 8;
mad.lo.s32 %r2451, %r2554, %r307, %r2651;
mul.wide.u32 %rd99, %r2451, 4;
add.s64 %rd100, %rd15, %rd99;
st.global.u32 [%rd100], %r2404;

BB1_134:
mov.u32 %r2535, %tid.x;
add.s32 %r2534, %r2535, 16;
setp.ge.u32	%p131, %r2534, %r17;
@%p131 bra BB1_136;

mov.u32 %r2553, %tid.x;
add.s32 %r2552, %r2553, 16;
mad.lo.s32 %r2454, %r2552, %r307, %r2651;
mul.wide.u32 %rd101, %r2454, 4;
add.s64 %rd102, %rd15, %rd101;
st.global.u32 [%rd102], %r2410;

BB1_136:
mov.u32 %r2537, %tid.x;
add.s32 %r2536, %r2537, 24;
setp.ge.u32	%p132, %r2536, %r17;
@%p132 bra BB1_138;

mov.u32 %r2551, %tid.x;
add.s32 %r2550, %r2551, 24;
mad.lo.s32 %r2457, %r2550, %r307, %r2651;
mul.wide.u32 %rd103, %r2457, 4;
add.s64 %rd104, %rd15, %rd103;
st.global.u32 [%rd104], %r2416;

BB1_138:
mov.u32 %r2539, %tid.x;
add.s32 %r2538, %r2539, 32;
setp.ge.u32	%p133, %r2538, %r17;
@%p133 bra BB1_140;

mov.u32 %r2549, %tid.x;
add.s32 %r2548, %r2549, 32;
mad.lo.s32 %r2460, %r2548, %r307, %r2651;
mul.wide.u32 %rd105, %r2460, 4;
add.s64 %rd106, %rd15, %rd105;
st.global.u32 [%rd106], %r2422;

BB1_140:
mov.u32 %r2541, %tid.x;
add.s32 %r2540, %r2541, 40;
setp.ge.u32	%p134, %r2540, %r17;
@%p134 bra BB1_142;

mov.u32 %r2547, %tid.x;
add.s32 %r2546, %r2547, 40;
mad.lo.s32 %r2463, %r2546, %r307, %r2651;
mul.wide.u32 %rd107, %r2463, 4;
add.s64 %rd108, %rd15, %rd107;
st.global.u32 [%rd108], %r2428;

BB1_142:
mov.u32 %r2543, %tid.x;
add.s32 %r2542, %r2543, 48;
setp.ge.u32	%p135, %r2542, %r17;
@%p135 bra BB1_144;

mov.u32 %r2545, %tid.x;
add.s32 %r2544, %r2545, 48;
mad.lo.s32 %r2466, %r2544, %r307, %r2651;
mul.wide.u32 %rd109, %r2466, 4;
add.s64 %rd110, %rd15, %rd109;
st.global.u32 [%rd110], %r2434;

BB1_144:
mov.u32 %r2588, %tid.x;
add.s32 %r2587, %r2588, 56;
setp.ge.u32	%p136, %r2587, %r17;
@%p136 bra BB1_162;

mov.u32 %r2590, %tid.x;
add.s32 %r2589, %r2590, 56;
mad.lo.s32 %r2469, %r2589, %r307, %r2651;
mul.wide.u32 %rd111, %r2469, 4;
add.s64 %rd112, %rd15, %rd111;
st.global.u32 [%rd112], %r2440;

BB1_162:
ret;
}


.weak .entry _Z21regular_bluestein_fftILj128ELj16ELj32EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E(
.param .align 8 .b8 _Z21regular_bluestein_fftILj128ELj16ELj32EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0[144]
)
.maxntid 128, 1, 1
{
.local .align 16 .b8 __local_depot2[128];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<95>;
.reg .b16 %rs<57>;
.reg .f32 %f<526>;
.reg .b32 %r<5201>;
.reg .b64 %rd<315>;


mov.u64 %SPL, __local_depot2;
ld.param.v2.u32 {%r432, %r433}, [_Z21regular_bluestein_fftILj128ELj16ELj32EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+16];
ld.param.v2.u32 {%r434, %r435}, [_Z21regular_bluestein_fftILj128ELj16ELj32EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+24];
ld.param.v2.u32 {%r436, %r437}, [_Z21regular_bluestein_fftILj128ELj16ELj32EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+40];
ld.param.v2.u32 {%r438, %r439}, [_Z21regular_bluestein_fftILj128ELj16ELj32EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+48];
ld.param.v2.u32 {%r440, %r441}, [_Z21regular_bluestein_fftILj128ELj16ELj32EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+56];
ld.param.u32 %r17, [_Z21regular_bluestein_fftILj128ELj16ELj32EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+64];
ld.param.v2.u32 {%r442, %r443}, [_Z21regular_bluestein_fftILj128ELj16ELj32EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+72];
ld.param.v2.u32 {%r444, %r445}, [_Z21regular_bluestein_fftILj128ELj16ELj32EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+80];
ld.param.u64 %rd2, [_Z21regular_bluestein_fftILj128ELj16ELj32EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.u64 %rd3, %SPL, 0;
ld.param.u64 %rd4, [_Z21regular_bluestein_fftILj128ELj16ELj32EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0];
ld.param.u32 %r22, [_Z21regular_bluestein_fftILj128ELj16ELj32EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+32];
ld.param.u32 %r23, [_Z21regular_bluestein_fftILj128ELj16ELj32EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+136];
mov.u32 %r24, %ctaid.x;
shl.b32 %r446, %r24, 4;
mov.u32 %r447, %tid.y;
add.s32 %r448, %r446, %r447;
shl.b32 %r25, %r448, 1;
mov.u32 %r26, %tid.x;
setp.ge.u32	%p3, %r25, %r436;
@%p3 bra BB2_109;

add.s32 %r27, %r25, 1;
div.u32 %r28, %r25, %r433;
setp.eq.s32	%p4, %r22, 1;
setp.eq.s32	%p5, %r435, 1;
and.pred %p1, %p5, %p4;
rem.u32 %r449, %r25, %r433;
mul.lo.s32 %r29, %r449, %r439;
@%p1 bra BB2_3;
bra.uni BB2_2;

BB2_3:
mad.lo.s32 %r32, %r28, %r440, %r29;
bra.uni BB2_4;

BB2_2:
rem.u32 %r450, %r28, %r434;
div.u32 %r451, %r28, %r434;
rem.u32 %r452, %r451, %r435;
div.u32 %r453, %r451, %r435;
mad.lo.s32 %r454, %r450, %r440, %r29;
mad.lo.s32 %r455, %r452, %r441, %r454;
mad.lo.s32 %r32, %r453, %r17, %r455;

BB2_4:
div.u32 %r33, %r27, %r433;
rem.u32 %r456, %r27, %r433;
mul.lo.s32 %r34, %r456, %r439;
@%p1 bra BB2_6;
bra.uni BB2_5;

BB2_6:
mad.lo.s32 %r5084, %r33, %r440, %r34;
bra.uni BB2_7;

BB2_5:
rem.u32 %r457, %r33, %r434;
div.u32 %r458, %r33, %r434;
rem.u32 %r459, %r458, %r435;
div.u32 %r460, %r458, %r435;
mad.lo.s32 %r461, %r457, %r440, %r34;
mad.lo.s32 %r462, %r459, %r441, %r461;
mad.lo.s32 %r5084, %r460, %r17, %r462;

BB2_7:
mov.u32 %r463, %nctaid.x;
add.s32 %r464, %r463, -1;
setp.lt.u32	%p6, %r24, %r464;
setp.lt.u32	%p7, %r27, %r436;
or.pred %p8, %p6, %p7;
cvta.to.global.u64 %rd6, %rd4;
@%p8 bra BB2_57;
bra.uni BB2_8;

BB2_57:
setp.lt.u32	%p25, %r26, %r23;
@%p25 bra BB2_59;
bra.uni BB2_58;

BB2_59:
mul.lo.s32 %r500, %r26, %r437;
add.s32 %r501, %r500, %r5084;
add.s32 %r502, %r500, %r32;
mul.wide.u32 %rd62, %r502, 4;
add.s64 %rd63, %rd6, %rd62;
ld.global.u32 %r5164, [%rd63];
st.local.u32 [%rd3], %r5164;
mul.wide.u32 %rd64, %r501, 4;
add.s64 %rd65, %rd6, %rd64;
ld.global.u32 %r5163, [%rd65];
bra.uni BB2_60;

BB2_8:
setp.lt.u32	%p9, %r26, %r23;
@%p9 bra BB2_10;
bra.uni BB2_9;

BB2_10:
mad.lo.s32 %r466, %r26, %r437, %r32;
mul.wide.u32 %rd30, %r466, 4;
add.s64 %rd31, %rd6, %rd30;
ld.global.u32 %r5164, [%rd31];
bra.uni BB2_11;

BB2_58:
mov.f32 %f36, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f36;
mov.b32 %r5164, {low,low};}


	st.local.u32 [%rd3], %r5164;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f36;
mov.b32 %r5163, {low,low};}



BB2_60:
st.local.u32 [%rd3+4], %r5163;
add.s32 %r107, %r26, 8;
setp.lt.u32	%p26, %r107, %r23;
@%p26 bra BB2_62;
bra.uni BB2_61;

BB2_62:
mul.lo.s32 %r505, %r107, %r437;
add.s32 %r506, %r505, %r5084;
add.s32 %r507, %r505, %r32;
mul.wide.u32 %rd66, %r507, 4;
add.s64 %rd67, %rd6, %rd66;
ld.global.u32 %r5162, [%rd67];
st.local.u32 [%rd3+8], %r5162;
mul.wide.u32 %rd68, %r506, 4;
add.s64 %rd69, %rd6, %rd68;
ld.global.u32 %r5161, [%rd69];
bra.uni BB2_63;

BB2_9:
mov.f32 %f19, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f19;
mov.b32 %r5164, {low,low};}



BB2_11:
st.local.u32 [%rd3], %r5164;
add.s32 %r41, %r26, 8;
setp.lt.u32	%p10, %r41, %r23;
@%p10 bra BB2_13;
bra.uni BB2_12;

BB2_13:
mad.lo.s32 %r468, %r41, %r437, %r32;
mul.wide.u32 %rd32, %r468, 4;
add.s64 %rd33, %rd6, %rd32;
ld.global.u32 %r5162, [%rd33];
bra.uni BB2_14;

BB2_61:
mov.f32 %f38, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f38;
mov.b32 %r5162, {low,low};}


	st.local.u32 [%rd3+8], %r5162;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f38;
mov.b32 %r5161, {low,low};}



BB2_63:
st.local.u32 [%rd3+12], %r5161;
add.s32 %r114, %r26, 16;
setp.lt.u32	%p27, %r114, %r23;
@%p27 bra BB2_65;
bra.uni BB2_64;

BB2_65:
mul.lo.s32 %r510, %r114, %r437;
add.s32 %r511, %r510, %r5084;
add.s32 %r512, %r510, %r32;
mul.wide.u32 %rd70, %r512, 4;
add.s64 %rd71, %rd6, %rd70;
ld.global.u32 %r5160, [%rd71];
st.local.u32 [%rd3+16], %r5160;
mul.wide.u32 %rd72, %r511, 4;
add.s64 %rd73, %rd6, %rd72;
ld.global.u32 %r5159, [%rd73];
bra.uni BB2_66;

BB2_12:
mov.f32 %f20, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f20;
mov.b32 %r5162, {low,low};}



BB2_14:
st.local.u32 [%rd3+8], %r5162;
add.s32 %r45, %r26, 16;
setp.lt.u32	%p11, %r45, %r23;
@%p11 bra BB2_16;
bra.uni BB2_15;

BB2_16:
mad.lo.s32 %r470, %r45, %r437, %r32;
mul.wide.u32 %rd34, %r470, 4;
add.s64 %rd35, %rd6, %rd34;
ld.global.u32 %r5160, [%rd35];
bra.uni BB2_17;

BB2_64:
mov.f32 %f40, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f40;
mov.b32 %r5160, {low,low};}


	st.local.u32 [%rd3+16], %r5160;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f40;
mov.b32 %r5159, {low,low};}



BB2_66:
st.local.u32 [%rd3+20], %r5159;
add.s32 %r121, %r26, 24;
setp.lt.u32	%p28, %r121, %r23;
@%p28 bra BB2_68;
bra.uni BB2_67;

BB2_68:
mul.lo.s32 %r515, %r121, %r437;
add.s32 %r516, %r515, %r5084;
add.s32 %r517, %r515, %r32;
mul.wide.u32 %rd74, %r517, 4;
add.s64 %rd75, %rd6, %rd74;
ld.global.u32 %r5158, [%rd75];
st.local.u32 [%rd3+24], %r5158;
mul.wide.u32 %rd76, %r516, 4;
add.s64 %rd77, %rd6, %rd76;
ld.global.u32 %r5157, [%rd77];
bra.uni BB2_69;

BB2_15:
mov.f32 %f21, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f21;
mov.b32 %r5160, {low,low};}



BB2_17:
st.local.u32 [%rd3+16], %r5160;
add.s32 %r49, %r26, 24;
setp.lt.u32	%p12, %r49, %r23;
@%p12 bra BB2_19;
bra.uni BB2_18;

BB2_19:
mad.lo.s32 %r472, %r49, %r437, %r32;
mul.wide.u32 %rd36, %r472, 4;
add.s64 %rd37, %rd6, %rd36;
ld.global.u32 %r5158, [%rd37];
bra.uni BB2_20;

BB2_67:
mov.f32 %f42, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f42;
mov.b32 %r5158, {low,low};}


	st.local.u32 [%rd3+24], %r5158;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f42;
mov.b32 %r5157, {low,low};}



BB2_69:
st.local.u32 [%rd3+28], %r5157;
add.s32 %r128, %r26, 32;
setp.lt.u32	%p29, %r128, %r23;
@%p29 bra BB2_71;
bra.uni BB2_70;

BB2_71:
mul.lo.s32 %r520, %r128, %r437;
add.s32 %r521, %r520, %r5084;
add.s32 %r522, %r520, %r32;
mul.wide.u32 %rd78, %r522, 4;
add.s64 %rd79, %rd6, %rd78;
ld.global.u32 %r5156, [%rd79];
st.local.u32 [%rd3+32], %r5156;
mul.wide.u32 %rd80, %r521, 4;
add.s64 %rd81, %rd6, %rd80;
ld.global.u32 %r5155, [%rd81];
bra.uni BB2_72;

BB2_18:
mov.f32 %f22, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f22;
mov.b32 %r5158, {low,low};}



BB2_20:
st.local.u32 [%rd3+24], %r5158;
add.s32 %r53, %r26, 32;
setp.lt.u32	%p13, %r53, %r23;
@%p13 bra BB2_22;
bra.uni BB2_21;

BB2_22:
mad.lo.s32 %r474, %r53, %r437, %r32;
mul.wide.u32 %rd38, %r474, 4;
add.s64 %rd39, %rd6, %rd38;
ld.global.u32 %r5156, [%rd39];
bra.uni BB2_23;

BB2_70:
mov.f32 %f44, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f44;
mov.b32 %r5156, {low,low};}


	st.local.u32 [%rd3+32], %r5156;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f44;
mov.b32 %r5155, {low,low};}



BB2_72:
st.local.u32 [%rd3+36], %r5155;
add.s32 %r135, %r26, 40;
setp.lt.u32	%p30, %r135, %r23;
@%p30 bra BB2_74;
bra.uni BB2_73;

BB2_74:
mul.lo.s32 %r525, %r135, %r437;
add.s32 %r526, %r525, %r5084;
add.s32 %r527, %r525, %r32;
mul.wide.u32 %rd82, %r527, 4;
add.s64 %rd83, %rd6, %rd82;
ld.global.u32 %r5154, [%rd83];
st.local.u32 [%rd3+40], %r5154;
mul.wide.u32 %rd84, %r526, 4;
add.s64 %rd85, %rd6, %rd84;
ld.global.u32 %r5153, [%rd85];
bra.uni BB2_75;

BB2_21:
mov.f32 %f23, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f23;
mov.b32 %r5156, {low,low};}



BB2_23:
st.local.u32 [%rd3+32], %r5156;
add.s32 %r57, %r26, 40;
setp.lt.u32	%p14, %r57, %r23;
@%p14 bra BB2_25;
bra.uni BB2_24;

BB2_25:
mad.lo.s32 %r476, %r57, %r437, %r32;
mul.wide.u32 %rd40, %r476, 4;
add.s64 %rd41, %rd6, %rd40;
ld.global.u32 %r5154, [%rd41];
bra.uni BB2_26;

BB2_73:
mov.f32 %f46, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f46;
mov.b32 %r5154, {low,low};}


	st.local.u32 [%rd3+40], %r5154;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f46;
mov.b32 %r5153, {low,low};}



BB2_75:
st.local.u32 [%rd3+44], %r5153;
add.s32 %r142, %r26, 48;
setp.lt.u32	%p31, %r142, %r23;
@%p31 bra BB2_77;
bra.uni BB2_76;

BB2_77:
mul.lo.s32 %r530, %r142, %r437;
add.s32 %r531, %r530, %r5084;
add.s32 %r532, %r530, %r32;
mul.wide.u32 %rd86, %r532, 4;
add.s64 %rd87, %rd6, %rd86;
ld.global.u32 %r5152, [%rd87];
st.local.u32 [%rd3+48], %r5152;
mul.wide.u32 %rd88, %r531, 4;
add.s64 %rd89, %rd6, %rd88;
ld.global.u32 %r5151, [%rd89];
bra.uni BB2_78;

BB2_24:
mov.f32 %f24, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f24;
mov.b32 %r5154, {low,low};}



BB2_26:
st.local.u32 [%rd3+40], %r5154;
add.s32 %r61, %r26, 48;
setp.lt.u32	%p15, %r61, %r23;
@%p15 bra BB2_28;
bra.uni BB2_27;

BB2_28:
mad.lo.s32 %r478, %r61, %r437, %r32;
mul.wide.u32 %rd42, %r478, 4;
add.s64 %rd43, %rd6, %rd42;
ld.global.u32 %r5152, [%rd43];
bra.uni BB2_29;

BB2_76:
mov.f32 %f48, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f48;
mov.b32 %r5152, {low,low};}


	st.local.u32 [%rd3+48], %r5152;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f48;
mov.b32 %r5151, {low,low};}



BB2_78:
st.local.u32 [%rd3+52], %r5151;
add.s32 %r149, %r26, 56;
setp.lt.u32	%p32, %r149, %r23;
@%p32 bra BB2_80;
bra.uni BB2_79;

BB2_80:
mul.lo.s32 %r535, %r149, %r437;
add.s32 %r536, %r535, %r5084;
add.s32 %r537, %r535, %r32;
mul.wide.u32 %rd90, %r537, 4;
add.s64 %rd91, %rd6, %rd90;
ld.global.u32 %r5150, [%rd91];
st.local.u32 [%rd3+56], %r5150;
mul.wide.u32 %rd92, %r536, 4;
add.s64 %rd93, %rd6, %rd92;
ld.global.u32 %r5149, [%rd93];
bra.uni BB2_81;

BB2_27:
mov.f32 %f25, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f25;
mov.b32 %r5152, {low,low};}



BB2_29:
st.local.u32 [%rd3+48], %r5152;
add.s32 %r65, %r26, 56;
setp.lt.u32	%p16, %r65, %r23;
@%p16 bra BB2_31;
bra.uni BB2_30;

BB2_31:
mad.lo.s32 %r480, %r65, %r437, %r32;
mul.wide.u32 %rd44, %r480, 4;
add.s64 %rd45, %rd6, %rd44;
ld.global.u32 %r5150, [%rd45];
bra.uni BB2_32;

BB2_79:
mov.f32 %f50, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f50;
mov.b32 %r5150, {low,low};}


	st.local.u32 [%rd3+56], %r5150;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f50;
mov.b32 %r5149, {low,low};}



BB2_81:
st.local.u32 [%rd3+60], %r5149;
add.s32 %r156, %r26, 64;
setp.lt.u32	%p33, %r156, %r23;
@%p33 bra BB2_83;
bra.uni BB2_82;

BB2_83:
mul.lo.s32 %r540, %r156, %r437;
add.s32 %r541, %r540, %r5084;
add.s32 %r542, %r540, %r32;
mul.wide.u32 %rd94, %r542, 4;
add.s64 %rd95, %rd6, %rd94;
ld.global.u32 %r5148, [%rd95];
st.local.u32 [%rd3+64], %r5148;
mul.wide.u32 %rd96, %r541, 4;
add.s64 %rd97, %rd6, %rd96;
ld.global.u32 %r5147, [%rd97];
bra.uni BB2_84;

BB2_30:
mov.f32 %f26, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f26;
mov.b32 %r5150, {low,low};}



BB2_32:
st.local.u32 [%rd3+56], %r5150;
add.s32 %r69, %r26, 64;
setp.lt.u32	%p17, %r69, %r23;
@%p17 bra BB2_34;
bra.uni BB2_33;

BB2_34:
mad.lo.s32 %r482, %r69, %r437, %r32;
mul.wide.u32 %rd46, %r482, 4;
add.s64 %rd47, %rd6, %rd46;
ld.global.u32 %r5148, [%rd47];
bra.uni BB2_35;

BB2_82:
mov.f32 %f52, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f52;
mov.b32 %r5148, {low,low};}


	st.local.u32 [%rd3+64], %r5148;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f52;
mov.b32 %r5147, {low,low};}



BB2_84:
st.local.u32 [%rd3+68], %r5147;
add.s32 %r163, %r26, 72;
setp.lt.u32	%p34, %r163, %r23;
@%p34 bra BB2_86;
bra.uni BB2_85;

BB2_86:
mul.lo.s32 %r545, %r163, %r437;
add.s32 %r546, %r545, %r5084;
add.s32 %r547, %r545, %r32;
mul.wide.u32 %rd98, %r547, 4;
add.s64 %rd99, %rd6, %rd98;
ld.global.u32 %r5146, [%rd99];
st.local.u32 [%rd3+72], %r5146;
mul.wide.u32 %rd100, %r546, 4;
add.s64 %rd101, %rd6, %rd100;
ld.global.u32 %r5145, [%rd101];
bra.uni BB2_87;

BB2_33:
mov.f32 %f27, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f27;
mov.b32 %r5148, {low,low};}



BB2_35:
st.local.u32 [%rd3+64], %r5148;
add.s32 %r73, %r26, 72;
setp.lt.u32	%p18, %r73, %r23;
@%p18 bra BB2_37;
bra.uni BB2_36;

BB2_37:
mad.lo.s32 %r484, %r73, %r437, %r32;
mul.wide.u32 %rd48, %r484, 4;
add.s64 %rd49, %rd6, %rd48;
ld.global.u32 %r5146, [%rd49];
bra.uni BB2_38;

BB2_85:
mov.f32 %f54, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f54;
mov.b32 %r5146, {low,low};}


	st.local.u32 [%rd3+72], %r5146;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f54;
mov.b32 %r5145, {low,low};}



BB2_87:
st.local.u32 [%rd3+76], %r5145;
add.s32 %r170, %r26, 80;
setp.lt.u32	%p35, %r170, %r23;
@%p35 bra BB2_89;
bra.uni BB2_88;

BB2_89:
mul.lo.s32 %r550, %r170, %r437;
add.s32 %r551, %r550, %r5084;
add.s32 %r552, %r550, %r32;
mul.wide.u32 %rd102, %r552, 4;
add.s64 %rd103, %rd6, %rd102;
ld.global.u32 %r5144, [%rd103];
st.local.u32 [%rd3+80], %r5144;
mul.wide.u32 %rd104, %r551, 4;
add.s64 %rd105, %rd6, %rd104;
ld.global.u32 %r5143, [%rd105];
bra.uni BB2_90;

BB2_36:
mov.f32 %f28, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f28;
mov.b32 %r5146, {low,low};}



BB2_38:
st.local.u32 [%rd3+72], %r5146;
add.s32 %r77, %r26, 80;
setp.lt.u32	%p19, %r77, %r23;
@%p19 bra BB2_40;
bra.uni BB2_39;

BB2_40:
mad.lo.s32 %r486, %r77, %r437, %r32;
mul.wide.u32 %rd50, %r486, 4;
add.s64 %rd51, %rd6, %rd50;
ld.global.u32 %r5144, [%rd51];
bra.uni BB2_41;

BB2_88:
mov.f32 %f56, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f56;
mov.b32 %r5144, {low,low};}


	st.local.u32 [%rd3+80], %r5144;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f56;
mov.b32 %r5143, {low,low};}



BB2_90:
st.local.u32 [%rd3+84], %r5143;
add.s32 %r553, %r26, 88;
mul.lo.s32 %r177, %r553, %r437;
setp.lt.u32	%p36, %r553, %r23;
@%p36 bra BB2_92;
bra.uni BB2_91;

BB2_92:
add.s32 %r556, %r177, %r5084;
add.s32 %r557, %r177, %r32;
mul.wide.u32 %rd107, %r557, 4;
add.s64 %rd108, %rd6, %rd107;
ld.global.u32 %r5142, [%rd108];
st.local.u32 [%rd3+88], %r5142;
mul.wide.u32 %rd109, %r556, 4;
add.s64 %rd110, %rd6, %rd109;
ld.global.u32 %r5141, [%rd110];
bra.uni BB2_93;

BB2_39:
mov.f32 %f29, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f29;
mov.b32 %r5144, {low,low};}



BB2_41:
st.local.u32 [%rd3+80], %r5144;
add.s32 %r81, %r26, 88;
setp.lt.u32	%p20, %r81, %r23;
@%p20 bra BB2_43;
bra.uni BB2_42;

BB2_43:
mad.lo.s32 %r488, %r81, %r437, %r32;
mul.wide.u32 %rd52, %r488, 4;
add.s64 %rd53, %rd6, %rd52;
ld.global.u32 %r5142, [%rd53];
bra.uni BB2_44;

BB2_91:
mov.f32 %f58, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f58;
mov.b32 %r5142, {low,low};}


	st.local.u32 [%rd3+88], %r5142;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f58;
mov.b32 %r5141, {low,low};}



BB2_93:
st.local.u32 [%rd3+92], %r5141;
add.s32 %r559, %r26, 96;
mul.lo.s32 %r184, %r559, %r437;
setp.lt.u32	%p37, %r559, %r23;
@%p37 bra BB2_95;
bra.uni BB2_94;

BB2_95:
add.s32 %r562, %r184, %r5084;
add.s32 %r563, %r184, %r32;
mul.wide.u32 %rd112, %r563, 4;
add.s64 %rd113, %rd6, %rd112;
ld.global.u32 %r5140, [%rd113];
st.local.u32 [%rd3+96], %r5140;
mul.wide.u32 %rd114, %r562, 4;
add.s64 %rd115, %rd6, %rd114;
ld.global.u32 %r5139, [%rd115];
bra.uni BB2_96;

BB2_42:
mov.f32 %f30, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f30;
mov.b32 %r5142, {low,low};}



BB2_44:
st.local.u32 [%rd3+88], %r5142;
add.s32 %r85, %r26, 96;
setp.lt.u32	%p21, %r85, %r23;
@%p21 bra BB2_46;
bra.uni BB2_45;

BB2_46:
mad.lo.s32 %r490, %r85, %r437, %r32;
mul.wide.u32 %rd54, %r490, 4;
add.s64 %rd55, %rd6, %rd54;
ld.global.u32 %r5140, [%rd55];
bra.uni BB2_47;

BB2_94:
mov.f32 %f60, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f60;
mov.b32 %r5140, {low,low};}


	st.local.u32 [%rd3+96], %r5140;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f60;
mov.b32 %r5139, {low,low};}



BB2_96:
st.local.u32 [%rd3+100], %r5139;
add.s32 %r565, %r26, 104;
mul.lo.s32 %r191, %r565, %r437;
setp.lt.u32	%p38, %r565, %r23;
@%p38 bra BB2_98;
bra.uni BB2_97;

BB2_98:
add.s32 %r568, %r191, %r5084;
add.s32 %r569, %r191, %r32;
mul.wide.u32 %rd117, %r569, 4;
add.s64 %rd118, %rd6, %rd117;
ld.global.u32 %r5138, [%rd118];
st.local.u32 [%rd3+104], %r5138;
mul.wide.u32 %rd119, %r568, 4;
add.s64 %rd120, %rd6, %rd119;
ld.global.u32 %r5137, [%rd120];
bra.uni BB2_99;

BB2_45:
mov.f32 %f31, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f31;
mov.b32 %r5140, {low,low};}



BB2_47:
st.local.u32 [%rd3+96], %r5140;
add.s32 %r89, %r26, 104;
setp.lt.u32	%p22, %r89, %r23;
@%p22 bra BB2_49;
bra.uni BB2_48;

BB2_49:
mad.lo.s32 %r492, %r89, %r437, %r32;
mul.wide.u32 %rd56, %r492, 4;
add.s64 %rd57, %rd6, %rd56;
ld.global.u32 %r5138, [%rd57];
bra.uni BB2_50;

BB2_97:
mov.f32 %f62, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f62;
mov.b32 %r5138, {low,low};}


	st.local.u32 [%rd3+104], %r5138;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f62;
mov.b32 %r5137, {low,low};}



BB2_99:
st.local.u32 [%rd3+108], %r5137;
add.s32 %r571, %r26, 112;
mul.lo.s32 %r198, %r571, %r437;
setp.lt.u32	%p39, %r571, %r23;
@%p39 bra BB2_101;
bra.uni BB2_100;

BB2_101:
add.s32 %r574, %r198, %r5084;
mad.lo.s32 %r577, %r571, %r437, %r32;
mul.wide.u32 %rd122, %r577, 4;
add.s64 %rd123, %rd6, %rd122;
ld.global.u32 %r5136, [%rd123];
st.local.u32 [%rd3+112], %r5136;
mul.wide.u32 %rd124, %r574, 4;
add.s64 %rd125, %rd6, %rd124;
ld.global.u32 %r5135, [%rd125];
bra.uni BB2_102;

BB2_48:
mov.f32 %f32, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f32;
mov.b32 %r5138, {low,low};}



BB2_50:
st.local.u32 [%rd3+104], %r5138;
add.s32 %r93, %r26, 112;
setp.lt.u32	%p23, %r93, %r23;
@%p23 bra BB2_52;
bra.uni BB2_51;

BB2_52:
mad.lo.s32 %r494, %r93, %r437, %r32;
mul.wide.u32 %rd58, %r494, 4;
add.s64 %rd59, %rd6, %rd58;
ld.global.u32 %r5136, [%rd59];
bra.uni BB2_53;

BB2_100:
mov.f32 %f64, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f64;
mov.b32 %r5136, {low,low};}


	st.local.u32 [%rd3+112], %r5136;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f64;
mov.b32 %r5135, {low,low};}



BB2_102:
st.local.u32 [%rd3+116], %r5135;
add.s32 %r579, %r26, 120;
mul.lo.s32 %r580, %r579, %r437;
add.s32 %r205, %r580, %r32;
add.s32 %r206, %r580, %r5084;
setp.lt.u32	%p40, %r579, %r23;
@%p40 bra BB2_104;
bra.uni BB2_103;

BB2_104:
mul.wide.u32 %rd127, %r205, 4;
add.s64 %rd128, %rd6, %rd127;
ld.global.u32 %r5134, [%rd128];
st.local.u32 [%rd3+120], %r5134;
mul.wide.u32 %rd129, %r206, 4;
add.s64 %rd130, %rd6, %rd129;
ld.global.u32 %r5133, [%rd130];
bra.uni BB2_105;

BB2_51:
mov.f32 %f33, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f33;
mov.b32 %r5136, {low,low};}



BB2_53:
st.local.u32 [%rd3+112], %r5136;
add.s32 %r97, %r26, 120;
setp.lt.u32	%p24, %r97, %r23;
@%p24 bra BB2_55;
bra.uni BB2_54;

BB2_55:
mad.lo.s32 %r496, %r97, %r437, %r32;
mul.wide.u32 %rd60, %r496, 4;
add.s64 %rd61, %rd6, %rd60;
ld.global.u32 %r5134, [%rd61];
bra.uni BB2_56;

BB2_103:
mov.f32 %f66, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f66;
mov.b32 %r5134, {low,low};}


	st.local.u32 [%rd3+120], %r5134;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f66;
mov.b32 %r5133, {low,low};}



BB2_105:
st.local.u32 [%rd3+124], %r5133;
bra.uni BB2_106;

BB2_54:
mov.f32 %f34, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f34;
mov.b32 %r5134, {low,low};}



BB2_56:
st.local.u32 [%rd3+120], %r5134;

BB2_106:

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5164;
mov.b32 {blow,bhigh}, %r5163;
mov.b32 %r583, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5164;
mov.b32 {blow,bhigh}, %r5163;
mov.b32 %r5196, {ahigh,bhigh};}


	st.local.u32 [%rd3], %r583;
st.local.u32 [%rd3+4], %r5196;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5162;
mov.b32 {blow,bhigh}, %r5161;
mov.b32 %r589, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5162;
mov.b32 {blow,bhigh}, %r5161;
mov.b32 %r5194, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+8], {%r589, %r5194};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5160;
mov.b32 {blow,bhigh}, %r5159;
mov.b32 %r595, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5160;
mov.b32 {blow,bhigh}, %r5159;
mov.b32 %r5192, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+16], {%r595, %r5192};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5158;
mov.b32 {blow,bhigh}, %r5157;
mov.b32 %r601, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5158;
mov.b32 {blow,bhigh}, %r5157;
mov.b32 %r5190, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+24], {%r601, %r5190};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5156;
mov.b32 {blow,bhigh}, %r5155;
mov.b32 %r607, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5156;
mov.b32 {blow,bhigh}, %r5155;
mov.b32 %r5188, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+32], {%r607, %r5188};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5154;
mov.b32 {blow,bhigh}, %r5153;
mov.b32 %r613, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5154;
mov.b32 {blow,bhigh}, %r5153;
mov.b32 %r5186, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+40], {%r613, %r5186};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5152;
mov.b32 {blow,bhigh}, %r5151;
mov.b32 %r619, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5152;
mov.b32 {blow,bhigh}, %r5151;
mov.b32 %r5184, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+48], {%r619, %r5184};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5150;
mov.b32 {blow,bhigh}, %r5149;
mov.b32 %r625, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5150;
mov.b32 {blow,bhigh}, %r5149;
mov.b32 %r5182, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+56], {%r625, %r5182};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5148;
mov.b32 {blow,bhigh}, %r5147;
mov.b32 %r631, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5148;
mov.b32 {blow,bhigh}, %r5147;
mov.b32 %r5180, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+64], {%r631, %r5180};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5146;
mov.b32 {blow,bhigh}, %r5145;
mov.b32 %r637, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5146;
mov.b32 {blow,bhigh}, %r5145;
mov.b32 %r5178, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+72], {%r637, %r5178};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5144;
mov.b32 {blow,bhigh}, %r5143;
mov.b32 %r643, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5144;
mov.b32 {blow,bhigh}, %r5143;
mov.b32 %r5176, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+80], {%r643, %r5176};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5142;
mov.b32 {blow,bhigh}, %r5141;
mov.b32 %r649, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5142;
mov.b32 {blow,bhigh}, %r5141;
mov.b32 %r5174, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+88], {%r649, %r5174};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5140;
mov.b32 {blow,bhigh}, %r5139;
mov.b32 %r655, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5140;
mov.b32 {blow,bhigh}, %r5139;
mov.b32 %r5172, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+96], {%r655, %r5172};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5138;
mov.b32 {blow,bhigh}, %r5137;
mov.b32 %r661, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5138;
mov.b32 {blow,bhigh}, %r5137;
mov.b32 %r5170, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+104], {%r661, %r5170};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5136;
mov.b32 {blow,bhigh}, %r5135;
mov.b32 %r667, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5136;
mov.b32 {blow,bhigh}, %r5135;
mov.b32 %r5168, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+112], {%r667, %r5168};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5134;
mov.b32 {blow,bhigh}, %r5133;
mov.b32 %r673, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5134;
mov.b32 {blow,bhigh}, %r5133;
mov.b32 %r5166, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+120], {%r673, %r5166};
setp.ne.s32	%p41, %r432, 1;
@%p41 bra BB2_107;

st.local.u32 [%rd3], %r5196;
st.local.u32 [%rd3+4], %r583;
st.local.u32 [%rd3+8], %r5194;
st.local.u32 [%rd3+12], %r589;
st.local.v4.u32 [%rd3+16], {%r5192, %r595, %r5190, %r601};
st.local.v4.u32 [%rd3+32], {%r5188, %r607, %r5186, %r613};
st.local.v4.u32 [%rd3+48], {%r5184, %r619, %r5182, %r625};
st.local.v4.u32 [%rd3+64], {%r5180, %r631, %r5178, %r637};
st.local.v4.u32 [%rd3+80], {%r5176, %r643, %r5174, %r649};
st.local.v4.u32 [%rd3+96], {%r5172, %r655, %r5170, %r661};
st.local.v4.u32 [%rd3+112], {%r5168, %r667, %r5166, %r673};
mov.u32 %r5165, %r673;
mov.u32 %r5167, %r667;
mov.u32 %r5169, %r661;
mov.u32 %r5171, %r655;
mov.u32 %r5173, %r649;
mov.u32 %r5175, %r643;
mov.u32 %r5177, %r637;
mov.u32 %r5179, %r631;
mov.u32 %r5181, %r625;
mov.u32 %r5183, %r619;
mov.u32 %r5185, %r613;
mov.u32 %r5187, %r607;
mov.u32 %r5189, %r601;
mov.u32 %r5191, %r595;
mov.u32 %r5193, %r589;
mov.u32 %r5195, %r583;
bra.uni BB2_109;

BB2_107:
mov.u32 %r5165, %r5166;
mov.u32 %r5166, %r673;
mov.u32 %r5167, %r5168;
mov.u32 %r5168, %r667;
mov.u32 %r5169, %r5170;
mov.u32 %r5170, %r661;
mov.u32 %r5171, %r5172;
mov.u32 %r5172, %r655;
mov.u32 %r5173, %r5174;
mov.u32 %r5174, %r649;
mov.u32 %r5175, %r5176;
mov.u32 %r5176, %r643;
mov.u32 %r5177, %r5178;
mov.u32 %r5178, %r637;
mov.u32 %r5179, %r5180;
mov.u32 %r5180, %r631;
mov.u32 %r5181, %r5182;
mov.u32 %r5182, %r625;
mov.u32 %r5183, %r5184;
mov.u32 %r5184, %r619;
mov.u32 %r5185, %r5186;
mov.u32 %r5186, %r613;
mov.u32 %r5187, %r5188;
mov.u32 %r5188, %r607;
mov.u32 %r5189, %r5190;
mov.u32 %r5190, %r601;
mov.u32 %r5191, %r5192;
mov.u32 %r5192, %r595;
mov.u32 %r5193, %r5194;
mov.u32 %r5194, %r589;
mov.u32 %r5195, %r5196;
mov.u32 %r5196, %r583;

BB2_109:
mul.wide.u32 %rd148, %r26, 4;
add.s64 %rd132, %rd2, %rd148;

	ld.global.nc.b32 %r679, [%rd132];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r679;
mov.b32 %r680, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r679;
mov.b32 %r682, {high,high};}


	
	{mul.f16x2 %r684,%r5196,%r680;
}

	
	{mul.f16x2 %r687,%r5195,%r682;
}

	
	{sub.f16x2 %r690,%r684,%r687;
}

	
	{mul.f16x2 %r693,%r5196,%r682;
}

	
	{fma.rn.f16x2 %r696,%r5195,%r680,%r693;
}

	add.s32 %r2189, %r26, 8;
mul.wide.u32 %rd149, %r2189, 4;
add.s64 %rd133, %rd2, %rd149;

	ld.global.nc.b32 %r700, [%rd133];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r700;
mov.b32 %r701, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r700;
mov.b32 %r703, {high,high};}


	
	{mul.f16x2 %r705,%r5194,%r701;
}

	
	{mul.f16x2 %r708,%r5193,%r703;
}

	
	{sub.f16x2 %r711,%r705,%r708;
}

	
	{mul.f16x2 %r714,%r5194,%r703;
}

	
	{fma.rn.f16x2 %r717,%r5193,%r701,%r714;
}

	add.s32 %r2190, %r26, 16;
mul.wide.u32 %rd150, %r2190, 4;
add.s64 %rd134, %rd2, %rd150;

	ld.global.nc.b32 %r721, [%rd134];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r721;
mov.b32 %r722, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r721;
mov.b32 %r724, {high,high};}


	
	{mul.f16x2 %r726,%r5192,%r722;
}

	
	{mul.f16x2 %r729,%r5191,%r724;
}

	
	{sub.f16x2 %r732,%r726,%r729;
}

	
	{mul.f16x2 %r735,%r5192,%r724;
}

	
	{fma.rn.f16x2 %r738,%r5191,%r722,%r735;
}

	add.s32 %r2191, %r26, 24;
mul.wide.u32 %rd151, %r2191, 4;
add.s64 %rd135, %rd2, %rd151;

	ld.global.nc.b32 %r742, [%rd135];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r742;
mov.b32 %r743, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r742;
mov.b32 %r745, {high,high};}


	
	{mul.f16x2 %r747,%r5190,%r743;
}

	
	{mul.f16x2 %r750,%r5189,%r745;
}

	
	{sub.f16x2 %r753,%r747,%r750;
}

	
	{mul.f16x2 %r756,%r5190,%r745;
}

	
	{fma.rn.f16x2 %r759,%r5189,%r743,%r756;
}

	add.s32 %r2192, %r26, 32;
mul.wide.u32 %rd152, %r2192, 4;
add.s64 %rd136, %rd2, %rd152;

	ld.global.nc.b32 %r763, [%rd136];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r763;
mov.b32 %r764, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r763;
mov.b32 %r766, {high,high};}


	
	{mul.f16x2 %r768,%r5188,%r764;
}

	
	{mul.f16x2 %r771,%r5187,%r766;
}

	
	{sub.f16x2 %r774,%r768,%r771;
}

	
	{mul.f16x2 %r777,%r5188,%r766;
}

	
	{fma.rn.f16x2 %r780,%r5187,%r764,%r777;
}

	add.s32 %r2193, %r26, 40;
mul.wide.u32 %rd153, %r2193, 4;
add.s64 %rd137, %rd2, %rd153;

	ld.global.nc.b32 %r784, [%rd137];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r784;
mov.b32 %r785, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r784;
mov.b32 %r787, {high,high};}


	
	{mul.f16x2 %r789,%r5186,%r785;
}

	
	{mul.f16x2 %r792,%r5185,%r787;
}

	
	{sub.f16x2 %r795,%r789,%r792;
}

	
	{mul.f16x2 %r798,%r5186,%r787;
}

	
	{fma.rn.f16x2 %r801,%r5185,%r785,%r798;
}

	add.s32 %r2194, %r26, 48;
mul.wide.u32 %rd154, %r2194, 4;
add.s64 %rd138, %rd2, %rd154;

	ld.global.nc.b32 %r805, [%rd138];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r805;
mov.b32 %r806, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r805;
mov.b32 %r808, {high,high};}


	
	{mul.f16x2 %r810,%r5184,%r806;
}

	
	{mul.f16x2 %r813,%r5183,%r808;
}

	
	{sub.f16x2 %r816,%r810,%r813;
}

	
	{mul.f16x2 %r819,%r5184,%r808;
}

	
	{fma.rn.f16x2 %r822,%r5183,%r806,%r819;
}

	add.s32 %r2195, %r26, 56;
mul.wide.u32 %rd155, %r2195, 4;
add.s64 %rd139, %rd2, %rd155;

	ld.global.nc.b32 %r826, [%rd139];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r826;
mov.b32 %r827, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r826;
mov.b32 %r829, {high,high};}


	
	{mul.f16x2 %r831,%r5182,%r827;
}

	
	{mul.f16x2 %r834,%r5181,%r829;
}

	
	{sub.f16x2 %r837,%r831,%r834;
}

	
	{mul.f16x2 %r840,%r5182,%r829;
}

	
	{fma.rn.f16x2 %r843,%r5181,%r827,%r840;
}

	add.s32 %r2196, %r26, 64;
mul.wide.u32 %rd156, %r2196, 4;
add.s64 %rd140, %rd2, %rd156;

	ld.global.nc.b32 %r847, [%rd140];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r847;
mov.b32 %r848, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r847;
mov.b32 %r850, {high,high};}


	
	{mul.f16x2 %r852,%r5180,%r848;
}

	
	{mul.f16x2 %r855,%r5179,%r850;
}

	
	{sub.f16x2 %r858,%r852,%r855;
}

	
	{mul.f16x2 %r861,%r5180,%r850;
}

	
	{fma.rn.f16x2 %r864,%r5179,%r848,%r861;
}

	add.s32 %r2197, %r26, 72;
mul.wide.u32 %rd157, %r2197, 4;
add.s64 %rd141, %rd2, %rd157;

	ld.global.nc.b32 %r868, [%rd141];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r868;
mov.b32 %r869, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r868;
mov.b32 %r871, {high,high};}


	
	{mul.f16x2 %r873,%r5178,%r869;
}

	
	{mul.f16x2 %r876,%r5177,%r871;
}

	
	{sub.f16x2 %r879,%r873,%r876;
}

	
	{mul.f16x2 %r882,%r5178,%r871;
}

	
	{fma.rn.f16x2 %r885,%r5177,%r869,%r882;
}

	add.s32 %r2198, %r26, 80;
mul.wide.u32 %rd158, %r2198, 4;
add.s64 %rd142, %rd2, %rd158;

	ld.global.nc.b32 %r889, [%rd142];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r889;
mov.b32 %r890, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r889;
mov.b32 %r892, {high,high};}


	
	{mul.f16x2 %r894,%r5176,%r890;
}

	
	{mul.f16x2 %r897,%r5175,%r892;
}

	
	{sub.f16x2 %r900,%r894,%r897;
}

	
	{mul.f16x2 %r903,%r5176,%r892;
}

	
	{fma.rn.f16x2 %r906,%r5175,%r890,%r903;
}

	add.s32 %r2199, %r26, 88;
mul.wide.u32 %rd159, %r2199, 4;
add.s64 %rd143, %rd2, %rd159;

	ld.global.nc.b32 %r910, [%rd143];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r910;
mov.b32 %r911, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r910;
mov.b32 %r913, {high,high};}


	
	{mul.f16x2 %r915,%r5174,%r911;
}

	
	{mul.f16x2 %r918,%r5173,%r913;
}

	
	{sub.f16x2 %r921,%r915,%r918;
}

	
	{mul.f16x2 %r924,%r5174,%r913;
}

	
	{fma.rn.f16x2 %r927,%r5173,%r911,%r924;
}

	add.s32 %r2200, %r26, 96;
mul.wide.u32 %rd160, %r2200, 4;
add.s64 %rd144, %rd2, %rd160;

	ld.global.nc.b32 %r931, [%rd144];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r931;
mov.b32 %r932, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r931;
mov.b32 %r934, {high,high};}


	
	{mul.f16x2 %r936,%r5172,%r932;
}

	
	{mul.f16x2 %r939,%r5171,%r934;
}

	
	{sub.f16x2 %r942,%r936,%r939;
}

	
	{mul.f16x2 %r945,%r5172,%r934;
}

	
	{fma.rn.f16x2 %r948,%r5171,%r932,%r945;
}

	add.s32 %r2201, %r26, 104;
mul.wide.u32 %rd161, %r2201, 4;
add.s64 %rd145, %rd2, %rd161;

	ld.global.nc.b32 %r952, [%rd145];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r952;
mov.b32 %r953, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r952;
mov.b32 %r955, {high,high};}


	
	{mul.f16x2 %r957,%r5170,%r953;
}

	
	{mul.f16x2 %r960,%r5169,%r955;
}

	
	{sub.f16x2 %r963,%r957,%r960;
}

	
	{mul.f16x2 %r966,%r5170,%r955;
}

	
	{fma.rn.f16x2 %r969,%r5169,%r953,%r966;
}

	add.s32 %r2202, %r26, 112;
mul.wide.u32 %rd162, %r2202, 4;
add.s64 %rd146, %rd2, %rd162;

	ld.global.nc.b32 %r973, [%rd146];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r973;
mov.b32 %r974, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r973;
mov.b32 %r976, {high,high};}


	
	{mul.f16x2 %r978,%r5168,%r974;
}

	
	{mul.f16x2 %r981,%r5167,%r976;
}

	
	{sub.f16x2 %r984,%r978,%r981;
}

	
	{mul.f16x2 %r987,%r5168,%r976;
}

	
	{fma.rn.f16x2 %r990,%r5167,%r974,%r987;
}

	add.s32 %r2203, %r26, 120;
mul.wide.u32 %rd163, %r2203, 4;
add.s64 %rd147, %rd2, %rd163;

	ld.global.nc.b32 %r994, [%rd147];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r994;
mov.b32 %r995, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r994;
mov.b32 %r997, {high,high};}


	
	{mul.f16x2 %r999,%r5166,%r995;
}

	
	{mul.f16x2 %r1002,%r5165,%r997;
}

	
	{sub.f16x2 %r1005,%r999,%r1002;
}

	
	{mul.f16x2 %r1008,%r5166,%r997;
}

	
	{fma.rn.f16x2 %r1011,%r5165,%r995,%r1008;
}

	shl.b32 %r2205, %r447, 7;

	{add.f16x2 %r1015,%r690,%r858;
}

	
	{add.f16x2 %r1018,%r696,%r864;
}

	
	{sub.f16x2 %r1021,%r690,%r858;
}

	
	{sub.f16x2 %r1024,%r696,%r864;
}

	
	{add.f16x2 %r1027,%r774,%r942;
}

	
	{add.f16x2 %r1030,%r780,%r948;
}

	
	{sub.f16x2 %r1033,%r774,%r942;
}

	
	{sub.f16x2 %r1036,%r780,%r948;
}

	
	{xor.b32 %r1039,%r1033,0x80008000;
}

	
	{add.f16x2 %r1041,%r1015,%r1027;
}

	
	{add.f16x2 %r1044,%r1018,%r1030;
}

	
	{sub.f16x2 %r1047,%r1015,%r1027;
}

	
	{sub.f16x2 %r1050,%r1018,%r1030;
}

	
	{add.f16x2 %r1053,%r1021,%r1036;
}

	
	{add.f16x2 %r1056,%r1024,%r1039;
}

	
	{sub.f16x2 %r1059,%r1021,%r1036;
}

	
	{sub.f16x2 %r1062,%r1024,%r1039;
}

	
	{add.f16x2 %r1065,%r732,%r900;
}

	
	{add.f16x2 %r1068,%r738,%r906;
}

	
	{sub.f16x2 %r1071,%r732,%r900;
}

	
	{sub.f16x2 %r1074,%r738,%r906;
}

	
	{add.f16x2 %r1077,%r816,%r984;
}

	
	{add.f16x2 %r1080,%r822,%r990;
}

	
	{sub.f16x2 %r1083,%r816,%r984;
}

	
	{sub.f16x2 %r1086,%r822,%r990;
}

	
	{xor.b32 %r1089,%r1083,0x80008000;
}

	
	{add.f16x2 %r1091,%r1065,%r1077;
}

	
	{add.f16x2 %r1094,%r1068,%r1080;
}

	
	{sub.f16x2 %r1097,%r1065,%r1077;
}

	
	{sub.f16x2 %r1100,%r1068,%r1080;
}

	
	{add.f16x2 %r1103,%r1071,%r1086;
}

	
	{add.f16x2 %r1106,%r1074,%r1089;
}

	
	{sub.f16x2 %r1109,%r1071,%r1086;
}

	
	{sub.f16x2 %r1112,%r1074,%r1089;
}

	mov.f32 %f128, 0f3F3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f128;
cvt.rn.f16.f32 high, %f128;
mov.b32 %r1115, {low,high};}


	mov.f32 %f146, 0fBF3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f146;
cvt.rn.f16.f32 high, %f146;
mov.b32 %r1116, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f146;
cvt.rn.f16.f32 high, %f146;
mov.b32 %r1119, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f146;
cvt.rn.f16.f32 high, %f146;
mov.b32 %r1120, {low,high};}


	
	{mul.f16x2 %r1129,%r1103,%r1115;
}

	
	{mul.f16x2 %r1132,%r1106,%r1116;
}

	
	{sub.f16x2 %r1135,%r1129,%r1132;
}

	
	{mul.f16x2 %r1138,%r1103,%r1116;
}

	
	{fma.rn.f16x2 %r1141,%r1106,%r1115,%r1138;
}

	
	{xor.b32 %r1145,%r1097,0x80008000;
}

	
	{mul.f16x2 %r1147,%r1109,%r1119;
}

	
	{mul.f16x2 %r1150,%r1112,%r1120;
}

	
	{sub.f16x2 %r1153,%r1147,%r1150;
}

	
	{mul.f16x2 %r1156,%r1109,%r1120;
}

	
	{fma.rn.f16x2 %r1159,%r1112,%r1119,%r1156;
}

	
	{add.f16x2 %r1163,%r1041,%r1091;
}

	
	{add.f16x2 %r1166,%r1044,%r1094;
}

	
	{sub.f16x2 %r1169,%r1041,%r1091;
}

	
	{sub.f16x2 %r1172,%r1044,%r1094;
}

	
	{add.f16x2 %r1175,%r1053,%r1135;
}

	
	{add.f16x2 %r1178,%r1056,%r1141;
}

	
	{sub.f16x2 %r1181,%r1053,%r1135;
}

	
	{sub.f16x2 %r1184,%r1056,%r1141;
}

	
	{add.f16x2 %r1187,%r1047,%r1100;
}

	
	{add.f16x2 %r1190,%r1050,%r1145;
}

	
	{sub.f16x2 %r1193,%r1047,%r1100;
}

	
	{sub.f16x2 %r1196,%r1050,%r1145;
}

	
	{add.f16x2 %r1199,%r1059,%r1153;
}

	
	{add.f16x2 %r1202,%r1062,%r1159;
}

	
	{sub.f16x2 %r1205,%r1059,%r1153;
}

	
	{sub.f16x2 %r1208,%r1062,%r1159;
}

	
	{add.f16x2 %r1211,%r711,%r879;
}

	
	{add.f16x2 %r1214,%r717,%r885;
}

	
	{sub.f16x2 %r1217,%r711,%r879;
}

	
	{sub.f16x2 %r1220,%r717,%r885;
}

	
	{add.f16x2 %r1223,%r795,%r963;
}

	
	{add.f16x2 %r1226,%r801,%r969;
}

	
	{sub.f16x2 %r1229,%r795,%r963;
}

	
	{sub.f16x2 %r1232,%r801,%r969;
}

	
	{xor.b32 %r1235,%r1229,0x80008000;
}

	
	{add.f16x2 %r1237,%r1211,%r1223;
}

	
	{add.f16x2 %r1240,%r1214,%r1226;
}

	
	{sub.f16x2 %r1243,%r1211,%r1223;
}

	
	{sub.f16x2 %r1246,%r1214,%r1226;
}

	
	{add.f16x2 %r1249,%r1217,%r1232;
}

	
	{add.f16x2 %r1252,%r1220,%r1235;
}

	
	{sub.f16x2 %r1255,%r1217,%r1232;
}

	
	{sub.f16x2 %r1258,%r1220,%r1235;
}

	
	{add.f16x2 %r1261,%r753,%r921;
}

	
	{add.f16x2 %r1264,%r759,%r927;
}

	
	{sub.f16x2 %r1267,%r753,%r921;
}

	
	{sub.f16x2 %r1270,%r759,%r927;
}

	
	{add.f16x2 %r1273,%r837,%r1005;
}

	
	{add.f16x2 %r1276,%r843,%r1011;
}

	
	{sub.f16x2 %r1279,%r837,%r1005;
}

	
	{sub.f16x2 %r1282,%r843,%r1011;
}

	
	{xor.b32 %r1285,%r1279,0x80008000;
}

	
	{add.f16x2 %r1287,%r1261,%r1273;
}

	
	{add.f16x2 %r1290,%r1264,%r1276;
}

	
	{sub.f16x2 %r1293,%r1261,%r1273;
}

	
	{sub.f16x2 %r1296,%r1264,%r1276;
}

	
	{add.f16x2 %r1299,%r1267,%r1282;
}

	
	{add.f16x2 %r1302,%r1270,%r1285;
}

	
	{sub.f16x2 %r1305,%r1267,%r1282;
}

	
	{sub.f16x2 %r1308,%r1270,%r1285;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f128;
cvt.rn.f16.f32 high, %f128;
mov.b32 %r1311, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f146;
cvt.rn.f16.f32 high, %f146;
mov.b32 %r1312, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f146;
cvt.rn.f16.f32 high, %f146;
mov.b32 %r1315, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f146;
cvt.rn.f16.f32 high, %f146;
mov.b32 %r1316, {low,high};}


	
	{mul.f16x2 %r1325,%r1299,%r1311;
}

	
	{mul.f16x2 %r1328,%r1302,%r1312;
}

	
	{sub.f16x2 %r1331,%r1325,%r1328;
}

	
	{mul.f16x2 %r1334,%r1299,%r1312;
}

	
	{fma.rn.f16x2 %r1337,%r1302,%r1311,%r1334;
}

	
	{xor.b32 %r1341,%r1293,0x80008000;
}

	
	{mul.f16x2 %r1343,%r1305,%r1315;
}

	
	{mul.f16x2 %r1346,%r1308,%r1316;
}

	
	{sub.f16x2 %r1349,%r1343,%r1346;
}

	
	{mul.f16x2 %r1352,%r1305,%r1316;
}

	
	{fma.rn.f16x2 %r1355,%r1308,%r1315,%r1352;
}

	
	{add.f16x2 %r1359,%r1237,%r1287;
}

	
	{add.f16x2 %r1362,%r1240,%r1290;
}

	
	{sub.f16x2 %r1365,%r1237,%r1287;
}

	
	{sub.f16x2 %r1368,%r1240,%r1290;
}

	
	{add.f16x2 %r1371,%r1249,%r1331;
}

	
	{add.f16x2 %r1374,%r1252,%r1337;
}

	
	{sub.f16x2 %r1377,%r1249,%r1331;
}

	
	{sub.f16x2 %r1380,%r1252,%r1337;
}

	
	{add.f16x2 %r1383,%r1243,%r1296;
}

	
	{add.f16x2 %r1386,%r1246,%r1341;
}

	
	{sub.f16x2 %r1389,%r1243,%r1296;
}

	
	{sub.f16x2 %r1392,%r1246,%r1341;
}

	
	{add.f16x2 %r1395,%r1255,%r1349;
}

	
	{add.f16x2 %r1398,%r1258,%r1355;
}

	
	{sub.f16x2 %r1401,%r1255,%r1349;
}

	
	{sub.f16x2 %r1404,%r1258,%r1355;
}

	mov.f32 %f124, 0f3F6C835E;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f124;
cvt.rn.f16.f32 high, %f124;
mov.b32 %r1407, {low,high};}


	mov.f32 %f150, 0fBEC3EF15;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1408, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f128;
cvt.rn.f16.f32 high, %f128;
mov.b32 %r1409, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f146;
cvt.rn.f16.f32 high, %f146;
mov.b32 %r1410, {low,high};}


	mov.f32 %f132, 0f3EC3EF15;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f132;
cvt.rn.f16.f32 high, %f132;
mov.b32 %r1411, {low,high};}


	mov.f32 %f148, 0fBF6C835E;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1412, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1415, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1416, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f146;
cvt.rn.f16.f32 high, %f146;
mov.b32 %r1417, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f146;
cvt.rn.f16.f32 high, %f146;
mov.b32 %r1418, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1419, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1420, {low,high};}


	
	{mul.f16x2 %r1437,%r1371,%r1407;
}

	
	{mul.f16x2 %r1440,%r1374,%r1408;
}

	
	{sub.f16x2 %r1443,%r1437,%r1440;
}

	
	{mul.f16x2 %r1446,%r1371,%r1408;
}

	
	{fma.rn.f16x2 %r1449,%r1374,%r1407,%r1446;
}

	
	{mul.f16x2 %r1453,%r1383,%r1409;
}

	
	{mul.f16x2 %r1456,%r1386,%r1410;
}

	
	{sub.f16x2 %r1459,%r1453,%r1456;
}

	
	{mul.f16x2 %r1462,%r1383,%r1410;
}

	
	{fma.rn.f16x2 %r1465,%r1386,%r1409,%r1462;
}

	
	{mul.f16x2 %r1469,%r1395,%r1411;
}

	
	{mul.f16x2 %r1472,%r1398,%r1412;
}

	
	{sub.f16x2 %r1475,%r1469,%r1472;
}

	
	{mul.f16x2 %r1478,%r1395,%r1412;
}

	
	{fma.rn.f16x2 %r1481,%r1398,%r1411,%r1478;
}

	
	{xor.b32 %r1485,%r1365,0x80008000;
}

	
	{mul.f16x2 %r1487,%r1377,%r1415;
}

	
	{mul.f16x2 %r1490,%r1380,%r1416;
}

	
	{sub.f16x2 %r1493,%r1487,%r1490;
}

	
	{mul.f16x2 %r1496,%r1377,%r1416;
}

	
	{fma.rn.f16x2 %r1499,%r1380,%r1415,%r1496;
}

	
	{mul.f16x2 %r1503,%r1389,%r1417;
}

	
	{mul.f16x2 %r1506,%r1392,%r1418;
}

	
	{sub.f16x2 %r1509,%r1503,%r1506;
}

	
	{mul.f16x2 %r1512,%r1389,%r1418;
}

	
	{fma.rn.f16x2 %r1515,%r1392,%r1417,%r1512;
}

	
	{mul.f16x2 %r1519,%r1401,%r1419;
}

	
	{mul.f16x2 %r1522,%r1404,%r1420;
}

	
	{sub.f16x2 %r1525,%r1519,%r1522;
}

	
	{mul.f16x2 %r1528,%r1401,%r1420;
}

	
	{fma.rn.f16x2 %r1531,%r1404,%r1419,%r1528;
}

	
	{add.f16x2 %r1535,%r1163,%r1359;
}

	
	{add.f16x2 %r1538,%r1166,%r1362;
}

	
	{sub.f16x2 %r1541,%r1163,%r1359;
}

	
	{sub.f16x2 %r1544,%r1166,%r1362;
}

	
	{add.f16x2 %r1547,%r1175,%r1443;
}

	
	{add.f16x2 %r1550,%r1178,%r1449;
}

	
	{sub.f16x2 %r1553,%r1175,%r1443;
}

	
	{sub.f16x2 %r1556,%r1178,%r1449;
}

	
	{add.f16x2 %r1559,%r1187,%r1459;
}

	
	{add.f16x2 %r1562,%r1190,%r1465;
}

	
	{sub.f16x2 %r1565,%r1187,%r1459;
}

	
	{sub.f16x2 %r1568,%r1190,%r1465;
}

	
	{add.f16x2 %r1571,%r1199,%r1475;
}

	
	{add.f16x2 %r1574,%r1202,%r1481;
}

	
	{sub.f16x2 %r1577,%r1199,%r1475;
}

	
	{sub.f16x2 %r1580,%r1202,%r1481;
}

	
	{add.f16x2 %r1583,%r1169,%r1368;
}

	
	{add.f16x2 %r1586,%r1172,%r1485;
}

	
	{sub.f16x2 %r1589,%r1169,%r1368;
}

	
	{sub.f16x2 %r1592,%r1172,%r1485;
}

	
	{add.f16x2 %r1595,%r1181,%r1493;
}

	
	{add.f16x2 %r1598,%r1184,%r1499;
}

	
	{sub.f16x2 %r1601,%r1181,%r1493;
}

	
	{sub.f16x2 %r1604,%r1184,%r1499;
}

	
	{add.f16x2 %r1607,%r1193,%r1509;
}

	
	{add.f16x2 %r1610,%r1196,%r1515;
}

	
	{sub.f16x2 %r1613,%r1193,%r1509;
}

	
	{sub.f16x2 %r1616,%r1196,%r1515;
}

	
	{add.f16x2 %r1619,%r1205,%r1525;
}

	
	{add.f16x2 %r1622,%r1208,%r1531;
}

	
	{sub.f16x2 %r1625,%r1205,%r1525;
}

	
	{sub.f16x2 %r1628,%r1208,%r1531;
}

	and.b32 %r312, %r26, 7;
cvt.rn.f32.u32	%f217, %r312;
mul.f32 %f218, %f217, 0f3D490FDB;
cos.approx.f32 %f183, %f218;
sin.approx.f32 %f219, %f218;
neg.f32 %f184, %f219;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f183;
cvt.rn.f16.f32 high, %f184;
mov.b32 %r1631, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1634, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1636, {high,high};}


	
	{mul.f16x2 %r1638,%r1550,%r1636;
}

	
	{xor.b32 %r1641,%r1638,0x80008000;
}

	
	{fma.rn.f16x2 %r1643,%r1547,%r1634,%r1641;
}

	
	{mul.f16x2 %r1647,%r1547,%r1636;
}

	
	{fma.rn.f16x2 %r1650,%r1550,%r1634,%r1647;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1654, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1656, {high,high};}


	mov.f32 %f213, 0fBF800000;
mov.f32 %f214, 0f3F800000;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f213;
cvt.rn.f16.f32 high, %f214;
mov.b32 %r1658, {low,high};}


	
	{mul.f16x2 %r1659,%r1656,%r1658;
}

	
	{mul.f16x2 %r1662,%r1631,%r1654;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1665, {high,low};}


	
	{fma.rn.f16x2 %r1667,%r1659,%r1665,%r1662;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1667;
mov.b32 %r1671, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1667;
mov.b32 %r1673, {high,high};}


	
	{mul.f16x2 %r1675,%r1562,%r1673;
}

	
	{xor.b32 %r1678,%r1675,0x80008000;
}

	
	{fma.rn.f16x2 %r1680,%r1559,%r1671,%r1678;
}

	
	{mul.f16x2 %r1684,%r1559,%r1673;
}

	
	{fma.rn.f16x2 %r1687,%r1562,%r1671,%r1684;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1691, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1693, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f213;
cvt.rn.f16.f32 high, %f214;
mov.b32 %r1695, {low,high};}


	
	{mul.f16x2 %r1696,%r1693,%r1695;
}

	
	{mul.f16x2 %r1699,%r1667,%r1691;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1667;
mov.b32 %r1702, {high,low};}


	
	{fma.rn.f16x2 %r1704,%r1696,%r1702,%r1699;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1704;
mov.b32 %r1708, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1704;
mov.b32 %r1710, {high,high};}


	
	{mul.f16x2 %r1712,%r1574,%r1710;
}

	
	{xor.b32 %r1715,%r1712,0x80008000;
}

	
	{fma.rn.f16x2 %r1717,%r1571,%r1708,%r1715;
}

	
	{mul.f16x2 %r1721,%r1571,%r1710;
}

	
	{fma.rn.f16x2 %r1724,%r1574,%r1708,%r1721;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1728, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1730, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f213;
cvt.rn.f16.f32 high, %f214;
mov.b32 %r1732, {low,high};}


	
	{mul.f16x2 %r1733,%r1730,%r1732;
}

	
	{mul.f16x2 %r1736,%r1704,%r1728;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1704;
mov.b32 %r1739, {high,low};}


	
	{fma.rn.f16x2 %r1741,%r1733,%r1739,%r1736;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1741;
mov.b32 %r1745, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1741;
mov.b32 %r1747, {high,high};}


	
	{mul.f16x2 %r1749,%r1586,%r1747;
}

	
	{xor.b32 %r1752,%r1749,0x80008000;
}

	
	{fma.rn.f16x2 %r1754,%r1583,%r1745,%r1752;
}

	
	{mul.f16x2 %r1758,%r1583,%r1747;
}

	
	{fma.rn.f16x2 %r1761,%r1586,%r1745,%r1758;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1765, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1767, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f213;
cvt.rn.f16.f32 high, %f214;
mov.b32 %r1769, {low,high};}


	
	{mul.f16x2 %r1770,%r1767,%r1769;
}

	
	{mul.f16x2 %r1773,%r1741,%r1765;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1741;
mov.b32 %r1776, {high,low};}


	
	{fma.rn.f16x2 %r1778,%r1770,%r1776,%r1773;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1778;
mov.b32 %r1782, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1778;
mov.b32 %r1784, {high,high};}


	
	{mul.f16x2 %r1786,%r1598,%r1784;
}

	
	{xor.b32 %r1789,%r1786,0x80008000;
}

	
	{fma.rn.f16x2 %r1791,%r1595,%r1782,%r1789;
}

	
	{mul.f16x2 %r1795,%r1595,%r1784;
}

	
	{fma.rn.f16x2 %r1798,%r1598,%r1782,%r1795;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1802, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1804, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f213;
cvt.rn.f16.f32 high, %f214;
mov.b32 %r1806, {low,high};}


	
	{mul.f16x2 %r1807,%r1804,%r1806;
}

	
	{mul.f16x2 %r1810,%r1778,%r1802;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1778;
mov.b32 %r1813, {high,low};}


	
	{fma.rn.f16x2 %r1815,%r1807,%r1813,%r1810;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1815;
mov.b32 %r1819, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1815;
mov.b32 %r1821, {high,high};}


	
	{mul.f16x2 %r1823,%r1610,%r1821;
}

	
	{xor.b32 %r1826,%r1823,0x80008000;
}

	
	{fma.rn.f16x2 %r1828,%r1607,%r1819,%r1826;
}

	
	{mul.f16x2 %r1832,%r1607,%r1821;
}

	
	{fma.rn.f16x2 %r1835,%r1610,%r1819,%r1832;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1839, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1841, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f213;
cvt.rn.f16.f32 high, %f214;
mov.b32 %r1843, {low,high};}


	
	{mul.f16x2 %r1844,%r1841,%r1843;
}

	
	{mul.f16x2 %r1847,%r1815,%r1839;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1815;
mov.b32 %r1850, {high,low};}


	
	{fma.rn.f16x2 %r1852,%r1844,%r1850,%r1847;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1852;
mov.b32 %r1856, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1852;
mov.b32 %r1858, {high,high};}


	
	{mul.f16x2 %r1860,%r1622,%r1858;
}

	
	{xor.b32 %r1863,%r1860,0x80008000;
}

	
	{fma.rn.f16x2 %r1865,%r1619,%r1856,%r1863;
}

	
	{mul.f16x2 %r1869,%r1619,%r1858;
}

	
	{fma.rn.f16x2 %r1872,%r1622,%r1856,%r1869;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1876, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1878, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f213;
cvt.rn.f16.f32 high, %f214;
mov.b32 %r1880, {low,high};}


	
	{mul.f16x2 %r1881,%r1878,%r1880;
}

	
	{mul.f16x2 %r1884,%r1852,%r1876;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1852;
mov.b32 %r1887, {high,low};}


	
	{fma.rn.f16x2 %r1889,%r1881,%r1887,%r1884;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1889;
mov.b32 %r1893, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1889;
mov.b32 %r1895, {high,high};}


	
	{mul.f16x2 %r1897,%r1544,%r1895;
}

	
	{xor.b32 %r1900,%r1897,0x80008000;
}

	
	{fma.rn.f16x2 %r1902,%r1541,%r1893,%r1900;
}

	
	{mul.f16x2 %r1906,%r1541,%r1895;
}

	
	{fma.rn.f16x2 %r1909,%r1544,%r1893,%r1906;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1913, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1915, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f213;
cvt.rn.f16.f32 high, %f214;
mov.b32 %r1917, {low,high};}


	
	{mul.f16x2 %r1918,%r1915,%r1917;
}

	
	{mul.f16x2 %r1921,%r1889,%r1913;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1889;
mov.b32 %r1924, {high,low};}


	
	{fma.rn.f16x2 %r1926,%r1918,%r1924,%r1921;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1926;
mov.b32 %r1930, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1926;
mov.b32 %r1932, {high,high};}


	
	{mul.f16x2 %r1934,%r1556,%r1932;
}

	
	{xor.b32 %r1937,%r1934,0x80008000;
}

	
	{fma.rn.f16x2 %r1939,%r1553,%r1930,%r1937;
}

	
	{mul.f16x2 %r1943,%r1553,%r1932;
}

	
	{fma.rn.f16x2 %r1946,%r1556,%r1930,%r1943;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1950, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1952, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f213;
cvt.rn.f16.f32 high, %f214;
mov.b32 %r1954, {low,high};}


	
	{mul.f16x2 %r1955,%r1952,%r1954;
}

	
	{mul.f16x2 %r1958,%r1926,%r1950;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1926;
mov.b32 %r1961, {high,low};}


	
	{fma.rn.f16x2 %r1963,%r1955,%r1961,%r1958;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1963;
mov.b32 %r1967, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1963;
mov.b32 %r1969, {high,high};}


	
	{mul.f16x2 %r1971,%r1568,%r1969;
}

	
	{xor.b32 %r1974,%r1971,0x80008000;
}

	
	{fma.rn.f16x2 %r1976,%r1565,%r1967,%r1974;
}

	
	{mul.f16x2 %r1980,%r1565,%r1969;
}

	
	{fma.rn.f16x2 %r1983,%r1568,%r1967,%r1980;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1987, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r1989, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f213;
cvt.rn.f16.f32 high, %f214;
mov.b32 %r1991, {low,high};}


	
	{mul.f16x2 %r1992,%r1989,%r1991;
}

	
	{mul.f16x2 %r1995,%r1963,%r1987;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1963;
mov.b32 %r1998, {high,low};}


	
	{fma.rn.f16x2 %r2000,%r1992,%r1998,%r1995;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2000;
mov.b32 %r2004, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2000;
mov.b32 %r2006, {high,high};}


	
	{mul.f16x2 %r2008,%r1580,%r2006;
}

	
	{xor.b32 %r2011,%r2008,0x80008000;
}

	
	{fma.rn.f16x2 %r2013,%r1577,%r2004,%r2011;
}

	
	{mul.f16x2 %r2017,%r1577,%r2006;
}

	
	{fma.rn.f16x2 %r2020,%r1580,%r2004,%r2017;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r2024, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r2026, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f213;
cvt.rn.f16.f32 high, %f214;
mov.b32 %r2028, {low,high};}


	
	{mul.f16x2 %r2029,%r2026,%r2028;
}

	
	{mul.f16x2 %r2032,%r2000,%r2024;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2000;
mov.b32 %r2035, {high,low};}


	
	{fma.rn.f16x2 %r2037,%r2029,%r2035,%r2032;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2037;
mov.b32 %r2041, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2037;
mov.b32 %r2043, {high,high};}


	
	{mul.f16x2 %r2045,%r1592,%r2043;
}

	
	{xor.b32 %r2048,%r2045,0x80008000;
}

	
	{fma.rn.f16x2 %r2050,%r1589,%r2041,%r2048;
}

	
	{mul.f16x2 %r2054,%r1589,%r2043;
}

	
	{fma.rn.f16x2 %r2057,%r1592,%r2041,%r2054;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r2061, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r2063, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f213;
cvt.rn.f16.f32 high, %f214;
mov.b32 %r2065, {low,high};}


	
	{mul.f16x2 %r2066,%r2063,%r2065;
}

	
	{mul.f16x2 %r2069,%r2037,%r2061;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2037;
mov.b32 %r2072, {high,low};}


	
	{fma.rn.f16x2 %r2074,%r2066,%r2072,%r2069;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2074;
mov.b32 %r2078, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2074;
mov.b32 %r2080, {high,high};}


	
	{mul.f16x2 %r2082,%r1604,%r2080;
}

	
	{xor.b32 %r2085,%r2082,0x80008000;
}

	
	{fma.rn.f16x2 %r2087,%r1601,%r2078,%r2085;
}

	
	{mul.f16x2 %r2091,%r1601,%r2080;
}

	
	{fma.rn.f16x2 %r2094,%r1604,%r2078,%r2091;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r2098, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r2100, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f213;
cvt.rn.f16.f32 high, %f214;
mov.b32 %r2102, {low,high};}


	
	{mul.f16x2 %r2103,%r2100,%r2102;
}

	
	{mul.f16x2 %r2106,%r2074,%r2098;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2074;
mov.b32 %r2109, {high,low};}


	
	{fma.rn.f16x2 %r2111,%r2103,%r2109,%r2106;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2111;
mov.b32 %r2115, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2111;
mov.b32 %r2117, {high,high};}


	
	{mul.f16x2 %r2119,%r1616,%r2117;
}

	
	{xor.b32 %r2122,%r2119,0x80008000;
}

	
	{fma.rn.f16x2 %r2124,%r1613,%r2115,%r2122;
}

	
	{mul.f16x2 %r2128,%r1613,%r2117;
}

	
	{fma.rn.f16x2 %r2131,%r1616,%r2115,%r2128;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r2135, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1631;
mov.b32 %r2137, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f213;
cvt.rn.f16.f32 high, %f214;
mov.b32 %r2139, {low,high};}


	
	{mul.f16x2 %r2140,%r2137,%r2139;
}

	
	{mul.f16x2 %r2143,%r2111,%r2135;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2111;
mov.b32 %r2146, {high,low};}


	
	{fma.rn.f16x2 %r2148,%r2140,%r2146,%r2143;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2148;
mov.b32 %r2152, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2148;
mov.b32 %r2154, {high,high};}


	
	{mul.f16x2 %r2156,%r1628,%r2154;
}

	
	{xor.b32 %r2159,%r2156,0x80008000;
}

	
	{fma.rn.f16x2 %r2161,%r1625,%r2152,%r2159;
}

	
	{mul.f16x2 %r2165,%r1625,%r2154;
}

	
	{fma.rn.f16x2 %r2168,%r1628,%r2152,%r2165;
}

	shl.b32 %r2206, %r26, 4;
and.b32 %r2207, %r2206, -128;
add.s32 %r343, %r2207, %r2205;
barrier.sync 0;
and.b32 %r4994, %r26, 7;
shl.b32 %r2208, %r4994, 4;
add.s32 %r2209, %r2208, %r343;
shl.b32 %r2210, %r2209, 2;
mov.u32 %r2211, smem_full;
add.s32 %r344, %r2211, %r2210;
st.shared.u32 [%r344], %r1535;
st.shared.u32 [%r344+4], %r1643;
st.shared.u32 [%r344+8], %r1680;
st.shared.u32 [%r344+12], %r1717;
st.shared.u32 [%r344+16], %r1754;
st.shared.u32 [%r344+20], %r1791;
st.shared.u32 [%r344+24], %r1828;
st.shared.u32 [%r344+28], %r1865;
st.shared.u32 [%r344+32], %r1902;
st.shared.u32 [%r344+36], %r1939;
st.shared.u32 [%r344+40], %r1976;
st.shared.u32 [%r344+44], %r2013;
st.shared.u32 [%r344+48], %r2050;
st.shared.u32 [%r344+52], %r2087;
st.shared.u32 [%r344+56], %r2124;
st.shared.u32 [%r344+60], %r2161;
barrier.sync 0;
and.b32 %r4995, %r26, 7;
add.s32 %r2212, %r4995, %r343;
shl.b32 %r2213, %r2212, 2;
add.s32 %r345, %r2211, %r2213;
ld.shared.u32 %r346, [%r345];
ld.shared.u32 %r347, [%r345+32];
ld.shared.u32 %r348, [%r345+64];
ld.shared.u32 %r349, [%r345+96];
ld.shared.u32 %r350, [%r345+128];
ld.shared.u32 %r351, [%r345+160];
ld.shared.u32 %r352, [%r345+192];
ld.shared.u32 %r353, [%r345+224];
ld.shared.u32 %r354, [%r345+256];
ld.shared.u32 %r355, [%r345+288];
ld.shared.u32 %r356, [%r345+320];
ld.shared.u32 %r357, [%r345+352];
ld.shared.u32 %r358, [%r345+384];
ld.shared.u32 %r359, [%r345+416];
ld.shared.u32 %r360, [%r345+448];
ld.shared.u32 %r361, [%r345+480];
barrier.sync 0;
st.shared.u32 [%r344], %r1538;
st.shared.u32 [%r344+4], %r1650;
st.shared.u32 [%r344+8], %r1687;
st.shared.u32 [%r344+12], %r1724;
st.shared.u32 [%r344+16], %r1761;
st.shared.u32 [%r344+20], %r1798;
st.shared.u32 [%r344+24], %r1835;
st.shared.u32 [%r344+28], %r1872;
st.shared.u32 [%r344+32], %r1909;
st.shared.u32 [%r344+36], %r1946;
st.shared.u32 [%r344+40], %r1983;
st.shared.u32 [%r344+44], %r2020;
st.shared.u32 [%r344+48], %r2057;
st.shared.u32 [%r344+52], %r2094;
st.shared.u32 [%r344+56], %r2131;
st.shared.u32 [%r344+60], %r2168;
barrier.sync 0;
add.s32 %r5077, %r26, 120;
cvt.u64.u32	%rd314, %r5077;
add.s32 %r5076, %r26, 48;
cvt.u64.u32	%rd313, %r5076;
add.s32 %r5070, %r26, 40;
cvt.u64.u32	%rd312, %r5070;
add.s32 %r5069, %r26, 32;
cvt.u64.u32	%rd311, %r5069;
add.s32 %r5068, %r26, 24;
cvt.u64.u32	%rd310, %r5068;
add.s32 %r5067, %r26, 16;
cvt.u64.u32	%rd309, %r5067;
add.s32 %r5066, %r26, 8;
cvt.u64.u32	%rd308, %r5066;
neg.f32 %f523, %f219;
mov.f32 %f522, 0f3F800000;
mov.f32 %f521, 0fBF800000;
mov.f32 %f520, 0fBF6C835E;
mov.f32 %f519, 0f3EC3EF15;
mov.f32 %f518, 0fBEC3EF15;
mov.f32 %f517, 0f3F6C835E;
add.s32 %r5003, %r26, 112;
cvt.u64.u32	%rd306, %r5003;
add.s32 %r5002, %r26, 104;
cvt.u64.u32	%rd305, %r5002;
add.s32 %r5001, %r26, 96;
cvt.u64.u32	%rd304, %r5001;
add.s32 %r5000, %r26, 88;
cvt.u64.u32	%rd303, %r5000;
add.s32 %r4999, %r26, 80;
cvt.u64.u32	%rd302, %r4999;
add.s32 %r4998, %r26, 72;
cvt.u64.u32	%rd301, %r4998;
add.s32 %r4997, %r26, 64;
cvt.u64.u32	%rd300, %r4997;
add.s32 %r4996, %r26, 56;
cvt.u64.u32	%rd299, %r4996;
ld.param.u64 %rd298, [_Z21regular_bluestein_fftILj128ELj16ELj32EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+120];
cvt.u64.u32	%rd297, %r26;
mov.f32 %f516, 0fBF3504F3;
mov.f32 %f515, 0f3F3504F3;
ld.shared.u32 %r2219, [%r345];
ld.shared.u32 %r2415, [%r345+32];
ld.shared.u32 %r2269, [%r345+64];
ld.shared.u32 %r2465, [%r345+96];
ld.shared.u32 %r2231, [%r345+128];
ld.shared.u32 %r2427, [%r345+160];
ld.shared.u32 %r2281, [%r345+192];
ld.shared.u32 %r2477, [%r345+224];
ld.shared.u32 %r2220, [%r345+256];
ld.shared.u32 %r2416, [%r345+288];
ld.shared.u32 %r2270, [%r345+320];
ld.shared.u32 %r2466, [%r345+352];
ld.shared.u32 %r2232, [%r345+384];
ld.shared.u32 %r2428, [%r345+416];
ld.shared.u32 %r2282, [%r345+448];
ld.shared.u32 %r2478, [%r345+480];

	{add.f16x2 %r2215,%r346,%r354;
}

	
	{add.f16x2 %r2218,%r2219,%r2220;
}

	
	{sub.f16x2 %r2221,%r346,%r354;
}

	
	{sub.f16x2 %r2224,%r2219,%r2220;
}

	
	{add.f16x2 %r2227,%r350,%r358;
}

	
	{add.f16x2 %r2230,%r2231,%r2232;
}

	
	{sub.f16x2 %r2233,%r350,%r358;
}

	
	{sub.f16x2 %r2236,%r2231,%r2232;
}

	
	{xor.b32 %r2239,%r2233,0x80008000;
}

	
	{add.f16x2 %r2241,%r2215,%r2227;
}

	
	{add.f16x2 %r2244,%r2218,%r2230;
}

	
	{sub.f16x2 %r2247,%r2215,%r2227;
}

	
	{sub.f16x2 %r2250,%r2218,%r2230;
}

	
	{add.f16x2 %r2253,%r2221,%r2236;
}

	
	{add.f16x2 %r2256,%r2224,%r2239;
}

	
	{sub.f16x2 %r2259,%r2221,%r2236;
}

	
	{sub.f16x2 %r2262,%r2224,%r2239;
}

	
	{add.f16x2 %r2265,%r348,%r356;
}

	
	{add.f16x2 %r2268,%r2269,%r2270;
}

	
	{sub.f16x2 %r2271,%r348,%r356;
}

	
	{sub.f16x2 %r2274,%r2269,%r2270;
}

	
	{add.f16x2 %r2277,%r352,%r360;
}

	
	{add.f16x2 %r2280,%r2281,%r2282;
}

	
	{sub.f16x2 %r2283,%r352,%r360;
}

	
	{sub.f16x2 %r2286,%r2281,%r2282;
}

	
	{xor.b32 %r2289,%r2283,0x80008000;
}

	
	{add.f16x2 %r2291,%r2265,%r2277;
}

	
	{add.f16x2 %r2294,%r2268,%r2280;
}

	
	{sub.f16x2 %r2297,%r2265,%r2277;
}

	
	{sub.f16x2 %r2300,%r2268,%r2280;
}

	
	{add.f16x2 %r2303,%r2271,%r2286;
}

	
	{add.f16x2 %r2306,%r2274,%r2289;
}

	
	{sub.f16x2 %r2309,%r2271,%r2286;
}

	
	{sub.f16x2 %r2312,%r2274,%r2289;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f515;
cvt.rn.f16.f32 high, %f515;
mov.b32 %r2315, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f516;
mov.b32 %r2316, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f516;
mov.b32 %r2319, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f516;
mov.b32 %r2320, {low,high};}


	
	{mul.f16x2 %r2329,%r2303,%r2315;
}

	
	{mul.f16x2 %r2332,%r2306,%r2316;
}

	
	{sub.f16x2 %r2335,%r2329,%r2332;
}

	
	{mul.f16x2 %r2338,%r2303,%r2316;
}

	
	{fma.rn.f16x2 %r2341,%r2306,%r2315,%r2338;
}

	
	{xor.b32 %r2345,%r2297,0x80008000;
}

	
	{mul.f16x2 %r2347,%r2309,%r2319;
}

	
	{mul.f16x2 %r2350,%r2312,%r2320;
}

	
	{sub.f16x2 %r2353,%r2347,%r2350;
}

	
	{mul.f16x2 %r2356,%r2309,%r2320;
}

	
	{fma.rn.f16x2 %r2359,%r2312,%r2319,%r2356;
}

	
	{add.f16x2 %r2363,%r2241,%r2291;
}

	
	{add.f16x2 %r2366,%r2244,%r2294;
}

	
	{sub.f16x2 %r2369,%r2241,%r2291;
}

	
	{sub.f16x2 %r2372,%r2244,%r2294;
}

	
	{add.f16x2 %r2375,%r2253,%r2335;
}

	
	{add.f16x2 %r2378,%r2256,%r2341;
}

	
	{sub.f16x2 %r2381,%r2253,%r2335;
}

	
	{sub.f16x2 %r2384,%r2256,%r2341;
}

	
	{add.f16x2 %r2387,%r2247,%r2300;
}

	
	{add.f16x2 %r2390,%r2250,%r2345;
}

	
	{sub.f16x2 %r2393,%r2247,%r2300;
}

	
	{sub.f16x2 %r2396,%r2250,%r2345;
}

	
	{add.f16x2 %r2399,%r2259,%r2353;
}

	
	{add.f16x2 %r2402,%r2262,%r2359;
}

	
	{sub.f16x2 %r2405,%r2259,%r2353;
}

	
	{sub.f16x2 %r2408,%r2262,%r2359;
}

	
	{add.f16x2 %r2411,%r347,%r355;
}

	
	{add.f16x2 %r2414,%r2415,%r2416;
}

	
	{sub.f16x2 %r2417,%r347,%r355;
}

	
	{sub.f16x2 %r2420,%r2415,%r2416;
}

	
	{add.f16x2 %r2423,%r351,%r359;
}

	
	{add.f16x2 %r2426,%r2427,%r2428;
}

	
	{sub.f16x2 %r2429,%r351,%r359;
}

	
	{sub.f16x2 %r2432,%r2427,%r2428;
}

	
	{xor.b32 %r2435,%r2429,0x80008000;
}

	
	{add.f16x2 %r2437,%r2411,%r2423;
}

	
	{add.f16x2 %r2440,%r2414,%r2426;
}

	
	{sub.f16x2 %r2443,%r2411,%r2423;
}

	
	{sub.f16x2 %r2446,%r2414,%r2426;
}

	
	{add.f16x2 %r2449,%r2417,%r2432;
}

	
	{add.f16x2 %r2452,%r2420,%r2435;
}

	
	{sub.f16x2 %r2455,%r2417,%r2432;
}

	
	{sub.f16x2 %r2458,%r2420,%r2435;
}

	
	{add.f16x2 %r2461,%r349,%r357;
}

	
	{add.f16x2 %r2464,%r2465,%r2466;
}

	
	{sub.f16x2 %r2467,%r349,%r357;
}

	
	{sub.f16x2 %r2470,%r2465,%r2466;
}

	
	{add.f16x2 %r2473,%r353,%r361;
}

	
	{add.f16x2 %r2476,%r2477,%r2478;
}

	
	{sub.f16x2 %r2479,%r353,%r361;
}

	
	{sub.f16x2 %r2482,%r2477,%r2478;
}

	
	{xor.b32 %r2485,%r2479,0x80008000;
}

	
	{add.f16x2 %r2487,%r2461,%r2473;
}

	
	{add.f16x2 %r2490,%r2464,%r2476;
}

	
	{sub.f16x2 %r2493,%r2461,%r2473;
}

	
	{sub.f16x2 %r2496,%r2464,%r2476;
}

	
	{add.f16x2 %r2499,%r2467,%r2482;
}

	
	{add.f16x2 %r2502,%r2470,%r2485;
}

	
	{sub.f16x2 %r2505,%r2467,%r2482;
}

	
	{sub.f16x2 %r2508,%r2470,%r2485;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f515;
cvt.rn.f16.f32 high, %f515;
mov.b32 %r2511, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f516;
mov.b32 %r2512, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f516;
mov.b32 %r2515, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f516;
mov.b32 %r2516, {low,high};}


	
	{mul.f16x2 %r2525,%r2499,%r2511;
}

	
	{mul.f16x2 %r2528,%r2502,%r2512;
}

	
	{sub.f16x2 %r2531,%r2525,%r2528;
}

	
	{mul.f16x2 %r2534,%r2499,%r2512;
}

	
	{fma.rn.f16x2 %r2537,%r2502,%r2511,%r2534;
}

	
	{xor.b32 %r2541,%r2493,0x80008000;
}

	
	{mul.f16x2 %r2543,%r2505,%r2515;
}

	
	{mul.f16x2 %r2546,%r2508,%r2516;
}

	
	{sub.f16x2 %r2549,%r2543,%r2546;
}

	
	{mul.f16x2 %r2552,%r2505,%r2516;
}

	
	{fma.rn.f16x2 %r2555,%r2508,%r2515,%r2552;
}

	
	{add.f16x2 %r2559,%r2437,%r2487;
}

	
	{add.f16x2 %r2562,%r2440,%r2490;
}

	
	{sub.f16x2 %r2565,%r2437,%r2487;
}

	
	{sub.f16x2 %r2568,%r2440,%r2490;
}

	
	{add.f16x2 %r2571,%r2449,%r2531;
}

	
	{add.f16x2 %r2574,%r2452,%r2537;
}

	
	{sub.f16x2 %r2577,%r2449,%r2531;
}

	
	{sub.f16x2 %r2580,%r2452,%r2537;
}

	
	{add.f16x2 %r2583,%r2443,%r2496;
}

	
	{add.f16x2 %r2586,%r2446,%r2541;
}

	
	{sub.f16x2 %r2589,%r2443,%r2496;
}

	
	{sub.f16x2 %r2592,%r2446,%r2541;
}

	
	{add.f16x2 %r2595,%r2455,%r2549;
}

	
	{add.f16x2 %r2598,%r2458,%r2555;
}

	
	{sub.f16x2 %r2601,%r2455,%r2549;
}

	
	{sub.f16x2 %r2604,%r2458,%r2555;
}

	shl.b64 %rd180, %rd297, 2;
add.s64 %rd164, %rd298, %rd180;

	ld.global.nc.b32 %r2607, [%rd164];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2607;
mov.b32 %r2608, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2607;
mov.b32 %r2610, {high,high};}


	
	{mul.f16x2 %r2612,%r2363,%r2608;
}

	
	{mul.f16x2 %r2615,%r2366,%r2610;
}

	
	{sub.f16x2 %r2618,%r2612,%r2615;
}

	
	{mul.f16x2 %r2621,%r2363,%r2610;
}

	
	{fma.rn.f16x2 %r2624,%r2366,%r2608,%r2621;
}

	
	{xor.b32 %r2628,%r2624,0x80008000;
}

	shl.b64 %rd181, %rd308, 2;
add.s64 %rd165, %rd298, %rd181;

	ld.global.nc.b32 %r2630, [%rd165];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2630;
mov.b32 %r2631, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2630;
mov.b32 %r2633, {high,high};}


	
	{mul.f16x2 %r2635,%r2559,%r2631;
}

	
	{mul.f16x2 %r2638,%r2562,%r2633;
}

	
	{sub.f16x2 %r2641,%r2635,%r2638;
}

	
	{mul.f16x2 %r2644,%r2559,%r2633;
}

	
	{fma.rn.f16x2 %r2647,%r2562,%r2631,%r2644;
}

	
	{xor.b32 %r2651,%r2647,0x80008000;
}

	shl.b64 %rd182, %rd309, 2;
add.s64 %rd166, %rd298, %rd182;

	ld.global.nc.b32 %r2653, [%rd166];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2653;
mov.b32 %r2654, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2653;
mov.b32 %r2656, {high,high};}


	
	{mul.f16x2 %r2658,%r2375,%r2654;
}

	
	{mul.f16x2 %r2661,%r2378,%r2656;
}

	
	{sub.f16x2 %r2664,%r2658,%r2661;
}

	
	{mul.f16x2 %r2667,%r2375,%r2656;
}

	
	{fma.rn.f16x2 %r2670,%r2378,%r2654,%r2667;
}

	
	{xor.b32 %r2674,%r2670,0x80008000;
}

	shl.b64 %rd183, %rd310, 2;
add.s64 %rd167, %rd298, %rd183;

	ld.global.nc.b32 %r2676, [%rd167];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2676;
mov.b32 %r2677, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2676;
mov.b32 %r2679, {high,high};}


	
	{mul.f16x2 %r2681,%r2571,%r2677;
}

	
	{mul.f16x2 %r2684,%r2574,%r2679;
}

	
	{sub.f16x2 %r2687,%r2681,%r2684;
}

	
	{mul.f16x2 %r2690,%r2571,%r2679;
}

	
	{fma.rn.f16x2 %r2693,%r2574,%r2677,%r2690;
}

	
	{xor.b32 %r2697,%r2693,0x80008000;
}

	shl.b64 %rd184, %rd311, 2;
add.s64 %rd168, %rd298, %rd184;

	ld.global.nc.b32 %r2699, [%rd168];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2699;
mov.b32 %r2700, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2699;
mov.b32 %r2702, {high,high};}


	
	{mul.f16x2 %r2704,%r2387,%r2700;
}

	
	{mul.f16x2 %r2707,%r2390,%r2702;
}

	
	{sub.f16x2 %r2710,%r2704,%r2707;
}

	
	{mul.f16x2 %r2713,%r2387,%r2702;
}

	
	{fma.rn.f16x2 %r2716,%r2390,%r2700,%r2713;
}

	
	{xor.b32 %r2720,%r2716,0x80008000;
}

	shl.b64 %rd185, %rd312, 2;
add.s64 %rd169, %rd298, %rd185;

	ld.global.nc.b32 %r2722, [%rd169];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2722;
mov.b32 %r2723, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2722;
mov.b32 %r2725, {high,high};}


	
	{mul.f16x2 %r2727,%r2583,%r2723;
}

	
	{mul.f16x2 %r2730,%r2586,%r2725;
}

	
	{sub.f16x2 %r2733,%r2727,%r2730;
}

	
	{mul.f16x2 %r2736,%r2583,%r2725;
}

	
	{fma.rn.f16x2 %r2739,%r2586,%r2723,%r2736;
}

	
	{xor.b32 %r2743,%r2739,0x80008000;
}

	shl.b64 %rd186, %rd313, 2;
add.s64 %rd170, %rd298, %rd186;

	ld.global.nc.b32 %r2745, [%rd170];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2745;
mov.b32 %r2746, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2745;
mov.b32 %r2748, {high,high};}


	
	{mul.f16x2 %r2750,%r2399,%r2746;
}

	
	{mul.f16x2 %r2753,%r2402,%r2748;
}

	
	{sub.f16x2 %r2756,%r2750,%r2753;
}

	
	{mul.f16x2 %r2759,%r2399,%r2748;
}

	
	{fma.rn.f16x2 %r2762,%r2402,%r2746,%r2759;
}

	
	{xor.b32 %r2766,%r2762,0x80008000;
}

	shl.b64 %rd187, %rd299, 2;
add.s64 %rd171, %rd298, %rd187;

	ld.global.nc.b32 %r2768, [%rd171];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2768;
mov.b32 %r2769, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2768;
mov.b32 %r2771, {high,high};}


	
	{mul.f16x2 %r2773,%r2595,%r2769;
}

	
	{mul.f16x2 %r2776,%r2598,%r2771;
}

	
	{sub.f16x2 %r2779,%r2773,%r2776;
}

	
	{mul.f16x2 %r2782,%r2595,%r2771;
}

	
	{fma.rn.f16x2 %r2785,%r2598,%r2769,%r2782;
}

	
	{xor.b32 %r2789,%r2785,0x80008000;
}

	shl.b64 %rd188, %rd300, 2;
add.s64 %rd172, %rd298, %rd188;

	ld.global.nc.b32 %r2791, [%rd172];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2791;
mov.b32 %r2792, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2791;
mov.b32 %r2794, {high,high};}


	
	{mul.f16x2 %r2796,%r2369,%r2792;
}

	
	{mul.f16x2 %r2799,%r2372,%r2794;
}

	
	{sub.f16x2 %r2802,%r2796,%r2799;
}

	
	{mul.f16x2 %r2805,%r2369,%r2794;
}

	
	{fma.rn.f16x2 %r2808,%r2372,%r2792,%r2805;
}

	
	{xor.b32 %r2812,%r2808,0x80008000;
}

	shl.b64 %rd189, %rd301, 2;
add.s64 %rd173, %rd298, %rd189;

	ld.global.nc.b32 %r2814, [%rd173];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2814;
mov.b32 %r2815, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2814;
mov.b32 %r2817, {high,high};}


	
	{mul.f16x2 %r2819,%r2565,%r2815;
}

	
	{mul.f16x2 %r2822,%r2568,%r2817;
}

	
	{sub.f16x2 %r2825,%r2819,%r2822;
}

	
	{mul.f16x2 %r2828,%r2565,%r2817;
}

	
	{fma.rn.f16x2 %r2831,%r2568,%r2815,%r2828;
}

	
	{xor.b32 %r2835,%r2831,0x80008000;
}

	shl.b64 %rd190, %rd302, 2;
add.s64 %rd174, %rd298, %rd190;

	ld.global.nc.b32 %r2837, [%rd174];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2837;
mov.b32 %r2838, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2837;
mov.b32 %r2840, {high,high};}


	
	{mul.f16x2 %r2842,%r2381,%r2838;
}

	
	{mul.f16x2 %r2845,%r2384,%r2840;
}

	
	{sub.f16x2 %r2848,%r2842,%r2845;
}

	
	{mul.f16x2 %r2851,%r2381,%r2840;
}

	
	{fma.rn.f16x2 %r2854,%r2384,%r2838,%r2851;
}

	
	{xor.b32 %r2858,%r2854,0x80008000;
}

	shl.b64 %rd191, %rd303, 2;
add.s64 %rd175, %rd298, %rd191;

	ld.global.nc.b32 %r2860, [%rd175];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2860;
mov.b32 %r2861, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2860;
mov.b32 %r2863, {high,high};}


	
	{mul.f16x2 %r2865,%r2577,%r2861;
}

	
	{mul.f16x2 %r2868,%r2580,%r2863;
}

	
	{sub.f16x2 %r2871,%r2865,%r2868;
}

	
	{mul.f16x2 %r2874,%r2577,%r2863;
}

	
	{fma.rn.f16x2 %r2877,%r2580,%r2861,%r2874;
}

	
	{xor.b32 %r2881,%r2877,0x80008000;
}

	shl.b64 %rd192, %rd304, 2;
add.s64 %rd176, %rd298, %rd192;

	ld.global.nc.b32 %r2883, [%rd176];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2883;
mov.b32 %r2884, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2883;
mov.b32 %r2886, {high,high};}


	
	{mul.f16x2 %r2888,%r2393,%r2884;
}

	
	{mul.f16x2 %r2891,%r2396,%r2886;
}

	
	{sub.f16x2 %r2894,%r2888,%r2891;
}

	
	{mul.f16x2 %r2897,%r2393,%r2886;
}

	
	{fma.rn.f16x2 %r2900,%r2396,%r2884,%r2897;
}

	
	{xor.b32 %r2904,%r2900,0x80008000;
}

	shl.b64 %rd193, %rd305, 2;
add.s64 %rd177, %rd298, %rd193;

	ld.global.nc.b32 %r2906, [%rd177];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2906;
mov.b32 %r2907, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2906;
mov.b32 %r2909, {high,high};}


	
	{mul.f16x2 %r2911,%r2589,%r2907;
}

	
	{mul.f16x2 %r2914,%r2592,%r2909;
}

	
	{sub.f16x2 %r2917,%r2911,%r2914;
}

	
	{mul.f16x2 %r2920,%r2589,%r2909;
}

	
	{fma.rn.f16x2 %r2923,%r2592,%r2907,%r2920;
}

	
	{xor.b32 %r2927,%r2923,0x80008000;
}

	shl.b64 %rd194, %rd306, 2;
add.s64 %rd178, %rd298, %rd194;

	ld.global.nc.b32 %r2929, [%rd178];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2929;
mov.b32 %r2930, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2929;
mov.b32 %r2932, {high,high};}


	
	{mul.f16x2 %r2934,%r2405,%r2930;
}

	
	{mul.f16x2 %r2937,%r2408,%r2932;
}

	
	{sub.f16x2 %r2940,%r2934,%r2937;
}

	
	{mul.f16x2 %r2943,%r2405,%r2932;
}

	
	{fma.rn.f16x2 %r2946,%r2408,%r2930,%r2943;
}

	
	{xor.b32 %r2950,%r2946,0x80008000;
}

	shl.b64 %rd195, %rd314, 2;
add.s64 %rd179, %rd298, %rd195;

	ld.global.nc.b32 %r2952, [%rd179];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2952;
mov.b32 %r2953, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2952;
mov.b32 %r2955, {high,high};}


	
	{mul.f16x2 %r2957,%r2601,%r2953;
}

	
	{mul.f16x2 %r2960,%r2604,%r2955;
}

	
	{sub.f16x2 %r2963,%r2957,%r2960;
}

	
	{mul.f16x2 %r2966,%r2601,%r2955;
}

	
	{fma.rn.f16x2 %r2969,%r2604,%r2953,%r2966;
}

	
	{xor.b32 %r2973,%r2969,0x80008000;
}

	
	{add.f16x2 %r2975,%r2618,%r2802;
}

	
	{add.f16x2 %r2978,%r2628,%r2812;
}

	
	{sub.f16x2 %r2981,%r2618,%r2802;
}

	
	{sub.f16x2 %r2984,%r2628,%r2812;
}

	
	{add.f16x2 %r2987,%r2710,%r2894;
}

	
	{add.f16x2 %r2990,%r2720,%r2904;
}

	
	{sub.f16x2 %r2993,%r2710,%r2894;
}

	
	{sub.f16x2 %r2996,%r2720,%r2904;
}

	
	{xor.b32 %r2999,%r2993,0x80008000;
}

	
	{add.f16x2 %r3001,%r2975,%r2987;
}

	
	{add.f16x2 %r3004,%r2978,%r2990;
}

	
	{sub.f16x2 %r3007,%r2975,%r2987;
}

	
	{sub.f16x2 %r3010,%r2978,%r2990;
}

	
	{add.f16x2 %r3013,%r2981,%r2996;
}

	
	{add.f16x2 %r3016,%r2984,%r2999;
}

	
	{sub.f16x2 %r3019,%r2981,%r2996;
}

	
	{sub.f16x2 %r3022,%r2984,%r2999;
}

	
	{add.f16x2 %r3025,%r2664,%r2848;
}

	
	{add.f16x2 %r3028,%r2674,%r2858;
}

	
	{sub.f16x2 %r3031,%r2664,%r2848;
}

	
	{sub.f16x2 %r3034,%r2674,%r2858;
}

	
	{add.f16x2 %r3037,%r2756,%r2940;
}

	
	{add.f16x2 %r3040,%r2766,%r2950;
}

	
	{sub.f16x2 %r3043,%r2756,%r2940;
}

	
	{sub.f16x2 %r3046,%r2766,%r2950;
}

	
	{xor.b32 %r3049,%r3043,0x80008000;
}

	
	{add.f16x2 %r3051,%r3025,%r3037;
}

	
	{add.f16x2 %r3054,%r3028,%r3040;
}

	
	{sub.f16x2 %r3057,%r3025,%r3037;
}

	
	{sub.f16x2 %r3060,%r3028,%r3040;
}

	
	{add.f16x2 %r3063,%r3031,%r3046;
}

	
	{add.f16x2 %r3066,%r3034,%r3049;
}

	
	{sub.f16x2 %r3069,%r3031,%r3046;
}

	
	{sub.f16x2 %r3072,%r3034,%r3049;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f515;
cvt.rn.f16.f32 high, %f515;
mov.b32 %r3075, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f516;
mov.b32 %r3076, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f516;
mov.b32 %r3079, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f516;
mov.b32 %r3080, {low,high};}


	
	{mul.f16x2 %r3089,%r3063,%r3075;
}

	
	{mul.f16x2 %r3092,%r3066,%r3076;
}

	
	{sub.f16x2 %r3095,%r3089,%r3092;
}

	
	{mul.f16x2 %r3098,%r3063,%r3076;
}

	
	{fma.rn.f16x2 %r3101,%r3066,%r3075,%r3098;
}

	
	{xor.b32 %r3105,%r3057,0x80008000;
}

	
	{mul.f16x2 %r3107,%r3069,%r3079;
}

	
	{mul.f16x2 %r3110,%r3072,%r3080;
}

	
	{sub.f16x2 %r3113,%r3107,%r3110;
}

	
	{mul.f16x2 %r3116,%r3069,%r3080;
}

	
	{fma.rn.f16x2 %r3119,%r3072,%r3079,%r3116;
}

	
	{add.f16x2 %r3123,%r3001,%r3051;
}

	
	{add.f16x2 %r3126,%r3004,%r3054;
}

	
	{sub.f16x2 %r3129,%r3001,%r3051;
}

	
	{sub.f16x2 %r3132,%r3004,%r3054;
}

	
	{add.f16x2 %r3135,%r3013,%r3095;
}

	
	{add.f16x2 %r3138,%r3016,%r3101;
}

	
	{sub.f16x2 %r3141,%r3013,%r3095;
}

	
	{sub.f16x2 %r3144,%r3016,%r3101;
}

	
	{add.f16x2 %r3147,%r3007,%r3060;
}

	
	{add.f16x2 %r3150,%r3010,%r3105;
}

	
	{sub.f16x2 %r3153,%r3007,%r3060;
}

	
	{sub.f16x2 %r3156,%r3010,%r3105;
}

	
	{add.f16x2 %r3159,%r3019,%r3113;
}

	
	{add.f16x2 %r3162,%r3022,%r3119;
}

	
	{sub.f16x2 %r3165,%r3019,%r3113;
}

	
	{sub.f16x2 %r3168,%r3022,%r3119;
}

	
	{add.f16x2 %r3171,%r2641,%r2825;
}

	
	{add.f16x2 %r3174,%r2651,%r2835;
}

	
	{sub.f16x2 %r3177,%r2641,%r2825;
}

	
	{sub.f16x2 %r3180,%r2651,%r2835;
}

	
	{add.f16x2 %r3183,%r2733,%r2917;
}

	
	{add.f16x2 %r3186,%r2743,%r2927;
}

	
	{sub.f16x2 %r3189,%r2733,%r2917;
}

	
	{sub.f16x2 %r3192,%r2743,%r2927;
}

	
	{xor.b32 %r3195,%r3189,0x80008000;
}

	
	{add.f16x2 %r3197,%r3171,%r3183;
}

	
	{add.f16x2 %r3200,%r3174,%r3186;
}

	
	{sub.f16x2 %r3203,%r3171,%r3183;
}

	
	{sub.f16x2 %r3206,%r3174,%r3186;
}

	
	{add.f16x2 %r3209,%r3177,%r3192;
}

	
	{add.f16x2 %r3212,%r3180,%r3195;
}

	
	{sub.f16x2 %r3215,%r3177,%r3192;
}

	
	{sub.f16x2 %r3218,%r3180,%r3195;
}

	
	{add.f16x2 %r3221,%r2687,%r2871;
}

	
	{add.f16x2 %r3224,%r2697,%r2881;
}

	
	{sub.f16x2 %r3227,%r2687,%r2871;
}

	
	{sub.f16x2 %r3230,%r2697,%r2881;
}

	
	{add.f16x2 %r3233,%r2779,%r2963;
}

	
	{add.f16x2 %r3236,%r2789,%r2973;
}

	
	{sub.f16x2 %r3239,%r2779,%r2963;
}

	
	{sub.f16x2 %r3242,%r2789,%r2973;
}

	
	{xor.b32 %r3245,%r3239,0x80008000;
}

	
	{add.f16x2 %r3247,%r3221,%r3233;
}

	
	{add.f16x2 %r3250,%r3224,%r3236;
}

	
	{sub.f16x2 %r3253,%r3221,%r3233;
}

	
	{sub.f16x2 %r3256,%r3224,%r3236;
}

	
	{add.f16x2 %r3259,%r3227,%r3242;
}

	
	{add.f16x2 %r3262,%r3230,%r3245;
}

	
	{sub.f16x2 %r3265,%r3227,%r3242;
}

	
	{sub.f16x2 %r3268,%r3230,%r3245;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f515;
cvt.rn.f16.f32 high, %f515;
mov.b32 %r3271, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f516;
mov.b32 %r3272, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f516;
mov.b32 %r3275, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f516;
mov.b32 %r3276, {low,high};}


	
	{mul.f16x2 %r3285,%r3259,%r3271;
}

	
	{mul.f16x2 %r3288,%r3262,%r3272;
}

	
	{sub.f16x2 %r3291,%r3285,%r3288;
}

	
	{mul.f16x2 %r3294,%r3259,%r3272;
}

	
	{fma.rn.f16x2 %r3297,%r3262,%r3271,%r3294;
}

	
	{xor.b32 %r3301,%r3253,0x80008000;
}

	
	{mul.f16x2 %r3303,%r3265,%r3275;
}

	
	{mul.f16x2 %r3306,%r3268,%r3276;
}

	
	{sub.f16x2 %r3309,%r3303,%r3306;
}

	
	{mul.f16x2 %r3312,%r3265,%r3276;
}

	
	{fma.rn.f16x2 %r3315,%r3268,%r3275,%r3312;
}

	
	{add.f16x2 %r3319,%r3197,%r3247;
}

	
	{add.f16x2 %r3322,%r3200,%r3250;
}

	
	{sub.f16x2 %r3325,%r3197,%r3247;
}

	
	{sub.f16x2 %r3328,%r3200,%r3250;
}

	
	{add.f16x2 %r3331,%r3209,%r3291;
}

	
	{add.f16x2 %r3334,%r3212,%r3297;
}

	
	{sub.f16x2 %r3337,%r3209,%r3291;
}

	
	{sub.f16x2 %r3340,%r3212,%r3297;
}

	
	{add.f16x2 %r3343,%r3203,%r3256;
}

	
	{add.f16x2 %r3346,%r3206,%r3301;
}

	
	{sub.f16x2 %r3349,%r3203,%r3256;
}

	
	{sub.f16x2 %r3352,%r3206,%r3301;
}

	
	{add.f16x2 %r3355,%r3215,%r3309;
}

	
	{add.f16x2 %r3358,%r3218,%r3315;
}

	
	{sub.f16x2 %r3361,%r3215,%r3309;
}

	
	{sub.f16x2 %r3364,%r3218,%r3315;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f517;
cvt.rn.f16.f32 high, %f517;
mov.b32 %r3367, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f518;
cvt.rn.f16.f32 high, %f518;
mov.b32 %r3368, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f515;
cvt.rn.f16.f32 high, %f515;
mov.b32 %r3369, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f516;
mov.b32 %r3370, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f519;
cvt.rn.f16.f32 high, %f519;
mov.b32 %r3371, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f520;
cvt.rn.f16.f32 high, %f520;
mov.b32 %r3372, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f518;
cvt.rn.f16.f32 high, %f518;
mov.b32 %r3375, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f520;
cvt.rn.f16.f32 high, %f520;
mov.b32 %r3376, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f516;
mov.b32 %r3377, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f516;
cvt.rn.f16.f32 high, %f516;
mov.b32 %r3378, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f520;
cvt.rn.f16.f32 high, %f520;
mov.b32 %r3379, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f518;
cvt.rn.f16.f32 high, %f518;
mov.b32 %r3380, {low,high};}


	
	{mul.f16x2 %r3397,%r3331,%r3367;
}

	
	{mul.f16x2 %r3400,%r3334,%r3368;
}

	
	{sub.f16x2 %r3403,%r3397,%r3400;
}

	
	{mul.f16x2 %r3406,%r3331,%r3368;
}

	
	{fma.rn.f16x2 %r3409,%r3334,%r3367,%r3406;
}

	
	{mul.f16x2 %r3413,%r3343,%r3369;
}

	
	{mul.f16x2 %r3416,%r3346,%r3370;
}

	
	{sub.f16x2 %r3419,%r3413,%r3416;
}

	
	{mul.f16x2 %r3422,%r3343,%r3370;
}

	
	{fma.rn.f16x2 %r3425,%r3346,%r3369,%r3422;
}

	
	{mul.f16x2 %r3429,%r3355,%r3371;
}

	
	{mul.f16x2 %r3432,%r3358,%r3372;
}

	
	{sub.f16x2 %r3435,%r3429,%r3432;
}

	
	{mul.f16x2 %r3438,%r3355,%r3372;
}

	
	{fma.rn.f16x2 %r3441,%r3358,%r3371,%r3438;
}

	
	{xor.b32 %r3445,%r3325,0x80008000;
}

	
	{mul.f16x2 %r3447,%r3337,%r3375;
}

	
	{mul.f16x2 %r3450,%r3340,%r3376;
}

	
	{sub.f16x2 %r3453,%r3447,%r3450;
}

	
	{mul.f16x2 %r3456,%r3337,%r3376;
}

	
	{fma.rn.f16x2 %r3459,%r3340,%r3375,%r3456;
}

	
	{mul.f16x2 %r3463,%r3349,%r3377;
}

	
	{mul.f16x2 %r3466,%r3352,%r3378;
}

	
	{sub.f16x2 %r3469,%r3463,%r3466;
}

	
	{mul.f16x2 %r3472,%r3349,%r3378;
}

	
	{fma.rn.f16x2 %r3475,%r3352,%r3377,%r3472;
}

	
	{mul.f16x2 %r3479,%r3361,%r3379;
}

	
	{mul.f16x2 %r3482,%r3364,%r3380;
}

	
	{sub.f16x2 %r3485,%r3479,%r3482;
}

	
	{mul.f16x2 %r3488,%r3361,%r3380;
}

	
	{fma.rn.f16x2 %r3491,%r3364,%r3379,%r3488;
}

	
	{add.f16x2 %r3495,%r3123,%r3319;
}

	
	{add.f16x2 %r3498,%r3126,%r3322;
}

	
	{sub.f16x2 %r3501,%r3123,%r3319;
}

	
	{sub.f16x2 %r3504,%r3126,%r3322;
}

	
	{add.f16x2 %r3507,%r3135,%r3403;
}

	
	{add.f16x2 %r3510,%r3138,%r3409;
}

	
	{sub.f16x2 %r3513,%r3135,%r3403;
}

	
	{sub.f16x2 %r3516,%r3138,%r3409;
}

	
	{add.f16x2 %r3519,%r3147,%r3419;
}

	
	{add.f16x2 %r3522,%r3150,%r3425;
}

	
	{sub.f16x2 %r3525,%r3147,%r3419;
}

	
	{sub.f16x2 %r3528,%r3150,%r3425;
}

	
	{add.f16x2 %r3531,%r3159,%r3435;
}

	
	{add.f16x2 %r3534,%r3162,%r3441;
}

	
	{sub.f16x2 %r3537,%r3159,%r3435;
}

	
	{sub.f16x2 %r3540,%r3162,%r3441;
}

	
	{add.f16x2 %r3543,%r3129,%r3328;
}

	
	{add.f16x2 %r3546,%r3132,%r3445;
}

	
	{sub.f16x2 %r3549,%r3129,%r3328;
}

	
	{sub.f16x2 %r3552,%r3132,%r3445;
}

	
	{add.f16x2 %r3555,%r3141,%r3453;
}

	
	{add.f16x2 %r3558,%r3144,%r3459;
}

	
	{sub.f16x2 %r3561,%r3141,%r3453;
}

	
	{sub.f16x2 %r3564,%r3144,%r3459;
}

	
	{add.f16x2 %r3567,%r3153,%r3469;
}

	
	{add.f16x2 %r3570,%r3156,%r3475;
}

	
	{sub.f16x2 %r3573,%r3153,%r3469;
}

	
	{sub.f16x2 %r3576,%r3156,%r3475;
}

	
	{add.f16x2 %r3579,%r3165,%r3485;
}

	
	{add.f16x2 %r3582,%r3168,%r3491;
}

	
	{sub.f16x2 %r3585,%r3165,%r3485;
}

	
	{sub.f16x2 %r3588,%r3168,%r3491;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f183;
cvt.rn.f16.f32 high, %f523;
mov.b32 %r3591, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3594, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3596, {high,high};}


	
	{mul.f16x2 %r3598,%r3510,%r3596;
}

	
	{xor.b32 %r3601,%r3598,0x80008000;
}

	
	{fma.rn.f16x2 %r3603,%r3507,%r3594,%r3601;
}

	
	{mul.f16x2 %r3607,%r3507,%r3596;
}

	
	{fma.rn.f16x2 %r3610,%r3510,%r3594,%r3607;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3614, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3616, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f521;
cvt.rn.f16.f32 high, %f522;
mov.b32 %r3618, {low,high};}


	
	{mul.f16x2 %r3619,%r3616,%r3618;
}

	
	{mul.f16x2 %r3622,%r3591,%r3614;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3625, {high,low};}


	
	{fma.rn.f16x2 %r3627,%r3619,%r3625,%r3622;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3627;
mov.b32 %r3631, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3627;
mov.b32 %r3633, {high,high};}


	
	{mul.f16x2 %r3635,%r3522,%r3633;
}

	
	{xor.b32 %r3638,%r3635,0x80008000;
}

	
	{fma.rn.f16x2 %r3640,%r3519,%r3631,%r3638;
}

	
	{mul.f16x2 %r3644,%r3519,%r3633;
}

	
	{fma.rn.f16x2 %r3647,%r3522,%r3631,%r3644;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3651, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3653, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f521;
cvt.rn.f16.f32 high, %f522;
mov.b32 %r3655, {low,high};}


	
	{mul.f16x2 %r3656,%r3653,%r3655;
}

	
	{mul.f16x2 %r3659,%r3627,%r3651;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3627;
mov.b32 %r3662, {high,low};}


	
	{fma.rn.f16x2 %r3664,%r3656,%r3662,%r3659;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3664;
mov.b32 %r3668, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3664;
mov.b32 %r3670, {high,high};}


	
	{mul.f16x2 %r3672,%r3534,%r3670;
}

	
	{xor.b32 %r3675,%r3672,0x80008000;
}

	
	{fma.rn.f16x2 %r3677,%r3531,%r3668,%r3675;
}

	
	{mul.f16x2 %r3681,%r3531,%r3670;
}

	
	{fma.rn.f16x2 %r3684,%r3534,%r3668,%r3681;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3688, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3690, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f521;
cvt.rn.f16.f32 high, %f522;
mov.b32 %r3692, {low,high};}


	
	{mul.f16x2 %r3693,%r3690,%r3692;
}

	
	{mul.f16x2 %r3696,%r3664,%r3688;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3664;
mov.b32 %r3699, {high,low};}


	
	{fma.rn.f16x2 %r3701,%r3693,%r3699,%r3696;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3701;
mov.b32 %r3705, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3701;
mov.b32 %r3707, {high,high};}


	
	{mul.f16x2 %r3709,%r3546,%r3707;
}

	
	{xor.b32 %r3712,%r3709,0x80008000;
}

	
	{fma.rn.f16x2 %r3714,%r3543,%r3705,%r3712;
}

	
	{mul.f16x2 %r3718,%r3543,%r3707;
}

	
	{fma.rn.f16x2 %r3721,%r3546,%r3705,%r3718;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3725, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3727, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f521;
cvt.rn.f16.f32 high, %f522;
mov.b32 %r3729, {low,high};}


	
	{mul.f16x2 %r3730,%r3727,%r3729;
}

	
	{mul.f16x2 %r3733,%r3701,%r3725;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3701;
mov.b32 %r3736, {high,low};}


	
	{fma.rn.f16x2 %r3738,%r3730,%r3736,%r3733;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3738;
mov.b32 %r3742, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3738;
mov.b32 %r3744, {high,high};}


	
	{mul.f16x2 %r3746,%r3558,%r3744;
}

	
	{xor.b32 %r3749,%r3746,0x80008000;
}

	
	{fma.rn.f16x2 %r3751,%r3555,%r3742,%r3749;
}

	
	{mul.f16x2 %r3755,%r3555,%r3744;
}

	
	{fma.rn.f16x2 %r3758,%r3558,%r3742,%r3755;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3762, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3764, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f521;
cvt.rn.f16.f32 high, %f522;
mov.b32 %r3766, {low,high};}


	
	{mul.f16x2 %r3767,%r3764,%r3766;
}

	
	{mul.f16x2 %r3770,%r3738,%r3762;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3738;
mov.b32 %r3773, {high,low};}


	
	{fma.rn.f16x2 %r3775,%r3767,%r3773,%r3770;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3775;
mov.b32 %r3779, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3775;
mov.b32 %r3781, {high,high};}


	
	{mul.f16x2 %r3783,%r3570,%r3781;
}

	
	{xor.b32 %r3786,%r3783,0x80008000;
}

	
	{fma.rn.f16x2 %r3788,%r3567,%r3779,%r3786;
}

	
	{mul.f16x2 %r3792,%r3567,%r3781;
}

	
	{fma.rn.f16x2 %r3795,%r3570,%r3779,%r3792;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3799, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3801, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f521;
cvt.rn.f16.f32 high, %f522;
mov.b32 %r3803, {low,high};}


	
	{mul.f16x2 %r3804,%r3801,%r3803;
}

	
	{mul.f16x2 %r3807,%r3775,%r3799;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3775;
mov.b32 %r3810, {high,low};}


	
	{fma.rn.f16x2 %r3812,%r3804,%r3810,%r3807;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3812;
mov.b32 %r3816, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3812;
mov.b32 %r3818, {high,high};}


	
	{mul.f16x2 %r3820,%r3582,%r3818;
}

	
	{xor.b32 %r3823,%r3820,0x80008000;
}

	
	{fma.rn.f16x2 %r3825,%r3579,%r3816,%r3823;
}

	
	{mul.f16x2 %r3829,%r3579,%r3818;
}

	
	{fma.rn.f16x2 %r3832,%r3582,%r3816,%r3829;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3836, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3838, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f521;
cvt.rn.f16.f32 high, %f522;
mov.b32 %r3840, {low,high};}


	
	{mul.f16x2 %r3841,%r3838,%r3840;
}

	
	{mul.f16x2 %r3844,%r3812,%r3836;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3812;
mov.b32 %r3847, {high,low};}


	
	{fma.rn.f16x2 %r3849,%r3841,%r3847,%r3844;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3849;
mov.b32 %r3853, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3849;
mov.b32 %r3855, {high,high};}


	
	{mul.f16x2 %r3857,%r3504,%r3855;
}

	
	{xor.b32 %r3860,%r3857,0x80008000;
}

	
	{fma.rn.f16x2 %r3862,%r3501,%r3853,%r3860;
}

	
	{mul.f16x2 %r3866,%r3501,%r3855;
}

	
	{fma.rn.f16x2 %r3869,%r3504,%r3853,%r3866;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3873, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3875, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f521;
cvt.rn.f16.f32 high, %f522;
mov.b32 %r3877, {low,high};}


	
	{mul.f16x2 %r3878,%r3875,%r3877;
}

	
	{mul.f16x2 %r3881,%r3849,%r3873;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3849;
mov.b32 %r3884, {high,low};}


	
	{fma.rn.f16x2 %r3886,%r3878,%r3884,%r3881;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3886;
mov.b32 %r3890, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3886;
mov.b32 %r3892, {high,high};}


	
	{mul.f16x2 %r3894,%r3516,%r3892;
}

	
	{xor.b32 %r3897,%r3894,0x80008000;
}

	
	{fma.rn.f16x2 %r3899,%r3513,%r3890,%r3897;
}

	
	{mul.f16x2 %r3903,%r3513,%r3892;
}

	
	{fma.rn.f16x2 %r3906,%r3516,%r3890,%r3903;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3910, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3912, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f521;
cvt.rn.f16.f32 high, %f522;
mov.b32 %r3914, {low,high};}


	
	{mul.f16x2 %r3915,%r3912,%r3914;
}

	
	{mul.f16x2 %r3918,%r3886,%r3910;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3886;
mov.b32 %r3921, {high,low};}


	
	{fma.rn.f16x2 %r3923,%r3915,%r3921,%r3918;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3923;
mov.b32 %r3927, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3923;
mov.b32 %r3929, {high,high};}


	
	{mul.f16x2 %r3931,%r3528,%r3929;
}

	
	{xor.b32 %r3934,%r3931,0x80008000;
}

	
	{fma.rn.f16x2 %r3936,%r3525,%r3927,%r3934;
}

	
	{mul.f16x2 %r3940,%r3525,%r3929;
}

	
	{fma.rn.f16x2 %r3943,%r3528,%r3927,%r3940;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3947, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3949, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f521;
cvt.rn.f16.f32 high, %f522;
mov.b32 %r3951, {low,high};}


	
	{mul.f16x2 %r3952,%r3949,%r3951;
}

	
	{mul.f16x2 %r3955,%r3923,%r3947;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3923;
mov.b32 %r3958, {high,low};}


	
	{fma.rn.f16x2 %r3960,%r3952,%r3958,%r3955;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3960;
mov.b32 %r3964, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3960;
mov.b32 %r3966, {high,high};}


	
	{mul.f16x2 %r3968,%r3540,%r3966;
}

	
	{xor.b32 %r3971,%r3968,0x80008000;
}

	
	{fma.rn.f16x2 %r3973,%r3537,%r3964,%r3971;
}

	
	{mul.f16x2 %r3977,%r3537,%r3966;
}

	
	{fma.rn.f16x2 %r3980,%r3540,%r3964,%r3977;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3984, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r3986, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f521;
cvt.rn.f16.f32 high, %f522;
mov.b32 %r3988, {low,high};}


	
	{mul.f16x2 %r3989,%r3986,%r3988;
}

	
	{mul.f16x2 %r3992,%r3960,%r3984;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3960;
mov.b32 %r3995, {high,low};}


	
	{fma.rn.f16x2 %r3997,%r3989,%r3995,%r3992;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3997;
mov.b32 %r4001, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3997;
mov.b32 %r4003, {high,high};}


	
	{mul.f16x2 %r4005,%r3552,%r4003;
}

	
	{xor.b32 %r4008,%r4005,0x80008000;
}

	
	{fma.rn.f16x2 %r4010,%r3549,%r4001,%r4008;
}

	
	{mul.f16x2 %r4014,%r3549,%r4003;
}

	
	{fma.rn.f16x2 %r4017,%r3552,%r4001,%r4014;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r4021, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r4023, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f521;
cvt.rn.f16.f32 high, %f522;
mov.b32 %r4025, {low,high};}


	
	{mul.f16x2 %r4026,%r4023,%r4025;
}

	
	{mul.f16x2 %r4029,%r3997,%r4021;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3997;
mov.b32 %r4032, {high,low};}


	
	{fma.rn.f16x2 %r4034,%r4026,%r4032,%r4029;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4034;
mov.b32 %r4038, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4034;
mov.b32 %r4040, {high,high};}


	
	{mul.f16x2 %r4042,%r3564,%r4040;
}

	
	{xor.b32 %r4045,%r4042,0x80008000;
}

	
	{fma.rn.f16x2 %r4047,%r3561,%r4038,%r4045;
}

	
	{mul.f16x2 %r4051,%r3561,%r4040;
}

	
	{fma.rn.f16x2 %r4054,%r3564,%r4038,%r4051;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r4058, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r4060, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f521;
cvt.rn.f16.f32 high, %f522;
mov.b32 %r4062, {low,high};}


	
	{mul.f16x2 %r4063,%r4060,%r4062;
}

	
	{mul.f16x2 %r4066,%r4034,%r4058;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4034;
mov.b32 %r4069, {high,low};}


	
	{fma.rn.f16x2 %r4071,%r4063,%r4069,%r4066;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4071;
mov.b32 %r4075, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4071;
mov.b32 %r4077, {high,high};}


	
	{mul.f16x2 %r4079,%r3576,%r4077;
}

	
	{xor.b32 %r4082,%r4079,0x80008000;
}

	
	{fma.rn.f16x2 %r4084,%r3573,%r4075,%r4082;
}

	
	{mul.f16x2 %r4088,%r3573,%r4077;
}

	
	{fma.rn.f16x2 %r4091,%r3576,%r4075,%r4088;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r4095, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3591;
mov.b32 %r4097, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f521;
cvt.rn.f16.f32 high, %f522;
mov.b32 %r4099, {low,high};}


	
	{mul.f16x2 %r4100,%r4097,%r4099;
}

	
	{mul.f16x2 %r4103,%r4071,%r4095;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4071;
mov.b32 %r4106, {high,low};}


	
	{fma.rn.f16x2 %r4108,%r4100,%r4106,%r4103;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4108;
mov.b32 %r4112, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4108;
mov.b32 %r4114, {high,high};}


	
	{mul.f16x2 %r4116,%r3588,%r4114;
}

	
	{xor.b32 %r4119,%r4116,0x80008000;
}

	
	{fma.rn.f16x2 %r4121,%r3585,%r4112,%r4119;
}

	
	{mul.f16x2 %r4125,%r3585,%r4114;
}

	
	{fma.rn.f16x2 %r4128,%r3588,%r4112,%r4125;
}

	barrier.sync 0;
st.shared.u32 [%r344], %r3495;
st.shared.u32 [%r344+4], %r3603;
st.shared.u32 [%r344+8], %r3640;
st.shared.u32 [%r344+12], %r3677;
st.shared.u32 [%r344+16], %r3714;
st.shared.u32 [%r344+20], %r3751;
st.shared.u32 [%r344+24], %r3788;
st.shared.u32 [%r344+28], %r3825;
st.shared.u32 [%r344+32], %r3862;
st.shared.u32 [%r344+36], %r3899;
st.shared.u32 [%r344+40], %r3936;
st.shared.u32 [%r344+44], %r3973;
st.shared.u32 [%r344+48], %r4010;
st.shared.u32 [%r344+52], %r4047;
st.shared.u32 [%r344+56], %r4084;
st.shared.u32 [%r344+60], %r4121;
barrier.sync 0;
ld.shared.u32 %r394, [%r345];
ld.shared.u32 %r395, [%r345+32];
ld.shared.u32 %r396, [%r345+64];
ld.shared.u32 %r397, [%r345+96];
ld.shared.u32 %r398, [%r345+128];
ld.shared.u32 %r399, [%r345+160];
ld.shared.u32 %r400, [%r345+192];
ld.shared.u32 %r401, [%r345+224];
ld.shared.u32 %r402, [%r345+256];
ld.shared.u32 %r403, [%r345+288];
ld.shared.u32 %r404, [%r345+320];
ld.shared.u32 %r405, [%r345+352];
ld.shared.u32 %r406, [%r345+384];
ld.shared.u32 %r407, [%r345+416];
ld.shared.u32 %r408, [%r345+448];
ld.shared.u32 %r409, [%r345+480];
barrier.sync 0;
st.shared.u32 [%r344], %r3498;
st.shared.u32 [%r344+4], %r3610;
st.shared.u32 [%r344+8], %r3647;
st.shared.u32 [%r344+12], %r3684;
st.shared.u32 [%r344+16], %r3721;
st.shared.u32 [%r344+20], %r3758;
st.shared.u32 [%r344+24], %r3795;
st.shared.u32 [%r344+28], %r3832;
st.shared.u32 [%r344+32], %r3869;
st.shared.u32 [%r344+36], %r3906;
st.shared.u32 [%r344+40], %r3943;
st.shared.u32 [%r344+44], %r3980;
st.shared.u32 [%r344+48], %r4017;
st.shared.u32 [%r344+52], %r4054;
st.shared.u32 [%r344+56], %r4091;
st.shared.u32 [%r344+60], %r4128;
barrier.sync 0;
mov.f32 %f525, 0fBF3504F3;
mov.f32 %f524, 0f3F3504F3;
ld.shared.u32 %r4153, [%r345];
ld.shared.u32 %r4349, [%r345+32];
ld.shared.u32 %r4203, [%r345+64];
ld.shared.u32 %r4399, [%r345+96];
ld.shared.u32 %r4165, [%r345+128];
ld.shared.u32 %r4361, [%r345+160];
ld.shared.u32 %r4215, [%r345+192];
ld.shared.u32 %r4411, [%r345+224];
ld.shared.u32 %r4154, [%r345+256];
ld.shared.u32 %r4350, [%r345+288];
ld.shared.u32 %r4204, [%r345+320];
ld.shared.u32 %r4400, [%r345+352];
ld.shared.u32 %r4166, [%r345+384];
ld.shared.u32 %r4362, [%r345+416];
ld.shared.u32 %r4216, [%r345+448];
ld.shared.u32 %r4412, [%r345+480];

	{add.f16x2 %r4149,%r394,%r402;
}

	
	{add.f16x2 %r4152,%r4153,%r4154;
}

	
	{sub.f16x2 %r4155,%r394,%r402;
}

	
	{sub.f16x2 %r4158,%r4153,%r4154;
}

	
	{add.f16x2 %r4161,%r398,%r406;
}

	
	{add.f16x2 %r4164,%r4165,%r4166;
}

	
	{sub.f16x2 %r4167,%r398,%r406;
}

	
	{sub.f16x2 %r4170,%r4165,%r4166;
}

	
	{xor.b32 %r4173,%r4167,0x80008000;
}

	
	{add.f16x2 %r4175,%r4149,%r4161;
}

	
	{add.f16x2 %r4178,%r4152,%r4164;
}

	
	{sub.f16x2 %r4181,%r4149,%r4161;
}

	
	{sub.f16x2 %r4184,%r4152,%r4164;
}

	
	{add.f16x2 %r4187,%r4155,%r4170;
}

	
	{add.f16x2 %r4190,%r4158,%r4173;
}

	
	{sub.f16x2 %r4193,%r4155,%r4170;
}

	
	{sub.f16x2 %r4196,%r4158,%r4173;
}

	
	{add.f16x2 %r4199,%r396,%r404;
}

	
	{add.f16x2 %r4202,%r4203,%r4204;
}

	
	{sub.f16x2 %r4205,%r396,%r404;
}

	
	{sub.f16x2 %r4208,%r4203,%r4204;
}

	
	{add.f16x2 %r4211,%r400,%r408;
}

	
	{add.f16x2 %r4214,%r4215,%r4216;
}

	
	{sub.f16x2 %r4217,%r400,%r408;
}

	
	{sub.f16x2 %r4220,%r4215,%r4216;
}

	
	{xor.b32 %r4223,%r4217,0x80008000;
}

	
	{add.f16x2 %r4225,%r4199,%r4211;
}

	
	{add.f16x2 %r4228,%r4202,%r4214;
}

	
	{sub.f16x2 %r4231,%r4199,%r4211;
}

	
	{sub.f16x2 %r4234,%r4202,%r4214;
}

	
	{add.f16x2 %r4237,%r4205,%r4220;
}

	
	{add.f16x2 %r4240,%r4208,%r4223;
}

	
	{sub.f16x2 %r4243,%r4205,%r4220;
}

	
	{sub.f16x2 %r4246,%r4208,%r4223;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f524;
cvt.rn.f16.f32 high, %f524;
mov.b32 %r4249, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f525;
cvt.rn.f16.f32 high, %f525;
mov.b32 %r4250, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f525;
cvt.rn.f16.f32 high, %f525;
mov.b32 %r4253, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f525;
cvt.rn.f16.f32 high, %f525;
mov.b32 %r4254, {low,high};}


	
	{mul.f16x2 %r4263,%r4237,%r4249;
}

	
	{mul.f16x2 %r4266,%r4240,%r4250;
}

	
	{sub.f16x2 %r4269,%r4263,%r4266;
}

	
	{mul.f16x2 %r4272,%r4237,%r4250;
}

	
	{fma.rn.f16x2 %r4275,%r4240,%r4249,%r4272;
}

	
	{xor.b32 %r4279,%r4231,0x80008000;
}

	
	{mul.f16x2 %r4281,%r4243,%r4253;
}

	
	{mul.f16x2 %r4284,%r4246,%r4254;
}

	
	{sub.f16x2 %r4287,%r4281,%r4284;
}

	
	{mul.f16x2 %r4290,%r4243,%r4254;
}

	
	{fma.rn.f16x2 %r4293,%r4246,%r4253,%r4290;
}

	
	{add.f16x2 %r4297,%r4175,%r4225;
}

	
	{add.f16x2 %r5197,%r4178,%r4228;
}

	st.local.u32 [%rd3], %r4297;
st.local.u32 [%rd3+4], %r5197;

	{sub.f16x2 %r4306,%r4178,%r4228;
}

	
	{sub.f16x2 %r4303,%r4175,%r4225;
}

	st.local.v2.u32 [%rd3+64], {%r4303, %r4306};

	{add.f16x2 %r4312,%r4190,%r4275;
}

	
	{add.f16x2 %r4309,%r4187,%r4269;
}

	st.local.v2.u32 [%rd3+16], {%r4309, %r4312};

	{sub.f16x2 %r4318,%r4190,%r4275;
}

	
	{sub.f16x2 %r4315,%r4187,%r4269;
}

	st.local.v2.u32 [%rd3+80], {%r4315, %r4318};

	{add.f16x2 %r4324,%r4184,%r4279;
}

	
	{add.f16x2 %r4321,%r4181,%r4234;
}

	st.local.v2.u32 [%rd3+32], {%r4321, %r4324};

	{sub.f16x2 %r4330,%r4184,%r4279;
}

	
	{sub.f16x2 %r4327,%r4181,%r4234;
}

	st.local.v2.u32 [%rd3+96], {%r4327, %r4330};

	{add.f16x2 %r4336,%r4196,%r4293;
}

	
	{add.f16x2 %r4333,%r4193,%r4287;
}

	st.local.v2.u32 [%rd3+48], {%r4333, %r4336};

	{sub.f16x2 %r4342,%r4196,%r4293;
}

	
	{sub.f16x2 %r4339,%r4193,%r4287;
}

	st.local.v2.u32 [%rd3+112], {%r4339, %r4342};

	{add.f16x2 %r4345,%r395,%r403;
}

	
	{add.f16x2 %r4348,%r4349,%r4350;
}

	
	{sub.f16x2 %r4351,%r395,%r403;
}

	
	{sub.f16x2 %r4354,%r4349,%r4350;
}

	
	{add.f16x2 %r4357,%r399,%r407;
}

	
	{add.f16x2 %r4360,%r4361,%r4362;
}

	
	{sub.f16x2 %r4363,%r399,%r407;
}

	
	{sub.f16x2 %r4366,%r4361,%r4362;
}

	
	{xor.b32 %r4369,%r4363,0x80008000;
}

	
	{add.f16x2 %r4371,%r4345,%r4357;
}

	
	{add.f16x2 %r4374,%r4348,%r4360;
}

	
	{sub.f16x2 %r4377,%r4345,%r4357;
}

	
	{sub.f16x2 %r4380,%r4348,%r4360;
}

	
	{add.f16x2 %r4383,%r4351,%r4366;
}

	
	{add.f16x2 %r4386,%r4354,%r4369;
}

	
	{sub.f16x2 %r4389,%r4351,%r4366;
}

	
	{sub.f16x2 %r4392,%r4354,%r4369;
}

	
	{add.f16x2 %r4395,%r397,%r405;
}

	
	{add.f16x2 %r4398,%r4399,%r4400;
}

	
	{sub.f16x2 %r4401,%r397,%r405;
}

	
	{sub.f16x2 %r4404,%r4399,%r4400;
}

	
	{add.f16x2 %r4407,%r401,%r409;
}

	
	{add.f16x2 %r4410,%r4411,%r4412;
}

	
	{sub.f16x2 %r4413,%r401,%r409;
}

	
	{sub.f16x2 %r4416,%r4411,%r4412;
}

	
	{xor.b32 %r4419,%r4413,0x80008000;
}

	
	{add.f16x2 %r4421,%r4395,%r4407;
}

	
	{add.f16x2 %r4424,%r4398,%r4410;
}

	
	{sub.f16x2 %r4427,%r4395,%r4407;
}

	
	{sub.f16x2 %r4430,%r4398,%r4410;
}

	
	{add.f16x2 %r4433,%r4401,%r4416;
}

	
	{add.f16x2 %r4436,%r4404,%r4419;
}

	
	{sub.f16x2 %r4439,%r4401,%r4416;
}

	
	{sub.f16x2 %r4442,%r4404,%r4419;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f524;
cvt.rn.f16.f32 high, %f524;
mov.b32 %r4445, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f525;
cvt.rn.f16.f32 high, %f525;
mov.b32 %r4446, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f525;
cvt.rn.f16.f32 high, %f525;
mov.b32 %r4449, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f525;
cvt.rn.f16.f32 high, %f525;
mov.b32 %r4450, {low,high};}


	
	{mul.f16x2 %r4459,%r4433,%r4445;
}

	
	{mul.f16x2 %r4462,%r4436,%r4446;
}

	
	{sub.f16x2 %r4465,%r4459,%r4462;
}

	
	{mul.f16x2 %r4468,%r4433,%r4446;
}

	
	{fma.rn.f16x2 %r4471,%r4436,%r4445,%r4468;
}

	
	{xor.b32 %r4475,%r4427,0x80008000;
}

	
	{mul.f16x2 %r4477,%r4439,%r4449;
}

	
	{mul.f16x2 %r4480,%r4442,%r4450;
}

	
	{sub.f16x2 %r4483,%r4477,%r4480;
}

	
	{mul.f16x2 %r4486,%r4439,%r4450;
}

	
	{fma.rn.f16x2 %r4489,%r4442,%r4449,%r4486;
}

	
	{add.f16x2 %r4496,%r4374,%r4424;
}

	
	{add.f16x2 %r4493,%r4371,%r4421;
}

	st.local.v2.u32 [%rd3+8], {%r4493, %r4496};

	{sub.f16x2 %r4502,%r4374,%r4424;
}

	
	{sub.f16x2 %r4499,%r4371,%r4421;
}

	st.local.v2.u32 [%rd3+72], {%r4499, %r4502};

	{add.f16x2 %r4508,%r4386,%r4471;
}

	
	{add.f16x2 %r4505,%r4383,%r4465;
}

	st.local.v2.u32 [%rd3+24], {%r4505, %r4508};

	{sub.f16x2 %r4514,%r4386,%r4471;
}

	
	{sub.f16x2 %r4511,%r4383,%r4465;
}

	st.local.v2.u32 [%rd3+88], {%r4511, %r4514};

	{add.f16x2 %r4520,%r4380,%r4475;
}

	
	{add.f16x2 %r4517,%r4377,%r4430;
}

	st.local.v2.u32 [%rd3+40], {%r4517, %r4520};

	{sub.f16x2 %r4526,%r4380,%r4475;
}

	
	{sub.f16x2 %r4523,%r4377,%r4430;
}

	st.local.v2.u32 [%rd3+104], {%r4523, %r4526};

	{add.f16x2 %r4532,%r4392,%r4489;
}

	
	{add.f16x2 %r4529,%r4389,%r4483;
}

	st.local.v2.u32 [%rd3+56], {%r4529, %r4532};

	{sub.f16x2 %r4538,%r4392,%r4489;
}

	
	{sub.f16x2 %r4535,%r4389,%r4483;
}

	st.local.v2.u32 [%rd3+120], {%r4535, %r4538};
mov.u32 %r5198, 0;
bra.uni BB2_110;

BB2_119:
ld.local.u32 %r5197, [%rd26+8];

BB2_110:
mul.wide.s32 %rd197, %r5198, 8;
add.s64 %rd198, %rd3, %rd197;
add.s64 %rd26, %rd198, 4;

	{xor.b32 %r4542,%r5197,0x80008000;
}

	st.local.u32 [%rd198+4], %r4542;
mov.f32 %f482, 0f43000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f482;
mov.b32 %r4544, {low,low};}


	ld.local.u32 %r415, [%rd198];

	{.reg .f16 low,high;
mov.b32 {low,high}, %r415;
mov.b16 %rs13, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4544;
mov.b16 %rs14, low;}

	
	{ cvt.f32.f16 %f483, %rs13;}


	
	{ cvt.f32.f16 %f484, %rs14;}


	
	{rcp.approx.ftz.f32 %f485, %f484;
}

	mul.f32 %f487, %f483, %f485;

	{ cvt.rn.f16.f32 %rs53, %f487;}


	and.b16 %rs19, %rs53, 32767;
mov.u16 %rs20, 143;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs19, %rs20;
selp.u16 %rs18, 1, 0, __$temp3;}

	setp.ne.s16	%p42, %rs18, 0;
setp.ne.s16	%p43, %rs19, 0;
and.pred %p44, %p43, %p42;
@!%p44 bra BB2_112;
bra.uni BB2_111;

BB2_111:
neg.f32 %f489, %f484;
fma.rn.f32 %f490, %f489, %f487, %f483;
fma.rn.f32 %f488, %f485, %f490, %f487;

	{ cvt.rn.f16.f32 %rs53, %f488;}



BB2_112:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r415;
mov.b16 %rs22, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4544;
mov.b16 %rs23, high;}

	
	{ cvt.f32.f16 %f491, %rs22;}


	
	{ cvt.f32.f16 %f492, %rs23;}


	
	{rcp.approx.ftz.f32 %f493, %f492;
}

	mul.f32 %f495, %f491, %f493;

	{ cvt.rn.f16.f32 %rs54, %f495;}


	and.b16 %rs28, %rs54, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs28, %rs20;
selp.u16 %rs27, 1, 0, __$temp3;}

	setp.ne.s16	%p45, %rs27, 0;
setp.ne.s16	%p46, %rs28, 0;
and.pred %p47, %p46, %p45;
@!%p47 bra BB2_114;
bra.uni BB2_113;

BB2_113:
neg.f32 %f497, %f492;
fma.rn.f32 %f498, %f497, %f495, %f491;
fma.rn.f32 %f496, %f493, %f498, %f495;

	{ cvt.rn.f16.f32 %rs54, %f496;}



BB2_114:

	{ mov.b32 %r4549, {%rs53,%rs54};}


	st.local.u32 [%rd26+-4], %r4549;

	{.reg .f16 low,high;
mov.b32 {low,high}, %r4542;
mov.b16 %rs33, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4544;
mov.b16 %rs34, low;}

	
	{ cvt.f32.f16 %f499, %rs33;}


	
	{ cvt.f32.f16 %f500, %rs34;}


	
	{rcp.approx.ftz.f32 %f501, %f500;
}

	mul.f32 %f503, %f499, %f501;

	{ cvt.rn.f16.f32 %rs55, %f503;}


	and.b16 %rs39, %rs55, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs39, %rs20;
selp.u16 %rs38, 1, 0, __$temp3;}

	setp.ne.s16	%p48, %rs38, 0;
setp.ne.s16	%p49, %rs39, 0;
and.pred %p50, %p49, %p48;
@!%p50 bra BB2_116;
bra.uni BB2_115;

BB2_115:
neg.f32 %f505, %f500;
fma.rn.f32 %f506, %f505, %f503, %f499;
fma.rn.f32 %f504, %f501, %f506, %f503;

	{ cvt.rn.f16.f32 %rs55, %f504;}



BB2_116:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r4542;
mov.b16 %rs42, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4544;
mov.b16 %rs43, high;}

	
	{ cvt.f32.f16 %f507, %rs42;}


	
	{ cvt.f32.f16 %f508, %rs43;}


	
	{rcp.approx.ftz.f32 %f509, %f508;
}

	mul.f32 %f511, %f507, %f509;

	{ cvt.rn.f16.f32 %rs56, %f511;}


	and.b16 %rs48, %rs56, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs48, %rs20;
selp.u16 %rs47, 1, 0, __$temp3;}

	setp.ne.s16	%p51, %rs47, 0;
setp.ne.s16	%p52, %rs48, 0;
and.pred %p53, %p52, %p51;
@!%p53 bra BB2_118;
bra.uni BB2_117;

BB2_117:
neg.f32 %f513, %f508;
fma.rn.f32 %f514, %f513, %f511, %f507;
fma.rn.f32 %f512, %f509, %f514, %f511;

	{ cvt.rn.f16.f32 %rs56, %f512;}



BB2_118:

	{ mov.b32 %r4554, {%rs55,%rs56};}


	shl.b32 %r4576, %r5198, 3;
and.b32 %r4577, %r4576, 268435448;
add.s32 %r4578, %r4577, %r26;
mul.wide.u32 %rd200, %r4578, 4;
add.s64 %rd199, %rd2, %rd200;

	ld.global.nc.b32 %r4555, [%rd199];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4555;
mov.b32 %r4556, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4555;
mov.b32 %r4558, {high,high};}


	
	{mul.f16x2 %r4560,%r4549,%r4556;
}

	
	{mul.f16x2 %r4563,%r4554,%r4558;
}

	
	{sub.f16x2 %r4566,%r4560,%r4563;
}

	st.local.u32 [%rd26+-4], %r4566;

	{mul.f16x2 %r4569,%r4549,%r4558;
}

	
	{fma.rn.f16x2 %r4572,%r4554,%r4556,%r4569;
}

	st.local.u32 [%rd26], %r4572;
add.s32 %r5198, %r5198, 1;
setp.eq.s32	%p54, %r5198, 16;
@%p54 bra BB2_120;
bra.uni BB2_119;

BB2_120:
mov.u32 %r5082, %ctaid.x;
mov.u32 %r5081, %tid.y;
shl.b32 %r5080, %r5082, 4;
add.s32 %r5079, %r5080, %r5081;
shl.b32 %r5078, %r5079, 1;
setp.ge.u32	%p94, %r5078, %r436;
@%p94 bra BB2_194;

setp.ne.s32	%p56, %r432, 1;
@%p56 bra BB2_123;

ld.local.u32 %r4584, [%rd3];
ld.local.u32 %r4585, [%rd3+4];
st.local.u32 [%rd3], %r4585;
st.local.u32 [%rd3+4], %r4584;
ld.local.v2.u32 {%r4586, %r4587}, [%rd3+8];
st.local.u32 [%rd3+8], %r4587;
st.local.u32 [%rd3+12], %r4586;
ld.local.v4.u32 {%r4590, %r4591, %r4592, %r4593}, [%rd3+16];
st.local.v4.u32 [%rd3+16], {%r4591, %r4590, %r4593, %r4592};
ld.local.v4.u32 {%r4598, %r4599, %r4600, %r4601}, [%rd3+32];
st.local.v4.u32 [%rd3+32], {%r4599, %r4598, %r4601, %r4600};
ld.local.v4.u32 {%r4606, %r4607, %r4608, %r4609}, [%rd3+48];
st.local.v4.u32 [%rd3+48], {%r4607, %r4606, %r4609, %r4608};
ld.local.v4.u32 {%r4614, %r4615, %r4616, %r4617}, [%rd3+64];
st.local.v4.u32 [%rd3+64], {%r4615, %r4614, %r4617, %r4616};
ld.local.v4.u32 {%r4622, %r4623, %r4624, %r4625}, [%rd3+80];
st.local.v4.u32 [%rd3+80], {%r4623, %r4622, %r4625, %r4624};
ld.local.v4.u32 {%r4630, %r4631, %r4632, %r4633}, [%rd3+96];
st.local.v4.u32 [%rd3+96], {%r4631, %r4630, %r4633, %r4632};
ld.local.v4.u32 {%r4638, %r4639, %r4640, %r4641}, [%rd3+112];
st.local.v4.u32 [%rd3+112], {%r4639, %r4638, %r4641, %r4640};

BB2_123:
mov.u32 %r5075, %ctaid.x;
mov.u32 %r5074, %tid.y;
shl.b32 %r5073, %r5075, 4;
add.s32 %r5072, %r5073, %r5074;
shl.b32 %r5071, %r5072, 1;
ld.param.u32 %r5004, [_Z21regular_bluestein_fftILj128ELj16ELj32EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+32];
add.s32 %r419, %r5071, 1;
rem.u32 %r4651, %r5071, %r433;
div.u32 %r420, %r5071, %r433;
setp.eq.s32	%p57, %r435, 1;
setp.eq.s32	%p58, %r5004, 1;
and.pred %p2, %p57, %p58;
mul.lo.s32 %r421, %r4651, %r442;
@%p2 bra BB2_125;
bra.uni BB2_124;

BB2_125:
mad.lo.s32 %r5199, %r420, %r443, %r421;
bra.uni BB2_126;

BB2_124:
rem.u32 %r4652, %r420, %r434;
div.u32 %r4653, %r420, %r434;
rem.u32 %r4654, %r4653, %r435;
div.u32 %r4655, %r4653, %r435;
mad.lo.s32 %r4656, %r4652, %r443, %r421;
mad.lo.s32 %r4657, %r4654, %r444, %r4656;
mad.lo.s32 %r5199, %r4655, %r445, %r4657;

BB2_126:
rem.u32 %r4658, %r419, %r433;
div.u32 %r425, %r419, %r433;
mul.lo.s32 %r426, %r4658, %r442;
@%p2 bra BB2_128;
bra.uni BB2_127;

BB2_128:
mad.lo.s32 %r5200, %r425, %r443, %r426;
bra.uni BB2_129;

BB2_127:
rem.u32 %r4659, %r425, %r434;
div.u32 %r4660, %r425, %r434;
rem.u32 %r4661, %r4660, %r435;
div.u32 %r4662, %r4660, %r435;
mad.lo.s32 %r4663, %r4659, %r443, %r426;
mad.lo.s32 %r4664, %r4661, %r444, %r4663;
mad.lo.s32 %r5200, %r4662, %r445, %r4664;

BB2_129:
ld.param.u64 %rd307, [_Z21regular_bluestein_fftILj128ELj16ELj32EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+8];
mov.u32 %r5005, %ctaid.x;
ld.local.u32 %r4666, [%rd3];
ld.local.u32 %r4667, [%rd3+4];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4666;
mov.b32 {blow,bhigh}, %r4667;
mov.b32 %r4665, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4666;
mov.b32 {blow,bhigh}, %r4667;
mov.b32 %r4668, {ahigh,bhigh};}


	st.local.u32 [%rd3], %r4665;
st.local.u32 [%rd3+4], %r4668;
ld.local.v2.u32 {%r4761, %r4762}, [%rd3+8];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4761;
mov.b32 {blow,bhigh}, %r4762;
mov.b32 %r4674, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4761;
mov.b32 {blow,bhigh}, %r4762;
mov.b32 %r4671, {alow,blow};}


	st.local.v2.u32 [%rd3+8], {%r4671, %r4674};
ld.local.v2.u32 {%r4763, %r4764}, [%rd3+16];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4763;
mov.b32 {blow,bhigh}, %r4764;
mov.b32 %r4680, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4763;
mov.b32 {blow,bhigh}, %r4764;
mov.b32 %r4677, {alow,blow};}


	st.local.v2.u32 [%rd3+16], {%r4677, %r4680};
ld.local.v2.u32 {%r4765, %r4766}, [%rd3+24];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4765;
mov.b32 {blow,bhigh}, %r4766;
mov.b32 %r4686, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4765;
mov.b32 {blow,bhigh}, %r4766;
mov.b32 %r4683, {alow,blow};}


	st.local.v2.u32 [%rd3+24], {%r4683, %r4686};
ld.local.v2.u32 {%r4767, %r4768}, [%rd3+32];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4767;
mov.b32 {blow,bhigh}, %r4768;
mov.b32 %r4692, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4767;
mov.b32 {blow,bhigh}, %r4768;
mov.b32 %r4689, {alow,blow};}


	st.local.v2.u32 [%rd3+32], {%r4689, %r4692};
ld.local.v2.u32 {%r4769, %r4770}, [%rd3+40];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4769;
mov.b32 {blow,bhigh}, %r4770;
mov.b32 %r4698, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4769;
mov.b32 {blow,bhigh}, %r4770;
mov.b32 %r4695, {alow,blow};}


	st.local.v2.u32 [%rd3+40], {%r4695, %r4698};
ld.local.v2.u32 {%r4771, %r4772}, [%rd3+48];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4771;
mov.b32 {blow,bhigh}, %r4772;
mov.b32 %r4704, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4771;
mov.b32 {blow,bhigh}, %r4772;
mov.b32 %r4701, {alow,blow};}


	st.local.v2.u32 [%rd3+48], {%r4701, %r4704};
ld.local.v2.u32 {%r4773, %r4774}, [%rd3+56];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4773;
mov.b32 {blow,bhigh}, %r4774;
mov.b32 %r4710, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4773;
mov.b32 {blow,bhigh}, %r4774;
mov.b32 %r4707, {alow,blow};}


	st.local.v2.u32 [%rd3+56], {%r4707, %r4710};
ld.local.v2.u32 {%r4775, %r4776}, [%rd3+64];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4775;
mov.b32 {blow,bhigh}, %r4776;
mov.b32 %r4716, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4775;
mov.b32 {blow,bhigh}, %r4776;
mov.b32 %r4713, {alow,blow};}


	st.local.v2.u32 [%rd3+64], {%r4713, %r4716};
ld.local.v2.u32 {%r4777, %r4778}, [%rd3+72];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4777;
mov.b32 {blow,bhigh}, %r4778;
mov.b32 %r4722, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4777;
mov.b32 {blow,bhigh}, %r4778;
mov.b32 %r4719, {alow,blow};}


	st.local.v2.u32 [%rd3+72], {%r4719, %r4722};
ld.local.v2.u32 {%r4779, %r4780}, [%rd3+80];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4779;
mov.b32 {blow,bhigh}, %r4780;
mov.b32 %r4728, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4779;
mov.b32 {blow,bhigh}, %r4780;
mov.b32 %r4725, {alow,blow};}


	st.local.v2.u32 [%rd3+80], {%r4725, %r4728};
ld.local.v2.u32 {%r4781, %r4782}, [%rd3+88];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4781;
mov.b32 {blow,bhigh}, %r4782;
mov.b32 %r4734, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4781;
mov.b32 {blow,bhigh}, %r4782;
mov.b32 %r4731, {alow,blow};}


	st.local.v2.u32 [%rd3+88], {%r4731, %r4734};
ld.local.v2.u32 {%r4783, %r4784}, [%rd3+96];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4783;
mov.b32 {blow,bhigh}, %r4784;
mov.b32 %r4740, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4783;
mov.b32 {blow,bhigh}, %r4784;
mov.b32 %r4737, {alow,blow};}


	st.local.v2.u32 [%rd3+96], {%r4737, %r4740};
ld.local.v2.u32 {%r4785, %r4786}, [%rd3+104];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4785;
mov.b32 {blow,bhigh}, %r4786;
mov.b32 %r4746, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4785;
mov.b32 {blow,bhigh}, %r4786;
mov.b32 %r4743, {alow,blow};}


	st.local.v2.u32 [%rd3+104], {%r4743, %r4746};
ld.local.v2.u32 {%r4787, %r4788}, [%rd3+112];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4787;
mov.b32 {blow,bhigh}, %r4788;
mov.b32 %r4752, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4787;
mov.b32 {blow,bhigh}, %r4788;
mov.b32 %r4749, {alow,blow};}


	st.local.v2.u32 [%rd3+112], {%r4749, %r4752};
ld.local.v2.u32 {%r4789, %r4790}, [%rd3+120];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4789;
mov.b32 {blow,bhigh}, %r4790;
mov.b32 %r4758, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4789;
mov.b32 {blow,bhigh}, %r4790;
mov.b32 %r4755, {alow,blow};}


	st.local.v2.u32 [%rd3+120], {%r4755, %r4758};
mov.u32 %r4791, %nctaid.x;
add.s32 %r4792, %r4791, -1;
setp.lt.u32	%p59, %r5005, %r4792;
setp.lt.u32	%p60, %r419, %r436;
or.pred %p61, %p59, %p60;
cvta.to.global.u64 %rd27, %rd307;
@%p61 bra BB2_162;
bra.uni BB2_130;

BB2_162:
setp.ge.u32	%p78, %r26, %r23;
@%p78 bra BB2_164;

mul.lo.s32 %r4855, %r26, %r438;
add.s32 %r4856, %r4855, %r5199;
add.s32 %r4857, %r4855, %r5200;
mul.wide.u32 %rd233, %r4856, 4;
add.s64 %rd234, %rd27, %rd233;
st.global.u32 [%rd234], %r4665;
ld.local.u32 %r4858, [%rd3+4];
mul.wide.u32 %rd235, %r4857, 4;
add.s64 %rd236, %rd27, %rd235;
st.global.u32 [%rd236], %r4858;

BB2_164:
add.s32 %r5036, %r26, 8;
setp.ge.u32	%p79, %r5036, %r23;
@%p79 bra BB2_166;

add.s32 %r5065, %r26, 8;
mul.lo.s32 %r4861, %r5065, %r438;
add.s32 %r4862, %r4861, %r5199;
add.s32 %r4863, %r4861, %r5200;
ld.local.v2.u32 {%r4864, %r4865}, [%rd3+8];
mul.wide.u32 %rd237, %r4862, 4;
add.s64 %rd238, %rd27, %rd237;
st.global.u32 [%rd238], %r4864;
mul.wide.u32 %rd239, %r4863, 4;
add.s64 %rd240, %rd27, %rd239;
st.global.u32 [%rd240], %r4865;

BB2_166:
add.s32 %r5037, %r26, 16;
setp.ge.u32	%p80, %r5037, %r23;
@%p80 bra BB2_168;

add.s32 %r5064, %r26, 16;
mul.lo.s32 %r4870, %r5064, %r438;
add.s32 %r4871, %r4870, %r5199;
add.s32 %r4872, %r4870, %r5200;
ld.local.v2.u32 {%r4873, %r4874}, [%rd3+16];
mul.wide.u32 %rd241, %r4871, 4;
add.s64 %rd242, %rd27, %rd241;
st.global.u32 [%rd242], %r4873;
mul.wide.u32 %rd243, %r4872, 4;
add.s64 %rd244, %rd27, %rd243;
st.global.u32 [%rd244], %r4874;

BB2_168:
add.s32 %r5038, %r26, 24;
setp.ge.u32	%p81, %r5038, %r23;
@%p81 bra BB2_170;

add.s32 %r5063, %r26, 24;
mul.lo.s32 %r4879, %r5063, %r438;
add.s32 %r4880, %r4879, %r5199;
add.s32 %r4881, %r4879, %r5200;
ld.local.v2.u32 {%r4882, %r4883}, [%rd3+24];
mul.wide.u32 %rd245, %r4880, 4;
add.s64 %rd246, %rd27, %rd245;
st.global.u32 [%rd246], %r4882;
mul.wide.u32 %rd247, %r4881, 4;
add.s64 %rd248, %rd27, %rd247;
st.global.u32 [%rd248], %r4883;

BB2_170:
add.s32 %r5039, %r26, 32;
setp.ge.u32	%p82, %r5039, %r23;
@%p82 bra BB2_172;

add.s32 %r5062, %r26, 32;
mul.lo.s32 %r4888, %r5062, %r438;
add.s32 %r4889, %r4888, %r5199;
add.s32 %r4890, %r4888, %r5200;
ld.local.v2.u32 {%r4891, %r4892}, [%rd3+32];
mul.wide.u32 %rd249, %r4889, 4;
add.s64 %rd250, %rd27, %rd249;
st.global.u32 [%rd250], %r4891;
mul.wide.u32 %rd251, %r4890, 4;
add.s64 %rd252, %rd27, %rd251;
st.global.u32 [%rd252], %r4892;

BB2_172:
add.s32 %r5040, %r26, 40;
setp.ge.u32	%p83, %r5040, %r23;
@%p83 bra BB2_174;

add.s32 %r5061, %r26, 40;
mul.lo.s32 %r4897, %r5061, %r438;
add.s32 %r4898, %r4897, %r5199;
add.s32 %r4899, %r4897, %r5200;
ld.local.v2.u32 {%r4900, %r4901}, [%rd3+40];
mul.wide.u32 %rd253, %r4898, 4;
add.s64 %rd254, %rd27, %rd253;
st.global.u32 [%rd254], %r4900;
mul.wide.u32 %rd255, %r4899, 4;
add.s64 %rd256, %rd27, %rd255;
st.global.u32 [%rd256], %r4901;

BB2_174:
add.s32 %r5041, %r26, 48;
setp.ge.u32	%p84, %r5041, %r23;
@%p84 bra BB2_176;

add.s32 %r5060, %r26, 48;
mul.lo.s32 %r4906, %r5060, %r438;
add.s32 %r4907, %r4906, %r5199;
add.s32 %r4908, %r4906, %r5200;
ld.local.v2.u32 {%r4909, %r4910}, [%rd3+48];
mul.wide.u32 %rd257, %r4907, 4;
add.s64 %rd258, %rd27, %rd257;
st.global.u32 [%rd258], %r4909;
mul.wide.u32 %rd259, %r4908, 4;
add.s64 %rd260, %rd27, %rd259;
st.global.u32 [%rd260], %r4910;

BB2_176:
add.s32 %r5042, %r26, 56;
setp.ge.u32	%p85, %r5042, %r23;
@%p85 bra BB2_178;

add.s32 %r5059, %r26, 56;
mul.lo.s32 %r4915, %r5059, %r438;
add.s32 %r4916, %r4915, %r5199;
add.s32 %r4917, %r4915, %r5200;
ld.local.v2.u32 {%r4918, %r4919}, [%rd3+56];
mul.wide.u32 %rd261, %r4916, 4;
add.s64 %rd262, %rd27, %rd261;
st.global.u32 [%rd262], %r4918;
mul.wide.u32 %rd263, %r4917, 4;
add.s64 %rd264, %rd27, %rd263;
st.global.u32 [%rd264], %r4919;

BB2_178:
add.s32 %r5043, %r26, 64;
setp.ge.u32	%p86, %r5043, %r23;
@%p86 bra BB2_180;

add.s32 %r5058, %r26, 64;
mul.lo.s32 %r4924, %r5058, %r438;
add.s32 %r4925, %r4924, %r5199;
add.s32 %r4926, %r4924, %r5200;
ld.local.v2.u32 {%r4927, %r4928}, [%rd3+64];
mul.wide.u32 %rd265, %r4925, 4;
add.s64 %rd266, %rd27, %rd265;
st.global.u32 [%rd266], %r4927;
mul.wide.u32 %rd267, %r4926, 4;
add.s64 %rd268, %rd27, %rd267;
st.global.u32 [%rd268], %r4928;

BB2_180:
add.s32 %r5044, %r26, 72;
setp.ge.u32	%p87, %r5044, %r23;
@%p87 bra BB2_182;

add.s32 %r5057, %r26, 72;
mul.lo.s32 %r4933, %r5057, %r438;
add.s32 %r4934, %r4933, %r5199;
add.s32 %r4935, %r4933, %r5200;
ld.local.v2.u32 {%r4936, %r4937}, [%rd3+72];
mul.wide.u32 %rd269, %r4934, 4;
add.s64 %rd270, %rd27, %rd269;
st.global.u32 [%rd270], %r4936;
mul.wide.u32 %rd271, %r4935, 4;
add.s64 %rd272, %rd27, %rd271;
st.global.u32 [%rd272], %r4937;

BB2_182:
add.s32 %r5045, %r26, 80;
setp.ge.u32	%p88, %r5045, %r23;
@%p88 bra BB2_184;

add.s32 %r5056, %r26, 80;
mul.lo.s32 %r4942, %r5056, %r438;
add.s32 %r4943, %r4942, %r5199;
add.s32 %r4944, %r4942, %r5200;
ld.local.v2.u32 {%r4945, %r4946}, [%rd3+80];
mul.wide.u32 %rd273, %r4943, 4;
add.s64 %rd274, %rd27, %rd273;
st.global.u32 [%rd274], %r4945;
mul.wide.u32 %rd275, %r4944, 4;
add.s64 %rd276, %rd27, %rd275;
st.global.u32 [%rd276], %r4946;

BB2_184:
add.s32 %r5046, %r26, 88;
setp.ge.u32	%p89, %r5046, %r23;
@%p89 bra BB2_186;

add.s32 %r5055, %r26, 88;
mul.lo.s32 %r4951, %r5055, %r438;
add.s32 %r4952, %r4951, %r5199;
add.s32 %r4953, %r4951, %r5200;
ld.local.v2.u32 {%r4954, %r4955}, [%rd3+88];
mul.wide.u32 %rd277, %r4952, 4;
add.s64 %rd278, %rd27, %rd277;
st.global.u32 [%rd278], %r4954;
mul.wide.u32 %rd279, %r4953, 4;
add.s64 %rd280, %rd27, %rd279;
st.global.u32 [%rd280], %r4955;

BB2_186:
add.s32 %r5047, %r26, 96;
setp.ge.u32	%p90, %r5047, %r23;
@%p90 bra BB2_188;

add.s32 %r5054, %r26, 96;
mul.lo.s32 %r4960, %r5054, %r438;
add.s32 %r4961, %r4960, %r5199;
add.s32 %r4962, %r4960, %r5200;
ld.local.v2.u32 {%r4963, %r4964}, [%rd3+96];
mul.wide.u32 %rd281, %r4961, 4;
add.s64 %rd282, %rd27, %rd281;
st.global.u32 [%rd282], %r4963;
mul.wide.u32 %rd283, %r4962, 4;
add.s64 %rd284, %rd27, %rd283;
st.global.u32 [%rd284], %r4964;

BB2_188:
add.s32 %r5048, %r26, 104;
setp.ge.u32	%p91, %r5048, %r23;
@%p91 bra BB2_190;

add.s32 %r5053, %r26, 104;
mul.lo.s32 %r4969, %r5053, %r438;
add.s32 %r4970, %r4969, %r5199;
add.s32 %r4971, %r4969, %r5200;
ld.local.v2.u32 {%r4972, %r4973}, [%rd3+104];
mul.wide.u32 %rd285, %r4970, 4;
add.s64 %rd286, %rd27, %rd285;
st.global.u32 [%rd286], %r4972;
mul.wide.u32 %rd287, %r4971, 4;
add.s64 %rd288, %rd27, %rd287;
st.global.u32 [%rd288], %r4973;

BB2_190:
add.s32 %r5049, %r26, 112;
setp.ge.u32	%p92, %r5049, %r23;
@%p92 bra BB2_192;

add.s32 %r5052, %r26, 112;
mul.lo.s32 %r4978, %r5052, %r438;
add.s32 %r4979, %r4978, %r5199;
add.s32 %r4980, %r4978, %r5200;
ld.local.v2.u32 {%r4981, %r4982}, [%rd3+112];
mul.wide.u32 %rd289, %r4979, 4;
add.s64 %rd290, %rd27, %rd289;
st.global.u32 [%rd290], %r4981;
mul.wide.u32 %rd291, %r4980, 4;
add.s64 %rd292, %rd27, %rd291;
st.global.u32 [%rd292], %r4982;

BB2_192:
add.s32 %r5050, %r26, 120;
setp.ge.u32	%p93, %r5050, %r23;
@%p93 bra BB2_194;

add.s32 %r5051, %r26, 120;
mul.lo.s32 %r4987, %r5051, %r438;
add.s32 %r4988, %r4987, %r5199;
add.s32 %r4989, %r4987, %r5200;
ld.local.v2.u32 {%r4990, %r4991}, [%rd3+120];
mul.wide.u32 %rd293, %r4988, 4;
add.s64 %rd294, %rd27, %rd293;
st.global.u32 [%rd294], %r4990;
mul.wide.u32 %rd295, %r4989, 4;
add.s64 %rd296, %rd27, %rd295;
st.global.u32 [%rd296], %r4991;
bra.uni BB2_194;

BB2_130:
setp.ge.u32	%p62, %r26, %r23;
@%p62 bra BB2_132;

mad.lo.s32 %r4794, %r26, %r437, %r5199;
mul.wide.u32 %rd201, %r4794, 4;
add.s64 %rd202, %rd27, %rd201;
st.global.u32 [%rd202], %r4665;

BB2_132:
add.s32 %r5006, %r26, 8;
setp.ge.u32	%p63, %r5006, %r23;
@%p63 bra BB2_134;

add.s32 %r5035, %r26, 8;
mad.lo.s32 %r4797, %r5035, %r437, %r5199;
ld.local.u32 %r4798, [%rd3+8];
mul.wide.u32 %rd203, %r4797, 4;
add.s64 %rd204, %rd27, %rd203;
st.global.u32 [%rd204], %r4798;

BB2_134:
add.s32 %r5007, %r26, 16;
setp.ge.u32	%p64, %r5007, %r23;
@%p64 bra BB2_136;

add.s32 %r5034, %r26, 16;
mad.lo.s32 %r4801, %r5034, %r437, %r5199;
ld.local.u32 %r4802, [%rd3+16];
mul.wide.u32 %rd205, %r4801, 4;
add.s64 %rd206, %rd27, %rd205;
st.global.u32 [%rd206], %r4802;

BB2_136:
add.s32 %r5008, %r26, 24;
setp.ge.u32	%p65, %r5008, %r23;
@%p65 bra BB2_138;

add.s32 %r5033, %r26, 24;
mad.lo.s32 %r4805, %r5033, %r437, %r5199;
ld.local.u32 %r4806, [%rd3+24];
mul.wide.u32 %rd207, %r4805, 4;
add.s64 %rd208, %rd27, %rd207;
st.global.u32 [%rd208], %r4806;

BB2_138:
add.s32 %r5009, %r26, 32;
setp.ge.u32	%p66, %r5009, %r23;
@%p66 bra BB2_140;

add.s32 %r5032, %r26, 32;
mad.lo.s32 %r4809, %r5032, %r437, %r5199;
ld.local.u32 %r4810, [%rd3+32];
mul.wide.u32 %rd209, %r4809, 4;
add.s64 %rd210, %rd27, %rd209;
st.global.u32 [%rd210], %r4810;

BB2_140:
add.s32 %r5010, %r26, 40;
setp.ge.u32	%p67, %r5010, %r23;
@%p67 bra BB2_142;

add.s32 %r5031, %r26, 40;
mad.lo.s32 %r4813, %r5031, %r437, %r5199;
ld.local.u32 %r4814, [%rd3+40];
mul.wide.u32 %rd211, %r4813, 4;
add.s64 %rd212, %rd27, %rd211;
st.global.u32 [%rd212], %r4814;

BB2_142:
add.s32 %r5011, %r26, 48;
setp.ge.u32	%p68, %r5011, %r23;
@%p68 bra BB2_144;

add.s32 %r5030, %r26, 48;
mad.lo.s32 %r4817, %r5030, %r437, %r5199;
ld.local.u32 %r4818, [%rd3+48];
mul.wide.u32 %rd213, %r4817, 4;
add.s64 %rd214, %rd27, %rd213;
st.global.u32 [%rd214], %r4818;

BB2_144:
add.s32 %r5012, %r26, 56;
setp.ge.u32	%p69, %r5012, %r23;
@%p69 bra BB2_146;

add.s32 %r5029, %r26, 56;
mad.lo.s32 %r4821, %r5029, %r437, %r5199;
ld.local.u32 %r4822, [%rd3+56];
mul.wide.u32 %rd215, %r4821, 4;
add.s64 %rd216, %rd27, %rd215;
st.global.u32 [%rd216], %r4822;

BB2_146:
add.s32 %r5013, %r26, 64;
setp.ge.u32	%p70, %r5013, %r23;
@%p70 bra BB2_148;

add.s32 %r5028, %r26, 64;
mad.lo.s32 %r4825, %r5028, %r437, %r5199;
ld.local.u32 %r4826, [%rd3+64];
mul.wide.u32 %rd217, %r4825, 4;
add.s64 %rd218, %rd27, %rd217;
st.global.u32 [%rd218], %r4826;

BB2_148:
add.s32 %r5014, %r26, 72;
setp.ge.u32	%p71, %r5014, %r23;
@%p71 bra BB2_150;

add.s32 %r5027, %r26, 72;
mad.lo.s32 %r4829, %r5027, %r437, %r5199;
ld.local.u32 %r4830, [%rd3+72];
mul.wide.u32 %rd219, %r4829, 4;
add.s64 %rd220, %rd27, %rd219;
st.global.u32 [%rd220], %r4830;

BB2_150:
add.s32 %r5015, %r26, 80;
setp.ge.u32	%p72, %r5015, %r23;
@%p72 bra BB2_152;

add.s32 %r5026, %r26, 80;
mad.lo.s32 %r4833, %r5026, %r437, %r5199;
ld.local.u32 %r4834, [%rd3+80];
mul.wide.u32 %rd221, %r4833, 4;
add.s64 %rd222, %rd27, %rd221;
st.global.u32 [%rd222], %r4834;

BB2_152:
add.s32 %r5016, %r26, 88;
setp.ge.u32	%p73, %r5016, %r23;
@%p73 bra BB2_154;

add.s32 %r5025, %r26, 88;
mad.lo.s32 %r4837, %r5025, %r437, %r5199;
ld.local.u32 %r4838, [%rd3+88];
mul.wide.u32 %rd223, %r4837, 4;
add.s64 %rd224, %rd27, %rd223;
st.global.u32 [%rd224], %r4838;

BB2_154:
add.s32 %r5017, %r26, 96;
setp.ge.u32	%p74, %r5017, %r23;
@%p74 bra BB2_156;

add.s32 %r5024, %r26, 96;
mad.lo.s32 %r4841, %r5024, %r437, %r5199;
ld.local.u32 %r4842, [%rd3+96];
mul.wide.u32 %rd225, %r4841, 4;
add.s64 %rd226, %rd27, %rd225;
st.global.u32 [%rd226], %r4842;

BB2_156:
add.s32 %r5018, %r26, 104;
setp.ge.u32	%p75, %r5018, %r23;
@%p75 bra BB2_158;

add.s32 %r5023, %r26, 104;
mad.lo.s32 %r4845, %r5023, %r437, %r5199;
ld.local.u32 %r4846, [%rd3+104];
mul.wide.u32 %rd227, %r4845, 4;
add.s64 %rd228, %rd27, %rd227;
st.global.u32 [%rd228], %r4846;

BB2_158:
add.s32 %r5019, %r26, 112;
setp.ge.u32	%p76, %r5019, %r23;
@%p76 bra BB2_160;

add.s32 %r5022, %r26, 112;
mad.lo.s32 %r4849, %r5022, %r437, %r5199;
ld.local.u32 %r4850, [%rd3+112];
mul.wide.u32 %rd229, %r4849, 4;
add.s64 %rd230, %rd27, %rd229;
st.global.u32 [%rd230], %r4850;

BB2_160:
add.s32 %r5020, %r26, 120;
setp.ge.u32	%p77, %r5020, %r23;
@%p77 bra BB2_194;

add.s32 %r5021, %r26, 120;
mad.lo.s32 %r4853, %r5021, %r437, %r5199;
ld.local.u32 %r4854, [%rd3+120];
mul.wide.u32 %rd231, %r4853, 4;
add.s64 %rd232, %rd27, %rd231;
st.global.u32 [%rd232], %r4854;

BB2_194:
ret;
}


.weak .entry _Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E(
.param .align 8 .b8 _Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0[144]
)
.maxntid 64, 1, 1
{
.reg .pred %p<146>;
.reg .b16 %rs<449>;
.reg .f32 %f<624>;
.reg .b32 %r<3468>;
.reg .b64 %rd<170>;


ld.param.v2.u32 {%r369, %r370}, [_Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+16];
ld.param.v2.u32 {%r371, %r372}, [_Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+24];
ld.param.v2.u32 {%r373, %r374}, [_Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+40];
ld.param.v2.u32 {%r375, %r376}, [_Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+48];
ld.param.v2.u32 {%r377, %r378}, [_Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+56];
ld.param.u32 %r11, [_Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+64];
ld.param.v2.u32 {%r379, %r380}, [_Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+72];
ld.param.v2.u32 {%r381, %r382}, [_Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+80];
ld.param.u64 %rd2, [_Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
ld.param.u64 %rd3, [_Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0];
ld.param.u32 %r16, [_Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+32];
ld.param.u32 %r17, [_Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+136];
mov.u32 %r18, %ctaid.x;
shl.b32 %r383, %r18, 1;
mov.u32 %r19, %tid.y;
add.s32 %r384, %r383, %r19;
shl.b32 %r20, %r384, 1;
mov.u32 %r21, %tid.x;
setp.ge.u32	%p3, %r20, %r373;
@%p3 bra BB3_58;

add.s32 %r22, %r20, 1;
div.u32 %r23, %r20, %r370;
setp.eq.s32	%p4, %r16, 1;
setp.eq.s32	%p5, %r372, 1;
and.pred %p1, %p5, %p4;
rem.u32 %r385, %r20, %r370;
mul.lo.s32 %r24, %r385, %r376;
@%p1 bra BB3_3;
bra.uni BB3_2;

BB3_3:
mad.lo.s32 %r27, %r23, %r377, %r24;
bra.uni BB3_4;

BB3_2:
rem.u32 %r386, %r23, %r371;
div.u32 %r387, %r23, %r371;
rem.u32 %r388, %r387, %r372;
div.u32 %r389, %r387, %r372;
mad.lo.s32 %r390, %r386, %r377, %r24;
mad.lo.s32 %r391, %r388, %r378, %r390;
mad.lo.s32 %r27, %r389, %r11, %r391;

BB3_4:
div.u32 %r28, %r22, %r370;
rem.u32 %r392, %r22, %r370;
mul.lo.s32 %r29, %r392, %r376;
@%p1 bra BB3_6;
bra.uni BB3_5;

BB3_6:
mad.lo.s32 %r3412, %r28, %r377, %r29;
bra.uni BB3_7;

BB3_5:
rem.u32 %r393, %r28, %r371;
div.u32 %r394, %r28, %r371;
rem.u32 %r395, %r394, %r372;
div.u32 %r396, %r394, %r372;
mad.lo.s32 %r397, %r393, %r377, %r29;
mad.lo.s32 %r398, %r395, %r378, %r397;
mad.lo.s32 %r3412, %r396, %r11, %r398;

BB3_7:
mov.u32 %r399, %nctaid.x;
add.s32 %r400, %r399, -1;
setp.lt.u32	%p6, %r18, %r400;
setp.lt.u32	%p7, %r22, %r373;
or.pred %p8, %p6, %p7;
cvta.to.global.u64 %rd5, %rd3;
@%p8 bra BB3_33;
bra.uni BB3_8;

BB3_33:
setp.lt.u32	%p17, %r21, %r17;
@%p17 bra BB3_35;
bra.uni BB3_34;

BB3_35:
mul.lo.s32 %r421, %r21, %r374;
add.s32 %r422, %r421, %r3412;
add.s32 %r423, %r421, %r27;
mul.wide.u32 %rd32, %r423, 4;
add.s64 %rd33, %rd5, %rd32;
ld.global.u32 %r3449, [%rd33];
mul.wide.u32 %rd34, %r422, 4;
add.s64 %rd35, %rd5, %rd34;
ld.global.u32 %r3448, [%rd35];
bra.uni BB3_36;

BB3_8:
setp.lt.u32	%p9, %r21, %r17;
@%p9 bra BB3_10;
bra.uni BB3_9;

BB3_10:
mad.lo.s32 %r402, %r21, %r374, %r27;
mul.wide.u32 %rd16, %r402, 4;
add.s64 %rd17, %rd5, %rd16;
ld.global.u32 %r3449, [%rd17];
bra.uni BB3_11;

BB3_34:
mov.f32 %f142, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f142;
mov.b32 %r3449, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f142;
mov.b32 %r3448, {low,low};}



BB3_36:
add.s32 %r69, %r21, 32;
setp.lt.u32	%p18, %r69, %r17;
@%p18 bra BB3_38;
bra.uni BB3_37;

BB3_38:
mul.lo.s32 %r426, %r69, %r374;
add.s32 %r427, %r426, %r3412;
add.s32 %r428, %r426, %r27;
mul.wide.u32 %rd36, %r428, 4;
add.s64 %rd37, %rd5, %rd36;
ld.global.u32 %r3447, [%rd37];
mul.wide.u32 %rd38, %r427, 4;
add.s64 %rd39, %rd5, %rd38;
ld.global.u32 %r3446, [%rd39];
bra.uni BB3_39;

BB3_9:
mov.f32 %f133, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f133;
mov.b32 %r3449, {low,low};}



BB3_11:
add.s32 %r36, %r21, 32;
setp.lt.u32	%p10, %r36, %r17;
@%p10 bra BB3_13;
bra.uni BB3_12;

BB3_13:
mad.lo.s32 %r404, %r36, %r374, %r27;
mul.wide.u32 %rd18, %r404, 4;
add.s64 %rd19, %rd5, %rd18;
ld.global.u32 %r3447, [%rd19];
bra.uni BB3_14;

BB3_37:
mov.f32 %f144, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f144;
mov.b32 %r3447, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f144;
mov.b32 %r3446, {low,low};}



BB3_39:
add.s32 %r76, %r21, 64;
setp.lt.u32	%p19, %r76, %r17;
@%p19 bra BB3_41;
bra.uni BB3_40;

BB3_41:
mul.lo.s32 %r431, %r76, %r374;
add.s32 %r432, %r431, %r3412;
add.s32 %r433, %r431, %r27;
mul.wide.u32 %rd40, %r433, 4;
add.s64 %rd41, %rd5, %rd40;
ld.global.u32 %r3445, [%rd41];
mul.wide.u32 %rd42, %r432, 4;
add.s64 %rd43, %rd5, %rd42;
ld.global.u32 %r3444, [%rd43];
bra.uni BB3_42;

BB3_12:
mov.f32 %f134, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f134;
mov.b32 %r3447, {low,low};}



BB3_14:
add.s32 %r40, %r21, 64;
setp.lt.u32	%p11, %r40, %r17;
@%p11 bra BB3_16;
bra.uni BB3_15;

BB3_16:
mad.lo.s32 %r406, %r40, %r374, %r27;
mul.wide.u32 %rd20, %r406, 4;
add.s64 %rd21, %rd5, %rd20;
ld.global.u32 %r3445, [%rd21];
bra.uni BB3_17;

BB3_40:
mov.f32 %f146, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f146;
mov.b32 %r3445, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f146;
mov.b32 %r3444, {low,low};}



BB3_42:
add.s32 %r83, %r21, 96;
setp.lt.u32	%p20, %r83, %r17;
@%p20 bra BB3_44;
bra.uni BB3_43;

BB3_44:
mul.lo.s32 %r436, %r83, %r374;
add.s32 %r437, %r436, %r3412;
add.s32 %r438, %r436, %r27;
mul.wide.u32 %rd44, %r438, 4;
add.s64 %rd45, %rd5, %rd44;
ld.global.u32 %r3443, [%rd45];
mul.wide.u32 %rd46, %r437, 4;
add.s64 %rd47, %rd5, %rd46;
ld.global.u32 %r3442, [%rd47];
bra.uni BB3_45;

BB3_15:
mov.f32 %f135, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f135;
mov.b32 %r3445, {low,low};}



BB3_17:
add.s32 %r44, %r21, 96;
setp.lt.u32	%p12, %r44, %r17;
@%p12 bra BB3_19;
bra.uni BB3_18;

BB3_19:
mad.lo.s32 %r408, %r44, %r374, %r27;
mul.wide.u32 %rd22, %r408, 4;
add.s64 %rd23, %rd5, %rd22;
ld.global.u32 %r3443, [%rd23];
bra.uni BB3_20;

BB3_43:
mov.f32 %f148, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f148;
mov.b32 %r3443, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f148;
mov.b32 %r3442, {low,low};}



BB3_45:
add.s32 %r90, %r21, 128;
setp.lt.u32	%p21, %r90, %r17;
@%p21 bra BB3_47;
bra.uni BB3_46;

BB3_47:
mul.lo.s32 %r441, %r90, %r374;
add.s32 %r442, %r441, %r3412;
add.s32 %r443, %r441, %r27;
mul.wide.u32 %rd48, %r443, 4;
add.s64 %rd49, %rd5, %rd48;
ld.global.u32 %r3441, [%rd49];
mul.wide.u32 %rd50, %r442, 4;
add.s64 %rd51, %rd5, %rd50;
ld.global.u32 %r3440, [%rd51];
bra.uni BB3_48;

BB3_18:
mov.f32 %f136, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f136;
mov.b32 %r3443, {low,low};}



BB3_20:
add.s32 %r48, %r21, 128;
setp.lt.u32	%p13, %r48, %r17;
@%p13 bra BB3_22;
bra.uni BB3_21;

BB3_22:
mad.lo.s32 %r410, %r48, %r374, %r27;
mul.wide.u32 %rd24, %r410, 4;
add.s64 %rd25, %rd5, %rd24;
ld.global.u32 %r3441, [%rd25];
bra.uni BB3_23;

BB3_46:
mov.f32 %f150, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f150;
mov.b32 %r3441, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f150;
mov.b32 %r3440, {low,low};}



BB3_48:
add.s32 %r97, %r21, 160;
setp.lt.u32	%p22, %r97, %r17;
@%p22 bra BB3_50;
bra.uni BB3_49;

BB3_50:
mul.lo.s32 %r446, %r97, %r374;
add.s32 %r447, %r446, %r3412;
add.s32 %r448, %r446, %r27;
mul.wide.u32 %rd52, %r448, 4;
add.s64 %rd53, %rd5, %rd52;
ld.global.u32 %r3439, [%rd53];
mul.wide.u32 %rd54, %r447, 4;
add.s64 %rd55, %rd5, %rd54;
ld.global.u32 %r3438, [%rd55];
bra.uni BB3_51;

BB3_21:
mov.f32 %f137, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f137;
mov.b32 %r3441, {low,low};}



BB3_23:
add.s32 %r52, %r21, 160;
setp.lt.u32	%p14, %r52, %r17;
@%p14 bra BB3_25;
bra.uni BB3_24;

BB3_25:
mad.lo.s32 %r412, %r52, %r374, %r27;
mul.wide.u32 %rd26, %r412, 4;
add.s64 %rd27, %rd5, %rd26;
ld.global.u32 %r3439, [%rd27];
bra.uni BB3_26;

BB3_49:
mov.f32 %f152, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f152;
mov.b32 %r3439, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f152;
mov.b32 %r3438, {low,low};}



BB3_51:
add.s32 %r104, %r21, 192;
setp.lt.u32	%p23, %r104, %r17;
@%p23 bra BB3_53;
bra.uni BB3_52;

BB3_53:
mul.lo.s32 %r451, %r104, %r374;
add.s32 %r452, %r451, %r3412;
add.s32 %r453, %r451, %r27;
mul.wide.u32 %rd56, %r453, 4;
add.s64 %rd57, %rd5, %rd56;
ld.global.u32 %r3437, [%rd57];
mul.wide.u32 %rd58, %r452, 4;
add.s64 %rd59, %rd5, %rd58;
ld.global.u32 %r3436, [%rd59];
bra.uni BB3_54;

BB3_24:
mov.f32 %f138, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f138;
mov.b32 %r3439, {low,low};}



BB3_26:
add.s32 %r56, %r21, 192;
setp.lt.u32	%p15, %r56, %r17;
@%p15 bra BB3_28;
bra.uni BB3_27;

BB3_28:
mad.lo.s32 %r414, %r56, %r374, %r27;
mul.wide.u32 %rd28, %r414, 4;
add.s64 %rd29, %rd5, %rd28;
ld.global.u32 %r3437, [%rd29];
bra.uni BB3_29;

BB3_52:
mov.f32 %f154, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f154;
mov.b32 %r3437, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f154;
mov.b32 %r3436, {low,low};}



BB3_54:
add.s32 %r454, %r21, 224;
mul.lo.s32 %r455, %r454, %r374;
add.s32 %r111, %r455, %r27;
add.s32 %r112, %r455, %r3412;
setp.lt.u32	%p24, %r454, %r17;
@%p24 bra BB3_56;
bra.uni BB3_55;

BB3_56:
mul.wide.u32 %rd60, %r111, 4;
add.s64 %rd61, %rd5, %rd60;
ld.global.u32 %r3435, [%rd61];
mul.wide.u32 %rd62, %r112, 4;
add.s64 %rd63, %rd5, %rd62;
ld.global.u32 %r3434, [%rd63];
bra.uni BB3_57;

BB3_27:
mov.f32 %f139, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f139;
mov.b32 %r3437, {low,low};}



BB3_29:
add.s32 %r60, %r21, 224;
setp.lt.u32	%p16, %r60, %r17;
@%p16 bra BB3_32;
bra.uni BB3_30;

BB3_32:
mad.lo.s32 %r418, %r60, %r374, %r27;
mul.wide.u32 %rd30, %r418, 4;
add.s64 %rd31, %rd5, %rd30;
ld.global.u32 %r3435, [%rd31];
bra.uni BB3_31;

BB3_55:
mov.f32 %f156, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f156;
mov.b32 %r3435, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f156;
mov.b32 %r3434, {low,low};}


	bra.uni BB3_57;

BB3_30:
mov.f32 %f140, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f140;
mov.b32 %r3435, {low,low};}



BB3_31:

BB3_57:

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3449;
mov.b32 {blow,bhigh}, %r3448;
mov.b32 %r458, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3449;
mov.b32 {blow,bhigh}, %r3448;
mov.b32 %r461, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3447;
mov.b32 {blow,bhigh}, %r3446;
mov.b32 %r464, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3447;
mov.b32 {blow,bhigh}, %r3446;
mov.b32 %r467, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3445;
mov.b32 {blow,bhigh}, %r3444;
mov.b32 %r470, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3445;
mov.b32 {blow,bhigh}, %r3444;
mov.b32 %r473, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3443;
mov.b32 {blow,bhigh}, %r3442;
mov.b32 %r476, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3443;
mov.b32 {blow,bhigh}, %r3442;
mov.b32 %r479, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3441;
mov.b32 {blow,bhigh}, %r3440;
mov.b32 %r482, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3441;
mov.b32 {blow,bhigh}, %r3440;
mov.b32 %r485, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3439;
mov.b32 {blow,bhigh}, %r3438;
mov.b32 %r488, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3439;
mov.b32 {blow,bhigh}, %r3438;
mov.b32 %r491, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3437;
mov.b32 {blow,bhigh}, %r3436;
mov.b32 %r494, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3437;
mov.b32 {blow,bhigh}, %r3436;
mov.b32 %r497, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3435;
mov.b32 {blow,bhigh}, %r3434;
mov.b32 %r500, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3435;
mov.b32 {blow,bhigh}, %r3434;
mov.b32 %r503, {ahigh,bhigh};}


	setp.eq.s32	%p25, %r369, 1;
selp.b32	%r3450, %r500, %r503, %p25;
selp.b32	%r3451, %r503, %r500, %p25;
selp.b32	%r3452, %r494, %r497, %p25;
selp.b32	%r3453, %r497, %r494, %p25;
selp.b32	%r3454, %r488, %r491, %p25;
selp.b32	%r3455, %r491, %r488, %p25;
selp.b32	%r3456, %r482, %r485, %p25;
selp.b32	%r3457, %r485, %r482, %p25;
selp.b32	%r3458, %r476, %r479, %p25;
selp.b32	%r3459, %r479, %r476, %p25;
selp.b32	%r3460, %r470, %r473, %p25;
selp.b32	%r3461, %r473, %r470, %p25;
selp.b32	%r3462, %r464, %r467, %p25;
selp.b32	%r3463, %r467, %r464, %p25;
selp.b32	%r3464, %r458, %r461, %p25;
selp.b32	%r3465, %r461, %r458, %p25;

BB3_58:
mul.wide.u32 %rd72, %r21, 4;
add.s64 %rd64, %rd2, %rd72;

	ld.global.nc.b32 %r506, [%rd64];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r506;
mov.b32 %r507, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r506;
mov.b32 %r509, {high,high};}


	
	{mul.f16x2 %r511,%r3465,%r507;
}

	
	{mul.f16x2 %r514,%r3464,%r509;
}

	
	{sub.f16x2 %r517,%r511,%r514;
}

	
	{mul.f16x2 %r520,%r3465,%r509;
}

	
	{fma.rn.f16x2 %r523,%r3464,%r507,%r520;
}

	add.s64 %rd65, %rd64, 128;

	ld.global.nc.b32 %r527, [%rd65];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r527;
mov.b32 %r528, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r527;
mov.b32 %r530, {high,high};}


	
	{mul.f16x2 %r532,%r3463,%r528;
}

	
	{mul.f16x2 %r535,%r3462,%r530;
}

	
	{sub.f16x2 %r538,%r532,%r535;
}

	
	{mul.f16x2 %r541,%r3463,%r530;
}

	
	{fma.rn.f16x2 %r544,%r3462,%r528,%r541;
}

	add.s64 %rd66, %rd64, 256;

	ld.global.nc.b32 %r548, [%rd66];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r548;
mov.b32 %r549, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r548;
mov.b32 %r551, {high,high};}


	
	{mul.f16x2 %r553,%r3461,%r549;
}

	
	{mul.f16x2 %r556,%r3460,%r551;
}

	
	{sub.f16x2 %r559,%r553,%r556;
}

	
	{mul.f16x2 %r562,%r3461,%r551;
}

	
	{fma.rn.f16x2 %r565,%r3460,%r549,%r562;
}

	add.s64 %rd67, %rd64, 384;

	ld.global.nc.b32 %r569, [%rd67];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r569;
mov.b32 %r570, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r569;
mov.b32 %r572, {high,high};}


	
	{mul.f16x2 %r574,%r3459,%r570;
}

	
	{mul.f16x2 %r577,%r3458,%r572;
}

	
	{sub.f16x2 %r580,%r574,%r577;
}

	
	{mul.f16x2 %r583,%r3459,%r572;
}

	
	{fma.rn.f16x2 %r586,%r3458,%r570,%r583;
}

	add.s64 %rd68, %rd64, 512;

	ld.global.nc.b32 %r590, [%rd68];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r590;
mov.b32 %r591, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r590;
mov.b32 %r593, {high,high};}


	
	{mul.f16x2 %r595,%r3457,%r591;
}

	
	{mul.f16x2 %r598,%r3456,%r593;
}

	
	{sub.f16x2 %r601,%r595,%r598;
}

	
	{mul.f16x2 %r604,%r3457,%r593;
}

	
	{fma.rn.f16x2 %r607,%r3456,%r591,%r604;
}

	add.s64 %rd69, %rd64, 640;

	ld.global.nc.b32 %r611, [%rd69];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r611;
mov.b32 %r612, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r611;
mov.b32 %r614, {high,high};}


	
	{mul.f16x2 %r616,%r3455,%r612;
}

	
	{mul.f16x2 %r619,%r3454,%r614;
}

	
	{sub.f16x2 %r622,%r616,%r619;
}

	
	{mul.f16x2 %r625,%r3455,%r614;
}

	
	{fma.rn.f16x2 %r628,%r3454,%r612,%r625;
}

	add.s64 %rd70, %rd64, 768;

	ld.global.nc.b32 %r632, [%rd70];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r632;
mov.b32 %r633, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r632;
mov.b32 %r635, {high,high};}


	
	{mul.f16x2 %r637,%r3453,%r633;
}

	
	{mul.f16x2 %r640,%r3452,%r635;
}

	
	{sub.f16x2 %r643,%r637,%r640;
}

	
	{mul.f16x2 %r646,%r3453,%r635;
}

	
	{fma.rn.f16x2 %r649,%r3452,%r633,%r646;
}

	add.s64 %rd71, %rd64, 896;

	ld.global.nc.b32 %r653, [%rd71];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r653;
mov.b32 %r654, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r653;
mov.b32 %r656, {high,high};}


	
	{mul.f16x2 %r658,%r3451,%r654;
}

	
	{mul.f16x2 %r661,%r3450,%r656;
}

	
	{sub.f16x2 %r664,%r658,%r661;
}

	
	{mul.f16x2 %r667,%r3451,%r656;
}

	
	{fma.rn.f16x2 %r670,%r3450,%r654,%r667;
}

	
	{add.f16x2 %r674,%r517,%r601;
}

	
	{add.f16x2 %r677,%r523,%r607;
}

	
	{sub.f16x2 %r680,%r517,%r601;
}

	
	{sub.f16x2 %r683,%r523,%r607;
}

	
	{add.f16x2 %r686,%r559,%r643;
}

	
	{add.f16x2 %r689,%r565,%r649;
}

	
	{sub.f16x2 %r692,%r559,%r643;
}

	
	{sub.f16x2 %r695,%r565,%r649;
}

	
	{xor.b32 %r698,%r692,0x80008000;
}

	
	{add.f16x2 %r700,%r674,%r686;
}

	
	{add.f16x2 %r703,%r677,%r689;
}

	
	{sub.f16x2 %r706,%r674,%r686;
}

	
	{sub.f16x2 %r709,%r677,%r689;
}

	
	{add.f16x2 %r712,%r680,%r695;
}

	
	{add.f16x2 %r715,%r683,%r698;
}

	
	{sub.f16x2 %r718,%r680,%r695;
}

	
	{sub.f16x2 %r721,%r683,%r698;
}

	
	{add.f16x2 %r724,%r538,%r622;
}

	
	{add.f16x2 %r727,%r544,%r628;
}

	
	{sub.f16x2 %r730,%r538,%r622;
}

	
	{sub.f16x2 %r733,%r544,%r628;
}

	
	{add.f16x2 %r736,%r580,%r664;
}

	
	{add.f16x2 %r739,%r586,%r670;
}

	
	{sub.f16x2 %r742,%r580,%r664;
}

	
	{sub.f16x2 %r745,%r586,%r670;
}

	
	{xor.b32 %r748,%r742,0x80008000;
}

	
	{add.f16x2 %r750,%r724,%r736;
}

	
	{add.f16x2 %r753,%r727,%r739;
}

	
	{sub.f16x2 %r756,%r724,%r736;
}

	
	{sub.f16x2 %r759,%r727,%r739;
}

	
	{add.f16x2 %r762,%r730,%r745;
}

	
	{add.f16x2 %r765,%r733,%r748;
}

	
	{sub.f16x2 %r768,%r730,%r745;
}

	
	{sub.f16x2 %r771,%r733,%r748;
}

	mov.f32 %f158, 0f3F3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f158;
cvt.rn.f16.f32 high, %f158;
mov.b32 %r774, {low,high};}


	mov.f32 %f168, 0fBF3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f168;
cvt.rn.f16.f32 high, %f168;
mov.b32 %r775, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f168;
cvt.rn.f16.f32 high, %f168;
mov.b32 %r778, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f168;
cvt.rn.f16.f32 high, %f168;
mov.b32 %r779, {low,high};}


	
	{mul.f16x2 %r788,%r762,%r774;
}

	
	{mul.f16x2 %r791,%r765,%r775;
}

	
	{sub.f16x2 %r794,%r788,%r791;
}

	
	{mul.f16x2 %r797,%r762,%r775;
}

	
	{fma.rn.f16x2 %r800,%r765,%r774,%r797;
}

	
	{xor.b32 %r804,%r756,0x80008000;
}

	
	{mul.f16x2 %r806,%r768,%r778;
}

	
	{mul.f16x2 %r809,%r771,%r779;
}

	
	{sub.f16x2 %r812,%r806,%r809;
}

	
	{mul.f16x2 %r815,%r768,%r779;
}

	
	{fma.rn.f16x2 %r818,%r771,%r778,%r815;
}

	
	{add.f16x2 %r822,%r700,%r750;
}

	
	{add.f16x2 %r825,%r703,%r753;
}

	
	{sub.f16x2 %r828,%r700,%r750;
}

	
	{sub.f16x2 %r831,%r703,%r753;
}

	
	{add.f16x2 %r834,%r712,%r794;
}

	
	{add.f16x2 %r837,%r715,%r800;
}

	
	{sub.f16x2 %r840,%r712,%r794;
}

	
	{sub.f16x2 %r843,%r715,%r800;
}

	
	{add.f16x2 %r846,%r706,%r759;
}

	
	{add.f16x2 %r849,%r709,%r804;
}

	
	{sub.f16x2 %r852,%r706,%r759;
}

	
	{sub.f16x2 %r855,%r709,%r804;
}

	
	{add.f16x2 %r858,%r718,%r812;
}

	
	{add.f16x2 %r861,%r721,%r818;
}

	
	{sub.f16x2 %r864,%r718,%r812;
}

	
	{sub.f16x2 %r867,%r721,%r818;
}

	and.b32 %r168, %r21, 31;
cvt.rn.f32.u32	%f203, %r168;
mul.f32 %f204, %f203, 0f3CC90FDB;
cos.approx.f32 %f185, %f204;
sin.approx.f32 %f205, %f204;
neg.f32 %f186, %f205;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f185;
cvt.rn.f16.f32 high, %f186;
mov.b32 %r870, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r873, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r875, {high,high};}


	
	{mul.f16x2 %r877,%r837,%r875;
}

	
	{xor.b32 %r880,%r877,0x80008000;
}

	
	{fma.rn.f16x2 %r882,%r834,%r873,%r880;
}

	
	{mul.f16x2 %r886,%r834,%r875;
}

	
	{fma.rn.f16x2 %r889,%r837,%r873,%r886;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r893, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r895, {high,high};}


	mov.f32 %f199, 0fBF800000;
mov.f32 %f200, 0f3F800000;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f199;
cvt.rn.f16.f32 high, %f200;
mov.b32 %r897, {low,high};}


	
	{mul.f16x2 %r898,%r895,%r897;
}

	
	{mul.f16x2 %r901,%r870,%r893;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r904, {high,low};}


	
	{fma.rn.f16x2 %r906,%r898,%r904,%r901;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r906;
mov.b32 %r910, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r906;
mov.b32 %r912, {high,high};}


	
	{mul.f16x2 %r914,%r849,%r912;
}

	
	{xor.b32 %r917,%r914,0x80008000;
}

	
	{fma.rn.f16x2 %r919,%r846,%r910,%r917;
}

	
	{mul.f16x2 %r923,%r846,%r912;
}

	
	{fma.rn.f16x2 %r926,%r849,%r910,%r923;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r930, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r932, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f199;
cvt.rn.f16.f32 high, %f200;
mov.b32 %r934, {low,high};}


	
	{mul.f16x2 %r935,%r932,%r934;
}

	
	{mul.f16x2 %r938,%r906,%r930;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r906;
mov.b32 %r941, {high,low};}


	
	{fma.rn.f16x2 %r943,%r935,%r941,%r938;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r943;
mov.b32 %r947, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r943;
mov.b32 %r949, {high,high};}


	
	{mul.f16x2 %r951,%r861,%r949;
}

	
	{xor.b32 %r954,%r951,0x80008000;
}

	
	{fma.rn.f16x2 %r956,%r858,%r947,%r954;
}

	
	{mul.f16x2 %r960,%r858,%r949;
}

	
	{fma.rn.f16x2 %r963,%r861,%r947,%r960;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r967, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r969, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f199;
cvt.rn.f16.f32 high, %f200;
mov.b32 %r971, {low,high};}


	
	{mul.f16x2 %r972,%r969,%r971;
}

	
	{mul.f16x2 %r975,%r943,%r967;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r943;
mov.b32 %r978, {high,low};}


	
	{fma.rn.f16x2 %r980,%r972,%r978,%r975;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r980;
mov.b32 %r984, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r980;
mov.b32 %r986, {high,high};}


	
	{mul.f16x2 %r988,%r831,%r986;
}

	
	{xor.b32 %r991,%r988,0x80008000;
}

	
	{fma.rn.f16x2 %r993,%r828,%r984,%r991;
}

	
	{mul.f16x2 %r997,%r828,%r986;
}

	
	{fma.rn.f16x2 %r1000,%r831,%r984,%r997;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r1004, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r1006, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f199;
cvt.rn.f16.f32 high, %f200;
mov.b32 %r1008, {low,high};}


	
	{mul.f16x2 %r1009,%r1006,%r1008;
}

	
	{mul.f16x2 %r1012,%r980,%r1004;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r980;
mov.b32 %r1015, {high,low};}


	
	{fma.rn.f16x2 %r1017,%r1009,%r1015,%r1012;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1017;
mov.b32 %r1021, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1017;
mov.b32 %r1023, {high,high};}


	
	{mul.f16x2 %r1025,%r843,%r1023;
}

	
	{xor.b32 %r1028,%r1025,0x80008000;
}

	
	{fma.rn.f16x2 %r1030,%r840,%r1021,%r1028;
}

	
	{mul.f16x2 %r1034,%r840,%r1023;
}

	
	{fma.rn.f16x2 %r1037,%r843,%r1021,%r1034;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r1041, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r1043, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f199;
cvt.rn.f16.f32 high, %f200;
mov.b32 %r1045, {low,high};}


	
	{mul.f16x2 %r1046,%r1043,%r1045;
}

	
	{mul.f16x2 %r1049,%r1017,%r1041;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1017;
mov.b32 %r1052, {high,low};}


	
	{fma.rn.f16x2 %r1054,%r1046,%r1052,%r1049;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1054;
mov.b32 %r1058, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1054;
mov.b32 %r1060, {high,high};}


	
	{mul.f16x2 %r1062,%r855,%r1060;
}

	
	{xor.b32 %r1065,%r1062,0x80008000;
}

	
	{fma.rn.f16x2 %r1067,%r852,%r1058,%r1065;
}

	
	{mul.f16x2 %r1071,%r852,%r1060;
}

	
	{fma.rn.f16x2 %r1074,%r855,%r1058,%r1071;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r1078, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r1080, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f199;
cvt.rn.f16.f32 high, %f200;
mov.b32 %r1082, {low,high};}


	
	{mul.f16x2 %r1083,%r1080,%r1082;
}

	
	{mul.f16x2 %r1086,%r1054,%r1078;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1054;
mov.b32 %r1089, {high,low};}


	
	{fma.rn.f16x2 %r1091,%r1083,%r1089,%r1086;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1091;
mov.b32 %r1095, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1091;
mov.b32 %r1097, {high,high};}


	
	{mul.f16x2 %r1099,%r867,%r1097;
}

	
	{xor.b32 %r1102,%r1099,0x80008000;
}

	
	{fma.rn.f16x2 %r1104,%r864,%r1095,%r1102;
}

	
	{mul.f16x2 %r1108,%r864,%r1097;
}

	
	{fma.rn.f16x2 %r1111,%r867,%r1095,%r1108;
}

	shl.b32 %r1139, %r21, 3;
and.b32 %r1140, %r1139, -256;
shl.b32 %r1141, %r19, 8;
add.s32 %r183, %r1140, %r1141;
barrier.sync 0;
mov.u32 %r3403, %tid.x;
and.b32 %r3402, %r3403, 31;
shl.b32 %r1142, %r3402, 3;
add.s32 %r1143, %r1142, %r183;
shl.b32 %r1144, %r1143, 2;
mov.u32 %r1145, smem_full;
add.s32 %r184, %r1145, %r1144;
st.shared.u32 [%r184], %r822;
st.shared.u32 [%r184+4], %r882;
st.shared.u32 [%r184+8], %r919;
st.shared.u32 [%r184+12], %r956;
st.shared.u32 [%r184+16], %r993;
st.shared.u32 [%r184+20], %r1030;
st.shared.u32 [%r184+24], %r1067;
st.shared.u32 [%r184+28], %r1104;
barrier.sync 0;
mov.u32 %r3405, %tid.x;
and.b32 %r3404, %r3405, 31;
add.s32 %r1146, %r3404, %r183;
shl.b32 %r1147, %r1146, 2;
add.s32 %r185, %r1145, %r1147;
ld.shared.u32 %r186, [%r185];
ld.shared.u32 %r187, [%r185+128];
ld.shared.u32 %r188, [%r185+256];
ld.shared.u32 %r189, [%r185+384];
ld.shared.u32 %r190, [%r185+512];
ld.shared.u32 %r191, [%r185+640];
ld.shared.u32 %r192, [%r185+768];
ld.shared.u32 %r193, [%r185+896];
barrier.sync 0;
st.shared.u32 [%r184], %r825;
st.shared.u32 [%r184+4], %r889;
st.shared.u32 [%r184+8], %r926;
st.shared.u32 [%r184+12], %r963;
st.shared.u32 [%r184+16], %r1000;
st.shared.u32 [%r184+20], %r1037;
st.shared.u32 [%r184+24], %r1074;
st.shared.u32 [%r184+28], %r1111;
barrier.sync 0;
mov.u32 %r3407, %tid.x;
and.b32 %r3406, %r3407, 31;
mov.f32 %f622, 0f3F800000;
mov.f32 %f621, 0fBF800000;
mov.f32 %f620, 0fBF3504F3;
mov.f32 %f619, 0f3F3504F3;
mov.u32 %r3369, %tid.x;
ld.shared.u32 %r1153, [%r185];
ld.shared.u32 %r1203, [%r185+128];
ld.shared.u32 %r1165, [%r185+256];
ld.shared.u32 %r1215, [%r185+384];
ld.shared.u32 %r1154, [%r185+512];
ld.shared.u32 %r1204, [%r185+640];
ld.shared.u32 %r1166, [%r185+768];
ld.shared.u32 %r1216, [%r185+896];

	{add.f16x2 %r1149,%r186,%r190;
}

	
	{add.f16x2 %r1152,%r1153,%r1154;
}

	
	{sub.f16x2 %r1155,%r186,%r190;
}

	
	{sub.f16x2 %r1158,%r1153,%r1154;
}

	
	{add.f16x2 %r1161,%r188,%r192;
}

	
	{add.f16x2 %r1164,%r1165,%r1166;
}

	
	{sub.f16x2 %r1167,%r188,%r192;
}

	
	{sub.f16x2 %r1170,%r1165,%r1166;
}

	
	{xor.b32 %r1173,%r1167,0x80008000;
}

	
	{add.f16x2 %r1175,%r1149,%r1161;
}

	
	{add.f16x2 %r1178,%r1152,%r1164;
}

	
	{sub.f16x2 %r1181,%r1149,%r1161;
}

	
	{sub.f16x2 %r1184,%r1152,%r1164;
}

	
	{add.f16x2 %r1187,%r1155,%r1170;
}

	
	{add.f16x2 %r1190,%r1158,%r1173;
}

	
	{sub.f16x2 %r1193,%r1155,%r1170;
}

	
	{sub.f16x2 %r1196,%r1158,%r1173;
}

	
	{add.f16x2 %r1199,%r187,%r191;
}

	
	{add.f16x2 %r1202,%r1203,%r1204;
}

	
	{sub.f16x2 %r1205,%r187,%r191;
}

	
	{sub.f16x2 %r1208,%r1203,%r1204;
}

	
	{add.f16x2 %r1211,%r189,%r193;
}

	
	{add.f16x2 %r1214,%r1215,%r1216;
}

	
	{sub.f16x2 %r1217,%r189,%r193;
}

	
	{sub.f16x2 %r1220,%r1215,%r1216;
}

	
	{xor.b32 %r1223,%r1217,0x80008000;
}

	
	{add.f16x2 %r1225,%r1199,%r1211;
}

	
	{add.f16x2 %r1228,%r1202,%r1214;
}

	
	{sub.f16x2 %r1231,%r1199,%r1211;
}

	
	{sub.f16x2 %r1234,%r1202,%r1214;
}

	
	{add.f16x2 %r1237,%r1205,%r1220;
}

	
	{add.f16x2 %r1240,%r1208,%r1223;
}

	
	{sub.f16x2 %r1243,%r1205,%r1220;
}

	
	{sub.f16x2 %r1246,%r1208,%r1223;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f619;
cvt.rn.f16.f32 high, %f619;
mov.b32 %r1249, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f620;
cvt.rn.f16.f32 high, %f620;
mov.b32 %r1250, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f620;
cvt.rn.f16.f32 high, %f620;
mov.b32 %r1253, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f620;
cvt.rn.f16.f32 high, %f620;
mov.b32 %r1254, {low,high};}


	
	{mul.f16x2 %r1263,%r1237,%r1249;
}

	
	{mul.f16x2 %r1266,%r1240,%r1250;
}

	
	{sub.f16x2 %r1269,%r1263,%r1266;
}

	
	{mul.f16x2 %r1272,%r1237,%r1250;
}

	
	{fma.rn.f16x2 %r1275,%r1240,%r1249,%r1272;
}

	
	{xor.b32 %r1279,%r1231,0x80008000;
}

	
	{mul.f16x2 %r1281,%r1243,%r1253;
}

	
	{mul.f16x2 %r1284,%r1246,%r1254;
}

	
	{sub.f16x2 %r1287,%r1281,%r1284;
}

	
	{mul.f16x2 %r1290,%r1243,%r1254;
}

	
	{fma.rn.f16x2 %r1293,%r1246,%r1253,%r1290;
}

	
	{add.f16x2 %r1297,%r1175,%r1225;
}

	
	{add.f16x2 %r1300,%r1178,%r1228;
}

	
	{sub.f16x2 %r1303,%r1175,%r1225;
}

	
	{sub.f16x2 %r1306,%r1178,%r1228;
}

	
	{add.f16x2 %r1309,%r1187,%r1269;
}

	
	{add.f16x2 %r1312,%r1190,%r1275;
}

	
	{sub.f16x2 %r1315,%r1187,%r1269;
}

	
	{sub.f16x2 %r1318,%r1190,%r1275;
}

	
	{add.f16x2 %r1321,%r1181,%r1234;
}

	
	{add.f16x2 %r1324,%r1184,%r1279;
}

	
	{sub.f16x2 %r1327,%r1181,%r1234;
}

	
	{sub.f16x2 %r1330,%r1184,%r1279;
}

	
	{add.f16x2 %r1333,%r1193,%r1287;
}

	
	{add.f16x2 %r1336,%r1196,%r1293;
}

	
	{sub.f16x2 %r1339,%r1193,%r1287;
}

	
	{sub.f16x2 %r1342,%r1196,%r1293;
}

	shr.u32 %r196, %r3406, 3;
cvt.rn.f32.u32	%f252, %r196;
mul.f32 %f253, %f252, 0f3E490FDB;
cos.approx.f32 %f234, %f253;
sin.approx.f32 %f254, %f253;
neg.f32 %f235, %f254;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f234;
cvt.rn.f16.f32 high, %f235;
mov.b32 %r1345, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1348, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1350, {high,high};}


	
	{mul.f16x2 %r1352,%r1312,%r1350;
}

	
	{xor.b32 %r1355,%r1352,0x80008000;
}

	
	{fma.rn.f16x2 %r1357,%r1309,%r1348,%r1355;
}

	
	{mul.f16x2 %r1361,%r1309,%r1350;
}

	
	{fma.rn.f16x2 %r1364,%r1312,%r1348,%r1361;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1368, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1370, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f621;
cvt.rn.f16.f32 high, %f622;
mov.b32 %r1372, {low,high};}


	
	{mul.f16x2 %r1373,%r1370,%r1372;
}

	
	{mul.f16x2 %r1376,%r1345,%r1368;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1379, {high,low};}


	
	{fma.rn.f16x2 %r1381,%r1373,%r1379,%r1376;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1381;
mov.b32 %r1385, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1381;
mov.b32 %r1387, {high,high};}


	
	{mul.f16x2 %r1389,%r1324,%r1387;
}

	
	{xor.b32 %r1392,%r1389,0x80008000;
}

	
	{fma.rn.f16x2 %r1394,%r1321,%r1385,%r1392;
}

	
	{mul.f16x2 %r1398,%r1321,%r1387;
}

	
	{fma.rn.f16x2 %r1401,%r1324,%r1385,%r1398;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1405, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1407, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f621;
cvt.rn.f16.f32 high, %f622;
mov.b32 %r1409, {low,high};}


	
	{mul.f16x2 %r1410,%r1407,%r1409;
}

	
	{mul.f16x2 %r1413,%r1381,%r1405;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1381;
mov.b32 %r1416, {high,low};}


	
	{fma.rn.f16x2 %r1418,%r1410,%r1416,%r1413;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1418;
mov.b32 %r1422, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1418;
mov.b32 %r1424, {high,high};}


	
	{mul.f16x2 %r1426,%r1336,%r1424;
}

	
	{xor.b32 %r1429,%r1426,0x80008000;
}

	
	{fma.rn.f16x2 %r1431,%r1333,%r1422,%r1429;
}

	
	{mul.f16x2 %r1435,%r1333,%r1424;
}

	
	{fma.rn.f16x2 %r1438,%r1336,%r1422,%r1435;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1442, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1444, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f621;
cvt.rn.f16.f32 high, %f622;
mov.b32 %r1446, {low,high};}


	
	{mul.f16x2 %r1447,%r1444,%r1446;
}

	
	{mul.f16x2 %r1450,%r1418,%r1442;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1418;
mov.b32 %r1453, {high,low};}


	
	{fma.rn.f16x2 %r1455,%r1447,%r1453,%r1450;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1455;
mov.b32 %r1459, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1455;
mov.b32 %r1461, {high,high};}


	
	{mul.f16x2 %r1463,%r1306,%r1461;
}

	
	{xor.b32 %r1466,%r1463,0x80008000;
}

	
	{fma.rn.f16x2 %r1468,%r1303,%r1459,%r1466;
}

	
	{mul.f16x2 %r1472,%r1303,%r1461;
}

	
	{fma.rn.f16x2 %r1475,%r1306,%r1459,%r1472;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1479, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1481, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f621;
cvt.rn.f16.f32 high, %f622;
mov.b32 %r1483, {low,high};}


	
	{mul.f16x2 %r1484,%r1481,%r1483;
}

	
	{mul.f16x2 %r1487,%r1455,%r1479;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1455;
mov.b32 %r1490, {high,low};}


	
	{fma.rn.f16x2 %r1492,%r1484,%r1490,%r1487;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1492;
mov.b32 %r1496, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1492;
mov.b32 %r1498, {high,high};}


	
	{mul.f16x2 %r1500,%r1318,%r1498;
}

	
	{xor.b32 %r1503,%r1500,0x80008000;
}

	
	{fma.rn.f16x2 %r1505,%r1315,%r1496,%r1503;
}

	
	{mul.f16x2 %r1509,%r1315,%r1498;
}

	
	{fma.rn.f16x2 %r1512,%r1318,%r1496,%r1509;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1516, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1518, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f621;
cvt.rn.f16.f32 high, %f622;
mov.b32 %r1520, {low,high};}


	
	{mul.f16x2 %r1521,%r1518,%r1520;
}

	
	{mul.f16x2 %r1524,%r1492,%r1516;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1492;
mov.b32 %r1527, {high,low};}


	
	{fma.rn.f16x2 %r1529,%r1521,%r1527,%r1524;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1529;
mov.b32 %r1533, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1529;
mov.b32 %r1535, {high,high};}


	
	{mul.f16x2 %r1537,%r1330,%r1535;
}

	
	{xor.b32 %r1540,%r1537,0x80008000;
}

	
	{fma.rn.f16x2 %r1542,%r1327,%r1533,%r1540;
}

	
	{mul.f16x2 %r1546,%r1327,%r1535;
}

	
	{fma.rn.f16x2 %r1549,%r1330,%r1533,%r1546;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1553, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1555, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f621;
cvt.rn.f16.f32 high, %f622;
mov.b32 %r1557, {low,high};}


	
	{mul.f16x2 %r1558,%r1555,%r1557;
}

	
	{mul.f16x2 %r1561,%r1529,%r1553;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1529;
mov.b32 %r1564, {high,low};}


	
	{fma.rn.f16x2 %r1566,%r1558,%r1564,%r1561;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1566;
mov.b32 %r1570, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1566;
mov.b32 %r1572, {high,high};}


	
	{mul.f16x2 %r1574,%r1342,%r1572;
}

	
	{xor.b32 %r1577,%r1574,0x80008000;
}

	
	{fma.rn.f16x2 %r1579,%r1339,%r1570,%r1577;
}

	
	{mul.f16x2 %r1583,%r1339,%r1572;
}

	
	{fma.rn.f16x2 %r1586,%r1342,%r1570,%r1583;
}

	and.b32 %r1607, %r3369, 7;
add.s32 %r211, %r183, %r1607;
barrier.sync 0;
mov.u32 %r3315, %tid.x;
and.b32 %r3314, %r3315, 31;
shr.u32 %r3313, %r3314, 3;
mov.u32 %r3312, smem_full;
shl.b32 %r1608, %r3313, 6;
add.s32 %r1609, %r1608, %r211;
shl.b32 %r1610, %r1609, 2;
add.s32 %r212, %r3312, %r1610;
st.shared.u32 [%r212], %r1297;
st.shared.u32 [%r212+32], %r1357;
st.shared.u32 [%r212+64], %r1394;
st.shared.u32 [%r212+96], %r1431;
st.shared.u32 [%r212+128], %r1468;
st.shared.u32 [%r212+160], %r1505;
st.shared.u32 [%r212+192], %r1542;
st.shared.u32 [%r212+224], %r1579;
barrier.sync 0;
mov.u32 %r3319, %tid.x;
and.b32 %r3318, %r3319, 31;
shr.u32 %r3317, %r3318, 3;
mov.u32 %r3316, smem_full;
shl.b32 %r1612, %r3317, 3;
add.s32 %r1613, %r1612, %r211;
shl.b32 %r1614, %r1613, 2;
add.s32 %r213, %r3316, %r1614;
ld.shared.u32 %r214, [%r213];
ld.shared.u32 %r215, [%r213+128];
ld.shared.u32 %r216, [%r213+256];
ld.shared.u32 %r217, [%r213+384];
ld.shared.u32 %r218, [%r213+512];
ld.shared.u32 %r219, [%r213+640];
ld.shared.u32 %r220, [%r213+768];
ld.shared.u32 %r221, [%r213+896];
barrier.sync 0;
st.shared.u32 [%r212], %r1300;
st.shared.u32 [%r212+32], %r1364;
st.shared.u32 [%r212+64], %r1401;
st.shared.u32 [%r212+96], %r1438;
st.shared.u32 [%r212+128], %r1475;
st.shared.u32 [%r212+160], %r1512;
st.shared.u32 [%r212+192], %r1549;
st.shared.u32 [%r212+224], %r1586;
barrier.sync 0;
neg.f32 %f623, %f205;
mov.u32 %r3327, %tid.x;
add.s32 %r3326, %r3327, 224;
cvt.u64.u32	%rd153, %r3326;
add.s32 %r3325, %r3327, 192;
cvt.u64.u32	%rd152, %r3325;
add.s32 %r3324, %r3327, 160;
cvt.u64.u32	%rd151, %r3324;
add.s32 %r3323, %r3327, 128;
cvt.u64.u32	%rd150, %r3323;
add.s32 %r3322, %r3327, 96;
cvt.u64.u32	%rd149, %r3322;
add.s32 %r3321, %r3327, 64;
cvt.u64.u32	%rd148, %r3321;
add.s32 %r3320, %r3327, 32;
cvt.u64.u32	%rd147, %r3320;
ld.param.u64 %rd146, [_Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+120];
cvt.u64.u32	%rd145, %r3327;
mov.f32 %f614, 0f3F800000;
mov.f32 %f613, 0fBF800000;
mov.f32 %f612, 0fBF3504F3;
mov.f32 %f611, 0f3F3504F3;
ld.shared.u32 %r1620, [%r213];
ld.shared.u32 %r1670, [%r213+128];
ld.shared.u32 %r1632, [%r213+256];
ld.shared.u32 %r1682, [%r213+384];
ld.shared.u32 %r1621, [%r213+512];
ld.shared.u32 %r1671, [%r213+640];
ld.shared.u32 %r1633, [%r213+768];
ld.shared.u32 %r1683, [%r213+896];

	{add.f16x2 %r1616,%r214,%r218;
}

	
	{add.f16x2 %r1619,%r1620,%r1621;
}

	
	{sub.f16x2 %r1622,%r214,%r218;
}

	
	{sub.f16x2 %r1625,%r1620,%r1621;
}

	
	{add.f16x2 %r1628,%r216,%r220;
}

	
	{add.f16x2 %r1631,%r1632,%r1633;
}

	
	{sub.f16x2 %r1634,%r216,%r220;
}

	
	{sub.f16x2 %r1637,%r1632,%r1633;
}

	
	{xor.b32 %r1640,%r1634,0x80008000;
}

	
	{add.f16x2 %r1642,%r1616,%r1628;
}

	
	{add.f16x2 %r1645,%r1619,%r1631;
}

	
	{sub.f16x2 %r1648,%r1616,%r1628;
}

	
	{sub.f16x2 %r1651,%r1619,%r1631;
}

	
	{add.f16x2 %r1654,%r1622,%r1637;
}

	
	{add.f16x2 %r1657,%r1625,%r1640;
}

	
	{sub.f16x2 %r1660,%r1622,%r1637;
}

	
	{sub.f16x2 %r1663,%r1625,%r1640;
}

	
	{add.f16x2 %r1666,%r215,%r219;
}

	
	{add.f16x2 %r1669,%r1670,%r1671;
}

	
	{sub.f16x2 %r1672,%r215,%r219;
}

	
	{sub.f16x2 %r1675,%r1670,%r1671;
}

	
	{add.f16x2 %r1678,%r217,%r221;
}

	
	{add.f16x2 %r1681,%r1682,%r1683;
}

	
	{sub.f16x2 %r1684,%r217,%r221;
}

	
	{sub.f16x2 %r1687,%r1682,%r1683;
}

	
	{xor.b32 %r1690,%r1684,0x80008000;
}

	
	{add.f16x2 %r1692,%r1666,%r1678;
}

	
	{add.f16x2 %r1695,%r1669,%r1681;
}

	
	{sub.f16x2 %r1698,%r1666,%r1678;
}

	
	{sub.f16x2 %r1701,%r1669,%r1681;
}

	
	{add.f16x2 %r1704,%r1672,%r1687;
}

	
	{add.f16x2 %r1707,%r1675,%r1690;
}

	
	{sub.f16x2 %r1710,%r1672,%r1687;
}

	
	{sub.f16x2 %r1713,%r1675,%r1690;
}

	shl.b64 %rd81, %rd145, 2;
add.s64 %rd73, %rd146, %rd81;

	ld.global.nc.b32 %r1716, [%rd73];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1716;
mov.b32 %r1717, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1716;
mov.b32 %r1719, {high,high};}


	
	{mul.f16x2 %r1721,%r1642,%r1717;
}

	
	{mul.f16x2 %r1724,%r1645,%r1719;
}

	
	{sub.f16x2 %r1727,%r1721,%r1724;
}

	
	{mul.f16x2 %r1730,%r1642,%r1719;
}

	
	{fma.rn.f16x2 %r1733,%r1645,%r1717,%r1730;
}

	
	{xor.b32 %r1737,%r1733,0x80008000;
}

	shl.b64 %rd82, %rd147, 2;
add.s64 %rd74, %rd146, %rd82;

	ld.global.nc.b32 %r1739, [%rd74];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1739;
mov.b32 %r1740, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1739;
mov.b32 %r1742, {high,high};}


	
	{mul.f16x2 %r1744,%r1692,%r1740;
}

	
	{mul.f16x2 %r1747,%r1695,%r1742;
}

	
	{sub.f16x2 %r1750,%r1744,%r1747;
}

	
	{mul.f16x2 %r1753,%r1692,%r1742;
}

	
	{fma.rn.f16x2 %r1756,%r1695,%r1740,%r1753;
}

	
	{xor.b32 %r1760,%r1756,0x80008000;
}

	shl.b64 %rd83, %rd148, 2;
add.s64 %rd75, %rd146, %rd83;

	ld.global.nc.b32 %r1762, [%rd75];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1762;
mov.b32 %r1763, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1762;
mov.b32 %r1765, {high,high};}


	
	{mul.f16x2 %r1767,%r1654,%r1763;
}

	
	{mul.f16x2 %r1770,%r1657,%r1765;
}

	
	{sub.f16x2 %r1773,%r1767,%r1770;
}

	
	{mul.f16x2 %r1776,%r1654,%r1765;
}

	
	{fma.rn.f16x2 %r1779,%r1657,%r1763,%r1776;
}

	
	{xor.b32 %r1783,%r1779,0x80008000;
}

	shl.b64 %rd84, %rd149, 2;
add.s64 %rd76, %rd146, %rd84;

	ld.global.nc.b32 %r1785, [%rd76];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1785;
mov.b32 %r1786, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1785;
mov.b32 %r1788, {high,high};}


	
	{mul.f16x2 %r1790,%r1704,%r1786;
}

	
	{mul.f16x2 %r1793,%r1707,%r1788;
}

	
	{sub.f16x2 %r1796,%r1790,%r1793;
}

	
	{mul.f16x2 %r1799,%r1704,%r1788;
}

	
	{fma.rn.f16x2 %r1802,%r1707,%r1786,%r1799;
}

	
	{xor.b32 %r1806,%r1802,0x80008000;
}

	shl.b64 %rd85, %rd150, 2;
add.s64 %rd77, %rd146, %rd85;

	ld.global.nc.b32 %r1808, [%rd77];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1808;
mov.b32 %r1809, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1808;
mov.b32 %r1811, {high,high};}


	
	{mul.f16x2 %r1813,%r1648,%r1809;
}

	
	{mul.f16x2 %r1816,%r1651,%r1811;
}

	
	{sub.f16x2 %r1819,%r1813,%r1816;
}

	
	{mul.f16x2 %r1822,%r1648,%r1811;
}

	
	{fma.rn.f16x2 %r1825,%r1651,%r1809,%r1822;
}

	
	{xor.b32 %r1829,%r1825,0x80008000;
}

	shl.b64 %rd86, %rd151, 2;
add.s64 %rd78, %rd146, %rd86;

	ld.global.nc.b32 %r1831, [%rd78];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1831;
mov.b32 %r1832, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1831;
mov.b32 %r1834, {high,high};}


	
	{mul.f16x2 %r1836,%r1698,%r1832;
}

	
	{mul.f16x2 %r1839,%r1701,%r1834;
}

	
	{sub.f16x2 %r1842,%r1836,%r1839;
}

	
	{mul.f16x2 %r1845,%r1698,%r1834;
}

	
	{fma.rn.f16x2 %r1848,%r1701,%r1832,%r1845;
}

	
	{xor.b32 %r1852,%r1848,0x80008000;
}

	shl.b64 %rd87, %rd152, 2;
add.s64 %rd79, %rd146, %rd87;

	ld.global.nc.b32 %r1854, [%rd79];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1854;
mov.b32 %r1855, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1854;
mov.b32 %r1857, {high,high};}


	
	{mul.f16x2 %r1859,%r1660,%r1855;
}

	
	{mul.f16x2 %r1862,%r1663,%r1857;
}

	
	{sub.f16x2 %r1865,%r1859,%r1862;
}

	
	{mul.f16x2 %r1868,%r1660,%r1857;
}

	
	{fma.rn.f16x2 %r1871,%r1663,%r1855,%r1868;
}

	
	{xor.b32 %r1875,%r1871,0x80008000;
}

	shl.b64 %rd88, %rd153, 2;
add.s64 %rd80, %rd146, %rd88;

	ld.global.nc.b32 %r1877, [%rd80];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1877;
mov.b32 %r1878, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1877;
mov.b32 %r1880, {high,high};}


	
	{mul.f16x2 %r1882,%r1710,%r1878;
}

	
	{mul.f16x2 %r1885,%r1713,%r1880;
}

	
	{sub.f16x2 %r1888,%r1882,%r1885;
}

	
	{mul.f16x2 %r1891,%r1710,%r1880;
}

	
	{fma.rn.f16x2 %r1894,%r1713,%r1878,%r1891;
}

	
	{xor.b32 %r1898,%r1894,0x80008000;
}

	
	{add.f16x2 %r1900,%r1727,%r1819;
}

	
	{add.f16x2 %r1903,%r1737,%r1829;
}

	
	{sub.f16x2 %r1906,%r1727,%r1819;
}

	
	{sub.f16x2 %r1909,%r1737,%r1829;
}

	
	{add.f16x2 %r1912,%r1773,%r1865;
}

	
	{add.f16x2 %r1915,%r1783,%r1875;
}

	
	{sub.f16x2 %r1918,%r1773,%r1865;
}

	
	{sub.f16x2 %r1921,%r1783,%r1875;
}

	
	{xor.b32 %r1924,%r1918,0x80008000;
}

	
	{add.f16x2 %r1926,%r1900,%r1912;
}

	
	{add.f16x2 %r1929,%r1903,%r1915;
}

	
	{sub.f16x2 %r1932,%r1900,%r1912;
}

	
	{sub.f16x2 %r1935,%r1903,%r1915;
}

	
	{add.f16x2 %r1938,%r1906,%r1921;
}

	
	{add.f16x2 %r1941,%r1909,%r1924;
}

	
	{sub.f16x2 %r1944,%r1906,%r1921;
}

	
	{sub.f16x2 %r1947,%r1909,%r1924;
}

	
	{add.f16x2 %r1950,%r1750,%r1842;
}

	
	{add.f16x2 %r1953,%r1760,%r1852;
}

	
	{sub.f16x2 %r1956,%r1750,%r1842;
}

	
	{sub.f16x2 %r1959,%r1760,%r1852;
}

	
	{add.f16x2 %r1962,%r1796,%r1888;
}

	
	{add.f16x2 %r1965,%r1806,%r1898;
}

	
	{sub.f16x2 %r1968,%r1796,%r1888;
}

	
	{sub.f16x2 %r1971,%r1806,%r1898;
}

	
	{xor.b32 %r1974,%r1968,0x80008000;
}

	
	{add.f16x2 %r1976,%r1950,%r1962;
}

	
	{add.f16x2 %r1979,%r1953,%r1965;
}

	
	{sub.f16x2 %r1982,%r1950,%r1962;
}

	
	{sub.f16x2 %r1985,%r1953,%r1965;
}

	
	{add.f16x2 %r1988,%r1956,%r1971;
}

	
	{add.f16x2 %r1991,%r1959,%r1974;
}

	
	{sub.f16x2 %r1994,%r1956,%r1971;
}

	
	{sub.f16x2 %r1997,%r1959,%r1974;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f611;
cvt.rn.f16.f32 high, %f611;
mov.b32 %r2000, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f612;
cvt.rn.f16.f32 high, %f612;
mov.b32 %r2001, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f612;
cvt.rn.f16.f32 high, %f612;
mov.b32 %r2004, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f612;
cvt.rn.f16.f32 high, %f612;
mov.b32 %r2005, {low,high};}


	
	{mul.f16x2 %r2014,%r1988,%r2000;
}

	
	{mul.f16x2 %r2017,%r1991,%r2001;
}

	
	{sub.f16x2 %r2020,%r2014,%r2017;
}

	
	{mul.f16x2 %r2023,%r1988,%r2001;
}

	
	{fma.rn.f16x2 %r2026,%r1991,%r2000,%r2023;
}

	
	{xor.b32 %r2030,%r1982,0x80008000;
}

	
	{mul.f16x2 %r2032,%r1994,%r2004;
}

	
	{mul.f16x2 %r2035,%r1997,%r2005;
}

	
	{sub.f16x2 %r2038,%r2032,%r2035;
}

	
	{mul.f16x2 %r2041,%r1994,%r2005;
}

	
	{fma.rn.f16x2 %r2044,%r1997,%r2004,%r2041;
}

	
	{add.f16x2 %r2048,%r1926,%r1976;
}

	
	{add.f16x2 %r2051,%r1929,%r1979;
}

	
	{sub.f16x2 %r2054,%r1926,%r1976;
}

	
	{sub.f16x2 %r2057,%r1929,%r1979;
}

	
	{add.f16x2 %r2060,%r1938,%r2020;
}

	
	{add.f16x2 %r2063,%r1941,%r2026;
}

	
	{sub.f16x2 %r2066,%r1938,%r2020;
}

	
	{sub.f16x2 %r2069,%r1941,%r2026;
}

	
	{add.f16x2 %r2072,%r1932,%r1985;
}

	
	{add.f16x2 %r2075,%r1935,%r2030;
}

	
	{sub.f16x2 %r2078,%r1932,%r1985;
}

	
	{sub.f16x2 %r2081,%r1935,%r2030;
}

	
	{add.f16x2 %r2084,%r1944,%r2038;
}

	
	{add.f16x2 %r2087,%r1947,%r2044;
}

	
	{sub.f16x2 %r2090,%r1944,%r2038;
}

	
	{sub.f16x2 %r2093,%r1947,%r2044;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f185;
cvt.rn.f16.f32 high, %f623;
mov.b32 %r2096, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2096;
mov.b32 %r2099, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2096;
mov.b32 %r2101, {high,high};}


	
	{mul.f16x2 %r2103,%r2063,%r2101;
}

	
	{xor.b32 %r2106,%r2103,0x80008000;
}

	
	{fma.rn.f16x2 %r2108,%r2060,%r2099,%r2106;
}

	
	{mul.f16x2 %r2112,%r2060,%r2101;
}

	
	{fma.rn.f16x2 %r2115,%r2063,%r2099,%r2112;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2096;
mov.b32 %r2119, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2096;
mov.b32 %r2121, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f613;
cvt.rn.f16.f32 high, %f614;
mov.b32 %r2123, {low,high};}


	
	{mul.f16x2 %r2124,%r2121,%r2123;
}

	
	{mul.f16x2 %r2127,%r2096,%r2119;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2096;
mov.b32 %r2130, {high,low};}


	
	{fma.rn.f16x2 %r2132,%r2124,%r2130,%r2127;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2132;
mov.b32 %r2136, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2132;
mov.b32 %r2138, {high,high};}


	
	{mul.f16x2 %r2140,%r2075,%r2138;
}

	
	{xor.b32 %r2143,%r2140,0x80008000;
}

	
	{fma.rn.f16x2 %r2145,%r2072,%r2136,%r2143;
}

	
	{mul.f16x2 %r2149,%r2072,%r2138;
}

	
	{fma.rn.f16x2 %r2152,%r2075,%r2136,%r2149;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2096;
mov.b32 %r2156, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2096;
mov.b32 %r2158, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f613;
cvt.rn.f16.f32 high, %f614;
mov.b32 %r2160, {low,high};}


	
	{mul.f16x2 %r2161,%r2158,%r2160;
}

	
	{mul.f16x2 %r2164,%r2132,%r2156;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2132;
mov.b32 %r2167, {high,low};}


	
	{fma.rn.f16x2 %r2169,%r2161,%r2167,%r2164;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2169;
mov.b32 %r2173, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2169;
mov.b32 %r2175, {high,high};}


	
	{mul.f16x2 %r2177,%r2087,%r2175;
}

	
	{xor.b32 %r2180,%r2177,0x80008000;
}

	
	{fma.rn.f16x2 %r2182,%r2084,%r2173,%r2180;
}

	
	{mul.f16x2 %r2186,%r2084,%r2175;
}

	
	{fma.rn.f16x2 %r2189,%r2087,%r2173,%r2186;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2096;
mov.b32 %r2193, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2096;
mov.b32 %r2195, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f613;
cvt.rn.f16.f32 high, %f614;
mov.b32 %r2197, {low,high};}


	
	{mul.f16x2 %r2198,%r2195,%r2197;
}

	
	{mul.f16x2 %r2201,%r2169,%r2193;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2169;
mov.b32 %r2204, {high,low};}


	
	{fma.rn.f16x2 %r2206,%r2198,%r2204,%r2201;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2206;
mov.b32 %r2210, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2206;
mov.b32 %r2212, {high,high};}


	
	{mul.f16x2 %r2214,%r2057,%r2212;
}

	
	{xor.b32 %r2217,%r2214,0x80008000;
}

	
	{fma.rn.f16x2 %r2219,%r2054,%r2210,%r2217;
}

	
	{mul.f16x2 %r2223,%r2054,%r2212;
}

	
	{fma.rn.f16x2 %r2226,%r2057,%r2210,%r2223;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2096;
mov.b32 %r2230, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2096;
mov.b32 %r2232, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f613;
cvt.rn.f16.f32 high, %f614;
mov.b32 %r2234, {low,high};}


	
	{mul.f16x2 %r2235,%r2232,%r2234;
}

	
	{mul.f16x2 %r2238,%r2206,%r2230;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2206;
mov.b32 %r2241, {high,low};}


	
	{fma.rn.f16x2 %r2243,%r2235,%r2241,%r2238;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2243;
mov.b32 %r2247, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2243;
mov.b32 %r2249, {high,high};}


	
	{mul.f16x2 %r2251,%r2069,%r2249;
}

	
	{xor.b32 %r2254,%r2251,0x80008000;
}

	
	{fma.rn.f16x2 %r2256,%r2066,%r2247,%r2254;
}

	
	{mul.f16x2 %r2260,%r2066,%r2249;
}

	
	{fma.rn.f16x2 %r2263,%r2069,%r2247,%r2260;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2096;
mov.b32 %r2267, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2096;
mov.b32 %r2269, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f613;
cvt.rn.f16.f32 high, %f614;
mov.b32 %r2271, {low,high};}


	
	{mul.f16x2 %r2272,%r2269,%r2271;
}

	
	{mul.f16x2 %r2275,%r2243,%r2267;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2243;
mov.b32 %r2278, {high,low};}


	
	{fma.rn.f16x2 %r2280,%r2272,%r2278,%r2275;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2280;
mov.b32 %r2284, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2280;
mov.b32 %r2286, {high,high};}


	
	{mul.f16x2 %r2288,%r2081,%r2286;
}

	
	{xor.b32 %r2291,%r2288,0x80008000;
}

	
	{fma.rn.f16x2 %r2293,%r2078,%r2284,%r2291;
}

	
	{mul.f16x2 %r2297,%r2078,%r2286;
}

	
	{fma.rn.f16x2 %r2300,%r2081,%r2284,%r2297;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2096;
mov.b32 %r2304, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2096;
mov.b32 %r2306, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f613;
cvt.rn.f16.f32 high, %f614;
mov.b32 %r2308, {low,high};}


	
	{mul.f16x2 %r2309,%r2306,%r2308;
}

	
	{mul.f16x2 %r2312,%r2280,%r2304;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2280;
mov.b32 %r2315, {high,low};}


	
	{fma.rn.f16x2 %r2317,%r2309,%r2315,%r2312;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2317;
mov.b32 %r2321, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2317;
mov.b32 %r2323, {high,high};}


	
	{mul.f16x2 %r2325,%r2093,%r2323;
}

	
	{xor.b32 %r2328,%r2325,0x80008000;
}

	
	{fma.rn.f16x2 %r2330,%r2090,%r2321,%r2328;
}

	
	{mul.f16x2 %r2334,%r2090,%r2323;
}

	
	{fma.rn.f16x2 %r2337,%r2093,%r2321,%r2334;
}

	barrier.sync 0;
st.shared.u32 [%r184], %r2048;
st.shared.u32 [%r184+4], %r2108;
st.shared.u32 [%r184+8], %r2145;
st.shared.u32 [%r184+12], %r2182;
st.shared.u32 [%r184+16], %r2219;
st.shared.u32 [%r184+20], %r2256;
st.shared.u32 [%r184+24], %r2293;
st.shared.u32 [%r184+28], %r2330;
barrier.sync 0;
ld.shared.u32 %r238, [%r185];
ld.shared.u32 %r239, [%r185+128];
ld.shared.u32 %r240, [%r185+256];
ld.shared.u32 %r241, [%r185+384];
ld.shared.u32 %r242, [%r185+512];
ld.shared.u32 %r243, [%r185+640];
ld.shared.u32 %r244, [%r185+768];
ld.shared.u32 %r245, [%r185+896];
barrier.sync 0;
st.shared.u32 [%r184], %r2051;
st.shared.u32 [%r184+4], %r2115;
st.shared.u32 [%r184+8], %r2152;
st.shared.u32 [%r184+12], %r2189;
st.shared.u32 [%r184+16], %r2226;
st.shared.u32 [%r184+20], %r2263;
st.shared.u32 [%r184+24], %r2300;
st.shared.u32 [%r184+28], %r2337;
barrier.sync 0;
mov.f32 %f618, 0f3F800000;
mov.f32 %f617, 0fBF800000;
mov.f32 %f616, 0fBF3504F3;
mov.f32 %f615, 0f3F3504F3;
ld.shared.u32 %r2362, [%r185];
ld.shared.u32 %r2412, [%r185+128];
ld.shared.u32 %r2374, [%r185+256];
ld.shared.u32 %r2424, [%r185+384];
ld.shared.u32 %r2363, [%r185+512];
ld.shared.u32 %r2413, [%r185+640];
ld.shared.u32 %r2375, [%r185+768];
ld.shared.u32 %r2425, [%r185+896];

	{add.f16x2 %r2358,%r238,%r242;
}

	
	{add.f16x2 %r2361,%r2362,%r2363;
}

	
	{sub.f16x2 %r2364,%r238,%r242;
}

	
	{sub.f16x2 %r2367,%r2362,%r2363;
}

	
	{add.f16x2 %r2370,%r240,%r244;
}

	
	{add.f16x2 %r2373,%r2374,%r2375;
}

	
	{sub.f16x2 %r2376,%r240,%r244;
}

	
	{sub.f16x2 %r2379,%r2374,%r2375;
}

	
	{xor.b32 %r2382,%r2376,0x80008000;
}

	
	{add.f16x2 %r2384,%r2358,%r2370;
}

	
	{add.f16x2 %r2387,%r2361,%r2373;
}

	
	{sub.f16x2 %r2390,%r2358,%r2370;
}

	
	{sub.f16x2 %r2393,%r2361,%r2373;
}

	
	{add.f16x2 %r2396,%r2364,%r2379;
}

	
	{add.f16x2 %r2399,%r2367,%r2382;
}

	
	{sub.f16x2 %r2402,%r2364,%r2379;
}

	
	{sub.f16x2 %r2405,%r2367,%r2382;
}

	
	{add.f16x2 %r2408,%r239,%r243;
}

	
	{add.f16x2 %r2411,%r2412,%r2413;
}

	
	{sub.f16x2 %r2414,%r239,%r243;
}

	
	{sub.f16x2 %r2417,%r2412,%r2413;
}

	
	{add.f16x2 %r2420,%r241,%r245;
}

	
	{add.f16x2 %r2423,%r2424,%r2425;
}

	
	{sub.f16x2 %r2426,%r241,%r245;
}

	
	{sub.f16x2 %r2429,%r2424,%r2425;
}

	
	{xor.b32 %r2432,%r2426,0x80008000;
}

	
	{add.f16x2 %r2434,%r2408,%r2420;
}

	
	{add.f16x2 %r2437,%r2411,%r2423;
}

	
	{sub.f16x2 %r2440,%r2408,%r2420;
}

	
	{sub.f16x2 %r2443,%r2411,%r2423;
}

	
	{add.f16x2 %r2446,%r2414,%r2429;
}

	
	{add.f16x2 %r2449,%r2417,%r2432;
}

	
	{sub.f16x2 %r2452,%r2414,%r2429;
}

	
	{sub.f16x2 %r2455,%r2417,%r2432;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f615;
cvt.rn.f16.f32 high, %f615;
mov.b32 %r2458, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f616;
mov.b32 %r2459, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f616;
mov.b32 %r2462, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f616;
mov.b32 %r2463, {low,high};}


	
	{mul.f16x2 %r2472,%r2446,%r2458;
}

	
	{mul.f16x2 %r2475,%r2449,%r2459;
}

	
	{sub.f16x2 %r2478,%r2472,%r2475;
}

	
	{mul.f16x2 %r2481,%r2446,%r2459;
}

	
	{fma.rn.f16x2 %r2484,%r2449,%r2458,%r2481;
}

	
	{xor.b32 %r2488,%r2440,0x80008000;
}

	
	{mul.f16x2 %r2490,%r2452,%r2462;
}

	
	{mul.f16x2 %r2493,%r2455,%r2463;
}

	
	{sub.f16x2 %r2496,%r2490,%r2493;
}

	
	{mul.f16x2 %r2499,%r2452,%r2463;
}

	
	{fma.rn.f16x2 %r2502,%r2455,%r2462,%r2499;
}

	
	{add.f16x2 %r2506,%r2384,%r2434;
}

	
	{add.f16x2 %r2509,%r2387,%r2437;
}

	
	{sub.f16x2 %r2512,%r2384,%r2434;
}

	
	{sub.f16x2 %r2515,%r2387,%r2437;
}

	
	{add.f16x2 %r2518,%r2396,%r2478;
}

	
	{add.f16x2 %r2521,%r2399,%r2484;
}

	
	{sub.f16x2 %r2524,%r2396,%r2478;
}

	
	{sub.f16x2 %r2527,%r2399,%r2484;
}

	
	{add.f16x2 %r2530,%r2390,%r2443;
}

	
	{add.f16x2 %r2533,%r2393,%r2488;
}

	
	{sub.f16x2 %r2536,%r2390,%r2443;
}

	
	{sub.f16x2 %r2539,%r2393,%r2488;
}

	
	{add.f16x2 %r2542,%r2402,%r2496;
}

	
	{add.f16x2 %r2545,%r2405,%r2502;
}

	
	{sub.f16x2 %r2548,%r2402,%r2496;
}

	
	{sub.f16x2 %r2551,%r2405,%r2502;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f234;
cvt.rn.f16.f32 high, %f235;
mov.b32 %r2554, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2554;
mov.b32 %r2557, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2554;
mov.b32 %r2559, {high,high};}


	
	{mul.f16x2 %r2561,%r2521,%r2559;
}

	
	{xor.b32 %r2564,%r2561,0x80008000;
}

	
	{fma.rn.f16x2 %r2566,%r2518,%r2557,%r2564;
}

	
	{mul.f16x2 %r2570,%r2518,%r2559;
}

	
	{fma.rn.f16x2 %r2573,%r2521,%r2557,%r2570;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2554;
mov.b32 %r2577, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2554;
mov.b32 %r2579, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f617;
cvt.rn.f16.f32 high, %f618;
mov.b32 %r2581, {low,high};}


	
	{mul.f16x2 %r2582,%r2579,%r2581;
}

	
	{mul.f16x2 %r2585,%r2554,%r2577;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2554;
mov.b32 %r2588, {high,low};}


	
	{fma.rn.f16x2 %r2590,%r2582,%r2588,%r2585;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2590;
mov.b32 %r2594, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2590;
mov.b32 %r2596, {high,high};}


	
	{mul.f16x2 %r2598,%r2533,%r2596;
}

	
	{xor.b32 %r2601,%r2598,0x80008000;
}

	
	{fma.rn.f16x2 %r2603,%r2530,%r2594,%r2601;
}

	
	{mul.f16x2 %r2607,%r2530,%r2596;
}

	
	{fma.rn.f16x2 %r2610,%r2533,%r2594,%r2607;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2554;
mov.b32 %r2614, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2554;
mov.b32 %r2616, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f617;
cvt.rn.f16.f32 high, %f618;
mov.b32 %r2618, {low,high};}


	
	{mul.f16x2 %r2619,%r2616,%r2618;
}

	
	{mul.f16x2 %r2622,%r2590,%r2614;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2590;
mov.b32 %r2625, {high,low};}


	
	{fma.rn.f16x2 %r2627,%r2619,%r2625,%r2622;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2627;
mov.b32 %r2631, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2627;
mov.b32 %r2633, {high,high};}


	
	{mul.f16x2 %r2635,%r2545,%r2633;
}

	
	{xor.b32 %r2638,%r2635,0x80008000;
}

	
	{fma.rn.f16x2 %r2640,%r2542,%r2631,%r2638;
}

	
	{mul.f16x2 %r2644,%r2542,%r2633;
}

	
	{fma.rn.f16x2 %r2647,%r2545,%r2631,%r2644;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2554;
mov.b32 %r2651, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2554;
mov.b32 %r2653, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f617;
cvt.rn.f16.f32 high, %f618;
mov.b32 %r2655, {low,high};}


	
	{mul.f16x2 %r2656,%r2653,%r2655;
}

	
	{mul.f16x2 %r2659,%r2627,%r2651;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2627;
mov.b32 %r2662, {high,low};}


	
	{fma.rn.f16x2 %r2664,%r2656,%r2662,%r2659;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2664;
mov.b32 %r2668, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2664;
mov.b32 %r2670, {high,high};}


	
	{mul.f16x2 %r2672,%r2515,%r2670;
}

	
	{xor.b32 %r2675,%r2672,0x80008000;
}

	
	{fma.rn.f16x2 %r2677,%r2512,%r2668,%r2675;
}

	
	{mul.f16x2 %r2681,%r2512,%r2670;
}

	
	{fma.rn.f16x2 %r2684,%r2515,%r2668,%r2681;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2554;
mov.b32 %r2688, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2554;
mov.b32 %r2690, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f617;
cvt.rn.f16.f32 high, %f618;
mov.b32 %r2692, {low,high};}


	
	{mul.f16x2 %r2693,%r2690,%r2692;
}

	
	{mul.f16x2 %r2696,%r2664,%r2688;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2664;
mov.b32 %r2699, {high,low};}


	
	{fma.rn.f16x2 %r2701,%r2693,%r2699,%r2696;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2701;
mov.b32 %r2705, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2701;
mov.b32 %r2707, {high,high};}


	
	{mul.f16x2 %r2709,%r2527,%r2707;
}

	
	{xor.b32 %r2712,%r2709,0x80008000;
}

	
	{fma.rn.f16x2 %r2714,%r2524,%r2705,%r2712;
}

	
	{mul.f16x2 %r2718,%r2524,%r2707;
}

	
	{fma.rn.f16x2 %r2721,%r2527,%r2705,%r2718;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2554;
mov.b32 %r2725, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2554;
mov.b32 %r2727, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f617;
cvt.rn.f16.f32 high, %f618;
mov.b32 %r2729, {low,high};}


	
	{mul.f16x2 %r2730,%r2727,%r2729;
}

	
	{mul.f16x2 %r2733,%r2701,%r2725;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2701;
mov.b32 %r2736, {high,low};}


	
	{fma.rn.f16x2 %r2738,%r2730,%r2736,%r2733;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2738;
mov.b32 %r2742, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2738;
mov.b32 %r2744, {high,high};}


	
	{mul.f16x2 %r2746,%r2539,%r2744;
}

	
	{xor.b32 %r2749,%r2746,0x80008000;
}

	
	{fma.rn.f16x2 %r2751,%r2536,%r2742,%r2749;
}

	
	{mul.f16x2 %r2755,%r2536,%r2744;
}

	
	{fma.rn.f16x2 %r2758,%r2539,%r2742,%r2755;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2554;
mov.b32 %r2762, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2554;
mov.b32 %r2764, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f617;
cvt.rn.f16.f32 high, %f618;
mov.b32 %r2766, {low,high};}


	
	{mul.f16x2 %r2767,%r2764,%r2766;
}

	
	{mul.f16x2 %r2770,%r2738,%r2762;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2738;
mov.b32 %r2773, {high,low};}


	
	{fma.rn.f16x2 %r2775,%r2767,%r2773,%r2770;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2775;
mov.b32 %r2779, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2775;
mov.b32 %r2781, {high,high};}


	
	{mul.f16x2 %r2783,%r2551,%r2781;
}

	
	{xor.b32 %r2786,%r2783,0x80008000;
}

	
	{fma.rn.f16x2 %r2788,%r2548,%r2779,%r2786;
}

	
	{mul.f16x2 %r2792,%r2548,%r2781;
}

	
	{fma.rn.f16x2 %r2795,%r2551,%r2779,%r2792;
}

	barrier.sync 0;
st.shared.u32 [%r212], %r2506;
st.shared.u32 [%r212+32], %r2566;
st.shared.u32 [%r212+64], %r2603;
st.shared.u32 [%r212+96], %r2640;
st.shared.u32 [%r212+128], %r2677;
st.shared.u32 [%r212+160], %r2714;
st.shared.u32 [%r212+192], %r2751;
st.shared.u32 [%r212+224], %r2788;
barrier.sync 0;
ld.shared.u32 %r262, [%r213];
ld.shared.u32 %r263, [%r213+128];
ld.shared.u32 %r264, [%r213+256];
ld.shared.u32 %r265, [%r213+384];
ld.shared.u32 %r266, [%r213+512];
ld.shared.u32 %r267, [%r213+640];
ld.shared.u32 %r268, [%r213+768];
ld.shared.u32 %r269, [%r213+896];
barrier.sync 0;
st.shared.u32 [%r212], %r2509;
st.shared.u32 [%r212+32], %r2573;
st.shared.u32 [%r212+64], %r2610;
st.shared.u32 [%r212+96], %r2647;
st.shared.u32 [%r212+128], %r2684;
st.shared.u32 [%r212+160], %r2721;
st.shared.u32 [%r212+192], %r2758;
st.shared.u32 [%r212+224], %r2795;
barrier.sync 0;
ld.shared.u32 %r2820, [%r213];
ld.shared.u32 %r2870, [%r213+128];
ld.shared.u32 %r2832, [%r213+256];
ld.shared.u32 %r2882, [%r213+384];
ld.shared.u32 %r2821, [%r213+512];
ld.shared.u32 %r2871, [%r213+640];
ld.shared.u32 %r2833, [%r213+768];
ld.shared.u32 %r2883, [%r213+896];

	{add.f16x2 %r2816,%r262,%r266;
}

	
	{add.f16x2 %r2819,%r2820,%r2821;
}

	
	{sub.f16x2 %r2822,%r262,%r266;
}

	
	{sub.f16x2 %r2825,%r2820,%r2821;
}

	
	{add.f16x2 %r2828,%r264,%r268;
}

	
	{add.f16x2 %r2831,%r2832,%r2833;
}

	
	{sub.f16x2 %r2834,%r264,%r268;
}

	
	{sub.f16x2 %r2837,%r2832,%r2833;
}

	
	{xor.b32 %r2840,%r2834,0x80008000;
}

	
	{add.f16x2 %r2842,%r2816,%r2828;
}

	
	{add.f16x2 %r2845,%r2819,%r2831;
}

	
	{sub.f16x2 %r2848,%r2816,%r2828;
}

	
	{sub.f16x2 %r2851,%r2819,%r2831;
}

	
	{add.f16x2 %r2854,%r2822,%r2837;
}

	
	{add.f16x2 %r2857,%r2825,%r2840;
}

	
	{sub.f16x2 %r2860,%r2822,%r2837;
}

	
	{sub.f16x2 %r2863,%r2825,%r2840;
}

	
	{add.f16x2 %r2866,%r263,%r267;
}

	
	{add.f16x2 %r2869,%r2870,%r2871;
}

	
	{sub.f16x2 %r2872,%r263,%r267;
}

	
	{sub.f16x2 %r2875,%r2870,%r2871;
}

	
	{add.f16x2 %r2878,%r265,%r269;
}

	
	{add.f16x2 %r2881,%r2882,%r2883;
}

	
	{sub.f16x2 %r2884,%r265,%r269;
}

	
	{sub.f16x2 %r2887,%r2882,%r2883;
}

	
	{xor.b32 %r2890,%r2884,0x80008000;
}

	
	{add.f16x2 %r2892,%r2866,%r2878;
}

	
	{add.f16x2 %r2895,%r2869,%r2881;
}

	
	{sub.f16x2 %r2898,%r2866,%r2878;
}

	
	{sub.f16x2 %r2901,%r2869,%r2881;
}

	
	{add.f16x2 %r2904,%r2872,%r2887;
}

	
	{add.f16x2 %r2907,%r2875,%r2890;
}

	
	{sub.f16x2 %r2910,%r2872,%r2887;
}

	
	{sub.f16x2 %r2913,%r2875,%r2890;
}

	
	{xor.b32 %r2916,%r2845,0x80008000;
}

	mov.f32 %f347, 0f43800000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f347;
mov.b32 %r2918, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2842;
mov.b16 %rs97, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2918;
mov.b16 %rs98, low;}

	
	{ cvt.f32.f16 %f348, %rs97;}


	
	{ cvt.f32.f16 %f349, %rs98;}


	
	{rcp.approx.ftz.f32 %f350, %f349;
}

	mul.f32 %f352, %f348, %f350;

	{ cvt.rn.f16.f32 %rs417, %f352;}


	and.b16 %rs103, %rs417, 32767;
mov.u16 %rs104, 143;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs103, %rs104;
selp.u16 %rs102, 1, 0, __$temp3;}

	setp.ne.s16	%p26, %rs102, 0;
setp.ne.s16	%p27, %rs103, 0;
and.pred %p28, %p27, %p26;
@!%p28 bra BB3_60;
bra.uni BB3_59;

BB3_59:
neg.f32 %f354, %f349;
fma.rn.f32 %f355, %f354, %f352, %f348;
fma.rn.f32 %f353, %f350, %f355, %f352;

	{ cvt.rn.f16.f32 %rs417, %f353;}



BB3_60:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2842;
mov.b16 %rs106, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2918;
mov.b16 %rs107, high;}

	
	{ cvt.f32.f16 %f356, %rs106;}


	
	{ cvt.f32.f16 %f357, %rs107;}


	
	{rcp.approx.ftz.f32 %f358, %f357;
}

	mul.f32 %f360, %f356, %f358;

	{ cvt.rn.f16.f32 %rs418, %f360;}


	and.b16 %rs112, %rs418, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs112, %rs104;
selp.u16 %rs111, 1, 0, __$temp3;}

	setp.ne.s16	%p29, %rs111, 0;
setp.ne.s16	%p30, %rs112, 0;
and.pred %p31, %p30, %p29;
@!%p31 bra BB3_62;
bra.uni BB3_61;

BB3_61:
neg.f32 %f362, %f357;
fma.rn.f32 %f363, %f362, %f360, %f356;
fma.rn.f32 %f361, %f358, %f363, %f360;

	{ cvt.rn.f16.f32 %rs418, %f361;}



BB3_62:

	{ mov.b32 %r2923, {%rs417,%rs418};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2916;
mov.b16 %rs117, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2918;
mov.b16 %rs118, low;}

	
	{ cvt.f32.f16 %f364, %rs117;}


	
	{ cvt.f32.f16 %f365, %rs118;}


	
	{rcp.approx.ftz.f32 %f366, %f365;
}

	mul.f32 %f368, %f364, %f366;

	{ cvt.rn.f16.f32 %rs419, %f368;}


	and.b16 %rs123, %rs419, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs123, %rs104;
selp.u16 %rs122, 1, 0, __$temp3;}

	setp.ne.s16	%p32, %rs122, 0;
setp.ne.s16	%p33, %rs123, 0;
and.pred %p34, %p33, %p32;
@!%p34 bra BB3_64;
bra.uni BB3_63;

BB3_63:
neg.f32 %f370, %f365;
fma.rn.f32 %f371, %f370, %f368, %f364;
fma.rn.f32 %f369, %f366, %f371, %f368;

	{ cvt.rn.f16.f32 %rs419, %f369;}



BB3_64:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2916;
mov.b16 %rs126, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2918;
mov.b16 %rs127, high;}

	
	{ cvt.f32.f16 %f372, %rs126;}


	
	{ cvt.f32.f16 %f373, %rs127;}


	
	{rcp.approx.ftz.f32 %f374, %f373;
}

	mul.f32 %f376, %f372, %f374;

	{ cvt.rn.f16.f32 %rs420, %f376;}


	and.b16 %rs132, %rs420, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs132, %rs104;
selp.u16 %rs131, 1, 0, __$temp3;}

	setp.ne.s16	%p35, %rs131, 0;
setp.ne.s16	%p36, %rs132, 0;
and.pred %p37, %p36, %p35;
@!%p37 bra BB3_66;
bra.uni BB3_65;

BB3_65:
neg.f32 %f378, %f373;
fma.rn.f32 %f379, %f378, %f376, %f372;
fma.rn.f32 %f377, %f374, %f379, %f376;

	{ cvt.rn.f16.f32 %rs420, %f377;}



BB3_66:
mov.u32 %r3328, %tid.x;
mul.wide.u32 %rd156, %r3328, 4;
ld.param.u64 %rd155, [_Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.s64 %rd154, %rd155, %rd156;

	{ mov.b32 %r2928, {%rs419,%rs420};}


	
	ld.global.nc.b32 %r2929, [%rd154];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2929;
mov.b32 %r2930, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2929;
mov.b32 %r2932, {high,high};}


	
	{mul.f16x2 %r2934,%r2923,%r2930;
}

	
	{mul.f16x2 %r2937,%r2928,%r2932;
}

	
	{sub.f16x2 %r2940,%r2934,%r2937;
}

	
	{mul.f16x2 %r2943,%r2923,%r2932;
}

	
	{fma.rn.f16x2 %r2946,%r2928,%r2930,%r2943;
}

	
	{xor.b32 %r2950,%r2895,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f347;
mov.b32 %r2952, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2892;
mov.b16 %rs137, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2952;
mov.b16 %rs138, low;}

	
	{ cvt.f32.f16 %f381, %rs137;}


	
	{ cvt.f32.f16 %f382, %rs138;}


	
	{rcp.approx.ftz.f32 %f383, %f382;
}

	mul.f32 %f385, %f381, %f383;

	{ cvt.rn.f16.f32 %rs421, %f385;}


	and.b16 %rs143, %rs421, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs143, %rs104;
selp.u16 %rs142, 1, 0, __$temp3;}

	setp.ne.s16	%p38, %rs142, 0;
setp.ne.s16	%p39, %rs143, 0;
and.pred %p40, %p39, %p38;
@!%p40 bra BB3_68;
bra.uni BB3_67;

BB3_67:
neg.f32 %f387, %f382;
fma.rn.f32 %f388, %f387, %f385, %f381;
fma.rn.f32 %f386, %f383, %f388, %f385;

	{ cvt.rn.f16.f32 %rs421, %f386;}



BB3_68:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2892;
mov.b16 %rs146, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2952;
mov.b16 %rs147, high;}

	
	{ cvt.f32.f16 %f389, %rs146;}


	
	{ cvt.f32.f16 %f390, %rs147;}


	
	{rcp.approx.ftz.f32 %f391, %f390;
}

	mul.f32 %f393, %f389, %f391;

	{ cvt.rn.f16.f32 %rs422, %f393;}


	and.b16 %rs152, %rs422, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs152, %rs104;
selp.u16 %rs151, 1, 0, __$temp3;}

	setp.ne.s16	%p41, %rs151, 0;
setp.ne.s16	%p42, %rs152, 0;
and.pred %p43, %p42, %p41;
@!%p43 bra BB3_70;
bra.uni BB3_69;

BB3_69:
neg.f32 %f395, %f390;
fma.rn.f32 %f396, %f395, %f393, %f389;
fma.rn.f32 %f394, %f391, %f396, %f393;

	{ cvt.rn.f16.f32 %rs422, %f394;}



BB3_70:

	{ mov.b32 %r2957, {%rs421,%rs422};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2950;
mov.b16 %rs157, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2952;
mov.b16 %rs158, low;}

	
	{ cvt.f32.f16 %f397, %rs157;}


	
	{ cvt.f32.f16 %f398, %rs158;}


	
	{rcp.approx.ftz.f32 %f399, %f398;
}

	mul.f32 %f401, %f397, %f399;

	{ cvt.rn.f16.f32 %rs423, %f401;}


	and.b16 %rs163, %rs423, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs163, %rs104;
selp.u16 %rs162, 1, 0, __$temp3;}

	setp.ne.s16	%p44, %rs162, 0;
setp.ne.s16	%p45, %rs163, 0;
and.pred %p46, %p45, %p44;
@!%p46 bra BB3_72;
bra.uni BB3_71;

BB3_71:
neg.f32 %f403, %f398;
fma.rn.f32 %f404, %f403, %f401, %f397;
fma.rn.f32 %f402, %f399, %f404, %f401;

	{ cvt.rn.f16.f32 %rs423, %f402;}



BB3_72:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2950;
mov.b16 %rs166, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2952;
mov.b16 %rs167, high;}

	
	{ cvt.f32.f16 %f405, %rs166;}


	
	{ cvt.f32.f16 %f406, %rs167;}


	
	{rcp.approx.ftz.f32 %f407, %f406;
}

	mul.f32 %f409, %f405, %f407;

	{ cvt.rn.f16.f32 %rs424, %f409;}


	and.b16 %rs172, %rs424, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs172, %rs104;
selp.u16 %rs171, 1, 0, __$temp3;}

	setp.ne.s16	%p47, %rs171, 0;
setp.ne.s16	%p48, %rs172, 0;
and.pred %p49, %p48, %p47;
@!%p49 bra BB3_74;
bra.uni BB3_73;

BB3_73:
neg.f32 %f411, %f406;
fma.rn.f32 %f412, %f411, %f409, %f405;
fma.rn.f32 %f410, %f407, %f412, %f409;

	{ cvt.rn.f16.f32 %rs424, %f410;}



BB3_74:
mov.u32 %r3408, %tid.x;
mul.wide.u32 %rd161, %r3408, 4;
ld.param.u64 %rd160, [_Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.s64 %rd159, %rd160, %rd161;
add.s64 %rd158, %rd159, 128;

	{ mov.b32 %r2962, {%rs423,%rs424};}


	
	ld.global.nc.b32 %r2963, [%rd158];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2963;
mov.b32 %r2964, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2963;
mov.b32 %r2966, {high,high};}


	
	{mul.f16x2 %r2968,%r2957,%r2964;
}

	
	{mul.f16x2 %r2971,%r2962,%r2966;
}

	
	{sub.f16x2 %r2974,%r2968,%r2971;
}

	
	{mul.f16x2 %r2977,%r2957,%r2966;
}

	
	{fma.rn.f16x2 %r2980,%r2962,%r2964,%r2977;
}

	
	{xor.b32 %r2984,%r2857,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f347;
mov.b32 %r2986, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2854;
mov.b16 %rs177, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2986;
mov.b16 %rs178, low;}

	
	{ cvt.f32.f16 %f414, %rs177;}


	
	{ cvt.f32.f16 %f415, %rs178;}


	
	{rcp.approx.ftz.f32 %f416, %f415;
}

	mul.f32 %f418, %f414, %f416;

	{ cvt.rn.f16.f32 %rs425, %f418;}


	and.b16 %rs183, %rs425, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs183, %rs104;
selp.u16 %rs182, 1, 0, __$temp3;}

	setp.ne.s16	%p50, %rs182, 0;
setp.ne.s16	%p51, %rs183, 0;
and.pred %p52, %p51, %p50;
@!%p52 bra BB3_76;
bra.uni BB3_75;

BB3_75:
neg.f32 %f420, %f415;
fma.rn.f32 %f421, %f420, %f418, %f414;
fma.rn.f32 %f419, %f416, %f421, %f418;

	{ cvt.rn.f16.f32 %rs425, %f419;}



BB3_76:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2854;
mov.b16 %rs186, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2986;
mov.b16 %rs187, high;}

	
	{ cvt.f32.f16 %f422, %rs186;}


	
	{ cvt.f32.f16 %f423, %rs187;}


	
	{rcp.approx.ftz.f32 %f424, %f423;
}

	mul.f32 %f426, %f422, %f424;

	{ cvt.rn.f16.f32 %rs426, %f426;}


	and.b16 %rs192, %rs426, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs192, %rs104;
selp.u16 %rs191, 1, 0, __$temp3;}

	setp.ne.s16	%p53, %rs191, 0;
setp.ne.s16	%p54, %rs192, 0;
and.pred %p55, %p54, %p53;
@!%p55 bra BB3_78;
bra.uni BB3_77;

BB3_77:
neg.f32 %f428, %f423;
fma.rn.f32 %f429, %f428, %f426, %f422;
fma.rn.f32 %f427, %f424, %f429, %f426;

	{ cvt.rn.f16.f32 %rs426, %f427;}



BB3_78:

	{ mov.b32 %r2991, {%rs425,%rs426};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2984;
mov.b16 %rs197, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2986;
mov.b16 %rs198, low;}

	
	{ cvt.f32.f16 %f430, %rs197;}


	
	{ cvt.f32.f16 %f431, %rs198;}


	
	{rcp.approx.ftz.f32 %f432, %f431;
}

	mul.f32 %f434, %f430, %f432;

	{ cvt.rn.f16.f32 %rs427, %f434;}


	and.b16 %rs203, %rs427, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs203, %rs104;
selp.u16 %rs202, 1, 0, __$temp3;}

	setp.ne.s16	%p56, %rs202, 0;
setp.ne.s16	%p57, %rs203, 0;
and.pred %p58, %p57, %p56;
@!%p58 bra BB3_80;
bra.uni BB3_79;

BB3_79:
neg.f32 %f436, %f431;
fma.rn.f32 %f437, %f436, %f434, %f430;
fma.rn.f32 %f435, %f432, %f437, %f434;

	{ cvt.rn.f16.f32 %rs427, %f435;}



BB3_80:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2984;
mov.b16 %rs206, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2986;
mov.b16 %rs207, high;}

	
	{ cvt.f32.f16 %f438, %rs206;}


	
	{ cvt.f32.f16 %f439, %rs207;}


	
	{rcp.approx.ftz.f32 %f440, %f439;
}

	mul.f32 %f442, %f438, %f440;

	{ cvt.rn.f16.f32 %rs428, %f442;}


	and.b16 %rs212, %rs428, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs212, %rs104;
selp.u16 %rs211, 1, 0, __$temp3;}

	setp.ne.s16	%p59, %rs211, 0;
setp.ne.s16	%p60, %rs212, 0;
and.pred %p61, %p60, %p59;
@!%p61 bra BB3_82;
bra.uni BB3_81;

BB3_81:
neg.f32 %f444, %f439;
fma.rn.f32 %f445, %f444, %f442, %f438;
fma.rn.f32 %f443, %f440, %f445, %f442;

	{ cvt.rn.f16.f32 %rs428, %f443;}



BB3_82:
mov.u32 %r3409, %tid.x;
mul.wide.u32 %rd165, %r3409, 4;
ld.param.u64 %rd164, [_Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.s64 %rd163, %rd164, %rd165;
add.s64 %rd162, %rd163, 256;

	{ mov.b32 %r2996, {%rs427,%rs428};}


	
	ld.global.nc.b32 %r2997, [%rd162];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2997;
mov.b32 %r2998, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2997;
mov.b32 %r3000, {high,high};}


	
	{mul.f16x2 %r3002,%r2991,%r2998;
}

	
	{mul.f16x2 %r3005,%r2996,%r3000;
}

	
	{sub.f16x2 %r3008,%r3002,%r3005;
}

	
	{mul.f16x2 %r3011,%r2991,%r3000;
}

	
	{fma.rn.f16x2 %r3014,%r2996,%r2998,%r3011;
}

	
	{xor.b32 %r3018,%r2907,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f347;
mov.b32 %r3020, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2904;
mov.b16 %rs217, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3020;
mov.b16 %rs218, low;}

	
	{ cvt.f32.f16 %f447, %rs217;}


	
	{ cvt.f32.f16 %f448, %rs218;}


	
	{rcp.approx.ftz.f32 %f449, %f448;
}

	mul.f32 %f451, %f447, %f449;

	{ cvt.rn.f16.f32 %rs429, %f451;}


	and.b16 %rs223, %rs429, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs223, %rs104;
selp.u16 %rs222, 1, 0, __$temp3;}

	setp.ne.s16	%p62, %rs222, 0;
setp.ne.s16	%p63, %rs223, 0;
and.pred %p64, %p63, %p62;
@!%p64 bra BB3_84;
bra.uni BB3_83;

BB3_83:
neg.f32 %f453, %f448;
fma.rn.f32 %f454, %f453, %f451, %f447;
fma.rn.f32 %f452, %f449, %f454, %f451;

	{ cvt.rn.f16.f32 %rs429, %f452;}



BB3_84:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2904;
mov.b16 %rs226, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3020;
mov.b16 %rs227, high;}

	
	{ cvt.f32.f16 %f455, %rs226;}


	
	{ cvt.f32.f16 %f456, %rs227;}


	
	{rcp.approx.ftz.f32 %f457, %f456;
}

	mul.f32 %f459, %f455, %f457;

	{ cvt.rn.f16.f32 %rs430, %f459;}


	and.b16 %rs232, %rs430, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs232, %rs104;
selp.u16 %rs231, 1, 0, __$temp3;}

	setp.ne.s16	%p65, %rs231, 0;
setp.ne.s16	%p66, %rs232, 0;
and.pred %p67, %p66, %p65;
@!%p67 bra BB3_86;
bra.uni BB3_85;

BB3_85:
neg.f32 %f461, %f456;
fma.rn.f32 %f462, %f461, %f459, %f455;
fma.rn.f32 %f460, %f457, %f462, %f459;

	{ cvt.rn.f16.f32 %rs430, %f460;}



BB3_86:

	{ mov.b32 %r3025, {%rs429,%rs430};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3018;
mov.b16 %rs237, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3020;
mov.b16 %rs238, low;}

	
	{ cvt.f32.f16 %f463, %rs237;}


	
	{ cvt.f32.f16 %f464, %rs238;}


	
	{rcp.approx.ftz.f32 %f465, %f464;
}

	mul.f32 %f467, %f463, %f465;

	{ cvt.rn.f16.f32 %rs431, %f467;}


	and.b16 %rs243, %rs431, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs243, %rs104;
selp.u16 %rs242, 1, 0, __$temp3;}

	setp.ne.s16	%p68, %rs242, 0;
setp.ne.s16	%p69, %rs243, 0;
and.pred %p70, %p69, %p68;
@!%p70 bra BB3_88;
bra.uni BB3_87;

BB3_87:
neg.f32 %f469, %f464;
fma.rn.f32 %f470, %f469, %f467, %f463;
fma.rn.f32 %f468, %f465, %f470, %f467;

	{ cvt.rn.f16.f32 %rs431, %f468;}



BB3_88:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3018;
mov.b16 %rs246, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3020;
mov.b16 %rs247, high;}

	
	{ cvt.f32.f16 %f471, %rs246;}


	
	{ cvt.f32.f16 %f472, %rs247;}


	
	{rcp.approx.ftz.f32 %f473, %f472;
}

	mul.f32 %f475, %f471, %f473;

	{ cvt.rn.f16.f32 %rs432, %f475;}


	and.b16 %rs252, %rs432, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs252, %rs104;
selp.u16 %rs251, 1, 0, __$temp3;}

	setp.ne.s16	%p71, %rs251, 0;
setp.ne.s16	%p72, %rs252, 0;
and.pred %p73, %p72, %p71;
@!%p73 bra BB3_90;
bra.uni BB3_89;

BB3_89:
neg.f32 %f477, %f472;
fma.rn.f32 %f478, %f477, %f475, %f471;
fma.rn.f32 %f476, %f473, %f478, %f475;

	{ cvt.rn.f16.f32 %rs432, %f476;}



BB3_90:
mov.u32 %r3410, %tid.x;
mul.wide.u32 %rd169, %r3410, 4;
ld.param.u64 %rd168, [_Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.s64 %rd167, %rd168, %rd169;
add.s64 %rd166, %rd167, 384;

	{ mov.b32 %r3030, {%rs431,%rs432};}


	
	ld.global.nc.b32 %r3031, [%rd166];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3031;
mov.b32 %r3032, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3031;
mov.b32 %r3034, {high,high};}


	
	{mul.f16x2 %r3036,%r3025,%r3032;
}

	
	{mul.f16x2 %r3039,%r3030,%r3034;
}

	
	{sub.f16x2 %r3042,%r3036,%r3039;
}

	
	{mul.f16x2 %r3045,%r3025,%r3034;
}

	
	{fma.rn.f16x2 %r3048,%r3030,%r3032,%r3045;
}

	
	{xor.b32 %r3052,%r2851,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f347;
mov.b32 %r3054, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2848;
mov.b16 %rs257, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3054;
mov.b16 %rs258, low;}

	
	{ cvt.f32.f16 %f480, %rs257;}


	
	{ cvt.f32.f16 %f481, %rs258;}


	
	{rcp.approx.ftz.f32 %f482, %f481;
}

	mul.f32 %f484, %f480, %f482;

	{ cvt.rn.f16.f32 %rs433, %f484;}


	and.b16 %rs263, %rs433, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs263, %rs104;
selp.u16 %rs262, 1, 0, __$temp3;}

	setp.ne.s16	%p74, %rs262, 0;
setp.ne.s16	%p75, %rs263, 0;
and.pred %p76, %p75, %p74;
@!%p76 bra BB3_92;
bra.uni BB3_91;

BB3_91:
neg.f32 %f486, %f481;
fma.rn.f32 %f487, %f486, %f484, %f480;
fma.rn.f32 %f485, %f482, %f487, %f484;

	{ cvt.rn.f16.f32 %rs433, %f485;}



BB3_92:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2848;
mov.b16 %rs266, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3054;
mov.b16 %rs267, high;}

	
	{ cvt.f32.f16 %f488, %rs266;}


	
	{ cvt.f32.f16 %f489, %rs267;}


	
	{rcp.approx.ftz.f32 %f490, %f489;
}

	mul.f32 %f492, %f488, %f490;

	{ cvt.rn.f16.f32 %rs434, %f492;}


	and.b16 %rs272, %rs434, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs272, %rs104;
selp.u16 %rs271, 1, 0, __$temp3;}

	setp.ne.s16	%p77, %rs271, 0;
setp.ne.s16	%p78, %rs272, 0;
and.pred %p79, %p78, %p77;
@!%p79 bra BB3_94;
bra.uni BB3_93;

BB3_93:
neg.f32 %f494, %f489;
fma.rn.f32 %f495, %f494, %f492, %f488;
fma.rn.f32 %f493, %f490, %f495, %f492;

	{ cvt.rn.f16.f32 %rs434, %f493;}



BB3_94:

	{ mov.b32 %r3059, {%rs433,%rs434};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3052;
mov.b16 %rs277, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3054;
mov.b16 %rs278, low;}

	
	{ cvt.f32.f16 %f496, %rs277;}


	
	{ cvt.f32.f16 %f497, %rs278;}


	
	{rcp.approx.ftz.f32 %f498, %f497;
}

	mul.f32 %f500, %f496, %f498;

	{ cvt.rn.f16.f32 %rs435, %f500;}


	and.b16 %rs283, %rs435, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs283, %rs104;
selp.u16 %rs282, 1, 0, __$temp3;}

	setp.ne.s16	%p80, %rs282, 0;
setp.ne.s16	%p81, %rs283, 0;
and.pred %p82, %p81, %p80;
@!%p82 bra BB3_96;
bra.uni BB3_95;

BB3_95:
neg.f32 %f502, %f497;
fma.rn.f32 %f503, %f502, %f500, %f496;
fma.rn.f32 %f501, %f498, %f503, %f500;

	{ cvt.rn.f16.f32 %rs435, %f501;}



BB3_96:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3052;
mov.b16 %rs286, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3054;
mov.b16 %rs287, high;}

	
	{ cvt.f32.f16 %f504, %rs286;}


	
	{ cvt.f32.f16 %f505, %rs287;}


	
	{rcp.approx.ftz.f32 %f506, %f505;
}

	mul.f32 %f508, %f504, %f506;

	{ cvt.rn.f16.f32 %rs436, %f508;}


	and.b16 %rs292, %rs436, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs292, %rs104;
selp.u16 %rs291, 1, 0, __$temp3;}

	setp.ne.s16	%p83, %rs291, 0;
setp.ne.s16	%p84, %rs292, 0;
and.pred %p85, %p84, %p83;
@!%p85 bra BB3_98;
bra.uni BB3_97;

BB3_97:
neg.f32 %f510, %f505;
fma.rn.f32 %f511, %f510, %f508, %f504;
fma.rn.f32 %f509, %f506, %f511, %f508;

	{ cvt.rn.f16.f32 %rs436, %f509;}



BB3_98:

	{ mov.b32 %r3064, {%rs435,%rs436};}


	
	ld.global.nc.b32 %r3065, [%rd68];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3065;
mov.b32 %r3066, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3065;
mov.b32 %r3068, {high,high};}


	
	{mul.f16x2 %r3070,%r3059,%r3066;
}

	
	{mul.f16x2 %r3073,%r3064,%r3068;
}

	
	{sub.f16x2 %r3076,%r3070,%r3073;
}

	
	{mul.f16x2 %r3079,%r3059,%r3068;
}

	
	{fma.rn.f16x2 %r3082,%r3064,%r3066,%r3079;
}

	
	{xor.b32 %r3086,%r2901,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f347;
mov.b32 %r3088, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2898;
mov.b16 %rs297, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3088;
mov.b16 %rs298, low;}

	
	{ cvt.f32.f16 %f513, %rs297;}


	
	{ cvt.f32.f16 %f514, %rs298;}


	
	{rcp.approx.ftz.f32 %f515, %f514;
}

	mul.f32 %f517, %f513, %f515;

	{ cvt.rn.f16.f32 %rs437, %f517;}


	and.b16 %rs303, %rs437, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs303, %rs104;
selp.u16 %rs302, 1, 0, __$temp3;}

	setp.ne.s16	%p86, %rs302, 0;
setp.ne.s16	%p87, %rs303, 0;
and.pred %p88, %p87, %p86;
@!%p88 bra BB3_100;
bra.uni BB3_99;

BB3_99:
neg.f32 %f519, %f514;
fma.rn.f32 %f520, %f519, %f517, %f513;
fma.rn.f32 %f518, %f515, %f520, %f517;

	{ cvt.rn.f16.f32 %rs437, %f518;}



BB3_100:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2898;
mov.b16 %rs306, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3088;
mov.b16 %rs307, high;}

	
	{ cvt.f32.f16 %f521, %rs306;}


	
	{ cvt.f32.f16 %f522, %rs307;}


	
	{rcp.approx.ftz.f32 %f523, %f522;
}

	mul.f32 %f525, %f521, %f523;

	{ cvt.rn.f16.f32 %rs438, %f525;}


	and.b16 %rs312, %rs438, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs312, %rs104;
selp.u16 %rs311, 1, 0, __$temp3;}

	setp.ne.s16	%p89, %rs311, 0;
setp.ne.s16	%p90, %rs312, 0;
and.pred %p91, %p90, %p89;
@!%p91 bra BB3_102;
bra.uni BB3_101;

BB3_101:
neg.f32 %f527, %f522;
fma.rn.f32 %f528, %f527, %f525, %f521;
fma.rn.f32 %f526, %f523, %f528, %f525;

	{ cvt.rn.f16.f32 %rs438, %f526;}



BB3_102:

	{ mov.b32 %r3093, {%rs437,%rs438};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3086;
mov.b16 %rs317, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3088;
mov.b16 %rs318, low;}

	
	{ cvt.f32.f16 %f529, %rs317;}


	
	{ cvt.f32.f16 %f530, %rs318;}


	
	{rcp.approx.ftz.f32 %f531, %f530;
}

	mul.f32 %f533, %f529, %f531;

	{ cvt.rn.f16.f32 %rs439, %f533;}


	and.b16 %rs323, %rs439, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs323, %rs104;
selp.u16 %rs322, 1, 0, __$temp3;}

	setp.ne.s16	%p92, %rs322, 0;
setp.ne.s16	%p93, %rs323, 0;
and.pred %p94, %p93, %p92;
@!%p94 bra BB3_104;
bra.uni BB3_103;

BB3_103:
neg.f32 %f535, %f530;
fma.rn.f32 %f536, %f535, %f533, %f529;
fma.rn.f32 %f534, %f531, %f536, %f533;

	{ cvt.rn.f16.f32 %rs439, %f534;}



BB3_104:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3086;
mov.b16 %rs326, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3088;
mov.b16 %rs327, high;}

	
	{ cvt.f32.f16 %f537, %rs326;}


	
	{ cvt.f32.f16 %f538, %rs327;}


	
	{rcp.approx.ftz.f32 %f539, %f538;
}

	mul.f32 %f541, %f537, %f539;

	{ cvt.rn.f16.f32 %rs440, %f541;}


	and.b16 %rs332, %rs440, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs332, %rs104;
selp.u16 %rs331, 1, 0, __$temp3;}

	setp.ne.s16	%p95, %rs331, 0;
setp.ne.s16	%p96, %rs332, 0;
and.pred %p97, %p96, %p95;
@!%p97 bra BB3_106;
bra.uni BB3_105;

BB3_105:
neg.f32 %f543, %f538;
fma.rn.f32 %f544, %f543, %f541, %f537;
fma.rn.f32 %f542, %f539, %f544, %f541;

	{ cvt.rn.f16.f32 %rs440, %f542;}



BB3_106:

	{ mov.b32 %r3098, {%rs439,%rs440};}


	
	ld.global.nc.b32 %r3099, [%rd69];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3099;
mov.b32 %r3100, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3099;
mov.b32 %r3102, {high,high};}


	
	{mul.f16x2 %r3104,%r3093,%r3100;
}

	
	{mul.f16x2 %r3107,%r3098,%r3102;
}

	
	{sub.f16x2 %r3110,%r3104,%r3107;
}

	
	{mul.f16x2 %r3113,%r3093,%r3102;
}

	
	{fma.rn.f16x2 %r3116,%r3098,%r3100,%r3113;
}

	
	{xor.b32 %r3120,%r2863,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f347;
mov.b32 %r3122, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2860;
mov.b16 %rs337, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3122;
mov.b16 %rs338, low;}

	
	{ cvt.f32.f16 %f546, %rs337;}


	
	{ cvt.f32.f16 %f547, %rs338;}


	
	{rcp.approx.ftz.f32 %f548, %f547;
}

	mul.f32 %f550, %f546, %f548;

	{ cvt.rn.f16.f32 %rs441, %f550;}


	and.b16 %rs343, %rs441, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs343, %rs104;
selp.u16 %rs342, 1, 0, __$temp3;}

	setp.ne.s16	%p98, %rs342, 0;
setp.ne.s16	%p99, %rs343, 0;
and.pred %p100, %p99, %p98;
@!%p100 bra BB3_108;
bra.uni BB3_107;

BB3_107:
neg.f32 %f552, %f547;
fma.rn.f32 %f553, %f552, %f550, %f546;
fma.rn.f32 %f551, %f548, %f553, %f550;

	{ cvt.rn.f16.f32 %rs441, %f551;}



BB3_108:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2860;
mov.b16 %rs346, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3122;
mov.b16 %rs347, high;}

	
	{ cvt.f32.f16 %f554, %rs346;}


	
	{ cvt.f32.f16 %f555, %rs347;}


	
	{rcp.approx.ftz.f32 %f556, %f555;
}

	mul.f32 %f558, %f554, %f556;

	{ cvt.rn.f16.f32 %rs442, %f558;}


	and.b16 %rs352, %rs442, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs352, %rs104;
selp.u16 %rs351, 1, 0, __$temp3;}

	setp.ne.s16	%p101, %rs351, 0;
setp.ne.s16	%p102, %rs352, 0;
and.pred %p103, %p102, %p101;
@!%p103 bra BB3_110;
bra.uni BB3_109;

BB3_109:
neg.f32 %f560, %f555;
fma.rn.f32 %f561, %f560, %f558, %f554;
fma.rn.f32 %f559, %f556, %f561, %f558;

	{ cvt.rn.f16.f32 %rs442, %f559;}



BB3_110:

	{ mov.b32 %r3127, {%rs441,%rs442};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3120;
mov.b16 %rs357, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3122;
mov.b16 %rs358, low;}

	
	{ cvt.f32.f16 %f562, %rs357;}


	
	{ cvt.f32.f16 %f563, %rs358;}


	
	{rcp.approx.ftz.f32 %f564, %f563;
}

	mul.f32 %f566, %f562, %f564;

	{ cvt.rn.f16.f32 %rs443, %f566;}


	and.b16 %rs363, %rs443, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs363, %rs104;
selp.u16 %rs362, 1, 0, __$temp3;}

	setp.ne.s16	%p104, %rs362, 0;
setp.ne.s16	%p105, %rs363, 0;
and.pred %p106, %p105, %p104;
@!%p106 bra BB3_112;
bra.uni BB3_111;

BB3_111:
neg.f32 %f568, %f563;
fma.rn.f32 %f569, %f568, %f566, %f562;
fma.rn.f32 %f567, %f564, %f569, %f566;

	{ cvt.rn.f16.f32 %rs443, %f567;}



BB3_112:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3120;
mov.b16 %rs366, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3122;
mov.b16 %rs367, high;}

	
	{ cvt.f32.f16 %f570, %rs366;}


	
	{ cvt.f32.f16 %f571, %rs367;}


	
	{rcp.approx.ftz.f32 %f572, %f571;
}

	mul.f32 %f574, %f570, %f572;

	{ cvt.rn.f16.f32 %rs444, %f574;}


	and.b16 %rs372, %rs444, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs372, %rs104;
selp.u16 %rs371, 1, 0, __$temp3;}

	setp.ne.s16	%p107, %rs371, 0;
setp.ne.s16	%p108, %rs372, 0;
and.pred %p109, %p108, %p107;
@!%p109 bra BB3_114;
bra.uni BB3_113;

BB3_113:
neg.f32 %f576, %f571;
fma.rn.f32 %f577, %f576, %f574, %f570;
fma.rn.f32 %f575, %f572, %f577, %f574;

	{ cvt.rn.f16.f32 %rs444, %f575;}



BB3_114:

	{ mov.b32 %r3132, {%rs443,%rs444};}


	
	ld.global.nc.b32 %r3133, [%rd70];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3133;
mov.b32 %r3134, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3133;
mov.b32 %r3136, {high,high};}


	
	{mul.f16x2 %r3138,%r3127,%r3134;
}

	
	{mul.f16x2 %r3141,%r3132,%r3136;
}

	
	{sub.f16x2 %r3144,%r3138,%r3141;
}

	
	{mul.f16x2 %r3147,%r3127,%r3136;
}

	
	{fma.rn.f16x2 %r3150,%r3132,%r3134,%r3147;
}

	
	{xor.b32 %r3154,%r2913,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f347;
mov.b32 %r3156, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2910;
mov.b16 %rs377, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3156;
mov.b16 %rs378, low;}

	
	{ cvt.f32.f16 %f579, %rs377;}


	
	{ cvt.f32.f16 %f580, %rs378;}


	
	{rcp.approx.ftz.f32 %f581, %f580;
}

	mul.f32 %f583, %f579, %f581;

	{ cvt.rn.f16.f32 %rs445, %f583;}


	and.b16 %rs383, %rs445, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs383, %rs104;
selp.u16 %rs382, 1, 0, __$temp3;}

	setp.ne.s16	%p110, %rs382, 0;
setp.ne.s16	%p111, %rs383, 0;
and.pred %p112, %p111, %p110;
@!%p112 bra BB3_116;
bra.uni BB3_115;

BB3_115:
neg.f32 %f585, %f580;
fma.rn.f32 %f586, %f585, %f583, %f579;
fma.rn.f32 %f584, %f581, %f586, %f583;

	{ cvt.rn.f16.f32 %rs445, %f584;}



BB3_116:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r2910;
mov.b16 %rs386, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3156;
mov.b16 %rs387, high;}

	
	{ cvt.f32.f16 %f587, %rs386;}


	
	{ cvt.f32.f16 %f588, %rs387;}


	
	{rcp.approx.ftz.f32 %f589, %f588;
}

	mul.f32 %f591, %f587, %f589;

	{ cvt.rn.f16.f32 %rs446, %f591;}


	and.b16 %rs392, %rs446, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs392, %rs104;
selp.u16 %rs391, 1, 0, __$temp3;}

	setp.ne.s16	%p113, %rs391, 0;
setp.ne.s16	%p114, %rs392, 0;
and.pred %p115, %p114, %p113;
@!%p115 bra BB3_118;
bra.uni BB3_117;

BB3_117:
neg.f32 %f593, %f588;
fma.rn.f32 %f594, %f593, %f591, %f587;
fma.rn.f32 %f592, %f589, %f594, %f591;

	{ cvt.rn.f16.f32 %rs446, %f592;}



BB3_118:

	{ mov.b32 %r3161, {%rs445,%rs446};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3154;
mov.b16 %rs397, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3156;
mov.b16 %rs398, low;}

	
	{ cvt.f32.f16 %f595, %rs397;}


	
	{ cvt.f32.f16 %f596, %rs398;}


	
	{rcp.approx.ftz.f32 %f597, %f596;
}

	mul.f32 %f599, %f595, %f597;

	{ cvt.rn.f16.f32 %rs447, %f599;}


	and.b16 %rs403, %rs447, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs403, %rs104;
selp.u16 %rs402, 1, 0, __$temp3;}

	setp.ne.s16	%p116, %rs402, 0;
setp.ne.s16	%p117, %rs403, 0;
and.pred %p118, %p117, %p116;
@!%p118 bra BB3_120;
bra.uni BB3_119;

BB3_119:
neg.f32 %f601, %f596;
fma.rn.f32 %f602, %f601, %f599, %f595;
fma.rn.f32 %f600, %f597, %f602, %f599;

	{ cvt.rn.f16.f32 %rs447, %f600;}



BB3_120:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3154;
mov.b16 %rs406, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3156;
mov.b16 %rs407, high;}

	
	{ cvt.f32.f16 %f603, %rs406;}


	
	{ cvt.f32.f16 %f604, %rs407;}


	
	{rcp.approx.ftz.f32 %f605, %f604;
}

	mul.f32 %f607, %f603, %f605;

	{ cvt.rn.f16.f32 %rs448, %f607;}


	and.b16 %rs412, %rs448, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs412, %rs104;
selp.u16 %rs411, 1, 0, __$temp3;}

	setp.ne.s16	%p119, %rs411, 0;
setp.ne.s16	%p120, %rs412, 0;
and.pred %p121, %p120, %p119;
@!%p121 bra BB3_122;
bra.uni BB3_121;

BB3_121:
neg.f32 %f609, %f604;
fma.rn.f32 %f610, %f609, %f607, %f603;
fma.rn.f32 %f608, %f605, %f610, %f607;

	{ cvt.rn.f16.f32 %rs448, %f608;}



BB3_122:
mov.u32 %r3333, %ctaid.x;
mov.u32 %r3332, %tid.y;
shl.b32 %r3331, %r3333, 1;
add.s32 %r3330, %r3331, %r3332;
shl.b32 %r3329, %r3330, 1;
setp.ge.u32	%p145, %r3329, %r373;

	{ mov.b32 %r3166, {%rs447,%rs448};}


	
	ld.global.nc.b32 %r3167, [%rd71];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3167;
mov.b32 %r3168, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3167;
mov.b32 %r3170, {high,high};}


	
	{mul.f16x2 %r3172,%r3161,%r3168;
}

	
	{mul.f16x2 %r3175,%r3166,%r3170;
}

	
	{sub.f16x2 %r3178,%r3172,%r3175;
}

	
	{mul.f16x2 %r3181,%r3161,%r3170;
}

	
	{fma.rn.f16x2 %r3184,%r3166,%r3168,%r3181;
}

	@%p145 bra BB3_162;

ld.param.u32 %r3339, [_Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+32];
mov.u32 %r3338, %ctaid.x;
mov.u32 %r3337, %tid.y;
shl.b32 %r3336, %r3338, 1;
add.s32 %r3335, %r3336, %r3337;
shl.b32 %r3334, %r3335, 1;
setp.eq.s32	%p123, %r369, 1;
selp.b32	%r325, %r3178, %r3184, %p123;
selp.b32	%r326, %r3184, %r3178, %p123;
selp.b32	%r327, %r3144, %r3150, %p123;
selp.b32	%r328, %r3150, %r3144, %p123;
selp.b32	%r329, %r3110, %r3116, %p123;
selp.b32	%r330, %r3116, %r3110, %p123;
selp.b32	%r331, %r3076, %r3082, %p123;
selp.b32	%r332, %r3082, %r3076, %p123;
selp.b32	%r333, %r3042, %r3048, %p123;
selp.b32	%r334, %r3048, %r3042, %p123;
selp.b32	%r335, %r3008, %r3014, %p123;
selp.b32	%r336, %r3014, %r3008, %p123;
selp.b32	%r337, %r2974, %r2980, %p123;
selp.b32	%r338, %r2980, %r2974, %p123;
selp.b32	%r339, %r2940, %r2946, %p123;
selp.b32	%r340, %r2946, %r2940, %p123;
add.s32 %r341, %r3334, 1;
div.u32 %r342, %r3334, %r370;
setp.eq.s32	%p124, %r3339, 1;
setp.eq.s32	%p125, %r372, 1;
and.pred %p2, %p125, %p124;
rem.u32 %r3188, %r3334, %r370;
mul.lo.s32 %r343, %r3188, %r379;
@%p2 bra BB3_125;
bra.uni BB3_124;

BB3_125:
mad.lo.s32 %r3466, %r342, %r380, %r343;
bra.uni BB3_126;

BB3_124:
rem.u32 %r3189, %r342, %r371;
div.u32 %r3190, %r342, %r371;
rem.u32 %r3191, %r3190, %r372;
div.u32 %r3192, %r3190, %r372;
mad.lo.s32 %r3193, %r3189, %r380, %r343;
mad.lo.s32 %r3194, %r3191, %r381, %r3193;
mad.lo.s32 %r3466, %r3192, %r382, %r3194;

BB3_126:
div.u32 %r347, %r341, %r370;
rem.u32 %r3195, %r341, %r370;
mul.lo.s32 %r348, %r3195, %r379;
@%p2 bra BB3_128;
bra.uni BB3_127;

BB3_128:
mad.lo.s32 %r3467, %r347, %r380, %r348;
bra.uni BB3_129;

BB3_127:
rem.u32 %r3196, %r347, %r371;
div.u32 %r3197, %r347, %r371;
rem.u32 %r3198, %r3197, %r372;
div.u32 %r3199, %r3197, %r372;
mad.lo.s32 %r3200, %r3196, %r380, %r348;
mad.lo.s32 %r3201, %r3198, %r381, %r3200;
mad.lo.s32 %r3467, %r3199, %r382, %r3201;

BB3_129:
ld.param.u64 %rd157, [_Z21regular_bluestein_fftILj256ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+8];
mov.u32 %r3340, %ctaid.x;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r340;
mov.b32 {blow,bhigh}, %r339;
mov.b32 %r3202, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r340;
mov.b32 {blow,bhigh}, %r339;
mov.b32 %r3205, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r338;
mov.b32 {blow,bhigh}, %r337;
mov.b32 %r3208, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r338;
mov.b32 {blow,bhigh}, %r337;
mov.b32 %r3211, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r336;
mov.b32 {blow,bhigh}, %r335;
mov.b32 %r3214, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r336;
mov.b32 {blow,bhigh}, %r335;
mov.b32 %r3217, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r334;
mov.b32 {blow,bhigh}, %r333;
mov.b32 %r3220, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r334;
mov.b32 {blow,bhigh}, %r333;
mov.b32 %r3223, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r332;
mov.b32 {blow,bhigh}, %r331;
mov.b32 %r3226, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r332;
mov.b32 {blow,bhigh}, %r331;
mov.b32 %r3229, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r330;
mov.b32 {blow,bhigh}, %r329;
mov.b32 %r3232, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r330;
mov.b32 {blow,bhigh}, %r329;
mov.b32 %r3235, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r328;
mov.b32 {blow,bhigh}, %r327;
mov.b32 %r3238, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r328;
mov.b32 {blow,bhigh}, %r327;
mov.b32 %r3241, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r326;
mov.b32 {blow,bhigh}, %r325;
mov.b32 %r3244, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r326;
mov.b32 {blow,bhigh}, %r325;
mov.b32 %r3247, {ahigh,bhigh};}


	mov.u32 %r3250, %nctaid.x;
add.s32 %r3251, %r3250, -1;
setp.lt.u32	%p126, %r3340, %r3251;
setp.lt.u32	%p127, %r341, %r373;
or.pred %p128, %p126, %p127;
cvta.to.global.u64 %rd15, %rd157;
@%p128 bra BB3_146;
bra.uni BB3_130;

BB3_146:
mov.u32 %r3355, %tid.x;
setp.ge.u32	%p137, %r3355, %r17;
@%p137 bra BB3_148;

mov.u32 %r3368, %tid.x;
mul.lo.s32 %r3274, %r3368, %r375;
add.s32 %r3275, %r3274, %r3466;
add.s32 %r3276, %r3274, %r3467;
mul.wide.u32 %rd113, %r3275, 4;
add.s64 %rd114, %rd15, %rd113;
st.global.u32 [%rd114], %r3202;
mul.wide.u32 %rd115, %r3276, 4;
add.s64 %rd116, %rd15, %rd115;
st.global.u32 [%rd116], %r3205;

BB3_148:
mov.u32 %r3357, %tid.x;
add.s32 %r3356, %r3357, 32;
setp.ge.u32	%p138, %r3356, %r17;
@%p138 bra BB3_150;

mov.u32 %r3367, %tid.x;
add.s32 %r3366, %r3367, 32;
mul.lo.s32 %r3279, %r3366, %r375;
add.s32 %r3280, %r3279, %r3466;
add.s32 %r3281, %r3279, %r3467;
mul.wide.u32 %rd117, %r3280, 4;
add.s64 %rd118, %rd15, %rd117;
st.global.u32 [%rd118], %r3208;
mul.wide.u32 %rd119, %r3281, 4;
add.s64 %rd120, %rd15, %rd119;
st.global.u32 [%rd120], %r3211;

BB3_150:
mov.u32 %r3359, %tid.x;
add.s32 %r3358, %r3359, 64;
setp.ge.u32	%p139, %r3358, %r17;
@%p139 bra BB3_152;

mov.u32 %r3365, %tid.x;
add.s32 %r3364, %r3365, 64;
mul.lo.s32 %r3284, %r3364, %r375;
add.s32 %r3285, %r3284, %r3466;
add.s32 %r3286, %r3284, %r3467;
mul.wide.u32 %rd121, %r3285, 4;
add.s64 %rd122, %rd15, %rd121;
st.global.u32 [%rd122], %r3214;
mul.wide.u32 %rd123, %r3286, 4;
add.s64 %rd124, %rd15, %rd123;
st.global.u32 [%rd124], %r3217;

BB3_152:
mov.u32 %r3361, %tid.x;
add.s32 %r3360, %r3361, 96;
setp.ge.u32	%p140, %r3360, %r17;
@%p140 bra BB3_154;

mov.u32 %r3363, %tid.x;
add.s32 %r3362, %r3363, 96;
mul.lo.s32 %r3289, %r3362, %r375;
add.s32 %r3290, %r3289, %r3466;
add.s32 %r3291, %r3289, %r3467;
mul.wide.u32 %rd125, %r3290, 4;
add.s64 %rd126, %rd15, %rd125;
st.global.u32 [%rd126], %r3220;
mul.wide.u32 %rd127, %r3291, 4;
add.s64 %rd128, %rd15, %rd127;
st.global.u32 [%rd128], %r3223;

BB3_154:
mov.u32 %r3387, %tid.x;
add.s32 %r3386, %r3387, 128;
setp.ge.u32	%p141, %r3386, %r17;
@%p141 bra BB3_156;

mov.u32 %r3401, %tid.x;
add.s32 %r3400, %r3401, 128;
mul.lo.s32 %r3294, %r3400, %r375;
add.s32 %r3295, %r3294, %r3466;
add.s32 %r3296, %r3294, %r3467;
mul.wide.u32 %rd129, %r3295, 4;
add.s64 %rd130, %rd15, %rd129;
st.global.u32 [%rd130], %r3226;
mul.wide.u32 %rd131, %r3296, 4;
add.s64 %rd132, %rd15, %rd131;
st.global.u32 [%rd132], %r3229;

BB3_156:
mov.u32 %r3389, %tid.x;
add.s32 %r3388, %r3389, 160;
setp.ge.u32	%p142, %r3388, %r17;
@%p142 bra BB3_158;

mov.u32 %r3399, %tid.x;
add.s32 %r3398, %r3399, 160;
mul.lo.s32 %r3299, %r3398, %r375;
add.s32 %r3300, %r3299, %r3466;
add.s32 %r3301, %r3299, %r3467;
mul.wide.u32 %rd133, %r3300, 4;
add.s64 %rd134, %rd15, %rd133;
st.global.u32 [%rd134], %r3232;
mul.wide.u32 %rd135, %r3301, 4;
add.s64 %rd136, %rd15, %rd135;
st.global.u32 [%rd136], %r3235;

BB3_158:
mov.u32 %r3391, %tid.x;
add.s32 %r3390, %r3391, 192;
setp.ge.u32	%p143, %r3390, %r17;
@%p143 bra BB3_160;

mov.u32 %r3397, %tid.x;
add.s32 %r3396, %r3397, 192;
mul.lo.s32 %r3304, %r3396, %r375;
add.s32 %r3305, %r3304, %r3466;
add.s32 %r3306, %r3304, %r3467;
mul.wide.u32 %rd137, %r3305, 4;
add.s64 %rd138, %rd15, %rd137;
st.global.u32 [%rd138], %r3238;
mul.wide.u32 %rd139, %r3306, 4;
add.s64 %rd140, %rd15, %rd139;
st.global.u32 [%rd140], %r3241;

BB3_160:
mov.u32 %r3393, %tid.x;
add.s32 %r3392, %r3393, 224;
setp.ge.u32	%p144, %r3392, %r17;
@%p144 bra BB3_162;

mov.u32 %r3395, %tid.x;
add.s32 %r3394, %r3395, 224;
mul.lo.s32 %r3309, %r3394, %r375;
add.s32 %r3310, %r3309, %r3466;
add.s32 %r3311, %r3309, %r3467;
mul.wide.u32 %rd141, %r3310, 4;
add.s64 %rd142, %rd15, %rd141;
st.global.u32 [%rd142], %r3244;
mul.wide.u32 %rd143, %r3311, 4;
add.s64 %rd144, %rd15, %rd143;
st.global.u32 [%rd144], %r3247;
bra.uni BB3_162;

BB3_130:
mov.u32 %r3341, %tid.x;
setp.ge.u32	%p129, %r3341, %r17;
@%p129 bra BB3_132;

mov.u32 %r3354, %tid.x;
mad.lo.s32 %r3252, %r3354, %r374, %r3466;
mul.wide.u32 %rd97, %r3252, 4;
add.s64 %rd98, %rd15, %rd97;
st.global.u32 [%rd98], %r3202;

BB3_132:
mov.u32 %r3343, %tid.x;
add.s32 %r3342, %r3343, 32;
setp.ge.u32	%p130, %r3342, %r17;
@%p130 bra BB3_134;

mov.u32 %r3353, %tid.x;
add.s32 %r3352, %r3353, 32;
mad.lo.s32 %r3255, %r3352, %r374, %r3466;
mul.wide.u32 %rd99, %r3255, 4;
add.s64 %rd100, %rd15, %rd99;
st.global.u32 [%rd100], %r3208;

BB3_134:
mov.u32 %r3345, %tid.x;
add.s32 %r3344, %r3345, 64;
setp.ge.u32	%p131, %r3344, %r17;
@%p131 bra BB3_136;

mov.u32 %r3351, %tid.x;
add.s32 %r3350, %r3351, 64;
mad.lo.s32 %r3258, %r3350, %r374, %r3466;
mul.wide.u32 %rd101, %r3258, 4;
add.s64 %rd102, %rd15, %rd101;
st.global.u32 [%rd102], %r3214;

BB3_136:
mov.u32 %r3347, %tid.x;
add.s32 %r3346, %r3347, 96;
setp.ge.u32	%p132, %r3346, %r17;
@%p132 bra BB3_138;

mov.u32 %r3349, %tid.x;
add.s32 %r3348, %r3349, 96;
mad.lo.s32 %r3261, %r3348, %r374, %r3466;
mul.wide.u32 %rd103, %r3261, 4;
add.s64 %rd104, %rd15, %rd103;
st.global.u32 [%rd104], %r3220;

BB3_138:
mov.u32 %r3371, %tid.x;
add.s32 %r3370, %r3371, 128;
setp.ge.u32	%p133, %r3370, %r17;
@%p133 bra BB3_140;

mov.u32 %r3385, %tid.x;
add.s32 %r3384, %r3385, 128;
mad.lo.s32 %r3264, %r3384, %r374, %r3466;
mul.wide.u32 %rd105, %r3264, 4;
add.s64 %rd106, %rd15, %rd105;
st.global.u32 [%rd106], %r3226;

BB3_140:
mov.u32 %r3373, %tid.x;
add.s32 %r3372, %r3373, 160;
setp.ge.u32	%p134, %r3372, %r17;
@%p134 bra BB3_142;

mov.u32 %r3383, %tid.x;
add.s32 %r3382, %r3383, 160;
mad.lo.s32 %r3267, %r3382, %r374, %r3466;
mul.wide.u32 %rd107, %r3267, 4;
add.s64 %rd108, %rd15, %rd107;
st.global.u32 [%rd108], %r3232;

BB3_142:
mov.u32 %r3375, %tid.x;
add.s32 %r3374, %r3375, 192;
setp.ge.u32	%p135, %r3374, %r17;
@%p135 bra BB3_144;

mov.u32 %r3381, %tid.x;
add.s32 %r3380, %r3381, 192;
mad.lo.s32 %r3270, %r3380, %r374, %r3466;
mul.wide.u32 %rd109, %r3270, 4;
add.s64 %rd110, %rd15, %rd109;
st.global.u32 [%rd110], %r3238;

BB3_144:
mov.u32 %r3377, %tid.x;
add.s32 %r3376, %r3377, 224;
setp.ge.u32	%p136, %r3376, %r17;
@%p136 bra BB3_162;

mov.u32 %r3379, %tid.x;
add.s32 %r3378, %r3379, 224;
mad.lo.s32 %r3273, %r3378, %r374, %r3466;
mul.wide.u32 %rd111, %r3273, 4;
add.s64 %rd112, %rd15, %rd111;
st.global.u32 [%rd112], %r3244;

BB3_162:
ret;
}


.weak .entry _Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E(
.param .align 8 .b8 _Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0[144]
)
.maxntid 128, 1, 1
{
.reg .pred %p<146>;
.reg .b16 %rs<449>;
.reg .f32 %f<682>;
.reg .b32 %r<3658>;
.reg .b64 %rd<178>;


ld.param.v2.u32 {%r369, %r370}, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+16];
ld.param.v2.u32 {%r371, %r372}, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+24];
ld.param.v2.u32 {%r373, %r374}, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+40];
ld.param.v2.u32 {%r375, %r376}, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+48];
ld.param.v2.u32 {%r377, %r378}, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+56];
ld.param.u32 %r11, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+64];
ld.param.v2.u32 {%r379, %r380}, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+72];
ld.param.v2.u32 {%r381, %r382}, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+80];
ld.param.u64 %rd2, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
ld.param.u64 %rd3, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0];
ld.param.u32 %r16, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+32];
ld.param.u32 %r17, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+136];
mov.u32 %r18, %ctaid.x;
shl.b32 %r383, %r18, 1;
mov.u32 %r19, %tid.y;
add.s32 %r384, %r383, %r19;
shl.b32 %r20, %r384, 1;
mov.u32 %r21, %tid.x;
setp.ge.u32	%p3, %r20, %r373;
@%p3 bra BB4_58;

add.s32 %r22, %r20, 1;
div.u32 %r23, %r20, %r370;
setp.eq.s32	%p4, %r16, 1;
setp.eq.s32	%p5, %r372, 1;
and.pred %p1, %p5, %p4;
rem.u32 %r385, %r20, %r370;
mul.lo.s32 %r24, %r385, %r376;
@%p1 bra BB4_3;
bra.uni BB4_2;

BB4_3:
mad.lo.s32 %r27, %r23, %r377, %r24;
bra.uni BB4_4;

BB4_2:
rem.u32 %r386, %r23, %r371;
div.u32 %r387, %r23, %r371;
rem.u32 %r388, %r387, %r372;
div.u32 %r389, %r387, %r372;
mad.lo.s32 %r390, %r386, %r377, %r24;
mad.lo.s32 %r391, %r388, %r378, %r390;
mad.lo.s32 %r27, %r389, %r11, %r391;

BB4_4:
div.u32 %r28, %r22, %r370;
rem.u32 %r392, %r22, %r370;
mul.lo.s32 %r29, %r392, %r376;
@%p1 bra BB4_6;
bra.uni BB4_5;

BB4_6:
mad.lo.s32 %r3602, %r28, %r377, %r29;
bra.uni BB4_7;

BB4_5:
rem.u32 %r393, %r28, %r371;
div.u32 %r394, %r28, %r371;
rem.u32 %r395, %r394, %r372;
div.u32 %r396, %r394, %r372;
mad.lo.s32 %r397, %r393, %r377, %r29;
mad.lo.s32 %r398, %r395, %r378, %r397;
mad.lo.s32 %r3602, %r396, %r11, %r398;

BB4_7:
mov.u32 %r399, %nctaid.x;
add.s32 %r400, %r399, -1;
setp.lt.u32	%p6, %r18, %r400;
setp.lt.u32	%p7, %r22, %r373;
or.pred %p8, %p6, %p7;
cvta.to.global.u64 %rd5, %rd3;
@%p8 bra BB4_33;
bra.uni BB4_8;

BB4_33:
setp.lt.u32	%p17, %r21, %r17;
@%p17 bra BB4_35;
bra.uni BB4_34;

BB4_35:
mul.lo.s32 %r421, %r21, %r374;
add.s32 %r422, %r421, %r3602;
add.s32 %r423, %r421, %r27;
mul.wide.u32 %rd32, %r423, 4;
add.s64 %rd33, %rd5, %rd32;
ld.global.u32 %r3639, [%rd33];
mul.wide.u32 %rd34, %r422, 4;
add.s64 %rd35, %rd5, %rd34;
ld.global.u32 %r3638, [%rd35];
bra.uni BB4_36;

BB4_8:
setp.lt.u32	%p9, %r21, %r17;
@%p9 bra BB4_10;
bra.uni BB4_9;

BB4_10:
mad.lo.s32 %r402, %r21, %r374, %r27;
mul.wide.u32 %rd16, %r402, 4;
add.s64 %rd17, %rd5, %rd16;
ld.global.u32 %r3639, [%rd17];
bra.uni BB4_11;

BB4_34:
mov.f32 %f142, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f142;
mov.b32 %r3639, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f142;
mov.b32 %r3638, {low,low};}



BB4_36:
add.s32 %r69, %r21, 64;
setp.lt.u32	%p18, %r69, %r17;
@%p18 bra BB4_38;
bra.uni BB4_37;

BB4_38:
mul.lo.s32 %r426, %r69, %r374;
add.s32 %r427, %r426, %r3602;
add.s32 %r428, %r426, %r27;
mul.wide.u32 %rd36, %r428, 4;
add.s64 %rd37, %rd5, %rd36;
ld.global.u32 %r3637, [%rd37];
mul.wide.u32 %rd38, %r427, 4;
add.s64 %rd39, %rd5, %rd38;
ld.global.u32 %r3636, [%rd39];
bra.uni BB4_39;

BB4_9:
mov.f32 %f133, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f133;
mov.b32 %r3639, {low,low};}



BB4_11:
add.s32 %r36, %r21, 64;
setp.lt.u32	%p10, %r36, %r17;
@%p10 bra BB4_13;
bra.uni BB4_12;

BB4_13:
mad.lo.s32 %r404, %r36, %r374, %r27;
mul.wide.u32 %rd18, %r404, 4;
add.s64 %rd19, %rd5, %rd18;
ld.global.u32 %r3637, [%rd19];
bra.uni BB4_14;

BB4_37:
mov.f32 %f144, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f144;
mov.b32 %r3637, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f144;
mov.b32 %r3636, {low,low};}



BB4_39:
add.s32 %r76, %r21, 128;
setp.lt.u32	%p19, %r76, %r17;
@%p19 bra BB4_41;
bra.uni BB4_40;

BB4_41:
mul.lo.s32 %r431, %r76, %r374;
add.s32 %r432, %r431, %r3602;
add.s32 %r433, %r431, %r27;
mul.wide.u32 %rd40, %r433, 4;
add.s64 %rd41, %rd5, %rd40;
ld.global.u32 %r3635, [%rd41];
mul.wide.u32 %rd42, %r432, 4;
add.s64 %rd43, %rd5, %rd42;
ld.global.u32 %r3634, [%rd43];
bra.uni BB4_42;

BB4_12:
mov.f32 %f134, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f134;
mov.b32 %r3637, {low,low};}



BB4_14:
add.s32 %r40, %r21, 128;
setp.lt.u32	%p11, %r40, %r17;
@%p11 bra BB4_16;
bra.uni BB4_15;

BB4_16:
mad.lo.s32 %r406, %r40, %r374, %r27;
mul.wide.u32 %rd20, %r406, 4;
add.s64 %rd21, %rd5, %rd20;
ld.global.u32 %r3635, [%rd21];
bra.uni BB4_17;

BB4_40:
mov.f32 %f146, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f146;
mov.b32 %r3635, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f146;
mov.b32 %r3634, {low,low};}



BB4_42:
add.s32 %r83, %r21, 192;
setp.lt.u32	%p20, %r83, %r17;
@%p20 bra BB4_44;
bra.uni BB4_43;

BB4_44:
mul.lo.s32 %r436, %r83, %r374;
add.s32 %r437, %r436, %r3602;
add.s32 %r438, %r436, %r27;
mul.wide.u32 %rd44, %r438, 4;
add.s64 %rd45, %rd5, %rd44;
ld.global.u32 %r3633, [%rd45];
mul.wide.u32 %rd46, %r437, 4;
add.s64 %rd47, %rd5, %rd46;
ld.global.u32 %r3632, [%rd47];
bra.uni BB4_45;

BB4_15:
mov.f32 %f135, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f135;
mov.b32 %r3635, {low,low};}



BB4_17:
add.s32 %r44, %r21, 192;
setp.lt.u32	%p12, %r44, %r17;
@%p12 bra BB4_19;
bra.uni BB4_18;

BB4_19:
mad.lo.s32 %r408, %r44, %r374, %r27;
mul.wide.u32 %rd22, %r408, 4;
add.s64 %rd23, %rd5, %rd22;
ld.global.u32 %r3633, [%rd23];
bra.uni BB4_20;

BB4_43:
mov.f32 %f148, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f148;
mov.b32 %r3633, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f148;
mov.b32 %r3632, {low,low};}



BB4_45:
add.s32 %r90, %r21, 256;
setp.lt.u32	%p21, %r90, %r17;
@%p21 bra BB4_47;
bra.uni BB4_46;

BB4_47:
mul.lo.s32 %r441, %r90, %r374;
add.s32 %r442, %r441, %r3602;
add.s32 %r443, %r441, %r27;
mul.wide.u32 %rd48, %r443, 4;
add.s64 %rd49, %rd5, %rd48;
ld.global.u32 %r3631, [%rd49];
mul.wide.u32 %rd50, %r442, 4;
add.s64 %rd51, %rd5, %rd50;
ld.global.u32 %r3630, [%rd51];
bra.uni BB4_48;

BB4_18:
mov.f32 %f136, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f136;
mov.b32 %r3633, {low,low};}



BB4_20:
add.s32 %r48, %r21, 256;
setp.lt.u32	%p13, %r48, %r17;
@%p13 bra BB4_22;
bra.uni BB4_21;

BB4_22:
mad.lo.s32 %r410, %r48, %r374, %r27;
mul.wide.u32 %rd24, %r410, 4;
add.s64 %rd25, %rd5, %rd24;
ld.global.u32 %r3631, [%rd25];
bra.uni BB4_23;

BB4_46:
mov.f32 %f150, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f150;
mov.b32 %r3631, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f150;
mov.b32 %r3630, {low,low};}



BB4_48:
add.s32 %r97, %r21, 320;
setp.lt.u32	%p22, %r97, %r17;
@%p22 bra BB4_50;
bra.uni BB4_49;

BB4_50:
mul.lo.s32 %r446, %r97, %r374;
add.s32 %r447, %r446, %r3602;
add.s32 %r448, %r446, %r27;
mul.wide.u32 %rd52, %r448, 4;
add.s64 %rd53, %rd5, %rd52;
ld.global.u32 %r3629, [%rd53];
mul.wide.u32 %rd54, %r447, 4;
add.s64 %rd55, %rd5, %rd54;
ld.global.u32 %r3628, [%rd55];
bra.uni BB4_51;

BB4_21:
mov.f32 %f137, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f137;
mov.b32 %r3631, {low,low};}



BB4_23:
add.s32 %r52, %r21, 320;
setp.lt.u32	%p14, %r52, %r17;
@%p14 bra BB4_25;
bra.uni BB4_24;

BB4_25:
mad.lo.s32 %r412, %r52, %r374, %r27;
mul.wide.u32 %rd26, %r412, 4;
add.s64 %rd27, %rd5, %rd26;
ld.global.u32 %r3629, [%rd27];
bra.uni BB4_26;

BB4_49:
mov.f32 %f152, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f152;
mov.b32 %r3629, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f152;
mov.b32 %r3628, {low,low};}



BB4_51:
add.s32 %r104, %r21, 384;
setp.lt.u32	%p23, %r104, %r17;
@%p23 bra BB4_53;
bra.uni BB4_52;

BB4_53:
mul.lo.s32 %r451, %r104, %r374;
add.s32 %r452, %r451, %r3602;
add.s32 %r453, %r451, %r27;
mul.wide.u32 %rd56, %r453, 4;
add.s64 %rd57, %rd5, %rd56;
ld.global.u32 %r3627, [%rd57];
mul.wide.u32 %rd58, %r452, 4;
add.s64 %rd59, %rd5, %rd58;
ld.global.u32 %r3626, [%rd59];
bra.uni BB4_54;

BB4_24:
mov.f32 %f138, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f138;
mov.b32 %r3629, {low,low};}



BB4_26:
add.s32 %r56, %r21, 384;
setp.lt.u32	%p15, %r56, %r17;
@%p15 bra BB4_28;
bra.uni BB4_27;

BB4_28:
mad.lo.s32 %r414, %r56, %r374, %r27;
mul.wide.u32 %rd28, %r414, 4;
add.s64 %rd29, %rd5, %rd28;
ld.global.u32 %r3627, [%rd29];
bra.uni BB4_29;

BB4_52:
mov.f32 %f154, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f154;
mov.b32 %r3627, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f154;
mov.b32 %r3626, {low,low};}



BB4_54:
add.s32 %r454, %r21, 448;
mul.lo.s32 %r455, %r454, %r374;
add.s32 %r111, %r455, %r27;
add.s32 %r112, %r455, %r3602;
setp.lt.u32	%p24, %r454, %r17;
@%p24 bra BB4_56;
bra.uni BB4_55;

BB4_56:
mul.wide.u32 %rd60, %r111, 4;
add.s64 %rd61, %rd5, %rd60;
ld.global.u32 %r3625, [%rd61];
mul.wide.u32 %rd62, %r112, 4;
add.s64 %rd63, %rd5, %rd62;
ld.global.u32 %r3624, [%rd63];
bra.uni BB4_57;

BB4_27:
mov.f32 %f139, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f139;
mov.b32 %r3627, {low,low};}



BB4_29:
add.s32 %r60, %r21, 448;
setp.lt.u32	%p16, %r60, %r17;
@%p16 bra BB4_32;
bra.uni BB4_30;

BB4_32:
mad.lo.s32 %r418, %r60, %r374, %r27;
mul.wide.u32 %rd30, %r418, 4;
add.s64 %rd31, %rd5, %rd30;
ld.global.u32 %r3625, [%rd31];
bra.uni BB4_31;

BB4_55:
mov.f32 %f156, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f156;
mov.b32 %r3625, {low,low};}


	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f156;
mov.b32 %r3624, {low,low};}


	bra.uni BB4_57;

BB4_30:
mov.f32 %f140, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f140;
mov.b32 %r3625, {low,low};}



BB4_31:

BB4_57:

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3639;
mov.b32 {blow,bhigh}, %r3638;
mov.b32 %r458, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3639;
mov.b32 {blow,bhigh}, %r3638;
mov.b32 %r461, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3637;
mov.b32 {blow,bhigh}, %r3636;
mov.b32 %r464, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3637;
mov.b32 {blow,bhigh}, %r3636;
mov.b32 %r467, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3635;
mov.b32 {blow,bhigh}, %r3634;
mov.b32 %r470, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3635;
mov.b32 {blow,bhigh}, %r3634;
mov.b32 %r473, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3633;
mov.b32 {blow,bhigh}, %r3632;
mov.b32 %r476, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3633;
mov.b32 {blow,bhigh}, %r3632;
mov.b32 %r479, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3631;
mov.b32 {blow,bhigh}, %r3630;
mov.b32 %r482, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3631;
mov.b32 {blow,bhigh}, %r3630;
mov.b32 %r485, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3629;
mov.b32 {blow,bhigh}, %r3628;
mov.b32 %r488, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3629;
mov.b32 {blow,bhigh}, %r3628;
mov.b32 %r491, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3627;
mov.b32 {blow,bhigh}, %r3626;
mov.b32 %r494, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3627;
mov.b32 {blow,bhigh}, %r3626;
mov.b32 %r497, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3625;
mov.b32 {blow,bhigh}, %r3624;
mov.b32 %r500, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r3625;
mov.b32 {blow,bhigh}, %r3624;
mov.b32 %r503, {ahigh,bhigh};}


	setp.eq.s32	%p25, %r369, 1;
selp.b32	%r3640, %r500, %r503, %p25;
selp.b32	%r3641, %r503, %r500, %p25;
selp.b32	%r3642, %r494, %r497, %p25;
selp.b32	%r3643, %r497, %r494, %p25;
selp.b32	%r3644, %r488, %r491, %p25;
selp.b32	%r3645, %r491, %r488, %p25;
selp.b32	%r3646, %r482, %r485, %p25;
selp.b32	%r3647, %r485, %r482, %p25;
selp.b32	%r3648, %r476, %r479, %p25;
selp.b32	%r3649, %r479, %r476, %p25;
selp.b32	%r3650, %r470, %r473, %p25;
selp.b32	%r3651, %r473, %r470, %p25;
selp.b32	%r3652, %r464, %r467, %p25;
selp.b32	%r3653, %r467, %r464, %p25;
selp.b32	%r3654, %r458, %r461, %p25;
selp.b32	%r3655, %r461, %r458, %p25;

BB4_58:
mul.wide.u32 %rd72, %r21, 4;
add.s64 %rd64, %rd2, %rd72;

	ld.global.nc.b32 %r506, [%rd64];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r506;
mov.b32 %r507, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r506;
mov.b32 %r509, {high,high};}


	
	{mul.f16x2 %r511,%r3655,%r507;
}

	
	{mul.f16x2 %r514,%r3654,%r509;
}

	
	{sub.f16x2 %r517,%r511,%r514;
}

	
	{mul.f16x2 %r520,%r3655,%r509;
}

	
	{fma.rn.f16x2 %r523,%r3654,%r507,%r520;
}

	add.s64 %rd65, %rd64, 256;

	ld.global.nc.b32 %r527, [%rd65];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r527;
mov.b32 %r528, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r527;
mov.b32 %r530, {high,high};}


	
	{mul.f16x2 %r532,%r3653,%r528;
}

	
	{mul.f16x2 %r535,%r3652,%r530;
}

	
	{sub.f16x2 %r538,%r532,%r535;
}

	
	{mul.f16x2 %r541,%r3653,%r530;
}

	
	{fma.rn.f16x2 %r544,%r3652,%r528,%r541;
}

	add.s64 %rd66, %rd64, 512;

	ld.global.nc.b32 %r548, [%rd66];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r548;
mov.b32 %r549, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r548;
mov.b32 %r551, {high,high};}


	
	{mul.f16x2 %r553,%r3651,%r549;
}

	
	{mul.f16x2 %r556,%r3650,%r551;
}

	
	{sub.f16x2 %r559,%r553,%r556;
}

	
	{mul.f16x2 %r562,%r3651,%r551;
}

	
	{fma.rn.f16x2 %r565,%r3650,%r549,%r562;
}

	add.s64 %rd67, %rd64, 768;

	ld.global.nc.b32 %r569, [%rd67];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r569;
mov.b32 %r570, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r569;
mov.b32 %r572, {high,high};}


	
	{mul.f16x2 %r574,%r3649,%r570;
}

	
	{mul.f16x2 %r577,%r3648,%r572;
}

	
	{sub.f16x2 %r580,%r574,%r577;
}

	
	{mul.f16x2 %r583,%r3649,%r572;
}

	
	{fma.rn.f16x2 %r586,%r3648,%r570,%r583;
}

	add.s64 %rd68, %rd64, 1024;

	ld.global.nc.b32 %r590, [%rd68];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r590;
mov.b32 %r591, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r590;
mov.b32 %r593, {high,high};}


	
	{mul.f16x2 %r595,%r3647,%r591;
}

	
	{mul.f16x2 %r598,%r3646,%r593;
}

	
	{sub.f16x2 %r601,%r595,%r598;
}

	
	{mul.f16x2 %r604,%r3647,%r593;
}

	
	{fma.rn.f16x2 %r607,%r3646,%r591,%r604;
}

	add.s64 %rd69, %rd64, 1280;

	ld.global.nc.b32 %r611, [%rd69];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r611;
mov.b32 %r612, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r611;
mov.b32 %r614, {high,high};}


	
	{mul.f16x2 %r616,%r3645,%r612;
}

	
	{mul.f16x2 %r619,%r3644,%r614;
}

	
	{sub.f16x2 %r622,%r616,%r619;
}

	
	{mul.f16x2 %r625,%r3645,%r614;
}

	
	{fma.rn.f16x2 %r628,%r3644,%r612,%r625;
}

	add.s64 %rd70, %rd64, 1536;

	ld.global.nc.b32 %r632, [%rd70];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r632;
mov.b32 %r633, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r632;
mov.b32 %r635, {high,high};}


	
	{mul.f16x2 %r637,%r3643,%r633;
}

	
	{mul.f16x2 %r640,%r3642,%r635;
}

	
	{sub.f16x2 %r643,%r637,%r640;
}

	
	{mul.f16x2 %r646,%r3643,%r635;
}

	
	{fma.rn.f16x2 %r649,%r3642,%r633,%r646;
}

	add.s64 %rd71, %rd64, 1792;

	ld.global.nc.b32 %r653, [%rd71];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r653;
mov.b32 %r654, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r653;
mov.b32 %r656, {high,high};}


	
	{mul.f16x2 %r658,%r3641,%r654;
}

	
	{mul.f16x2 %r661,%r3640,%r656;
}

	
	{sub.f16x2 %r664,%r658,%r661;
}

	
	{mul.f16x2 %r667,%r3641,%r656;
}

	
	{fma.rn.f16x2 %r670,%r3640,%r654,%r667;
}

	
	{add.f16x2 %r674,%r517,%r601;
}

	
	{add.f16x2 %r677,%r523,%r607;
}

	
	{sub.f16x2 %r680,%r517,%r601;
}

	
	{sub.f16x2 %r683,%r523,%r607;
}

	
	{add.f16x2 %r686,%r559,%r643;
}

	
	{add.f16x2 %r689,%r565,%r649;
}

	
	{sub.f16x2 %r692,%r559,%r643;
}

	
	{sub.f16x2 %r695,%r565,%r649;
}

	
	{xor.b32 %r698,%r692,0x80008000;
}

	
	{add.f16x2 %r700,%r674,%r686;
}

	
	{add.f16x2 %r703,%r677,%r689;
}

	
	{sub.f16x2 %r706,%r674,%r686;
}

	
	{sub.f16x2 %r709,%r677,%r689;
}

	
	{add.f16x2 %r712,%r680,%r695;
}

	
	{add.f16x2 %r715,%r683,%r698;
}

	
	{sub.f16x2 %r718,%r680,%r695;
}

	
	{sub.f16x2 %r721,%r683,%r698;
}

	
	{add.f16x2 %r724,%r538,%r622;
}

	
	{add.f16x2 %r727,%r544,%r628;
}

	
	{sub.f16x2 %r730,%r538,%r622;
}

	
	{sub.f16x2 %r733,%r544,%r628;
}

	
	{add.f16x2 %r736,%r580,%r664;
}

	
	{add.f16x2 %r739,%r586,%r670;
}

	
	{sub.f16x2 %r742,%r580,%r664;
}

	
	{sub.f16x2 %r745,%r586,%r670;
}

	
	{xor.b32 %r748,%r742,0x80008000;
}

	
	{add.f16x2 %r750,%r724,%r736;
}

	
	{add.f16x2 %r753,%r727,%r739;
}

	
	{sub.f16x2 %r756,%r724,%r736;
}

	
	{sub.f16x2 %r759,%r727,%r739;
}

	
	{add.f16x2 %r762,%r730,%r745;
}

	
	{add.f16x2 %r765,%r733,%r748;
}

	
	{sub.f16x2 %r768,%r730,%r745;
}

	
	{sub.f16x2 %r771,%r733,%r748;
}

	mov.f32 %f158, 0f3F3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f158;
cvt.rn.f16.f32 high, %f158;
mov.b32 %r774, {low,high};}


	mov.f32 %f168, 0fBF3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f168;
cvt.rn.f16.f32 high, %f168;
mov.b32 %r775, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f168;
cvt.rn.f16.f32 high, %f168;
mov.b32 %r778, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f168;
cvt.rn.f16.f32 high, %f168;
mov.b32 %r779, {low,high};}


	
	{mul.f16x2 %r788,%r762,%r774;
}

	
	{mul.f16x2 %r791,%r765,%r775;
}

	
	{sub.f16x2 %r794,%r788,%r791;
}

	
	{mul.f16x2 %r797,%r762,%r775;
}

	
	{fma.rn.f16x2 %r800,%r765,%r774,%r797;
}

	
	{xor.b32 %r804,%r756,0x80008000;
}

	
	{mul.f16x2 %r806,%r768,%r778;
}

	
	{mul.f16x2 %r809,%r771,%r779;
}

	
	{sub.f16x2 %r812,%r806,%r809;
}

	
	{mul.f16x2 %r815,%r768,%r779;
}

	
	{fma.rn.f16x2 %r818,%r771,%r778,%r815;
}

	
	{add.f16x2 %r822,%r700,%r750;
}

	
	{add.f16x2 %r825,%r703,%r753;
}

	
	{sub.f16x2 %r828,%r700,%r750;
}

	
	{sub.f16x2 %r831,%r703,%r753;
}

	
	{add.f16x2 %r834,%r712,%r794;
}

	
	{add.f16x2 %r837,%r715,%r800;
}

	
	{sub.f16x2 %r840,%r712,%r794;
}

	
	{sub.f16x2 %r843,%r715,%r800;
}

	
	{add.f16x2 %r846,%r706,%r759;
}

	
	{add.f16x2 %r849,%r709,%r804;
}

	
	{sub.f16x2 %r852,%r706,%r759;
}

	
	{sub.f16x2 %r855,%r709,%r804;
}

	
	{add.f16x2 %r858,%r718,%r812;
}

	
	{add.f16x2 %r861,%r721,%r818;
}

	
	{sub.f16x2 %r864,%r718,%r812;
}

	
	{sub.f16x2 %r867,%r721,%r818;
}

	and.b32 %r168, %r21, 63;
cvt.rn.f32.u32	%f203, %r168;
mul.f32 %f204, %f203, 0f3C490FDB;
cos.approx.f32 %f185, %f204;
sin.approx.f32 %f205, %f204;
neg.f32 %f186, %f205;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f185;
cvt.rn.f16.f32 high, %f186;
mov.b32 %r870, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r873, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r875, {high,high};}


	
	{mul.f16x2 %r877,%r837,%r875;
}

	
	{xor.b32 %r880,%r877,0x80008000;
}

	
	{fma.rn.f16x2 %r882,%r834,%r873,%r880;
}

	
	{mul.f16x2 %r886,%r834,%r875;
}

	
	{fma.rn.f16x2 %r889,%r837,%r873,%r886;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r893, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r895, {high,high};}


	mov.f32 %f199, 0fBF800000;
mov.f32 %f200, 0f3F800000;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f199;
cvt.rn.f16.f32 high, %f200;
mov.b32 %r897, {low,high};}


	
	{mul.f16x2 %r898,%r895,%r897;
}

	
	{mul.f16x2 %r901,%r870,%r893;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r904, {high,low};}


	
	{fma.rn.f16x2 %r906,%r898,%r904,%r901;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r906;
mov.b32 %r910, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r906;
mov.b32 %r912, {high,high};}


	
	{mul.f16x2 %r914,%r849,%r912;
}

	
	{xor.b32 %r917,%r914,0x80008000;
}

	
	{fma.rn.f16x2 %r919,%r846,%r910,%r917;
}

	
	{mul.f16x2 %r923,%r846,%r912;
}

	
	{fma.rn.f16x2 %r926,%r849,%r910,%r923;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r930, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r932, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f199;
cvt.rn.f16.f32 high, %f200;
mov.b32 %r934, {low,high};}


	
	{mul.f16x2 %r935,%r932,%r934;
}

	
	{mul.f16x2 %r938,%r906,%r930;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r906;
mov.b32 %r941, {high,low};}


	
	{fma.rn.f16x2 %r943,%r935,%r941,%r938;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r943;
mov.b32 %r947, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r943;
mov.b32 %r949, {high,high};}


	
	{mul.f16x2 %r951,%r861,%r949;
}

	
	{xor.b32 %r954,%r951,0x80008000;
}

	
	{fma.rn.f16x2 %r956,%r858,%r947,%r954;
}

	
	{mul.f16x2 %r960,%r858,%r949;
}

	
	{fma.rn.f16x2 %r963,%r861,%r947,%r960;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r967, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r969, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f199;
cvt.rn.f16.f32 high, %f200;
mov.b32 %r971, {low,high};}


	
	{mul.f16x2 %r972,%r969,%r971;
}

	
	{mul.f16x2 %r975,%r943,%r967;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r943;
mov.b32 %r978, {high,low};}


	
	{fma.rn.f16x2 %r980,%r972,%r978,%r975;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r980;
mov.b32 %r984, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r980;
mov.b32 %r986, {high,high};}


	
	{mul.f16x2 %r988,%r831,%r986;
}

	
	{xor.b32 %r991,%r988,0x80008000;
}

	
	{fma.rn.f16x2 %r993,%r828,%r984,%r991;
}

	
	{mul.f16x2 %r997,%r828,%r986;
}

	
	{fma.rn.f16x2 %r1000,%r831,%r984,%r997;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r1004, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r1006, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f199;
cvt.rn.f16.f32 high, %f200;
mov.b32 %r1008, {low,high};}


	
	{mul.f16x2 %r1009,%r1006,%r1008;
}

	
	{mul.f16x2 %r1012,%r980,%r1004;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r980;
mov.b32 %r1015, {high,low};}


	
	{fma.rn.f16x2 %r1017,%r1009,%r1015,%r1012;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1017;
mov.b32 %r1021, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1017;
mov.b32 %r1023, {high,high};}


	
	{mul.f16x2 %r1025,%r843,%r1023;
}

	
	{xor.b32 %r1028,%r1025,0x80008000;
}

	
	{fma.rn.f16x2 %r1030,%r840,%r1021,%r1028;
}

	
	{mul.f16x2 %r1034,%r840,%r1023;
}

	
	{fma.rn.f16x2 %r1037,%r843,%r1021,%r1034;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r1041, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r1043, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f199;
cvt.rn.f16.f32 high, %f200;
mov.b32 %r1045, {low,high};}


	
	{mul.f16x2 %r1046,%r1043,%r1045;
}

	
	{mul.f16x2 %r1049,%r1017,%r1041;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1017;
mov.b32 %r1052, {high,low};}


	
	{fma.rn.f16x2 %r1054,%r1046,%r1052,%r1049;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1054;
mov.b32 %r1058, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1054;
mov.b32 %r1060, {high,high};}


	
	{mul.f16x2 %r1062,%r855,%r1060;
}

	
	{xor.b32 %r1065,%r1062,0x80008000;
}

	
	{fma.rn.f16x2 %r1067,%r852,%r1058,%r1065;
}

	
	{mul.f16x2 %r1071,%r852,%r1060;
}

	
	{fma.rn.f16x2 %r1074,%r855,%r1058,%r1071;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r1078, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r870;
mov.b32 %r1080, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f199;
cvt.rn.f16.f32 high, %f200;
mov.b32 %r1082, {low,high};}


	
	{mul.f16x2 %r1083,%r1080,%r1082;
}

	
	{mul.f16x2 %r1086,%r1054,%r1078;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1054;
mov.b32 %r1089, {high,low};}


	
	{fma.rn.f16x2 %r1091,%r1083,%r1089,%r1086;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1091;
mov.b32 %r1095, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1091;
mov.b32 %r1097, {high,high};}


	
	{mul.f16x2 %r1099,%r867,%r1097;
}

	
	{xor.b32 %r1102,%r1099,0x80008000;
}

	
	{fma.rn.f16x2 %r1104,%r864,%r1095,%r1102;
}

	
	{mul.f16x2 %r1108,%r864,%r1097;
}

	
	{fma.rn.f16x2 %r1111,%r867,%r1095,%r1108;
}

	shl.b32 %r1139, %r21, 3;
and.b32 %r1140, %r1139, -512;
shl.b32 %r1141, %r19, 9;
add.s32 %r183, %r1140, %r1141;
barrier.sync 0;
mov.u32 %r3560, %tid.x;
and.b32 %r3559, %r3560, 63;
shl.b32 %r1142, %r3559, 3;
add.s32 %r1143, %r1142, %r183;
shl.b32 %r1144, %r1143, 2;
mov.u32 %r1145, smem_full;
add.s32 %r184, %r1145, %r1144;
st.shared.u32 [%r184], %r822;
st.shared.u32 [%r184+4], %r882;
st.shared.u32 [%r184+8], %r919;
st.shared.u32 [%r184+12], %r956;
st.shared.u32 [%r184+16], %r993;
st.shared.u32 [%r184+20], %r1030;
st.shared.u32 [%r184+24], %r1067;
st.shared.u32 [%r184+28], %r1104;
barrier.sync 0;
mov.u32 %r3562, %tid.x;
and.b32 %r3561, %r3562, 63;
add.s32 %r1146, %r3561, %r183;
shl.b32 %r1147, %r1146, 2;
add.s32 %r185, %r1145, %r1147;
ld.shared.u32 %r186, [%r185];
ld.shared.u32 %r187, [%r185+256];
ld.shared.u32 %r188, [%r185+512];
ld.shared.u32 %r189, [%r185+768];
ld.shared.u32 %r190, [%r185+1024];
ld.shared.u32 %r191, [%r185+1280];
ld.shared.u32 %r192, [%r185+1536];
ld.shared.u32 %r193, [%r185+1792];
barrier.sync 0;
st.shared.u32 [%r184], %r825;
st.shared.u32 [%r184+4], %r889;
st.shared.u32 [%r184+8], %r926;
st.shared.u32 [%r184+12], %r963;
st.shared.u32 [%r184+16], %r1000;
st.shared.u32 [%r184+20], %r1037;
st.shared.u32 [%r184+24], %r1074;
st.shared.u32 [%r184+28], %r1111;
barrier.sync 0;
mov.f32 %f680, 0f3F800000;
mov.f32 %f679, 0fBF800000;
mov.f32 %f678, 0fBF3504F3;
mov.f32 %f677, 0f3F3504F3;
mov.u32 %r3563, %tid.x;
ld.shared.u32 %r1153, [%r185];
ld.shared.u32 %r1203, [%r185+256];
ld.shared.u32 %r1165, [%r185+512];
ld.shared.u32 %r1215, [%r185+768];
ld.shared.u32 %r1154, [%r185+1024];
ld.shared.u32 %r1204, [%r185+1280];
ld.shared.u32 %r1166, [%r185+1536];
ld.shared.u32 %r1216, [%r185+1792];

	{add.f16x2 %r1149,%r186,%r190;
}

	
	{add.f16x2 %r1152,%r1153,%r1154;
}

	
	{sub.f16x2 %r1155,%r186,%r190;
}

	
	{sub.f16x2 %r1158,%r1153,%r1154;
}

	
	{add.f16x2 %r1161,%r188,%r192;
}

	
	{add.f16x2 %r1164,%r1165,%r1166;
}

	
	{sub.f16x2 %r1167,%r188,%r192;
}

	
	{sub.f16x2 %r1170,%r1165,%r1166;
}

	
	{xor.b32 %r1173,%r1167,0x80008000;
}

	
	{add.f16x2 %r1175,%r1149,%r1161;
}

	
	{add.f16x2 %r1178,%r1152,%r1164;
}

	
	{sub.f16x2 %r1181,%r1149,%r1161;
}

	
	{sub.f16x2 %r1184,%r1152,%r1164;
}

	
	{add.f16x2 %r1187,%r1155,%r1170;
}

	
	{add.f16x2 %r1190,%r1158,%r1173;
}

	
	{sub.f16x2 %r1193,%r1155,%r1170;
}

	
	{sub.f16x2 %r1196,%r1158,%r1173;
}

	
	{add.f16x2 %r1199,%r187,%r191;
}

	
	{add.f16x2 %r1202,%r1203,%r1204;
}

	
	{sub.f16x2 %r1205,%r187,%r191;
}

	
	{sub.f16x2 %r1208,%r1203,%r1204;
}

	
	{add.f16x2 %r1211,%r189,%r193;
}

	
	{add.f16x2 %r1214,%r1215,%r1216;
}

	
	{sub.f16x2 %r1217,%r189,%r193;
}

	
	{sub.f16x2 %r1220,%r1215,%r1216;
}

	
	{xor.b32 %r1223,%r1217,0x80008000;
}

	
	{add.f16x2 %r1225,%r1199,%r1211;
}

	
	{add.f16x2 %r1228,%r1202,%r1214;
}

	
	{sub.f16x2 %r1231,%r1199,%r1211;
}

	
	{sub.f16x2 %r1234,%r1202,%r1214;
}

	
	{add.f16x2 %r1237,%r1205,%r1220;
}

	
	{add.f16x2 %r1240,%r1208,%r1223;
}

	
	{sub.f16x2 %r1243,%r1205,%r1220;
}

	
	{sub.f16x2 %r1246,%r1208,%r1223;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f677;
cvt.rn.f16.f32 high, %f677;
mov.b32 %r1249, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f678;
cvt.rn.f16.f32 high, %f678;
mov.b32 %r1250, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f678;
cvt.rn.f16.f32 high, %f678;
mov.b32 %r1253, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f678;
cvt.rn.f16.f32 high, %f678;
mov.b32 %r1254, {low,high};}


	
	{mul.f16x2 %r1263,%r1237,%r1249;
}

	
	{mul.f16x2 %r1266,%r1240,%r1250;
}

	
	{sub.f16x2 %r1269,%r1263,%r1266;
}

	
	{mul.f16x2 %r1272,%r1237,%r1250;
}

	
	{fma.rn.f16x2 %r1275,%r1240,%r1249,%r1272;
}

	
	{xor.b32 %r1279,%r1231,0x80008000;
}

	
	{mul.f16x2 %r1281,%r1243,%r1253;
}

	
	{mul.f16x2 %r1284,%r1246,%r1254;
}

	
	{sub.f16x2 %r1287,%r1281,%r1284;
}

	
	{mul.f16x2 %r1290,%r1243,%r1254;
}

	
	{fma.rn.f16x2 %r1293,%r1246,%r1253,%r1290;
}

	
	{add.f16x2 %r1297,%r1175,%r1225;
}

	
	{add.f16x2 %r1300,%r1178,%r1228;
}

	
	{sub.f16x2 %r1303,%r1175,%r1225;
}

	
	{sub.f16x2 %r1306,%r1178,%r1228;
}

	
	{add.f16x2 %r1309,%r1187,%r1269;
}

	
	{add.f16x2 %r1312,%r1190,%r1275;
}

	
	{sub.f16x2 %r1315,%r1187,%r1269;
}

	
	{sub.f16x2 %r1318,%r1190,%r1275;
}

	
	{add.f16x2 %r1321,%r1181,%r1234;
}

	
	{add.f16x2 %r1324,%r1184,%r1279;
}

	
	{sub.f16x2 %r1327,%r1181,%r1234;
}

	
	{sub.f16x2 %r1330,%r1184,%r1279;
}

	
	{add.f16x2 %r1333,%r1193,%r1287;
}

	
	{add.f16x2 %r1336,%r1196,%r1293;
}

	
	{sub.f16x2 %r1339,%r1193,%r1287;
}

	
	{sub.f16x2 %r1342,%r1196,%r1293;
}

	bfe.u32 %r1607, %r3563, 3, 3;
cvt.rn.f32.u32	%f252, %r1607;
mul.f32 %f253, %f252, 0f3DC90FDB;
cos.approx.f32 %f234, %f253;
sin.approx.f32 %f254, %f253;
neg.f32 %f235, %f254;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f234;
cvt.rn.f16.f32 high, %f235;
mov.b32 %r1345, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1348, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1350, {high,high};}


	
	{mul.f16x2 %r1352,%r1312,%r1350;
}

	
	{xor.b32 %r1355,%r1352,0x80008000;
}

	
	{fma.rn.f16x2 %r1357,%r1309,%r1348,%r1355;
}

	
	{mul.f16x2 %r1361,%r1309,%r1350;
}

	
	{fma.rn.f16x2 %r1364,%r1312,%r1348,%r1361;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1368, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1370, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f679;
cvt.rn.f16.f32 high, %f680;
mov.b32 %r1372, {low,high};}


	
	{mul.f16x2 %r1373,%r1370,%r1372;
}

	
	{mul.f16x2 %r1376,%r1345,%r1368;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1379, {high,low};}


	
	{fma.rn.f16x2 %r1381,%r1373,%r1379,%r1376;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1381;
mov.b32 %r1385, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1381;
mov.b32 %r1387, {high,high};}


	
	{mul.f16x2 %r1389,%r1324,%r1387;
}

	
	{xor.b32 %r1392,%r1389,0x80008000;
}

	
	{fma.rn.f16x2 %r1394,%r1321,%r1385,%r1392;
}

	
	{mul.f16x2 %r1398,%r1321,%r1387;
}

	
	{fma.rn.f16x2 %r1401,%r1324,%r1385,%r1398;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1405, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1407, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f679;
cvt.rn.f16.f32 high, %f680;
mov.b32 %r1409, {low,high};}


	
	{mul.f16x2 %r1410,%r1407,%r1409;
}

	
	{mul.f16x2 %r1413,%r1381,%r1405;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1381;
mov.b32 %r1416, {high,low};}


	
	{fma.rn.f16x2 %r1418,%r1410,%r1416,%r1413;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1418;
mov.b32 %r1422, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1418;
mov.b32 %r1424, {high,high};}


	
	{mul.f16x2 %r1426,%r1336,%r1424;
}

	
	{xor.b32 %r1429,%r1426,0x80008000;
}

	
	{fma.rn.f16x2 %r1431,%r1333,%r1422,%r1429;
}

	
	{mul.f16x2 %r1435,%r1333,%r1424;
}

	
	{fma.rn.f16x2 %r1438,%r1336,%r1422,%r1435;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1442, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1444, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f679;
cvt.rn.f16.f32 high, %f680;
mov.b32 %r1446, {low,high};}


	
	{mul.f16x2 %r1447,%r1444,%r1446;
}

	
	{mul.f16x2 %r1450,%r1418,%r1442;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1418;
mov.b32 %r1453, {high,low};}


	
	{fma.rn.f16x2 %r1455,%r1447,%r1453,%r1450;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1455;
mov.b32 %r1459, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1455;
mov.b32 %r1461, {high,high};}


	
	{mul.f16x2 %r1463,%r1306,%r1461;
}

	
	{xor.b32 %r1466,%r1463,0x80008000;
}

	
	{fma.rn.f16x2 %r1468,%r1303,%r1459,%r1466;
}

	
	{mul.f16x2 %r1472,%r1303,%r1461;
}

	
	{fma.rn.f16x2 %r1475,%r1306,%r1459,%r1472;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1479, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1481, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f679;
cvt.rn.f16.f32 high, %f680;
mov.b32 %r1483, {low,high};}


	
	{mul.f16x2 %r1484,%r1481,%r1483;
}

	
	{mul.f16x2 %r1487,%r1455,%r1479;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1455;
mov.b32 %r1490, {high,low};}


	
	{fma.rn.f16x2 %r1492,%r1484,%r1490,%r1487;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1492;
mov.b32 %r1496, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1492;
mov.b32 %r1498, {high,high};}


	
	{mul.f16x2 %r1500,%r1318,%r1498;
}

	
	{xor.b32 %r1503,%r1500,0x80008000;
}

	
	{fma.rn.f16x2 %r1505,%r1315,%r1496,%r1503;
}

	
	{mul.f16x2 %r1509,%r1315,%r1498;
}

	
	{fma.rn.f16x2 %r1512,%r1318,%r1496,%r1509;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1516, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1518, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f679;
cvt.rn.f16.f32 high, %f680;
mov.b32 %r1520, {low,high};}


	
	{mul.f16x2 %r1521,%r1518,%r1520;
}

	
	{mul.f16x2 %r1524,%r1492,%r1516;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1492;
mov.b32 %r1527, {high,low};}


	
	{fma.rn.f16x2 %r1529,%r1521,%r1527,%r1524;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1529;
mov.b32 %r1533, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1529;
mov.b32 %r1535, {high,high};}


	
	{mul.f16x2 %r1537,%r1330,%r1535;
}

	
	{xor.b32 %r1540,%r1537,0x80008000;
}

	
	{fma.rn.f16x2 %r1542,%r1327,%r1533,%r1540;
}

	
	{mul.f16x2 %r1546,%r1327,%r1535;
}

	
	{fma.rn.f16x2 %r1549,%r1330,%r1533,%r1546;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1553, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1345;
mov.b32 %r1555, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f679;
cvt.rn.f16.f32 high, %f680;
mov.b32 %r1557, {low,high};}


	
	{mul.f16x2 %r1558,%r1555,%r1557;
}

	
	{mul.f16x2 %r1561,%r1529,%r1553;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1529;
mov.b32 %r1564, {high,low};}


	
	{fma.rn.f16x2 %r1566,%r1558,%r1564,%r1561;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1566;
mov.b32 %r1570, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1566;
mov.b32 %r1572, {high,high};}


	
	{mul.f16x2 %r1574,%r1342,%r1572;
}

	
	{xor.b32 %r1577,%r1574,0x80008000;
}

	
	{fma.rn.f16x2 %r1579,%r1339,%r1570,%r1577;
}

	
	{mul.f16x2 %r1583,%r1339,%r1572;
}

	
	{fma.rn.f16x2 %r1586,%r1342,%r1570,%r1583;
}

	and.b32 %r1608, %r3563, 7;
add.s32 %r211, %r183, %r1608;
barrier.sync 0;
mov.u32 %r3506, %tid.x;
and.b32 %r3505, %r3506, 56;
mov.u32 %r3504, smem_full;
shl.b32 %r1609, %r3505, 3;
add.s32 %r1610, %r1609, %r211;
shl.b32 %r1611, %r1610, 2;
add.s32 %r212, %r3504, %r1611;
st.shared.u32 [%r212], %r1297;
st.shared.u32 [%r212+32], %r1357;
st.shared.u32 [%r212+64], %r1394;
st.shared.u32 [%r212+96], %r1431;
st.shared.u32 [%r212+128], %r1468;
st.shared.u32 [%r212+160], %r1505;
st.shared.u32 [%r212+192], %r1542;
st.shared.u32 [%r212+224], %r1579;
barrier.sync 0;
mov.u32 %r3509, %tid.x;
and.b32 %r3508, %r3509, 56;
mov.u32 %r3507, smem_full;
add.s32 %r1613, %r3508, %r211;
shl.b32 %r1614, %r1613, 2;
add.s32 %r213, %r3507, %r1614;
ld.shared.u32 %r214, [%r213];
ld.shared.u32 %r215, [%r213+256];
ld.shared.u32 %r216, [%r213+512];
ld.shared.u32 %r217, [%r213+768];
ld.shared.u32 %r218, [%r213+1024];
ld.shared.u32 %r219, [%r213+1280];
ld.shared.u32 %r220, [%r213+1536];
ld.shared.u32 %r221, [%r213+1792];
barrier.sync 0;
st.shared.u32 [%r212], %r1300;
st.shared.u32 [%r212+32], %r1364;
st.shared.u32 [%r212+64], %r1401;
st.shared.u32 [%r212+96], %r1438;
st.shared.u32 [%r212+128], %r1475;
st.shared.u32 [%r212+160], %r1512;
st.shared.u32 [%r212+192], %r1549;
st.shared.u32 [%r212+224], %r1586;
barrier.sync 0;
neg.f32 %f681, %f205;
mov.u32 %r3517, %tid.x;
add.s32 %r3516, %r3517, 448;
cvt.u64.u32	%rd153, %r3516;
add.s32 %r3515, %r3517, 384;
cvt.u64.u32	%rd152, %r3515;
add.s32 %r3514, %r3517, 320;
cvt.u64.u32	%rd151, %r3514;
add.s32 %r3513, %r3517, 256;
cvt.u64.u32	%rd150, %r3513;
add.s32 %r3512, %r3517, 192;
cvt.u64.u32	%rd149, %r3512;
add.s32 %r3511, %r3517, 128;
cvt.u64.u32	%rd148, %r3511;
add.s32 %r3510, %r3517, 64;
cvt.u64.u32	%rd147, %r3510;
ld.param.u64 %rd146, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+120];
cvt.u64.u32	%rd145, %r3517;
mov.f32 %f670, 0f3F800000;
mov.f32 %f669, 0fBF800000;
mov.f32 %f668, 0fBF3504F3;
mov.f32 %f667, 0f3F3504F3;
ld.shared.u32 %r1620, [%r213];
ld.shared.u32 %r1670, [%r213+256];
ld.shared.u32 %r1632, [%r213+512];
ld.shared.u32 %r1682, [%r213+768];
ld.shared.u32 %r1621, [%r213+1024];
ld.shared.u32 %r1671, [%r213+1280];
ld.shared.u32 %r1633, [%r213+1536];
ld.shared.u32 %r1683, [%r213+1792];

	{add.f16x2 %r1616,%r214,%r218;
}

	
	{add.f16x2 %r1619,%r1620,%r1621;
}

	
	{sub.f16x2 %r1622,%r214,%r218;
}

	
	{sub.f16x2 %r1625,%r1620,%r1621;
}

	
	{add.f16x2 %r1628,%r216,%r220;
}

	
	{add.f16x2 %r1631,%r1632,%r1633;
}

	
	{sub.f16x2 %r1634,%r216,%r220;
}

	
	{sub.f16x2 %r1637,%r1632,%r1633;
}

	
	{xor.b32 %r1640,%r1634,0x80008000;
}

	
	{add.f16x2 %r1642,%r1616,%r1628;
}

	
	{add.f16x2 %r1645,%r1619,%r1631;
}

	
	{sub.f16x2 %r1648,%r1616,%r1628;
}

	
	{sub.f16x2 %r1651,%r1619,%r1631;
}

	
	{add.f16x2 %r1654,%r1622,%r1637;
}

	
	{add.f16x2 %r1657,%r1625,%r1640;
}

	
	{sub.f16x2 %r1660,%r1622,%r1637;
}

	
	{sub.f16x2 %r1663,%r1625,%r1640;
}

	
	{add.f16x2 %r1666,%r215,%r219;
}

	
	{add.f16x2 %r1669,%r1670,%r1671;
}

	
	{sub.f16x2 %r1672,%r215,%r219;
}

	
	{sub.f16x2 %r1675,%r1670,%r1671;
}

	
	{add.f16x2 %r1678,%r217,%r221;
}

	
	{add.f16x2 %r1681,%r1682,%r1683;
}

	
	{sub.f16x2 %r1684,%r217,%r221;
}

	
	{sub.f16x2 %r1687,%r1682,%r1683;
}

	
	{xor.b32 %r1690,%r1684,0x80008000;
}

	
	{add.f16x2 %r1692,%r1666,%r1678;
}

	
	{add.f16x2 %r1695,%r1669,%r1681;
}

	
	{sub.f16x2 %r1698,%r1666,%r1678;
}

	
	{sub.f16x2 %r1701,%r1669,%r1681;
}

	
	{add.f16x2 %r1704,%r1672,%r1687;
}

	
	{add.f16x2 %r1707,%r1675,%r1690;
}

	
	{sub.f16x2 %r1710,%r1672,%r1687;
}

	
	{sub.f16x2 %r1713,%r1675,%r1690;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f667;
cvt.rn.f16.f32 high, %f667;
mov.b32 %r1716, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f668;
cvt.rn.f16.f32 high, %f668;
mov.b32 %r1717, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f668;
cvt.rn.f16.f32 high, %f668;
mov.b32 %r1720, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f668;
cvt.rn.f16.f32 high, %f668;
mov.b32 %r1721, {low,high};}


	
	{mul.f16x2 %r1730,%r1704,%r1716;
}

	
	{mul.f16x2 %r1733,%r1707,%r1717;
}

	
	{sub.f16x2 %r1736,%r1730,%r1733;
}

	
	{mul.f16x2 %r1739,%r1704,%r1717;
}

	
	{fma.rn.f16x2 %r1742,%r1707,%r1716,%r1739;
}

	
	{xor.b32 %r1746,%r1698,0x80008000;
}

	
	{mul.f16x2 %r1748,%r1710,%r1720;
}

	
	{mul.f16x2 %r1751,%r1713,%r1721;
}

	
	{sub.f16x2 %r1754,%r1748,%r1751;
}

	
	{mul.f16x2 %r1757,%r1710,%r1721;
}

	
	{fma.rn.f16x2 %r1760,%r1713,%r1720,%r1757;
}

	
	{add.f16x2 %r1764,%r1642,%r1692;
}

	
	{add.f16x2 %r1767,%r1645,%r1695;
}

	
	{sub.f16x2 %r1770,%r1642,%r1692;
}

	
	{sub.f16x2 %r1773,%r1645,%r1695;
}

	
	{add.f16x2 %r1776,%r1654,%r1736;
}

	
	{add.f16x2 %r1779,%r1657,%r1742;
}

	
	{sub.f16x2 %r1782,%r1654,%r1736;
}

	
	{sub.f16x2 %r1785,%r1657,%r1742;
}

	
	{add.f16x2 %r1788,%r1648,%r1701;
}

	
	{add.f16x2 %r1791,%r1651,%r1746;
}

	
	{sub.f16x2 %r1794,%r1648,%r1701;
}

	
	{sub.f16x2 %r1797,%r1651,%r1746;
}

	
	{add.f16x2 %r1800,%r1660,%r1754;
}

	
	{add.f16x2 %r1803,%r1663,%r1760;
}

	
	{sub.f16x2 %r1806,%r1660,%r1754;
}

	
	{sub.f16x2 %r1809,%r1663,%r1760;
}

	shl.b64 %rd81, %rd145, 2;
add.s64 %rd73, %rd146, %rd81;

	ld.global.nc.b32 %r1812, [%rd73];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1812;
mov.b32 %r1813, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1812;
mov.b32 %r1815, {high,high};}


	
	{mul.f16x2 %r1817,%r1764,%r1813;
}

	
	{mul.f16x2 %r1820,%r1767,%r1815;
}

	
	{sub.f16x2 %r1823,%r1817,%r1820;
}

	
	{mul.f16x2 %r1826,%r1764,%r1815;
}

	
	{fma.rn.f16x2 %r1829,%r1767,%r1813,%r1826;
}

	
	{xor.b32 %r1833,%r1829,0x80008000;
}

	shl.b64 %rd82, %rd147, 2;
add.s64 %rd74, %rd146, %rd82;

	ld.global.nc.b32 %r1835, [%rd74];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1835;
mov.b32 %r1836, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1835;
mov.b32 %r1838, {high,high};}


	
	{mul.f16x2 %r1840,%r1776,%r1836;
}

	
	{mul.f16x2 %r1843,%r1779,%r1838;
}

	
	{sub.f16x2 %r1846,%r1840,%r1843;
}

	
	{mul.f16x2 %r1849,%r1776,%r1838;
}

	
	{fma.rn.f16x2 %r1852,%r1779,%r1836,%r1849;
}

	
	{xor.b32 %r1856,%r1852,0x80008000;
}

	shl.b64 %rd83, %rd148, 2;
add.s64 %rd75, %rd146, %rd83;

	ld.global.nc.b32 %r1858, [%rd75];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1858;
mov.b32 %r1859, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1858;
mov.b32 %r1861, {high,high};}


	
	{mul.f16x2 %r1863,%r1788,%r1859;
}

	
	{mul.f16x2 %r1866,%r1791,%r1861;
}

	
	{sub.f16x2 %r1869,%r1863,%r1866;
}

	
	{mul.f16x2 %r1872,%r1788,%r1861;
}

	
	{fma.rn.f16x2 %r1875,%r1791,%r1859,%r1872;
}

	
	{xor.b32 %r1879,%r1875,0x80008000;
}

	shl.b64 %rd84, %rd149, 2;
add.s64 %rd76, %rd146, %rd84;

	ld.global.nc.b32 %r1881, [%rd76];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1881;
mov.b32 %r1882, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1881;
mov.b32 %r1884, {high,high};}


	
	{mul.f16x2 %r1886,%r1800,%r1882;
}

	
	{mul.f16x2 %r1889,%r1803,%r1884;
}

	
	{sub.f16x2 %r1892,%r1886,%r1889;
}

	
	{mul.f16x2 %r1895,%r1800,%r1884;
}

	
	{fma.rn.f16x2 %r1898,%r1803,%r1882,%r1895;
}

	
	{xor.b32 %r1902,%r1898,0x80008000;
}

	shl.b64 %rd85, %rd150, 2;
add.s64 %rd77, %rd146, %rd85;

	ld.global.nc.b32 %r1904, [%rd77];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1904;
mov.b32 %r1905, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1904;
mov.b32 %r1907, {high,high};}


	
	{mul.f16x2 %r1909,%r1770,%r1905;
}

	
	{mul.f16x2 %r1912,%r1773,%r1907;
}

	
	{sub.f16x2 %r1915,%r1909,%r1912;
}

	
	{mul.f16x2 %r1918,%r1770,%r1907;
}

	
	{fma.rn.f16x2 %r1921,%r1773,%r1905,%r1918;
}

	
	{xor.b32 %r1925,%r1921,0x80008000;
}

	shl.b64 %rd86, %rd151, 2;
add.s64 %rd78, %rd146, %rd86;

	ld.global.nc.b32 %r1927, [%rd78];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1927;
mov.b32 %r1928, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1927;
mov.b32 %r1930, {high,high};}


	
	{mul.f16x2 %r1932,%r1782,%r1928;
}

	
	{mul.f16x2 %r1935,%r1785,%r1930;
}

	
	{sub.f16x2 %r1938,%r1932,%r1935;
}

	
	{mul.f16x2 %r1941,%r1782,%r1930;
}

	
	{fma.rn.f16x2 %r1944,%r1785,%r1928,%r1941;
}

	
	{xor.b32 %r1948,%r1944,0x80008000;
}

	shl.b64 %rd87, %rd152, 2;
add.s64 %rd79, %rd146, %rd87;

	ld.global.nc.b32 %r1950, [%rd79];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1950;
mov.b32 %r1951, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1950;
mov.b32 %r1953, {high,high};}


	
	{mul.f16x2 %r1955,%r1794,%r1951;
}

	
	{mul.f16x2 %r1958,%r1797,%r1953;
}

	
	{sub.f16x2 %r1961,%r1955,%r1958;
}

	
	{mul.f16x2 %r1964,%r1794,%r1953;
}

	
	{fma.rn.f16x2 %r1967,%r1797,%r1951,%r1964;
}

	
	{xor.b32 %r1971,%r1967,0x80008000;
}

	shl.b64 %rd88, %rd153, 2;
add.s64 %rd80, %rd146, %rd88;

	ld.global.nc.b32 %r1973, [%rd80];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1973;
mov.b32 %r1974, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1973;
mov.b32 %r1976, {high,high};}


	
	{mul.f16x2 %r1978,%r1806,%r1974;
}

	
	{mul.f16x2 %r1981,%r1809,%r1976;
}

	
	{sub.f16x2 %r1984,%r1978,%r1981;
}

	
	{mul.f16x2 %r1987,%r1806,%r1976;
}

	
	{fma.rn.f16x2 %r1990,%r1809,%r1974,%r1987;
}

	
	{xor.b32 %r1994,%r1990,0x80008000;
}

	
	{add.f16x2 %r1996,%r1823,%r1915;
}

	
	{add.f16x2 %r1999,%r1833,%r1925;
}

	
	{sub.f16x2 %r2002,%r1823,%r1915;
}

	
	{sub.f16x2 %r2005,%r1833,%r1925;
}

	
	{add.f16x2 %r2008,%r1869,%r1961;
}

	
	{add.f16x2 %r2011,%r1879,%r1971;
}

	
	{sub.f16x2 %r2014,%r1869,%r1961;
}

	
	{sub.f16x2 %r2017,%r1879,%r1971;
}

	
	{xor.b32 %r2020,%r2014,0x80008000;
}

	
	{add.f16x2 %r2022,%r1996,%r2008;
}

	
	{add.f16x2 %r2025,%r1999,%r2011;
}

	
	{sub.f16x2 %r2028,%r1996,%r2008;
}

	
	{sub.f16x2 %r2031,%r1999,%r2011;
}

	
	{add.f16x2 %r2034,%r2002,%r2017;
}

	
	{add.f16x2 %r2037,%r2005,%r2020;
}

	
	{sub.f16x2 %r2040,%r2002,%r2017;
}

	
	{sub.f16x2 %r2043,%r2005,%r2020;
}

	
	{add.f16x2 %r2046,%r1846,%r1938;
}

	
	{add.f16x2 %r2049,%r1856,%r1948;
}

	
	{sub.f16x2 %r2052,%r1846,%r1938;
}

	
	{sub.f16x2 %r2055,%r1856,%r1948;
}

	
	{add.f16x2 %r2058,%r1892,%r1984;
}

	
	{add.f16x2 %r2061,%r1902,%r1994;
}

	
	{sub.f16x2 %r2064,%r1892,%r1984;
}

	
	{sub.f16x2 %r2067,%r1902,%r1994;
}

	
	{xor.b32 %r2070,%r2064,0x80008000;
}

	
	{add.f16x2 %r2072,%r2046,%r2058;
}

	
	{add.f16x2 %r2075,%r2049,%r2061;
}

	
	{sub.f16x2 %r2078,%r2046,%r2058;
}

	
	{sub.f16x2 %r2081,%r2049,%r2061;
}

	
	{add.f16x2 %r2084,%r2052,%r2067;
}

	
	{add.f16x2 %r2087,%r2055,%r2070;
}

	
	{sub.f16x2 %r2090,%r2052,%r2067;
}

	
	{sub.f16x2 %r2093,%r2055,%r2070;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f667;
cvt.rn.f16.f32 high, %f667;
mov.b32 %r2096, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f668;
cvt.rn.f16.f32 high, %f668;
mov.b32 %r2097, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f668;
cvt.rn.f16.f32 high, %f668;
mov.b32 %r2100, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f668;
cvt.rn.f16.f32 high, %f668;
mov.b32 %r2101, {low,high};}


	
	{mul.f16x2 %r2110,%r2084,%r2096;
}

	
	{mul.f16x2 %r2113,%r2087,%r2097;
}

	
	{sub.f16x2 %r2116,%r2110,%r2113;
}

	
	{mul.f16x2 %r2119,%r2084,%r2097;
}

	
	{fma.rn.f16x2 %r2122,%r2087,%r2096,%r2119;
}

	
	{xor.b32 %r2126,%r2078,0x80008000;
}

	
	{mul.f16x2 %r2128,%r2090,%r2100;
}

	
	{mul.f16x2 %r2131,%r2093,%r2101;
}

	
	{sub.f16x2 %r2134,%r2128,%r2131;
}

	
	{mul.f16x2 %r2137,%r2090,%r2101;
}

	
	{fma.rn.f16x2 %r2140,%r2093,%r2100,%r2137;
}

	
	{add.f16x2 %r2144,%r2022,%r2072;
}

	
	{add.f16x2 %r2147,%r2025,%r2075;
}

	
	{sub.f16x2 %r2150,%r2022,%r2072;
}

	
	{sub.f16x2 %r2153,%r2025,%r2075;
}

	
	{add.f16x2 %r2156,%r2034,%r2116;
}

	
	{add.f16x2 %r2159,%r2037,%r2122;
}

	
	{sub.f16x2 %r2162,%r2034,%r2116;
}

	
	{sub.f16x2 %r2165,%r2037,%r2122;
}

	
	{add.f16x2 %r2168,%r2028,%r2081;
}

	
	{add.f16x2 %r2171,%r2031,%r2126;
}

	
	{sub.f16x2 %r2174,%r2028,%r2081;
}

	
	{sub.f16x2 %r2177,%r2031,%r2126;
}

	
	{add.f16x2 %r2180,%r2040,%r2134;
}

	
	{add.f16x2 %r2183,%r2043,%r2140;
}

	
	{sub.f16x2 %r2186,%r2040,%r2134;
}

	
	{sub.f16x2 %r2189,%r2043,%r2140;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f185;
cvt.rn.f16.f32 high, %f681;
mov.b32 %r2192, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2192;
mov.b32 %r2195, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2192;
mov.b32 %r2197, {high,high};}


	
	{mul.f16x2 %r2199,%r2159,%r2197;
}

	
	{xor.b32 %r2202,%r2199,0x80008000;
}

	
	{fma.rn.f16x2 %r2204,%r2156,%r2195,%r2202;
}

	
	{mul.f16x2 %r2208,%r2156,%r2197;
}

	
	{fma.rn.f16x2 %r2211,%r2159,%r2195,%r2208;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2192;
mov.b32 %r2215, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2192;
mov.b32 %r2217, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f669;
cvt.rn.f16.f32 high, %f670;
mov.b32 %r2219, {low,high};}


	
	{mul.f16x2 %r2220,%r2217,%r2219;
}

	
	{mul.f16x2 %r2223,%r2192,%r2215;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2192;
mov.b32 %r2226, {high,low};}


	
	{fma.rn.f16x2 %r2228,%r2220,%r2226,%r2223;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2228;
mov.b32 %r2232, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2228;
mov.b32 %r2234, {high,high};}


	
	{mul.f16x2 %r2236,%r2171,%r2234;
}

	
	{xor.b32 %r2239,%r2236,0x80008000;
}

	
	{fma.rn.f16x2 %r2241,%r2168,%r2232,%r2239;
}

	
	{mul.f16x2 %r2245,%r2168,%r2234;
}

	
	{fma.rn.f16x2 %r2248,%r2171,%r2232,%r2245;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2192;
mov.b32 %r2252, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2192;
mov.b32 %r2254, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f669;
cvt.rn.f16.f32 high, %f670;
mov.b32 %r2256, {low,high};}


	
	{mul.f16x2 %r2257,%r2254,%r2256;
}

	
	{mul.f16x2 %r2260,%r2228,%r2252;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2228;
mov.b32 %r2263, {high,low};}


	
	{fma.rn.f16x2 %r2265,%r2257,%r2263,%r2260;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2265;
mov.b32 %r2269, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2265;
mov.b32 %r2271, {high,high};}


	
	{mul.f16x2 %r2273,%r2183,%r2271;
}

	
	{xor.b32 %r2276,%r2273,0x80008000;
}

	
	{fma.rn.f16x2 %r2278,%r2180,%r2269,%r2276;
}

	
	{mul.f16x2 %r2282,%r2180,%r2271;
}

	
	{fma.rn.f16x2 %r2285,%r2183,%r2269,%r2282;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2192;
mov.b32 %r2289, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2192;
mov.b32 %r2291, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f669;
cvt.rn.f16.f32 high, %f670;
mov.b32 %r2293, {low,high};}


	
	{mul.f16x2 %r2294,%r2291,%r2293;
}

	
	{mul.f16x2 %r2297,%r2265,%r2289;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2265;
mov.b32 %r2300, {high,low};}


	
	{fma.rn.f16x2 %r2302,%r2294,%r2300,%r2297;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2302;
mov.b32 %r2306, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2302;
mov.b32 %r2308, {high,high};}


	
	{mul.f16x2 %r2310,%r2153,%r2308;
}

	
	{xor.b32 %r2313,%r2310,0x80008000;
}

	
	{fma.rn.f16x2 %r2315,%r2150,%r2306,%r2313;
}

	
	{mul.f16x2 %r2319,%r2150,%r2308;
}

	
	{fma.rn.f16x2 %r2322,%r2153,%r2306,%r2319;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2192;
mov.b32 %r2326, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2192;
mov.b32 %r2328, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f669;
cvt.rn.f16.f32 high, %f670;
mov.b32 %r2330, {low,high};}


	
	{mul.f16x2 %r2331,%r2328,%r2330;
}

	
	{mul.f16x2 %r2334,%r2302,%r2326;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2302;
mov.b32 %r2337, {high,low};}


	
	{fma.rn.f16x2 %r2339,%r2331,%r2337,%r2334;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2339;
mov.b32 %r2343, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2339;
mov.b32 %r2345, {high,high};}


	
	{mul.f16x2 %r2347,%r2165,%r2345;
}

	
	{xor.b32 %r2350,%r2347,0x80008000;
}

	
	{fma.rn.f16x2 %r2352,%r2162,%r2343,%r2350;
}

	
	{mul.f16x2 %r2356,%r2162,%r2345;
}

	
	{fma.rn.f16x2 %r2359,%r2165,%r2343,%r2356;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2192;
mov.b32 %r2363, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2192;
mov.b32 %r2365, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f669;
cvt.rn.f16.f32 high, %f670;
mov.b32 %r2367, {low,high};}


	
	{mul.f16x2 %r2368,%r2365,%r2367;
}

	
	{mul.f16x2 %r2371,%r2339,%r2363;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2339;
mov.b32 %r2374, {high,low};}


	
	{fma.rn.f16x2 %r2376,%r2368,%r2374,%r2371;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2376;
mov.b32 %r2380, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2376;
mov.b32 %r2382, {high,high};}


	
	{mul.f16x2 %r2384,%r2177,%r2382;
}

	
	{xor.b32 %r2387,%r2384,0x80008000;
}

	
	{fma.rn.f16x2 %r2389,%r2174,%r2380,%r2387;
}

	
	{mul.f16x2 %r2393,%r2174,%r2382;
}

	
	{fma.rn.f16x2 %r2396,%r2177,%r2380,%r2393;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2192;
mov.b32 %r2400, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2192;
mov.b32 %r2402, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f669;
cvt.rn.f16.f32 high, %f670;
mov.b32 %r2404, {low,high};}


	
	{mul.f16x2 %r2405,%r2402,%r2404;
}

	
	{mul.f16x2 %r2408,%r2376,%r2400;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2376;
mov.b32 %r2411, {high,low};}


	
	{fma.rn.f16x2 %r2413,%r2405,%r2411,%r2408;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2413;
mov.b32 %r2417, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2413;
mov.b32 %r2419, {high,high};}


	
	{mul.f16x2 %r2421,%r2189,%r2419;
}

	
	{xor.b32 %r2424,%r2421,0x80008000;
}

	
	{fma.rn.f16x2 %r2426,%r2186,%r2417,%r2424;
}

	
	{mul.f16x2 %r2430,%r2186,%r2419;
}

	
	{fma.rn.f16x2 %r2433,%r2189,%r2417,%r2430;
}

	barrier.sync 0;
st.shared.u32 [%r184], %r2144;
st.shared.u32 [%r184+4], %r2204;
st.shared.u32 [%r184+8], %r2241;
st.shared.u32 [%r184+12], %r2278;
st.shared.u32 [%r184+16], %r2315;
st.shared.u32 [%r184+20], %r2352;
st.shared.u32 [%r184+24], %r2389;
st.shared.u32 [%r184+28], %r2426;
barrier.sync 0;
ld.shared.u32 %r238, [%r185];
ld.shared.u32 %r239, [%r185+256];
ld.shared.u32 %r240, [%r185+512];
ld.shared.u32 %r241, [%r185+768];
ld.shared.u32 %r242, [%r185+1024];
ld.shared.u32 %r243, [%r185+1280];
ld.shared.u32 %r244, [%r185+1536];
ld.shared.u32 %r245, [%r185+1792];
barrier.sync 0;
st.shared.u32 [%r184], %r2147;
st.shared.u32 [%r184+4], %r2211;
st.shared.u32 [%r184+8], %r2248;
st.shared.u32 [%r184+12], %r2285;
st.shared.u32 [%r184+16], %r2322;
st.shared.u32 [%r184+20], %r2359;
st.shared.u32 [%r184+24], %r2396;
st.shared.u32 [%r184+28], %r2433;
barrier.sync 0;
mov.f32 %f674, 0f3F800000;
mov.f32 %f673, 0fBF800000;
mov.f32 %f672, 0fBF3504F3;
mov.f32 %f671, 0f3F3504F3;
ld.shared.u32 %r2458, [%r185];
ld.shared.u32 %r2508, [%r185+256];
ld.shared.u32 %r2470, [%r185+512];
ld.shared.u32 %r2520, [%r185+768];
ld.shared.u32 %r2459, [%r185+1024];
ld.shared.u32 %r2509, [%r185+1280];
ld.shared.u32 %r2471, [%r185+1536];
ld.shared.u32 %r2521, [%r185+1792];

	{add.f16x2 %r2454,%r238,%r242;
}

	
	{add.f16x2 %r2457,%r2458,%r2459;
}

	
	{sub.f16x2 %r2460,%r238,%r242;
}

	
	{sub.f16x2 %r2463,%r2458,%r2459;
}

	
	{add.f16x2 %r2466,%r240,%r244;
}

	
	{add.f16x2 %r2469,%r2470,%r2471;
}

	
	{sub.f16x2 %r2472,%r240,%r244;
}

	
	{sub.f16x2 %r2475,%r2470,%r2471;
}

	
	{xor.b32 %r2478,%r2472,0x80008000;
}

	
	{add.f16x2 %r2480,%r2454,%r2466;
}

	
	{add.f16x2 %r2483,%r2457,%r2469;
}

	
	{sub.f16x2 %r2486,%r2454,%r2466;
}

	
	{sub.f16x2 %r2489,%r2457,%r2469;
}

	
	{add.f16x2 %r2492,%r2460,%r2475;
}

	
	{add.f16x2 %r2495,%r2463,%r2478;
}

	
	{sub.f16x2 %r2498,%r2460,%r2475;
}

	
	{sub.f16x2 %r2501,%r2463,%r2478;
}

	
	{add.f16x2 %r2504,%r239,%r243;
}

	
	{add.f16x2 %r2507,%r2508,%r2509;
}

	
	{sub.f16x2 %r2510,%r239,%r243;
}

	
	{sub.f16x2 %r2513,%r2508,%r2509;
}

	
	{add.f16x2 %r2516,%r241,%r245;
}

	
	{add.f16x2 %r2519,%r2520,%r2521;
}

	
	{sub.f16x2 %r2522,%r241,%r245;
}

	
	{sub.f16x2 %r2525,%r2520,%r2521;
}

	
	{xor.b32 %r2528,%r2522,0x80008000;
}

	
	{add.f16x2 %r2530,%r2504,%r2516;
}

	
	{add.f16x2 %r2533,%r2507,%r2519;
}

	
	{sub.f16x2 %r2536,%r2504,%r2516;
}

	
	{sub.f16x2 %r2539,%r2507,%r2519;
}

	
	{add.f16x2 %r2542,%r2510,%r2525;
}

	
	{add.f16x2 %r2545,%r2513,%r2528;
}

	
	{sub.f16x2 %r2548,%r2510,%r2525;
}

	
	{sub.f16x2 %r2551,%r2513,%r2528;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f671;
cvt.rn.f16.f32 high, %f671;
mov.b32 %r2554, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f672;
cvt.rn.f16.f32 high, %f672;
mov.b32 %r2555, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f672;
cvt.rn.f16.f32 high, %f672;
mov.b32 %r2558, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f672;
cvt.rn.f16.f32 high, %f672;
mov.b32 %r2559, {low,high};}


	
	{mul.f16x2 %r2568,%r2542,%r2554;
}

	
	{mul.f16x2 %r2571,%r2545,%r2555;
}

	
	{sub.f16x2 %r2574,%r2568,%r2571;
}

	
	{mul.f16x2 %r2577,%r2542,%r2555;
}

	
	{fma.rn.f16x2 %r2580,%r2545,%r2554,%r2577;
}

	
	{xor.b32 %r2584,%r2536,0x80008000;
}

	
	{mul.f16x2 %r2586,%r2548,%r2558;
}

	
	{mul.f16x2 %r2589,%r2551,%r2559;
}

	
	{sub.f16x2 %r2592,%r2586,%r2589;
}

	
	{mul.f16x2 %r2595,%r2548,%r2559;
}

	
	{fma.rn.f16x2 %r2598,%r2551,%r2558,%r2595;
}

	
	{add.f16x2 %r2602,%r2480,%r2530;
}

	
	{add.f16x2 %r2605,%r2483,%r2533;
}

	
	{sub.f16x2 %r2608,%r2480,%r2530;
}

	
	{sub.f16x2 %r2611,%r2483,%r2533;
}

	
	{add.f16x2 %r2614,%r2492,%r2574;
}

	
	{add.f16x2 %r2617,%r2495,%r2580;
}

	
	{sub.f16x2 %r2620,%r2492,%r2574;
}

	
	{sub.f16x2 %r2623,%r2495,%r2580;
}

	
	{add.f16x2 %r2626,%r2486,%r2539;
}

	
	{add.f16x2 %r2629,%r2489,%r2584;
}

	
	{sub.f16x2 %r2632,%r2486,%r2539;
}

	
	{sub.f16x2 %r2635,%r2489,%r2584;
}

	
	{add.f16x2 %r2638,%r2498,%r2592;
}

	
	{add.f16x2 %r2641,%r2501,%r2598;
}

	
	{sub.f16x2 %r2644,%r2498,%r2592;
}

	
	{sub.f16x2 %r2647,%r2501,%r2598;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f234;
cvt.rn.f16.f32 high, %f235;
mov.b32 %r2650, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2650;
mov.b32 %r2653, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2650;
mov.b32 %r2655, {high,high};}


	
	{mul.f16x2 %r2657,%r2617,%r2655;
}

	
	{xor.b32 %r2660,%r2657,0x80008000;
}

	
	{fma.rn.f16x2 %r2662,%r2614,%r2653,%r2660;
}

	
	{mul.f16x2 %r2666,%r2614,%r2655;
}

	
	{fma.rn.f16x2 %r2669,%r2617,%r2653,%r2666;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2650;
mov.b32 %r2673, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2650;
mov.b32 %r2675, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f673;
cvt.rn.f16.f32 high, %f674;
mov.b32 %r2677, {low,high};}


	
	{mul.f16x2 %r2678,%r2675,%r2677;
}

	
	{mul.f16x2 %r2681,%r2650,%r2673;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2650;
mov.b32 %r2684, {high,low};}


	
	{fma.rn.f16x2 %r2686,%r2678,%r2684,%r2681;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2686;
mov.b32 %r2690, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2686;
mov.b32 %r2692, {high,high};}


	
	{mul.f16x2 %r2694,%r2629,%r2692;
}

	
	{xor.b32 %r2697,%r2694,0x80008000;
}

	
	{fma.rn.f16x2 %r2699,%r2626,%r2690,%r2697;
}

	
	{mul.f16x2 %r2703,%r2626,%r2692;
}

	
	{fma.rn.f16x2 %r2706,%r2629,%r2690,%r2703;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2650;
mov.b32 %r2710, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2650;
mov.b32 %r2712, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f673;
cvt.rn.f16.f32 high, %f674;
mov.b32 %r2714, {low,high};}


	
	{mul.f16x2 %r2715,%r2712,%r2714;
}

	
	{mul.f16x2 %r2718,%r2686,%r2710;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2686;
mov.b32 %r2721, {high,low};}


	
	{fma.rn.f16x2 %r2723,%r2715,%r2721,%r2718;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2723;
mov.b32 %r2727, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2723;
mov.b32 %r2729, {high,high};}


	
	{mul.f16x2 %r2731,%r2641,%r2729;
}

	
	{xor.b32 %r2734,%r2731,0x80008000;
}

	
	{fma.rn.f16x2 %r2736,%r2638,%r2727,%r2734;
}

	
	{mul.f16x2 %r2740,%r2638,%r2729;
}

	
	{fma.rn.f16x2 %r2743,%r2641,%r2727,%r2740;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2650;
mov.b32 %r2747, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2650;
mov.b32 %r2749, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f673;
cvt.rn.f16.f32 high, %f674;
mov.b32 %r2751, {low,high};}


	
	{mul.f16x2 %r2752,%r2749,%r2751;
}

	
	{mul.f16x2 %r2755,%r2723,%r2747;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2723;
mov.b32 %r2758, {high,low};}


	
	{fma.rn.f16x2 %r2760,%r2752,%r2758,%r2755;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2760;
mov.b32 %r2764, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2760;
mov.b32 %r2766, {high,high};}


	
	{mul.f16x2 %r2768,%r2611,%r2766;
}

	
	{xor.b32 %r2771,%r2768,0x80008000;
}

	
	{fma.rn.f16x2 %r2773,%r2608,%r2764,%r2771;
}

	
	{mul.f16x2 %r2777,%r2608,%r2766;
}

	
	{fma.rn.f16x2 %r2780,%r2611,%r2764,%r2777;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2650;
mov.b32 %r2784, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2650;
mov.b32 %r2786, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f673;
cvt.rn.f16.f32 high, %f674;
mov.b32 %r2788, {low,high};}


	
	{mul.f16x2 %r2789,%r2786,%r2788;
}

	
	{mul.f16x2 %r2792,%r2760,%r2784;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2760;
mov.b32 %r2795, {high,low};}


	
	{fma.rn.f16x2 %r2797,%r2789,%r2795,%r2792;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2797;
mov.b32 %r2801, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2797;
mov.b32 %r2803, {high,high};}


	
	{mul.f16x2 %r2805,%r2623,%r2803;
}

	
	{xor.b32 %r2808,%r2805,0x80008000;
}

	
	{fma.rn.f16x2 %r2810,%r2620,%r2801,%r2808;
}

	
	{mul.f16x2 %r2814,%r2620,%r2803;
}

	
	{fma.rn.f16x2 %r2817,%r2623,%r2801,%r2814;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2650;
mov.b32 %r2821, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2650;
mov.b32 %r2823, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f673;
cvt.rn.f16.f32 high, %f674;
mov.b32 %r2825, {low,high};}


	
	{mul.f16x2 %r2826,%r2823,%r2825;
}

	
	{mul.f16x2 %r2829,%r2797,%r2821;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2797;
mov.b32 %r2832, {high,low};}


	
	{fma.rn.f16x2 %r2834,%r2826,%r2832,%r2829;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2834;
mov.b32 %r2838, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2834;
mov.b32 %r2840, {high,high};}


	
	{mul.f16x2 %r2842,%r2635,%r2840;
}

	
	{xor.b32 %r2845,%r2842,0x80008000;
}

	
	{fma.rn.f16x2 %r2847,%r2632,%r2838,%r2845;
}

	
	{mul.f16x2 %r2851,%r2632,%r2840;
}

	
	{fma.rn.f16x2 %r2854,%r2635,%r2838,%r2851;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2650;
mov.b32 %r2858, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2650;
mov.b32 %r2860, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f673;
cvt.rn.f16.f32 high, %f674;
mov.b32 %r2862, {low,high};}


	
	{mul.f16x2 %r2863,%r2860,%r2862;
}

	
	{mul.f16x2 %r2866,%r2834,%r2858;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2834;
mov.b32 %r2869, {high,low};}


	
	{fma.rn.f16x2 %r2871,%r2863,%r2869,%r2866;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2871;
mov.b32 %r2875, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2871;
mov.b32 %r2877, {high,high};}


	
	{mul.f16x2 %r2879,%r2647,%r2877;
}

	
	{xor.b32 %r2882,%r2879,0x80008000;
}

	
	{fma.rn.f16x2 %r2884,%r2644,%r2875,%r2882;
}

	
	{mul.f16x2 %r2888,%r2644,%r2877;
}

	
	{fma.rn.f16x2 %r2891,%r2647,%r2875,%r2888;
}

	barrier.sync 0;
st.shared.u32 [%r212], %r2602;
st.shared.u32 [%r212+32], %r2662;
st.shared.u32 [%r212+64], %r2699;
st.shared.u32 [%r212+96], %r2736;
st.shared.u32 [%r212+128], %r2773;
st.shared.u32 [%r212+160], %r2810;
st.shared.u32 [%r212+192], %r2847;
st.shared.u32 [%r212+224], %r2884;
barrier.sync 0;
ld.shared.u32 %r262, [%r213];
ld.shared.u32 %r263, [%r213+256];
ld.shared.u32 %r264, [%r213+512];
ld.shared.u32 %r265, [%r213+768];
ld.shared.u32 %r266, [%r213+1024];
ld.shared.u32 %r267, [%r213+1280];
ld.shared.u32 %r268, [%r213+1536];
ld.shared.u32 %r269, [%r213+1792];
barrier.sync 0;
st.shared.u32 [%r212], %r2605;
st.shared.u32 [%r212+32], %r2669;
st.shared.u32 [%r212+64], %r2706;
st.shared.u32 [%r212+96], %r2743;
st.shared.u32 [%r212+128], %r2780;
st.shared.u32 [%r212+160], %r2817;
st.shared.u32 [%r212+192], %r2854;
st.shared.u32 [%r212+224], %r2891;
barrier.sync 0;
mov.f32 %f676, 0fBF3504F3;
mov.f32 %f675, 0f3F3504F3;
ld.shared.u32 %r2916, [%r213];
ld.shared.u32 %r2966, [%r213+256];
ld.shared.u32 %r2928, [%r213+512];
ld.shared.u32 %r2978, [%r213+768];
ld.shared.u32 %r2917, [%r213+1024];
ld.shared.u32 %r2967, [%r213+1280];
ld.shared.u32 %r2929, [%r213+1536];
ld.shared.u32 %r2979, [%r213+1792];

	{add.f16x2 %r2912,%r262,%r266;
}

	
	{add.f16x2 %r2915,%r2916,%r2917;
}

	
	{sub.f16x2 %r2918,%r262,%r266;
}

	
	{sub.f16x2 %r2921,%r2916,%r2917;
}

	
	{add.f16x2 %r2924,%r264,%r268;
}

	
	{add.f16x2 %r2927,%r2928,%r2929;
}

	
	{sub.f16x2 %r2930,%r264,%r268;
}

	
	{sub.f16x2 %r2933,%r2928,%r2929;
}

	
	{xor.b32 %r2936,%r2930,0x80008000;
}

	
	{add.f16x2 %r2938,%r2912,%r2924;
}

	
	{add.f16x2 %r2941,%r2915,%r2927;
}

	
	{sub.f16x2 %r2944,%r2912,%r2924;
}

	
	{sub.f16x2 %r2947,%r2915,%r2927;
}

	
	{add.f16x2 %r2950,%r2918,%r2933;
}

	
	{add.f16x2 %r2953,%r2921,%r2936;
}

	
	{sub.f16x2 %r2956,%r2918,%r2933;
}

	
	{sub.f16x2 %r2959,%r2921,%r2936;
}

	
	{add.f16x2 %r2962,%r263,%r267;
}

	
	{add.f16x2 %r2965,%r2966,%r2967;
}

	
	{sub.f16x2 %r2968,%r263,%r267;
}

	
	{sub.f16x2 %r2971,%r2966,%r2967;
}

	
	{add.f16x2 %r2974,%r265,%r269;
}

	
	{add.f16x2 %r2977,%r2978,%r2979;
}

	
	{sub.f16x2 %r2980,%r265,%r269;
}

	
	{sub.f16x2 %r2983,%r2978,%r2979;
}

	
	{xor.b32 %r2986,%r2980,0x80008000;
}

	
	{add.f16x2 %r2988,%r2962,%r2974;
}

	
	{add.f16x2 %r2991,%r2965,%r2977;
}

	
	{sub.f16x2 %r2994,%r2962,%r2974;
}

	
	{sub.f16x2 %r2997,%r2965,%r2977;
}

	
	{add.f16x2 %r3000,%r2968,%r2983;
}

	
	{add.f16x2 %r3003,%r2971,%r2986;
}

	
	{sub.f16x2 %r3006,%r2968,%r2983;
}

	
	{sub.f16x2 %r3009,%r2971,%r2986;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f675;
cvt.rn.f16.f32 high, %f675;
mov.b32 %r3012, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f676;
cvt.rn.f16.f32 high, %f676;
mov.b32 %r3013, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f676;
cvt.rn.f16.f32 high, %f676;
mov.b32 %r3016, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f676;
cvt.rn.f16.f32 high, %f676;
mov.b32 %r3017, {low,high};}


	
	{mul.f16x2 %r3026,%r3000,%r3012;
}

	
	{mul.f16x2 %r3029,%r3003,%r3013;
}

	
	{sub.f16x2 %r3032,%r3026,%r3029;
}

	
	{mul.f16x2 %r3035,%r3000,%r3013;
}

	
	{fma.rn.f16x2 %r3038,%r3003,%r3012,%r3035;
}

	
	{xor.b32 %r3042,%r2994,0x80008000;
}

	
	{mul.f16x2 %r3044,%r3006,%r3016;
}

	
	{mul.f16x2 %r3047,%r3009,%r3017;
}

	
	{sub.f16x2 %r3050,%r3044,%r3047;
}

	
	{mul.f16x2 %r3053,%r3006,%r3017;
}

	
	{fma.rn.f16x2 %r3056,%r3009,%r3016,%r3053;
}

	
	{add.f16x2 %r3060,%r2938,%r2988;
}

	
	{add.f16x2 %r3063,%r2941,%r2991;
}

	
	{sub.f16x2 %r3066,%r2938,%r2988;
}

	
	{sub.f16x2 %r3069,%r2941,%r2991;
}

	
	{add.f16x2 %r3072,%r2950,%r3032;
}

	
	{add.f16x2 %r3075,%r2953,%r3038;
}

	
	{sub.f16x2 %r3078,%r2950,%r3032;
}

	
	{sub.f16x2 %r3081,%r2953,%r3038;
}

	
	{add.f16x2 %r3084,%r2944,%r2997;
}

	
	{add.f16x2 %r3087,%r2947,%r3042;
}

	
	{sub.f16x2 %r3090,%r2944,%r2997;
}

	
	{sub.f16x2 %r3093,%r2947,%r3042;
}

	
	{add.f16x2 %r3096,%r2956,%r3050;
}

	
	{add.f16x2 %r3099,%r2959,%r3056;
}

	
	{sub.f16x2 %r3102,%r2956,%r3050;
}

	
	{sub.f16x2 %r3105,%r2959,%r3056;
}

	
	{xor.b32 %r3108,%r3063,0x80008000;
}

	mov.f32 %f403, 0f44000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f403;
mov.b32 %r3110, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3060;
mov.b16 %rs97, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3110;
mov.b16 %rs98, low;}

	
	{ cvt.f32.f16 %f404, %rs97;}


	
	{ cvt.f32.f16 %f405, %rs98;}


	
	{rcp.approx.ftz.f32 %f406, %f405;
}

	mul.f32 %f408, %f404, %f406;

	{ cvt.rn.f16.f32 %rs417, %f408;}


	and.b16 %rs103, %rs417, 32767;
mov.u16 %rs104, 143;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs103, %rs104;
selp.u16 %rs102, 1, 0, __$temp3;}

	setp.ne.s16	%p26, %rs102, 0;
setp.ne.s16	%p27, %rs103, 0;
and.pred %p28, %p27, %p26;
@!%p28 bra BB4_60;
bra.uni BB4_59;

BB4_59:
neg.f32 %f410, %f405;
fma.rn.f32 %f411, %f410, %f408, %f404;
fma.rn.f32 %f409, %f406, %f411, %f408;

	{ cvt.rn.f16.f32 %rs417, %f409;}



BB4_60:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3060;
mov.b16 %rs106, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3110;
mov.b16 %rs107, high;}

	
	{ cvt.f32.f16 %f412, %rs106;}


	
	{ cvt.f32.f16 %f413, %rs107;}


	
	{rcp.approx.ftz.f32 %f414, %f413;
}

	mul.f32 %f416, %f412, %f414;

	{ cvt.rn.f16.f32 %rs418, %f416;}


	and.b16 %rs112, %rs418, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs112, %rs104;
selp.u16 %rs111, 1, 0, __$temp3;}

	setp.ne.s16	%p29, %rs111, 0;
setp.ne.s16	%p30, %rs112, 0;
and.pred %p31, %p30, %p29;
@!%p31 bra BB4_62;
bra.uni BB4_61;

BB4_61:
neg.f32 %f418, %f413;
fma.rn.f32 %f419, %f418, %f416, %f412;
fma.rn.f32 %f417, %f414, %f419, %f416;

	{ cvt.rn.f16.f32 %rs418, %f417;}



BB4_62:

	{ mov.b32 %r3115, {%rs417,%rs418};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3108;
mov.b16 %rs117, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3110;
mov.b16 %rs118, low;}

	
	{ cvt.f32.f16 %f420, %rs117;}


	
	{ cvt.f32.f16 %f421, %rs118;}


	
	{rcp.approx.ftz.f32 %f422, %f421;
}

	mul.f32 %f424, %f420, %f422;

	{ cvt.rn.f16.f32 %rs419, %f424;}


	and.b16 %rs123, %rs419, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs123, %rs104;
selp.u16 %rs122, 1, 0, __$temp3;}

	setp.ne.s16	%p32, %rs122, 0;
setp.ne.s16	%p33, %rs123, 0;
and.pred %p34, %p33, %p32;
@!%p34 bra BB4_64;
bra.uni BB4_63;

BB4_63:
neg.f32 %f426, %f421;
fma.rn.f32 %f427, %f426, %f424, %f420;
fma.rn.f32 %f425, %f422, %f427, %f424;

	{ cvt.rn.f16.f32 %rs419, %f425;}



BB4_64:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3108;
mov.b16 %rs126, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3110;
mov.b16 %rs127, high;}

	
	{ cvt.f32.f16 %f428, %rs126;}


	
	{ cvt.f32.f16 %f429, %rs127;}


	
	{rcp.approx.ftz.f32 %f430, %f429;
}

	mul.f32 %f432, %f428, %f430;

	{ cvt.rn.f16.f32 %rs420, %f432;}


	and.b16 %rs132, %rs420, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs132, %rs104;
selp.u16 %rs131, 1, 0, __$temp3;}

	setp.ne.s16	%p35, %rs131, 0;
setp.ne.s16	%p36, %rs132, 0;
and.pred %p37, %p36, %p35;
@!%p37 bra BB4_66;
bra.uni BB4_65;

BB4_65:
neg.f32 %f434, %f429;
fma.rn.f32 %f435, %f434, %f432, %f428;
fma.rn.f32 %f433, %f430, %f435, %f432;

	{ cvt.rn.f16.f32 %rs420, %f433;}



BB4_66:
mov.u32 %r3518, %tid.x;
mul.wide.u32 %rd156, %r3518, 4;
ld.param.u64 %rd155, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.s64 %rd154, %rd155, %rd156;

	{ mov.b32 %r3120, {%rs419,%rs420};}


	
	ld.global.nc.b32 %r3121, [%rd154];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3121;
mov.b32 %r3122, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3121;
mov.b32 %r3124, {high,high};}


	
	{mul.f16x2 %r3126,%r3115,%r3122;
}

	
	{mul.f16x2 %r3129,%r3120,%r3124;
}

	
	{sub.f16x2 %r3132,%r3126,%r3129;
}

	
	{mul.f16x2 %r3135,%r3115,%r3124;
}

	
	{fma.rn.f16x2 %r3138,%r3120,%r3122,%r3135;
}

	
	{xor.b32 %r3142,%r3075,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f403;
mov.b32 %r3144, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3072;
mov.b16 %rs137, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3144;
mov.b16 %rs138, low;}

	
	{ cvt.f32.f16 %f437, %rs137;}


	
	{ cvt.f32.f16 %f438, %rs138;}


	
	{rcp.approx.ftz.f32 %f439, %f438;
}

	mul.f32 %f441, %f437, %f439;

	{ cvt.rn.f16.f32 %rs421, %f441;}


	and.b16 %rs143, %rs421, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs143, %rs104;
selp.u16 %rs142, 1, 0, __$temp3;}

	setp.ne.s16	%p38, %rs142, 0;
setp.ne.s16	%p39, %rs143, 0;
and.pred %p40, %p39, %p38;
@!%p40 bra BB4_68;
bra.uni BB4_67;

BB4_67:
neg.f32 %f443, %f438;
fma.rn.f32 %f444, %f443, %f441, %f437;
fma.rn.f32 %f442, %f439, %f444, %f441;

	{ cvt.rn.f16.f32 %rs421, %f442;}



BB4_68:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3072;
mov.b16 %rs146, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3144;
mov.b16 %rs147, high;}

	
	{ cvt.f32.f16 %f445, %rs146;}


	
	{ cvt.f32.f16 %f446, %rs147;}


	
	{rcp.approx.ftz.f32 %f447, %f446;
}

	mul.f32 %f449, %f445, %f447;

	{ cvt.rn.f16.f32 %rs422, %f449;}


	and.b16 %rs152, %rs422, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs152, %rs104;
selp.u16 %rs151, 1, 0, __$temp3;}

	setp.ne.s16	%p41, %rs151, 0;
setp.ne.s16	%p42, %rs152, 0;
and.pred %p43, %p42, %p41;
@!%p43 bra BB4_70;
bra.uni BB4_69;

BB4_69:
neg.f32 %f451, %f446;
fma.rn.f32 %f452, %f451, %f449, %f445;
fma.rn.f32 %f450, %f447, %f452, %f449;

	{ cvt.rn.f16.f32 %rs422, %f450;}



BB4_70:

	{ mov.b32 %r3149, {%rs421,%rs422};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3142;
mov.b16 %rs157, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3144;
mov.b16 %rs158, low;}

	
	{ cvt.f32.f16 %f453, %rs157;}


	
	{ cvt.f32.f16 %f454, %rs158;}


	
	{rcp.approx.ftz.f32 %f455, %f454;
}

	mul.f32 %f457, %f453, %f455;

	{ cvt.rn.f16.f32 %rs423, %f457;}


	and.b16 %rs163, %rs423, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs163, %rs104;
selp.u16 %rs162, 1, 0, __$temp3;}

	setp.ne.s16	%p44, %rs162, 0;
setp.ne.s16	%p45, %rs163, 0;
and.pred %p46, %p45, %p44;
@!%p46 bra BB4_72;
bra.uni BB4_71;

BB4_71:
neg.f32 %f459, %f454;
fma.rn.f32 %f460, %f459, %f457, %f453;
fma.rn.f32 %f458, %f455, %f460, %f457;

	{ cvt.rn.f16.f32 %rs423, %f458;}



BB4_72:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3142;
mov.b16 %rs166, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3144;
mov.b16 %rs167, high;}

	
	{ cvt.f32.f16 %f461, %rs166;}


	
	{ cvt.f32.f16 %f462, %rs167;}


	
	{rcp.approx.ftz.f32 %f463, %f462;
}

	mul.f32 %f465, %f461, %f463;

	{ cvt.rn.f16.f32 %rs424, %f465;}


	and.b16 %rs172, %rs424, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs172, %rs104;
selp.u16 %rs171, 1, 0, __$temp3;}

	setp.ne.s16	%p47, %rs171, 0;
setp.ne.s16	%p48, %rs172, 0;
and.pred %p49, %p48, %p47;
@!%p49 bra BB4_74;
bra.uni BB4_73;

BB4_73:
neg.f32 %f467, %f462;
fma.rn.f32 %f468, %f467, %f465, %f461;
fma.rn.f32 %f466, %f463, %f468, %f465;

	{ cvt.rn.f16.f32 %rs424, %f466;}



BB4_74:
mov.u32 %r3596, %tid.x;
mul.wide.u32 %rd161, %r3596, 4;
ld.param.u64 %rd160, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.s64 %rd159, %rd160, %rd161;
add.s64 %rd158, %rd159, 256;

	{ mov.b32 %r3154, {%rs423,%rs424};}


	
	ld.global.nc.b32 %r3155, [%rd158];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3155;
mov.b32 %r3156, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3155;
mov.b32 %r3158, {high,high};}


	
	{mul.f16x2 %r3160,%r3149,%r3156;
}

	
	{mul.f16x2 %r3163,%r3154,%r3158;
}

	
	{sub.f16x2 %r3166,%r3160,%r3163;
}

	
	{mul.f16x2 %r3169,%r3149,%r3158;
}

	
	{fma.rn.f16x2 %r3172,%r3154,%r3156,%r3169;
}

	
	{xor.b32 %r3176,%r3087,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f403;
mov.b32 %r3178, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3084;
mov.b16 %rs177, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3178;
mov.b16 %rs178, low;}

	
	{ cvt.f32.f16 %f470, %rs177;}


	
	{ cvt.f32.f16 %f471, %rs178;}


	
	{rcp.approx.ftz.f32 %f472, %f471;
}

	mul.f32 %f474, %f470, %f472;

	{ cvt.rn.f16.f32 %rs425, %f474;}


	and.b16 %rs183, %rs425, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs183, %rs104;
selp.u16 %rs182, 1, 0, __$temp3;}

	setp.ne.s16	%p50, %rs182, 0;
setp.ne.s16	%p51, %rs183, 0;
and.pred %p52, %p51, %p50;
@!%p52 bra BB4_76;
bra.uni BB4_75;

BB4_75:
neg.f32 %f476, %f471;
fma.rn.f32 %f477, %f476, %f474, %f470;
fma.rn.f32 %f475, %f472, %f477, %f474;

	{ cvt.rn.f16.f32 %rs425, %f475;}



BB4_76:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3084;
mov.b16 %rs186, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3178;
mov.b16 %rs187, high;}

	
	{ cvt.f32.f16 %f478, %rs186;}


	
	{ cvt.f32.f16 %f479, %rs187;}


	
	{rcp.approx.ftz.f32 %f480, %f479;
}

	mul.f32 %f482, %f478, %f480;

	{ cvt.rn.f16.f32 %rs426, %f482;}


	and.b16 %rs192, %rs426, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs192, %rs104;
selp.u16 %rs191, 1, 0, __$temp3;}

	setp.ne.s16	%p53, %rs191, 0;
setp.ne.s16	%p54, %rs192, 0;
and.pred %p55, %p54, %p53;
@!%p55 bra BB4_78;
bra.uni BB4_77;

BB4_77:
neg.f32 %f484, %f479;
fma.rn.f32 %f485, %f484, %f482, %f478;
fma.rn.f32 %f483, %f480, %f485, %f482;

	{ cvt.rn.f16.f32 %rs426, %f483;}



BB4_78:

	{ mov.b32 %r3183, {%rs425,%rs426};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3176;
mov.b16 %rs197, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3178;
mov.b16 %rs198, low;}

	
	{ cvt.f32.f16 %f486, %rs197;}


	
	{ cvt.f32.f16 %f487, %rs198;}


	
	{rcp.approx.ftz.f32 %f488, %f487;
}

	mul.f32 %f490, %f486, %f488;

	{ cvt.rn.f16.f32 %rs427, %f490;}


	and.b16 %rs203, %rs427, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs203, %rs104;
selp.u16 %rs202, 1, 0, __$temp3;}

	setp.ne.s16	%p56, %rs202, 0;
setp.ne.s16	%p57, %rs203, 0;
and.pred %p58, %p57, %p56;
@!%p58 bra BB4_80;
bra.uni BB4_79;

BB4_79:
neg.f32 %f492, %f487;
fma.rn.f32 %f493, %f492, %f490, %f486;
fma.rn.f32 %f491, %f488, %f493, %f490;

	{ cvt.rn.f16.f32 %rs427, %f491;}



BB4_80:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3176;
mov.b16 %rs206, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3178;
mov.b16 %rs207, high;}

	
	{ cvt.f32.f16 %f494, %rs206;}


	
	{ cvt.f32.f16 %f495, %rs207;}


	
	{rcp.approx.ftz.f32 %f496, %f495;
}

	mul.f32 %f498, %f494, %f496;

	{ cvt.rn.f16.f32 %rs428, %f498;}


	and.b16 %rs212, %rs428, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs212, %rs104;
selp.u16 %rs211, 1, 0, __$temp3;}

	setp.ne.s16	%p59, %rs211, 0;
setp.ne.s16	%p60, %rs212, 0;
and.pred %p61, %p60, %p59;
@!%p61 bra BB4_82;
bra.uni BB4_81;

BB4_81:
neg.f32 %f500, %f495;
fma.rn.f32 %f501, %f500, %f498, %f494;
fma.rn.f32 %f499, %f496, %f501, %f498;

	{ cvt.rn.f16.f32 %rs428, %f499;}



BB4_82:
mov.u32 %r3597, %tid.x;
mul.wide.u32 %rd165, %r3597, 4;
ld.param.u64 %rd164, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.s64 %rd163, %rd164, %rd165;
add.s64 %rd162, %rd163, 512;

	{ mov.b32 %r3188, {%rs427,%rs428};}


	
	ld.global.nc.b32 %r3189, [%rd162];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3189;
mov.b32 %r3190, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3189;
mov.b32 %r3192, {high,high};}


	
	{mul.f16x2 %r3194,%r3183,%r3190;
}

	
	{mul.f16x2 %r3197,%r3188,%r3192;
}

	
	{sub.f16x2 %r3200,%r3194,%r3197;
}

	
	{mul.f16x2 %r3203,%r3183,%r3192;
}

	
	{fma.rn.f16x2 %r3206,%r3188,%r3190,%r3203;
}

	
	{xor.b32 %r3210,%r3099,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f403;
mov.b32 %r3212, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3096;
mov.b16 %rs217, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3212;
mov.b16 %rs218, low;}

	
	{ cvt.f32.f16 %f503, %rs217;}


	
	{ cvt.f32.f16 %f504, %rs218;}


	
	{rcp.approx.ftz.f32 %f505, %f504;
}

	mul.f32 %f507, %f503, %f505;

	{ cvt.rn.f16.f32 %rs429, %f507;}


	and.b16 %rs223, %rs429, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs223, %rs104;
selp.u16 %rs222, 1, 0, __$temp3;}

	setp.ne.s16	%p62, %rs222, 0;
setp.ne.s16	%p63, %rs223, 0;
and.pred %p64, %p63, %p62;
@!%p64 bra BB4_84;
bra.uni BB4_83;

BB4_83:
neg.f32 %f509, %f504;
fma.rn.f32 %f510, %f509, %f507, %f503;
fma.rn.f32 %f508, %f505, %f510, %f507;

	{ cvt.rn.f16.f32 %rs429, %f508;}



BB4_84:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3096;
mov.b16 %rs226, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3212;
mov.b16 %rs227, high;}

	
	{ cvt.f32.f16 %f511, %rs226;}


	
	{ cvt.f32.f16 %f512, %rs227;}


	
	{rcp.approx.ftz.f32 %f513, %f512;
}

	mul.f32 %f515, %f511, %f513;

	{ cvt.rn.f16.f32 %rs430, %f515;}


	and.b16 %rs232, %rs430, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs232, %rs104;
selp.u16 %rs231, 1, 0, __$temp3;}

	setp.ne.s16	%p65, %rs231, 0;
setp.ne.s16	%p66, %rs232, 0;
and.pred %p67, %p66, %p65;
@!%p67 bra BB4_86;
bra.uni BB4_85;

BB4_85:
neg.f32 %f517, %f512;
fma.rn.f32 %f518, %f517, %f515, %f511;
fma.rn.f32 %f516, %f513, %f518, %f515;

	{ cvt.rn.f16.f32 %rs430, %f516;}



BB4_86:

	{ mov.b32 %r3217, {%rs429,%rs430};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3210;
mov.b16 %rs237, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3212;
mov.b16 %rs238, low;}

	
	{ cvt.f32.f16 %f519, %rs237;}


	
	{ cvt.f32.f16 %f520, %rs238;}


	
	{rcp.approx.ftz.f32 %f521, %f520;
}

	mul.f32 %f523, %f519, %f521;

	{ cvt.rn.f16.f32 %rs431, %f523;}


	and.b16 %rs243, %rs431, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs243, %rs104;
selp.u16 %rs242, 1, 0, __$temp3;}

	setp.ne.s16	%p68, %rs242, 0;
setp.ne.s16	%p69, %rs243, 0;
and.pred %p70, %p69, %p68;
@!%p70 bra BB4_88;
bra.uni BB4_87;

BB4_87:
neg.f32 %f525, %f520;
fma.rn.f32 %f526, %f525, %f523, %f519;
fma.rn.f32 %f524, %f521, %f526, %f523;

	{ cvt.rn.f16.f32 %rs431, %f524;}



BB4_88:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3210;
mov.b16 %rs246, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3212;
mov.b16 %rs247, high;}

	
	{ cvt.f32.f16 %f527, %rs246;}


	
	{ cvt.f32.f16 %f528, %rs247;}


	
	{rcp.approx.ftz.f32 %f529, %f528;
}

	mul.f32 %f531, %f527, %f529;

	{ cvt.rn.f16.f32 %rs432, %f531;}


	and.b16 %rs252, %rs432, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs252, %rs104;
selp.u16 %rs251, 1, 0, __$temp3;}

	setp.ne.s16	%p71, %rs251, 0;
setp.ne.s16	%p72, %rs252, 0;
and.pred %p73, %p72, %p71;
@!%p73 bra BB4_90;
bra.uni BB4_89;

BB4_89:
neg.f32 %f533, %f528;
fma.rn.f32 %f534, %f533, %f531, %f527;
fma.rn.f32 %f532, %f529, %f534, %f531;

	{ cvt.rn.f16.f32 %rs432, %f532;}



BB4_90:
mov.u32 %r3598, %tid.x;
mul.wide.u32 %rd169, %r3598, 4;
ld.param.u64 %rd168, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.s64 %rd167, %rd168, %rd169;
add.s64 %rd166, %rd167, 768;

	{ mov.b32 %r3222, {%rs431,%rs432};}


	
	ld.global.nc.b32 %r3223, [%rd166];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3223;
mov.b32 %r3224, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3223;
mov.b32 %r3226, {high,high};}


	
	{mul.f16x2 %r3228,%r3217,%r3224;
}

	
	{mul.f16x2 %r3231,%r3222,%r3226;
}

	
	{sub.f16x2 %r3234,%r3228,%r3231;
}

	
	{mul.f16x2 %r3237,%r3217,%r3226;
}

	
	{fma.rn.f16x2 %r3240,%r3222,%r3224,%r3237;
}

	
	{xor.b32 %r3244,%r3069,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f403;
mov.b32 %r3246, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3066;
mov.b16 %rs257, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3246;
mov.b16 %rs258, low;}

	
	{ cvt.f32.f16 %f536, %rs257;}


	
	{ cvt.f32.f16 %f537, %rs258;}


	
	{rcp.approx.ftz.f32 %f538, %f537;
}

	mul.f32 %f540, %f536, %f538;

	{ cvt.rn.f16.f32 %rs433, %f540;}


	and.b16 %rs263, %rs433, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs263, %rs104;
selp.u16 %rs262, 1, 0, __$temp3;}

	setp.ne.s16	%p74, %rs262, 0;
setp.ne.s16	%p75, %rs263, 0;
and.pred %p76, %p75, %p74;
@!%p76 bra BB4_92;
bra.uni BB4_91;

BB4_91:
neg.f32 %f542, %f537;
fma.rn.f32 %f543, %f542, %f540, %f536;
fma.rn.f32 %f541, %f538, %f543, %f540;

	{ cvt.rn.f16.f32 %rs433, %f541;}



BB4_92:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3066;
mov.b16 %rs266, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3246;
mov.b16 %rs267, high;}

	
	{ cvt.f32.f16 %f544, %rs266;}


	
	{ cvt.f32.f16 %f545, %rs267;}


	
	{rcp.approx.ftz.f32 %f546, %f545;
}

	mul.f32 %f548, %f544, %f546;

	{ cvt.rn.f16.f32 %rs434, %f548;}


	and.b16 %rs272, %rs434, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs272, %rs104;
selp.u16 %rs271, 1, 0, __$temp3;}

	setp.ne.s16	%p77, %rs271, 0;
setp.ne.s16	%p78, %rs272, 0;
and.pred %p79, %p78, %p77;
@!%p79 bra BB4_94;
bra.uni BB4_93;

BB4_93:
neg.f32 %f550, %f545;
fma.rn.f32 %f551, %f550, %f548, %f544;
fma.rn.f32 %f549, %f546, %f551, %f548;

	{ cvt.rn.f16.f32 %rs434, %f549;}



BB4_94:

	{ mov.b32 %r3251, {%rs433,%rs434};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3244;
mov.b16 %rs277, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3246;
mov.b16 %rs278, low;}

	
	{ cvt.f32.f16 %f552, %rs277;}


	
	{ cvt.f32.f16 %f553, %rs278;}


	
	{rcp.approx.ftz.f32 %f554, %f553;
}

	mul.f32 %f556, %f552, %f554;

	{ cvt.rn.f16.f32 %rs435, %f556;}


	and.b16 %rs283, %rs435, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs283, %rs104;
selp.u16 %rs282, 1, 0, __$temp3;}

	setp.ne.s16	%p80, %rs282, 0;
setp.ne.s16	%p81, %rs283, 0;
and.pred %p82, %p81, %p80;
@!%p82 bra BB4_96;
bra.uni BB4_95;

BB4_95:
neg.f32 %f558, %f553;
fma.rn.f32 %f559, %f558, %f556, %f552;
fma.rn.f32 %f557, %f554, %f559, %f556;

	{ cvt.rn.f16.f32 %rs435, %f557;}



BB4_96:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3244;
mov.b16 %rs286, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3246;
mov.b16 %rs287, high;}

	
	{ cvt.f32.f16 %f560, %rs286;}


	
	{ cvt.f32.f16 %f561, %rs287;}


	
	{rcp.approx.ftz.f32 %f562, %f561;
}

	mul.f32 %f564, %f560, %f562;

	{ cvt.rn.f16.f32 %rs436, %f564;}


	and.b16 %rs292, %rs436, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs292, %rs104;
selp.u16 %rs291, 1, 0, __$temp3;}

	setp.ne.s16	%p83, %rs291, 0;
setp.ne.s16	%p84, %rs292, 0;
and.pred %p85, %p84, %p83;
@!%p85 bra BB4_98;
bra.uni BB4_97;

BB4_97:
neg.f32 %f566, %f561;
fma.rn.f32 %f567, %f566, %f564, %f560;
fma.rn.f32 %f565, %f562, %f567, %f564;

	{ cvt.rn.f16.f32 %rs436, %f565;}



BB4_98:
mov.u32 %r3599, %tid.x;
mul.wide.u32 %rd173, %r3599, 4;
ld.param.u64 %rd172, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.s64 %rd171, %rd172, %rd173;
add.s64 %rd170, %rd171, 1024;

	{ mov.b32 %r3256, {%rs435,%rs436};}


	
	ld.global.nc.b32 %r3257, [%rd170];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3257;
mov.b32 %r3258, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3257;
mov.b32 %r3260, {high,high};}


	
	{mul.f16x2 %r3262,%r3251,%r3258;
}

	
	{mul.f16x2 %r3265,%r3256,%r3260;
}

	
	{sub.f16x2 %r3268,%r3262,%r3265;
}

	
	{mul.f16x2 %r3271,%r3251,%r3260;
}

	
	{fma.rn.f16x2 %r3274,%r3256,%r3258,%r3271;
}

	
	{xor.b32 %r3278,%r3081,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f403;
mov.b32 %r3280, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3078;
mov.b16 %rs297, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3280;
mov.b16 %rs298, low;}

	
	{ cvt.f32.f16 %f569, %rs297;}


	
	{ cvt.f32.f16 %f570, %rs298;}


	
	{rcp.approx.ftz.f32 %f571, %f570;
}

	mul.f32 %f573, %f569, %f571;

	{ cvt.rn.f16.f32 %rs437, %f573;}


	and.b16 %rs303, %rs437, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs303, %rs104;
selp.u16 %rs302, 1, 0, __$temp3;}

	setp.ne.s16	%p86, %rs302, 0;
setp.ne.s16	%p87, %rs303, 0;
and.pred %p88, %p87, %p86;
@!%p88 bra BB4_100;
bra.uni BB4_99;

BB4_99:
neg.f32 %f575, %f570;
fma.rn.f32 %f576, %f575, %f573, %f569;
fma.rn.f32 %f574, %f571, %f576, %f573;

	{ cvt.rn.f16.f32 %rs437, %f574;}



BB4_100:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3078;
mov.b16 %rs306, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3280;
mov.b16 %rs307, high;}

	
	{ cvt.f32.f16 %f577, %rs306;}


	
	{ cvt.f32.f16 %f578, %rs307;}


	
	{rcp.approx.ftz.f32 %f579, %f578;
}

	mul.f32 %f581, %f577, %f579;

	{ cvt.rn.f16.f32 %rs438, %f581;}


	and.b16 %rs312, %rs438, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs312, %rs104;
selp.u16 %rs311, 1, 0, __$temp3;}

	setp.ne.s16	%p89, %rs311, 0;
setp.ne.s16	%p90, %rs312, 0;
and.pred %p91, %p90, %p89;
@!%p91 bra BB4_102;
bra.uni BB4_101;

BB4_101:
neg.f32 %f583, %f578;
fma.rn.f32 %f584, %f583, %f581, %f577;
fma.rn.f32 %f582, %f579, %f584, %f581;

	{ cvt.rn.f16.f32 %rs438, %f582;}



BB4_102:

	{ mov.b32 %r3285, {%rs437,%rs438};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3278;
mov.b16 %rs317, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3280;
mov.b16 %rs318, low;}

	
	{ cvt.f32.f16 %f585, %rs317;}


	
	{ cvt.f32.f16 %f586, %rs318;}


	
	{rcp.approx.ftz.f32 %f587, %f586;
}

	mul.f32 %f589, %f585, %f587;

	{ cvt.rn.f16.f32 %rs439, %f589;}


	and.b16 %rs323, %rs439, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs323, %rs104;
selp.u16 %rs322, 1, 0, __$temp3;}

	setp.ne.s16	%p92, %rs322, 0;
setp.ne.s16	%p93, %rs323, 0;
and.pred %p94, %p93, %p92;
@!%p94 bra BB4_104;
bra.uni BB4_103;

BB4_103:
neg.f32 %f591, %f586;
fma.rn.f32 %f592, %f591, %f589, %f585;
fma.rn.f32 %f590, %f587, %f592, %f589;

	{ cvt.rn.f16.f32 %rs439, %f590;}



BB4_104:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3278;
mov.b16 %rs326, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3280;
mov.b16 %rs327, high;}

	
	{ cvt.f32.f16 %f593, %rs326;}


	
	{ cvt.f32.f16 %f594, %rs327;}


	
	{rcp.approx.ftz.f32 %f595, %f594;
}

	mul.f32 %f597, %f593, %f595;

	{ cvt.rn.f16.f32 %rs440, %f597;}


	and.b16 %rs332, %rs440, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs332, %rs104;
selp.u16 %rs331, 1, 0, __$temp3;}

	setp.ne.s16	%p95, %rs331, 0;
setp.ne.s16	%p96, %rs332, 0;
and.pred %p97, %p96, %p95;
@!%p97 bra BB4_106;
bra.uni BB4_105;

BB4_105:
neg.f32 %f599, %f594;
fma.rn.f32 %f600, %f599, %f597, %f593;
fma.rn.f32 %f598, %f595, %f600, %f597;

	{ cvt.rn.f16.f32 %rs440, %f598;}



BB4_106:
mov.u32 %r3600, %tid.x;
mul.wide.u32 %rd177, %r3600, 4;
ld.param.u64 %rd176, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.s64 %rd175, %rd176, %rd177;
add.s64 %rd174, %rd175, 1280;

	{ mov.b32 %r3290, {%rs439,%rs440};}


	
	ld.global.nc.b32 %r3291, [%rd174];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3291;
mov.b32 %r3292, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3291;
mov.b32 %r3294, {high,high};}


	
	{mul.f16x2 %r3296,%r3285,%r3292;
}

	
	{mul.f16x2 %r3299,%r3290,%r3294;
}

	
	{sub.f16x2 %r3302,%r3296,%r3299;
}

	
	{mul.f16x2 %r3305,%r3285,%r3294;
}

	
	{fma.rn.f16x2 %r3308,%r3290,%r3292,%r3305;
}

	
	{xor.b32 %r3312,%r3093,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f403;
mov.b32 %r3314, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3090;
mov.b16 %rs337, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3314;
mov.b16 %rs338, low;}

	
	{ cvt.f32.f16 %f602, %rs337;}


	
	{ cvt.f32.f16 %f603, %rs338;}


	
	{rcp.approx.ftz.f32 %f604, %f603;
}

	mul.f32 %f606, %f602, %f604;

	{ cvt.rn.f16.f32 %rs441, %f606;}


	and.b16 %rs343, %rs441, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs343, %rs104;
selp.u16 %rs342, 1, 0, __$temp3;}

	setp.ne.s16	%p98, %rs342, 0;
setp.ne.s16	%p99, %rs343, 0;
and.pred %p100, %p99, %p98;
@!%p100 bra BB4_108;
bra.uni BB4_107;

BB4_107:
neg.f32 %f608, %f603;
fma.rn.f32 %f609, %f608, %f606, %f602;
fma.rn.f32 %f607, %f604, %f609, %f606;

	{ cvt.rn.f16.f32 %rs441, %f607;}



BB4_108:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3090;
mov.b16 %rs346, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3314;
mov.b16 %rs347, high;}

	
	{ cvt.f32.f16 %f610, %rs346;}


	
	{ cvt.f32.f16 %f611, %rs347;}


	
	{rcp.approx.ftz.f32 %f612, %f611;
}

	mul.f32 %f614, %f610, %f612;

	{ cvt.rn.f16.f32 %rs442, %f614;}


	and.b16 %rs352, %rs442, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs352, %rs104;
selp.u16 %rs351, 1, 0, __$temp3;}

	setp.ne.s16	%p101, %rs351, 0;
setp.ne.s16	%p102, %rs352, 0;
and.pred %p103, %p102, %p101;
@!%p103 bra BB4_110;
bra.uni BB4_109;

BB4_109:
neg.f32 %f616, %f611;
fma.rn.f32 %f617, %f616, %f614, %f610;
fma.rn.f32 %f615, %f612, %f617, %f614;

	{ cvt.rn.f16.f32 %rs442, %f615;}



BB4_110:

	{ mov.b32 %r3319, {%rs441,%rs442};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3312;
mov.b16 %rs357, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3314;
mov.b16 %rs358, low;}

	
	{ cvt.f32.f16 %f618, %rs357;}


	
	{ cvt.f32.f16 %f619, %rs358;}


	
	{rcp.approx.ftz.f32 %f620, %f619;
}

	mul.f32 %f622, %f618, %f620;

	{ cvt.rn.f16.f32 %rs443, %f622;}


	and.b16 %rs363, %rs443, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs363, %rs104;
selp.u16 %rs362, 1, 0, __$temp3;}

	setp.ne.s16	%p104, %rs362, 0;
setp.ne.s16	%p105, %rs363, 0;
and.pred %p106, %p105, %p104;
@!%p106 bra BB4_112;
bra.uni BB4_111;

BB4_111:
neg.f32 %f624, %f619;
fma.rn.f32 %f625, %f624, %f622, %f618;
fma.rn.f32 %f623, %f620, %f625, %f622;

	{ cvt.rn.f16.f32 %rs443, %f623;}



BB4_112:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3312;
mov.b16 %rs366, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3314;
mov.b16 %rs367, high;}

	
	{ cvt.f32.f16 %f626, %rs366;}


	
	{ cvt.f32.f16 %f627, %rs367;}


	
	{rcp.approx.ftz.f32 %f628, %f627;
}

	mul.f32 %f630, %f626, %f628;

	{ cvt.rn.f16.f32 %rs444, %f630;}


	and.b16 %rs372, %rs444, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs372, %rs104;
selp.u16 %rs371, 1, 0, __$temp3;}

	setp.ne.s16	%p107, %rs371, 0;
setp.ne.s16	%p108, %rs372, 0;
and.pred %p109, %p108, %p107;
@!%p109 bra BB4_114;
bra.uni BB4_113;

BB4_113:
neg.f32 %f632, %f627;
fma.rn.f32 %f633, %f632, %f630, %f626;
fma.rn.f32 %f631, %f628, %f633, %f630;

	{ cvt.rn.f16.f32 %rs444, %f631;}



BB4_114:

	{ mov.b32 %r3324, {%rs443,%rs444};}


	
	ld.global.nc.b32 %r3325, [%rd70];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3325;
mov.b32 %r3326, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3325;
mov.b32 %r3328, {high,high};}


	
	{mul.f16x2 %r3330,%r3319,%r3326;
}

	
	{mul.f16x2 %r3333,%r3324,%r3328;
}

	
	{sub.f16x2 %r3336,%r3330,%r3333;
}

	
	{mul.f16x2 %r3339,%r3319,%r3328;
}

	
	{fma.rn.f16x2 %r3342,%r3324,%r3326,%r3339;
}

	
	{xor.b32 %r3346,%r3105,0x80008000;
}

	
	{.reg .f16 low;
cvt.rn.f16.f32 low, %f403;
mov.b32 %r3348, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3102;
mov.b16 %rs377, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3348;
mov.b16 %rs378, low;}

	
	{ cvt.f32.f16 %f635, %rs377;}


	
	{ cvt.f32.f16 %f636, %rs378;}


	
	{rcp.approx.ftz.f32 %f637, %f636;
}

	mul.f32 %f639, %f635, %f637;

	{ cvt.rn.f16.f32 %rs445, %f639;}


	and.b16 %rs383, %rs445, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs383, %rs104;
selp.u16 %rs382, 1, 0, __$temp3;}

	setp.ne.s16	%p110, %rs382, 0;
setp.ne.s16	%p111, %rs383, 0;
and.pred %p112, %p111, %p110;
@!%p112 bra BB4_116;
bra.uni BB4_115;

BB4_115:
neg.f32 %f641, %f636;
fma.rn.f32 %f642, %f641, %f639, %f635;
fma.rn.f32 %f640, %f637, %f642, %f639;

	{ cvt.rn.f16.f32 %rs445, %f640;}



BB4_116:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3102;
mov.b16 %rs386, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3348;
mov.b16 %rs387, high;}

	
	{ cvt.f32.f16 %f643, %rs386;}


	
	{ cvt.f32.f16 %f644, %rs387;}


	
	{rcp.approx.ftz.f32 %f645, %f644;
}

	mul.f32 %f647, %f643, %f645;

	{ cvt.rn.f16.f32 %rs446, %f647;}


	and.b16 %rs392, %rs446, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs392, %rs104;
selp.u16 %rs391, 1, 0, __$temp3;}

	setp.ne.s16	%p113, %rs391, 0;
setp.ne.s16	%p114, %rs392, 0;
and.pred %p115, %p114, %p113;
@!%p115 bra BB4_118;
bra.uni BB4_117;

BB4_117:
neg.f32 %f649, %f644;
fma.rn.f32 %f650, %f649, %f647, %f643;
fma.rn.f32 %f648, %f645, %f650, %f647;

	{ cvt.rn.f16.f32 %rs446, %f648;}



BB4_118:

	{ mov.b32 %r3353, {%rs445,%rs446};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3346;
mov.b16 %rs397, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3348;
mov.b16 %rs398, low;}

	
	{ cvt.f32.f16 %f651, %rs397;}


	
	{ cvt.f32.f16 %f652, %rs398;}


	
	{rcp.approx.ftz.f32 %f653, %f652;
}

	mul.f32 %f655, %f651, %f653;

	{ cvt.rn.f16.f32 %rs447, %f655;}


	and.b16 %rs403, %rs447, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs403, %rs104;
selp.u16 %rs402, 1, 0, __$temp3;}

	setp.ne.s16	%p116, %rs402, 0;
setp.ne.s16	%p117, %rs403, 0;
and.pred %p118, %p117, %p116;
@!%p118 bra BB4_120;
bra.uni BB4_119;

BB4_119:
neg.f32 %f657, %f652;
fma.rn.f32 %f658, %f657, %f655, %f651;
fma.rn.f32 %f656, %f653, %f658, %f655;

	{ cvt.rn.f16.f32 %rs447, %f656;}



BB4_120:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r3346;
mov.b16 %rs406, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3348;
mov.b16 %rs407, high;}

	
	{ cvt.f32.f16 %f659, %rs406;}


	
	{ cvt.f32.f16 %f660, %rs407;}


	
	{rcp.approx.ftz.f32 %f661, %f660;
}

	mul.f32 %f663, %f659, %f661;

	{ cvt.rn.f16.f32 %rs448, %f663;}


	and.b16 %rs412, %rs448, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs412, %rs104;
selp.u16 %rs411, 1, 0, __$temp3;}

	setp.ne.s16	%p119, %rs411, 0;
setp.ne.s16	%p120, %rs412, 0;
and.pred %p121, %p120, %p119;
@!%p121 bra BB4_122;
bra.uni BB4_121;

BB4_121:
neg.f32 %f665, %f660;
fma.rn.f32 %f666, %f665, %f663, %f659;
fma.rn.f32 %f664, %f661, %f666, %f663;

	{ cvt.rn.f16.f32 %rs448, %f664;}



BB4_122:
mov.u32 %r3523, %ctaid.x;
mov.u32 %r3522, %tid.y;
shl.b32 %r3521, %r3523, 1;
add.s32 %r3520, %r3521, %r3522;
shl.b32 %r3519, %r3520, 1;
setp.ge.u32	%p145, %r3519, %r373;

	{ mov.b32 %r3358, {%rs447,%rs448};}


	
	ld.global.nc.b32 %r3359, [%rd71];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3359;
mov.b32 %r3360, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3359;
mov.b32 %r3362, {high,high};}


	
	{mul.f16x2 %r3364,%r3353,%r3360;
}

	
	{mul.f16x2 %r3367,%r3358,%r3362;
}

	
	{sub.f16x2 %r3370,%r3364,%r3367;
}

	
	{mul.f16x2 %r3373,%r3353,%r3362;
}

	
	{fma.rn.f16x2 %r3376,%r3358,%r3360,%r3373;
}

	@%p145 bra BB4_162;

ld.param.u32 %r3529, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+32];
mov.u32 %r3528, %ctaid.x;
mov.u32 %r3527, %tid.y;
shl.b32 %r3526, %r3528, 1;
add.s32 %r3525, %r3526, %r3527;
shl.b32 %r3524, %r3525, 1;
setp.eq.s32	%p123, %r369, 1;
selp.b32	%r325, %r3370, %r3376, %p123;
selp.b32	%r326, %r3376, %r3370, %p123;
selp.b32	%r327, %r3336, %r3342, %p123;
selp.b32	%r328, %r3342, %r3336, %p123;
selp.b32	%r329, %r3302, %r3308, %p123;
selp.b32	%r330, %r3308, %r3302, %p123;
selp.b32	%r331, %r3268, %r3274, %p123;
selp.b32	%r332, %r3274, %r3268, %p123;
selp.b32	%r333, %r3234, %r3240, %p123;
selp.b32	%r334, %r3240, %r3234, %p123;
selp.b32	%r335, %r3200, %r3206, %p123;
selp.b32	%r336, %r3206, %r3200, %p123;
selp.b32	%r337, %r3166, %r3172, %p123;
selp.b32	%r338, %r3172, %r3166, %p123;
selp.b32	%r339, %r3132, %r3138, %p123;
selp.b32	%r340, %r3138, %r3132, %p123;
add.s32 %r341, %r3524, 1;
div.u32 %r342, %r3524, %r370;
setp.eq.s32	%p124, %r3529, 1;
setp.eq.s32	%p125, %r372, 1;
and.pred %p2, %p125, %p124;
rem.u32 %r3380, %r3524, %r370;
mul.lo.s32 %r343, %r3380, %r379;
@%p2 bra BB4_125;
bra.uni BB4_124;

BB4_125:
mad.lo.s32 %r3656, %r342, %r380, %r343;
bra.uni BB4_126;

BB4_124:
rem.u32 %r3381, %r342, %r371;
div.u32 %r3382, %r342, %r371;
rem.u32 %r3383, %r3382, %r372;
div.u32 %r3384, %r3382, %r372;
mad.lo.s32 %r3385, %r3381, %r380, %r343;
mad.lo.s32 %r3386, %r3383, %r381, %r3385;
mad.lo.s32 %r3656, %r3384, %r382, %r3386;

BB4_126:
div.u32 %r347, %r341, %r370;
rem.u32 %r3387, %r341, %r370;
mul.lo.s32 %r348, %r3387, %r379;
@%p2 bra BB4_128;
bra.uni BB4_127;

BB4_128:
mad.lo.s32 %r3657, %r347, %r380, %r348;
bra.uni BB4_129;

BB4_127:
rem.u32 %r3388, %r347, %r371;
div.u32 %r3389, %r347, %r371;
rem.u32 %r3390, %r3389, %r372;
div.u32 %r3391, %r3389, %r372;
mad.lo.s32 %r3392, %r3388, %r380, %r348;
mad.lo.s32 %r3393, %r3390, %r381, %r3392;
mad.lo.s32 %r3657, %r3391, %r382, %r3393;

BB4_129:
ld.param.u64 %rd157, [_Z21regular_bluestein_fftILj512ELj8ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+8];
mov.u32 %r3530, %ctaid.x;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r340;
mov.b32 {blow,bhigh}, %r339;
mov.b32 %r3394, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r340;
mov.b32 {blow,bhigh}, %r339;
mov.b32 %r3397, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r338;
mov.b32 {blow,bhigh}, %r337;
mov.b32 %r3400, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r338;
mov.b32 {blow,bhigh}, %r337;
mov.b32 %r3403, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r336;
mov.b32 {blow,bhigh}, %r335;
mov.b32 %r3406, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r336;
mov.b32 {blow,bhigh}, %r335;
mov.b32 %r3409, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r334;
mov.b32 {blow,bhigh}, %r333;
mov.b32 %r3412, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r334;
mov.b32 {blow,bhigh}, %r333;
mov.b32 %r3415, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r332;
mov.b32 {blow,bhigh}, %r331;
mov.b32 %r3418, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r332;
mov.b32 {blow,bhigh}, %r331;
mov.b32 %r3421, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r330;
mov.b32 {blow,bhigh}, %r329;
mov.b32 %r3424, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r330;
mov.b32 {blow,bhigh}, %r329;
mov.b32 %r3427, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r328;
mov.b32 {blow,bhigh}, %r327;
mov.b32 %r3430, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r328;
mov.b32 {blow,bhigh}, %r327;
mov.b32 %r3433, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r326;
mov.b32 {blow,bhigh}, %r325;
mov.b32 %r3436, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r326;
mov.b32 {blow,bhigh}, %r325;
mov.b32 %r3439, {ahigh,bhigh};}


	mov.u32 %r3442, %nctaid.x;
add.s32 %r3443, %r3442, -1;
setp.lt.u32	%p126, %r3530, %r3443;
setp.lt.u32	%p127, %r341, %r373;
or.pred %p128, %p126, %p127;
cvta.to.global.u64 %rd15, %rd157;
@%p128 bra BB4_146;
bra.uni BB4_130;

BB4_146:
mov.u32 %r3545, %tid.x;
setp.ge.u32	%p137, %r3545, %r17;
@%p137 bra BB4_148;

mov.u32 %r3558, %tid.x;
mul.lo.s32 %r3466, %r3558, %r375;
add.s32 %r3467, %r3466, %r3656;
add.s32 %r3468, %r3466, %r3657;
mul.wide.u32 %rd113, %r3467, 4;
add.s64 %rd114, %rd15, %rd113;
st.global.u32 [%rd114], %r3394;
mul.wide.u32 %rd115, %r3468, 4;
add.s64 %rd116, %rd15, %rd115;
st.global.u32 [%rd116], %r3397;

BB4_148:
mov.u32 %r3547, %tid.x;
add.s32 %r3546, %r3547, 64;
setp.ge.u32	%p138, %r3546, %r17;
@%p138 bra BB4_150;

mov.u32 %r3557, %tid.x;
add.s32 %r3556, %r3557, 64;
mul.lo.s32 %r3471, %r3556, %r375;
add.s32 %r3472, %r3471, %r3656;
add.s32 %r3473, %r3471, %r3657;
mul.wide.u32 %rd117, %r3472, 4;
add.s64 %rd118, %rd15, %rd117;
st.global.u32 [%rd118], %r3400;
mul.wide.u32 %rd119, %r3473, 4;
add.s64 %rd120, %rd15, %rd119;
st.global.u32 [%rd120], %r3403;

BB4_150:
mov.u32 %r3549, %tid.x;
add.s32 %r3548, %r3549, 128;
setp.ge.u32	%p139, %r3548, %r17;
@%p139 bra BB4_152;

mov.u32 %r3555, %tid.x;
add.s32 %r3554, %r3555, 128;
mul.lo.s32 %r3476, %r3554, %r375;
add.s32 %r3477, %r3476, %r3656;
add.s32 %r3478, %r3476, %r3657;
mul.wide.u32 %rd121, %r3477, 4;
add.s64 %rd122, %rd15, %rd121;
st.global.u32 [%rd122], %r3406;
mul.wide.u32 %rd123, %r3478, 4;
add.s64 %rd124, %rd15, %rd123;
st.global.u32 [%rd124], %r3409;

BB4_152:
mov.u32 %r3551, %tid.x;
add.s32 %r3550, %r3551, 192;
setp.ge.u32	%p140, %r3550, %r17;
@%p140 bra BB4_154;

mov.u32 %r3553, %tid.x;
add.s32 %r3552, %r3553, 192;
mul.lo.s32 %r3481, %r3552, %r375;
add.s32 %r3482, %r3481, %r3656;
add.s32 %r3483, %r3481, %r3657;
mul.wide.u32 %rd125, %r3482, 4;
add.s64 %rd126, %rd15, %rd125;
st.global.u32 [%rd126], %r3412;
mul.wide.u32 %rd127, %r3483, 4;
add.s64 %rd128, %rd15, %rd127;
st.global.u32 [%rd128], %r3415;

BB4_154:
mov.u32 %r3581, %tid.x;
add.s32 %r3580, %r3581, 256;
setp.ge.u32	%p141, %r3580, %r17;
@%p141 bra BB4_156;

mov.u32 %r3595, %tid.x;
add.s32 %r3594, %r3595, 256;
mul.lo.s32 %r3486, %r3594, %r375;
add.s32 %r3487, %r3486, %r3656;
add.s32 %r3488, %r3486, %r3657;
mul.wide.u32 %rd129, %r3487, 4;
add.s64 %rd130, %rd15, %rd129;
st.global.u32 [%rd130], %r3418;
mul.wide.u32 %rd131, %r3488, 4;
add.s64 %rd132, %rd15, %rd131;
st.global.u32 [%rd132], %r3421;

BB4_156:
mov.u32 %r3583, %tid.x;
add.s32 %r3582, %r3583, 320;
setp.ge.u32	%p142, %r3582, %r17;
@%p142 bra BB4_158;

mov.u32 %r3593, %tid.x;
add.s32 %r3592, %r3593, 320;
mul.lo.s32 %r3491, %r3592, %r375;
add.s32 %r3492, %r3491, %r3656;
add.s32 %r3493, %r3491, %r3657;
mul.wide.u32 %rd133, %r3492, 4;
add.s64 %rd134, %rd15, %rd133;
st.global.u32 [%rd134], %r3424;
mul.wide.u32 %rd135, %r3493, 4;
add.s64 %rd136, %rd15, %rd135;
st.global.u32 [%rd136], %r3427;

BB4_158:
mov.u32 %r3585, %tid.x;
add.s32 %r3584, %r3585, 384;
setp.ge.u32	%p143, %r3584, %r17;
@%p143 bra BB4_160;

mov.u32 %r3591, %tid.x;
add.s32 %r3590, %r3591, 384;
mul.lo.s32 %r3496, %r3590, %r375;
add.s32 %r3497, %r3496, %r3656;
add.s32 %r3498, %r3496, %r3657;
mul.wide.u32 %rd137, %r3497, 4;
add.s64 %rd138, %rd15, %rd137;
st.global.u32 [%rd138], %r3430;
mul.wide.u32 %rd139, %r3498, 4;
add.s64 %rd140, %rd15, %rd139;
st.global.u32 [%rd140], %r3433;

BB4_160:
mov.u32 %r3587, %tid.x;
add.s32 %r3586, %r3587, 448;
setp.ge.u32	%p144, %r3586, %r17;
@%p144 bra BB4_162;

mov.u32 %r3589, %tid.x;
add.s32 %r3588, %r3589, 448;
mul.lo.s32 %r3501, %r3588, %r375;
add.s32 %r3502, %r3501, %r3656;
add.s32 %r3503, %r3501, %r3657;
mul.wide.u32 %rd141, %r3502, 4;
add.s64 %rd142, %rd15, %rd141;
st.global.u32 [%rd142], %r3436;
mul.wide.u32 %rd143, %r3503, 4;
add.s64 %rd144, %rd15, %rd143;
st.global.u32 [%rd144], %r3439;
bra.uni BB4_162;

BB4_130:
mov.u32 %r3531, %tid.x;
setp.ge.u32	%p129, %r3531, %r17;
@%p129 bra BB4_132;

mov.u32 %r3544, %tid.x;
mad.lo.s32 %r3444, %r3544, %r374, %r3656;
mul.wide.u32 %rd97, %r3444, 4;
add.s64 %rd98, %rd15, %rd97;
st.global.u32 [%rd98], %r3394;

BB4_132:
mov.u32 %r3533, %tid.x;
add.s32 %r3532, %r3533, 64;
setp.ge.u32	%p130, %r3532, %r17;
@%p130 bra BB4_134;

mov.u32 %r3543, %tid.x;
add.s32 %r3542, %r3543, 64;
mad.lo.s32 %r3447, %r3542, %r374, %r3656;
mul.wide.u32 %rd99, %r3447, 4;
add.s64 %rd100, %rd15, %rd99;
st.global.u32 [%rd100], %r3400;

BB4_134:
mov.u32 %r3535, %tid.x;
add.s32 %r3534, %r3535, 128;
setp.ge.u32	%p131, %r3534, %r17;
@%p131 bra BB4_136;

mov.u32 %r3541, %tid.x;
add.s32 %r3540, %r3541, 128;
mad.lo.s32 %r3450, %r3540, %r374, %r3656;
mul.wide.u32 %rd101, %r3450, 4;
add.s64 %rd102, %rd15, %rd101;
st.global.u32 [%rd102], %r3406;

BB4_136:
mov.u32 %r3537, %tid.x;
add.s32 %r3536, %r3537, 192;
setp.ge.u32	%p132, %r3536, %r17;
@%p132 bra BB4_138;

mov.u32 %r3539, %tid.x;
add.s32 %r3538, %r3539, 192;
mad.lo.s32 %r3453, %r3538, %r374, %r3656;
mul.wide.u32 %rd103, %r3453, 4;
add.s64 %rd104, %rd15, %rd103;
st.global.u32 [%rd104], %r3412;

BB4_138:
mov.u32 %r3565, %tid.x;
add.s32 %r3564, %r3565, 256;
setp.ge.u32	%p133, %r3564, %r17;
@%p133 bra BB4_140;

mov.u32 %r3579, %tid.x;
add.s32 %r3578, %r3579, 256;
mad.lo.s32 %r3456, %r3578, %r374, %r3656;
mul.wide.u32 %rd105, %r3456, 4;
add.s64 %rd106, %rd15, %rd105;
st.global.u32 [%rd106], %r3418;

BB4_140:
mov.u32 %r3567, %tid.x;
add.s32 %r3566, %r3567, 320;
setp.ge.u32	%p134, %r3566, %r17;
@%p134 bra BB4_142;

mov.u32 %r3577, %tid.x;
add.s32 %r3576, %r3577, 320;
mad.lo.s32 %r3459, %r3576, %r374, %r3656;
mul.wide.u32 %rd107, %r3459, 4;
add.s64 %rd108, %rd15, %rd107;
st.global.u32 [%rd108], %r3424;

BB4_142:
mov.u32 %r3569, %tid.x;
add.s32 %r3568, %r3569, 384;
setp.ge.u32	%p135, %r3568, %r17;
@%p135 bra BB4_144;

mov.u32 %r3575, %tid.x;
add.s32 %r3574, %r3575, 384;
mad.lo.s32 %r3462, %r3574, %r374, %r3656;
mul.wide.u32 %rd109, %r3462, 4;
add.s64 %rd110, %rd15, %rd109;
st.global.u32 [%rd110], %r3430;

BB4_144:
mov.u32 %r3571, %tid.x;
add.s32 %r3570, %r3571, 448;
setp.ge.u32	%p136, %r3570, %r17;
@%p136 bra BB4_162;

mov.u32 %r3573, %tid.x;
add.s32 %r3572, %r3573, 448;
mad.lo.s32 %r3465, %r3572, %r374, %r3656;
mul.wide.u32 %rd111, %r3465, 4;
add.s64 %rd112, %rd15, %rd111;
st.global.u32 [%rd112], %r3436;

BB4_162:
ret;
}


.weak .entry _Z21regular_bluestein_fftILj1024ELj16ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E(
.param .align 8 .b8 _Z21regular_bluestein_fftILj1024ELj16ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0[144]
)
.maxntid 128, 1, 1
{
.local .align 16 .b8 __local_depot5[128];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<95>;
.reg .b16 %rs<57>;
.reg .f32 %f<734>;
.reg .b32 %r<7277>;
.reg .b64 %rd<314>;


mov.u64 %SPL, __local_depot5;
ld.param.v2.u32 {%r531, %r532}, [_Z21regular_bluestein_fftILj1024ELj16ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+16];
ld.param.v2.u32 {%r533, %r534}, [_Z21regular_bluestein_fftILj1024ELj16ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+24];
ld.param.v2.u32 {%r535, %r536}, [_Z21regular_bluestein_fftILj1024ELj16ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+40];
ld.param.v2.u32 {%r537, %r538}, [_Z21regular_bluestein_fftILj1024ELj16ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+48];
ld.param.v2.u32 {%r539, %r540}, [_Z21regular_bluestein_fftILj1024ELj16ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+56];
ld.param.u32 %r17, [_Z21regular_bluestein_fftILj1024ELj16ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+64];
ld.param.v2.u32 {%r541, %r542}, [_Z21regular_bluestein_fftILj1024ELj16ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+72];
ld.param.v2.u32 {%r543, %r544}, [_Z21regular_bluestein_fftILj1024ELj16ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+80];
ld.param.u64 %rd2, [_Z21regular_bluestein_fftILj1024ELj16ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.u64 %rd3, %SPL, 0;
ld.param.u64 %rd4, [_Z21regular_bluestein_fftILj1024ELj16ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0];
ld.param.u32 %r22, [_Z21regular_bluestein_fftILj1024ELj16ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+32];
ld.param.u32 %r23, [_Z21regular_bluestein_fftILj1024ELj16ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+136];
mov.u32 %r24, %ctaid.x;
shl.b32 %r545, %r24, 1;
mov.u32 %r546, %tid.y;
add.s32 %r547, %r545, %r546;
shl.b32 %r25, %r547, 1;
mov.u32 %r26, %tid.x;
setp.ge.u32	%p3, %r25, %r535;
@%p3 bra BB5_109;

add.s32 %r27, %r25, 1;
div.u32 %r28, %r25, %r532;
setp.eq.s32	%p4, %r22, 1;
setp.eq.s32	%p5, %r534, 1;
and.pred %p1, %p5, %p4;
rem.u32 %r548, %r25, %r532;
mul.lo.s32 %r29, %r548, %r538;
@%p1 bra BB5_3;
bra.uni BB5_2;

BB5_3:
mad.lo.s32 %r32, %r28, %r539, %r29;
bra.uni BB5_4;

BB5_2:
rem.u32 %r549, %r28, %r533;
div.u32 %r550, %r28, %r533;
rem.u32 %r551, %r550, %r534;
div.u32 %r552, %r550, %r534;
mad.lo.s32 %r553, %r549, %r539, %r29;
mad.lo.s32 %r554, %r551, %r540, %r553;
mad.lo.s32 %r32, %r552, %r17, %r554;

BB5_4:
div.u32 %r33, %r27, %r532;
rem.u32 %r555, %r27, %r532;
mul.lo.s32 %r34, %r555, %r538;
@%p1 bra BB5_6;
bra.uni BB5_5;

BB5_6:
mad.lo.s32 %r7160, %r33, %r539, %r34;
bra.uni BB5_7;

BB5_5:
rem.u32 %r556, %r33, %r533;
div.u32 %r557, %r33, %r533;
rem.u32 %r558, %r557, %r534;
div.u32 %r559, %r557, %r534;
mad.lo.s32 %r560, %r556, %r539, %r34;
mad.lo.s32 %r561, %r558, %r540, %r560;
mad.lo.s32 %r7160, %r559, %r17, %r561;

BB5_7:
mov.u32 %r562, %nctaid.x;
add.s32 %r563, %r562, -1;
setp.lt.u32	%p6, %r24, %r563;
setp.lt.u32	%p7, %r27, %r535;
or.pred %p8, %p6, %p7;
cvta.to.global.u64 %rd6, %rd4;
@%p8 bra BB5_57;
bra.uni BB5_8;

BB5_57:
setp.lt.u32	%p25, %r26, %r23;
@%p25 bra BB5_59;
bra.uni BB5_58;

BB5_59:
mul.lo.s32 %r599, %r26, %r536;
add.s32 %r600, %r599, %r7160;
add.s32 %r601, %r599, %r32;
mul.wide.u32 %rd62, %r601, 4;
add.s64 %rd63, %rd6, %rd62;
ld.global.u32 %r7240, [%rd63];
st.local.u32 [%rd3], %r7240;
mul.wide.u32 %rd64, %r600, 4;
add.s64 %rd65, %rd6, %rd64;
ld.global.u32 %r7239, [%rd65];
bra.uni BB5_60;

BB5_8:
setp.lt.u32	%p9, %r26, %r23;
@%p9 bra BB5_10;
bra.uni BB5_9;

BB5_10:
mad.lo.s32 %r565, %r26, %r536, %r32;
mul.wide.u32 %rd30, %r565, 4;
add.s64 %rd31, %rd6, %rd30;
ld.global.u32 %r7240, [%rd31];
bra.uni BB5_11;

BB5_58:
mov.f32 %f38, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f38;
mov.b32 %r7240, {low,low};}


	st.local.u32 [%rd3], %r7240;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f38;
mov.b32 %r7239, {low,low};}



BB5_60:
st.local.u32 [%rd3+4], %r7239;
add.s32 %r107, %r26, 64;
setp.lt.u32	%p26, %r107, %r23;
@%p26 bra BB5_62;
bra.uni BB5_61;

BB5_62:
mul.lo.s32 %r604, %r107, %r536;
add.s32 %r605, %r604, %r7160;
add.s32 %r606, %r604, %r32;
mul.wide.u32 %rd66, %r606, 4;
add.s64 %rd67, %rd6, %rd66;
ld.global.u32 %r7238, [%rd67];
st.local.u32 [%rd3+8], %r7238;
mul.wide.u32 %rd68, %r605, 4;
add.s64 %rd69, %rd6, %rd68;
ld.global.u32 %r7237, [%rd69];
bra.uni BB5_63;

BB5_9:
mov.f32 %f21, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f21;
mov.b32 %r7240, {low,low};}



BB5_11:
st.local.u32 [%rd3], %r7240;
add.s32 %r41, %r26, 64;
setp.lt.u32	%p10, %r41, %r23;
@%p10 bra BB5_13;
bra.uni BB5_12;

BB5_13:
mad.lo.s32 %r567, %r41, %r536, %r32;
mul.wide.u32 %rd32, %r567, 4;
add.s64 %rd33, %rd6, %rd32;
ld.global.u32 %r7238, [%rd33];
bra.uni BB5_14;

BB5_61:
mov.f32 %f40, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f40;
mov.b32 %r7238, {low,low};}


	st.local.u32 [%rd3+8], %r7238;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f40;
mov.b32 %r7237, {low,low};}



BB5_63:
st.local.u32 [%rd3+12], %r7237;
add.s32 %r114, %r26, 128;
setp.lt.u32	%p27, %r114, %r23;
@%p27 bra BB5_65;
bra.uni BB5_64;

BB5_65:
mul.lo.s32 %r609, %r114, %r536;
add.s32 %r610, %r609, %r7160;
add.s32 %r611, %r609, %r32;
mul.wide.u32 %rd70, %r611, 4;
add.s64 %rd71, %rd6, %rd70;
ld.global.u32 %r7236, [%rd71];
st.local.u32 [%rd3+16], %r7236;
mul.wide.u32 %rd72, %r610, 4;
add.s64 %rd73, %rd6, %rd72;
ld.global.u32 %r7235, [%rd73];
bra.uni BB5_66;

BB5_12:
mov.f32 %f22, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f22;
mov.b32 %r7238, {low,low};}



BB5_14:
st.local.u32 [%rd3+8], %r7238;
add.s32 %r45, %r26, 128;
setp.lt.u32	%p11, %r45, %r23;
@%p11 bra BB5_16;
bra.uni BB5_15;

BB5_16:
mad.lo.s32 %r569, %r45, %r536, %r32;
mul.wide.u32 %rd34, %r569, 4;
add.s64 %rd35, %rd6, %rd34;
ld.global.u32 %r7236, [%rd35];
bra.uni BB5_17;

BB5_64:
mov.f32 %f42, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f42;
mov.b32 %r7236, {low,low};}


	st.local.u32 [%rd3+16], %r7236;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f42;
mov.b32 %r7235, {low,low};}



BB5_66:
st.local.u32 [%rd3+20], %r7235;
add.s32 %r121, %r26, 192;
setp.lt.u32	%p28, %r121, %r23;
@%p28 bra BB5_68;
bra.uni BB5_67;

BB5_68:
mul.lo.s32 %r614, %r121, %r536;
add.s32 %r615, %r614, %r7160;
add.s32 %r616, %r614, %r32;
mul.wide.u32 %rd74, %r616, 4;
add.s64 %rd75, %rd6, %rd74;
ld.global.u32 %r7234, [%rd75];
st.local.u32 [%rd3+24], %r7234;
mul.wide.u32 %rd76, %r615, 4;
add.s64 %rd77, %rd6, %rd76;
ld.global.u32 %r7233, [%rd77];
bra.uni BB5_69;

BB5_15:
mov.f32 %f23, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f23;
mov.b32 %r7236, {low,low};}



BB5_17:
st.local.u32 [%rd3+16], %r7236;
add.s32 %r49, %r26, 192;
setp.lt.u32	%p12, %r49, %r23;
@%p12 bra BB5_19;
bra.uni BB5_18;

BB5_19:
mad.lo.s32 %r571, %r49, %r536, %r32;
mul.wide.u32 %rd36, %r571, 4;
add.s64 %rd37, %rd6, %rd36;
ld.global.u32 %r7234, [%rd37];
bra.uni BB5_20;

BB5_67:
mov.f32 %f44, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f44;
mov.b32 %r7234, {low,low};}


	st.local.u32 [%rd3+24], %r7234;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f44;
mov.b32 %r7233, {low,low};}



BB5_69:
st.local.u32 [%rd3+28], %r7233;
add.s32 %r128, %r26, 256;
setp.lt.u32	%p29, %r128, %r23;
@%p29 bra BB5_71;
bra.uni BB5_70;

BB5_71:
mul.lo.s32 %r619, %r128, %r536;
add.s32 %r620, %r619, %r7160;
add.s32 %r621, %r619, %r32;
mul.wide.u32 %rd78, %r621, 4;
add.s64 %rd79, %rd6, %rd78;
ld.global.u32 %r7232, [%rd79];
st.local.u32 [%rd3+32], %r7232;
mul.wide.u32 %rd80, %r620, 4;
add.s64 %rd81, %rd6, %rd80;
ld.global.u32 %r7231, [%rd81];
bra.uni BB5_72;

BB5_18:
mov.f32 %f24, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f24;
mov.b32 %r7234, {low,low};}



BB5_20:
st.local.u32 [%rd3+24], %r7234;
add.s32 %r53, %r26, 256;
setp.lt.u32	%p13, %r53, %r23;
@%p13 bra BB5_22;
bra.uni BB5_21;

BB5_22:
mad.lo.s32 %r573, %r53, %r536, %r32;
mul.wide.u32 %rd38, %r573, 4;
add.s64 %rd39, %rd6, %rd38;
ld.global.u32 %r7232, [%rd39];
bra.uni BB5_23;

BB5_70:
mov.f32 %f46, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f46;
mov.b32 %r7232, {low,low};}


	st.local.u32 [%rd3+32], %r7232;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f46;
mov.b32 %r7231, {low,low};}



BB5_72:
st.local.u32 [%rd3+36], %r7231;
add.s32 %r135, %r26, 320;
setp.lt.u32	%p30, %r135, %r23;
@%p30 bra BB5_74;
bra.uni BB5_73;

BB5_74:
mul.lo.s32 %r624, %r135, %r536;
add.s32 %r625, %r624, %r7160;
add.s32 %r626, %r624, %r32;
mul.wide.u32 %rd82, %r626, 4;
add.s64 %rd83, %rd6, %rd82;
ld.global.u32 %r7230, [%rd83];
st.local.u32 [%rd3+40], %r7230;
mul.wide.u32 %rd84, %r625, 4;
add.s64 %rd85, %rd6, %rd84;
ld.global.u32 %r7229, [%rd85];
bra.uni BB5_75;

BB5_21:
mov.f32 %f25, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f25;
mov.b32 %r7232, {low,low};}



BB5_23:
st.local.u32 [%rd3+32], %r7232;
add.s32 %r57, %r26, 320;
setp.lt.u32	%p14, %r57, %r23;
@%p14 bra BB5_25;
bra.uni BB5_24;

BB5_25:
mad.lo.s32 %r575, %r57, %r536, %r32;
mul.wide.u32 %rd40, %r575, 4;
add.s64 %rd41, %rd6, %rd40;
ld.global.u32 %r7230, [%rd41];
bra.uni BB5_26;

BB5_73:
mov.f32 %f48, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f48;
mov.b32 %r7230, {low,low};}


	st.local.u32 [%rd3+40], %r7230;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f48;
mov.b32 %r7229, {low,low};}



BB5_75:
st.local.u32 [%rd3+44], %r7229;
add.s32 %r142, %r26, 384;
setp.lt.u32	%p31, %r142, %r23;
@%p31 bra BB5_77;
bra.uni BB5_76;

BB5_77:
mul.lo.s32 %r629, %r142, %r536;
add.s32 %r630, %r629, %r7160;
add.s32 %r631, %r629, %r32;
mul.wide.u32 %rd86, %r631, 4;
add.s64 %rd87, %rd6, %rd86;
ld.global.u32 %r7228, [%rd87];
st.local.u32 [%rd3+48], %r7228;
mul.wide.u32 %rd88, %r630, 4;
add.s64 %rd89, %rd6, %rd88;
ld.global.u32 %r7227, [%rd89];
bra.uni BB5_78;

BB5_24:
mov.f32 %f26, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f26;
mov.b32 %r7230, {low,low};}



BB5_26:
st.local.u32 [%rd3+40], %r7230;
add.s32 %r61, %r26, 384;
setp.lt.u32	%p15, %r61, %r23;
@%p15 bra BB5_28;
bra.uni BB5_27;

BB5_28:
mad.lo.s32 %r577, %r61, %r536, %r32;
mul.wide.u32 %rd42, %r577, 4;
add.s64 %rd43, %rd6, %rd42;
ld.global.u32 %r7228, [%rd43];
bra.uni BB5_29;

BB5_76:
mov.f32 %f50, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f50;
mov.b32 %r7228, {low,low};}


	st.local.u32 [%rd3+48], %r7228;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f50;
mov.b32 %r7227, {low,low};}



BB5_78:
st.local.u32 [%rd3+52], %r7227;
add.s32 %r149, %r26, 448;
setp.lt.u32	%p32, %r149, %r23;
@%p32 bra BB5_80;
bra.uni BB5_79;

BB5_80:
mul.lo.s32 %r634, %r149, %r536;
add.s32 %r635, %r634, %r7160;
add.s32 %r636, %r634, %r32;
mul.wide.u32 %rd90, %r636, 4;
add.s64 %rd91, %rd6, %rd90;
ld.global.u32 %r7226, [%rd91];
st.local.u32 [%rd3+56], %r7226;
mul.wide.u32 %rd92, %r635, 4;
add.s64 %rd93, %rd6, %rd92;
ld.global.u32 %r7225, [%rd93];
bra.uni BB5_81;

BB5_27:
mov.f32 %f27, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f27;
mov.b32 %r7228, {low,low};}



BB5_29:
st.local.u32 [%rd3+48], %r7228;
add.s32 %r65, %r26, 448;
setp.lt.u32	%p16, %r65, %r23;
@%p16 bra BB5_31;
bra.uni BB5_30;

BB5_31:
mad.lo.s32 %r579, %r65, %r536, %r32;
mul.wide.u32 %rd44, %r579, 4;
add.s64 %rd45, %rd6, %rd44;
ld.global.u32 %r7226, [%rd45];
bra.uni BB5_32;

BB5_79:
mov.f32 %f52, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f52;
mov.b32 %r7226, {low,low};}


	st.local.u32 [%rd3+56], %r7226;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f52;
mov.b32 %r7225, {low,low};}



BB5_81:
st.local.u32 [%rd3+60], %r7225;
add.s32 %r156, %r26, 512;
setp.lt.u32	%p33, %r156, %r23;
@%p33 bra BB5_83;
bra.uni BB5_82;

BB5_83:
mul.lo.s32 %r639, %r156, %r536;
add.s32 %r640, %r639, %r7160;
add.s32 %r641, %r639, %r32;
mul.wide.u32 %rd94, %r641, 4;
add.s64 %rd95, %rd6, %rd94;
ld.global.u32 %r7224, [%rd95];
st.local.u32 [%rd3+64], %r7224;
mul.wide.u32 %rd96, %r640, 4;
add.s64 %rd97, %rd6, %rd96;
ld.global.u32 %r7223, [%rd97];
bra.uni BB5_84;

BB5_30:
mov.f32 %f28, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f28;
mov.b32 %r7226, {low,low};}



BB5_32:
st.local.u32 [%rd3+56], %r7226;
add.s32 %r69, %r26, 512;
setp.lt.u32	%p17, %r69, %r23;
@%p17 bra BB5_34;
bra.uni BB5_33;

BB5_34:
mad.lo.s32 %r581, %r69, %r536, %r32;
mul.wide.u32 %rd46, %r581, 4;
add.s64 %rd47, %rd6, %rd46;
ld.global.u32 %r7224, [%rd47];
bra.uni BB5_35;

BB5_82:
mov.f32 %f54, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f54;
mov.b32 %r7224, {low,low};}


	st.local.u32 [%rd3+64], %r7224;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f54;
mov.b32 %r7223, {low,low};}



BB5_84:
st.local.u32 [%rd3+68], %r7223;
add.s32 %r163, %r26, 576;
setp.lt.u32	%p34, %r163, %r23;
@%p34 bra BB5_86;
bra.uni BB5_85;

BB5_86:
mul.lo.s32 %r644, %r163, %r536;
add.s32 %r645, %r644, %r7160;
add.s32 %r646, %r644, %r32;
mul.wide.u32 %rd98, %r646, 4;
add.s64 %rd99, %rd6, %rd98;
ld.global.u32 %r7222, [%rd99];
st.local.u32 [%rd3+72], %r7222;
mul.wide.u32 %rd100, %r645, 4;
add.s64 %rd101, %rd6, %rd100;
ld.global.u32 %r7221, [%rd101];
bra.uni BB5_87;

BB5_33:
mov.f32 %f29, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f29;
mov.b32 %r7224, {low,low};}



BB5_35:
st.local.u32 [%rd3+64], %r7224;
add.s32 %r73, %r26, 576;
setp.lt.u32	%p18, %r73, %r23;
@%p18 bra BB5_37;
bra.uni BB5_36;

BB5_37:
mad.lo.s32 %r583, %r73, %r536, %r32;
mul.wide.u32 %rd48, %r583, 4;
add.s64 %rd49, %rd6, %rd48;
ld.global.u32 %r7222, [%rd49];
bra.uni BB5_38;

BB5_85:
mov.f32 %f56, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f56;
mov.b32 %r7222, {low,low};}


	st.local.u32 [%rd3+72], %r7222;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f56;
mov.b32 %r7221, {low,low};}



BB5_87:
st.local.u32 [%rd3+76], %r7221;
add.s32 %r170, %r26, 640;
setp.lt.u32	%p35, %r170, %r23;
@%p35 bra BB5_89;
bra.uni BB5_88;

BB5_89:
mul.lo.s32 %r649, %r170, %r536;
add.s32 %r650, %r649, %r7160;
add.s32 %r651, %r649, %r32;
mul.wide.u32 %rd102, %r651, 4;
add.s64 %rd103, %rd6, %rd102;
ld.global.u32 %r7220, [%rd103];
st.local.u32 [%rd3+80], %r7220;
mul.wide.u32 %rd104, %r650, 4;
add.s64 %rd105, %rd6, %rd104;
ld.global.u32 %r7219, [%rd105];
bra.uni BB5_90;

BB5_36:
mov.f32 %f30, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f30;
mov.b32 %r7222, {low,low};}



BB5_38:
st.local.u32 [%rd3+72], %r7222;
add.s32 %r77, %r26, 640;
setp.lt.u32	%p19, %r77, %r23;
@%p19 bra BB5_40;
bra.uni BB5_39;

BB5_40:
mad.lo.s32 %r585, %r77, %r536, %r32;
mul.wide.u32 %rd50, %r585, 4;
add.s64 %rd51, %rd6, %rd50;
ld.global.u32 %r7220, [%rd51];
bra.uni BB5_41;

BB5_88:
mov.f32 %f58, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f58;
mov.b32 %r7220, {low,low};}


	st.local.u32 [%rd3+80], %r7220;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f58;
mov.b32 %r7219, {low,low};}



BB5_90:
st.local.u32 [%rd3+84], %r7219;
add.s32 %r177, %r26, 704;
setp.lt.u32	%p36, %r177, %r23;
@%p36 bra BB5_92;
bra.uni BB5_91;

BB5_92:
mul.lo.s32 %r654, %r177, %r536;
add.s32 %r655, %r654, %r7160;
add.s32 %r656, %r654, %r32;
mul.wide.u32 %rd106, %r656, 4;
add.s64 %rd107, %rd6, %rd106;
ld.global.u32 %r7218, [%rd107];
st.local.u32 [%rd3+88], %r7218;
mul.wide.u32 %rd108, %r655, 4;
add.s64 %rd109, %rd6, %rd108;
ld.global.u32 %r7217, [%rd109];
bra.uni BB5_93;

BB5_39:
mov.f32 %f31, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f31;
mov.b32 %r7220, {low,low};}



BB5_41:
st.local.u32 [%rd3+80], %r7220;
add.s32 %r81, %r26, 704;
setp.lt.u32	%p20, %r81, %r23;
@%p20 bra BB5_43;
bra.uni BB5_42;

BB5_43:
mad.lo.s32 %r587, %r81, %r536, %r32;
mul.wide.u32 %rd52, %r587, 4;
add.s64 %rd53, %rd6, %rd52;
ld.global.u32 %r7218, [%rd53];
bra.uni BB5_44;

BB5_91:
mov.f32 %f60, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f60;
mov.b32 %r7218, {low,low};}


	st.local.u32 [%rd3+88], %r7218;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f60;
mov.b32 %r7217, {low,low};}



BB5_93:
st.local.u32 [%rd3+92], %r7217;
add.s32 %r657, %r26, 768;
mul.lo.s32 %r184, %r657, %r536;
setp.lt.u32	%p37, %r657, %r23;
@%p37 bra BB5_95;
bra.uni BB5_94;

BB5_95:
add.s32 %r660, %r184, %r7160;
add.s32 %r661, %r184, %r32;
mul.wide.u32 %rd111, %r661, 4;
add.s64 %rd112, %rd6, %rd111;
ld.global.u32 %r7216, [%rd112];
st.local.u32 [%rd3+96], %r7216;
mul.wide.u32 %rd113, %r660, 4;
add.s64 %rd114, %rd6, %rd113;
ld.global.u32 %r7215, [%rd114];
bra.uni BB5_96;

BB5_42:
mov.f32 %f32, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f32;
mov.b32 %r7218, {low,low};}



BB5_44:
st.local.u32 [%rd3+88], %r7218;
add.s32 %r85, %r26, 768;
setp.lt.u32	%p21, %r85, %r23;
@%p21 bra BB5_46;
bra.uni BB5_45;

BB5_46:
mad.lo.s32 %r589, %r85, %r536, %r32;
mul.wide.u32 %rd54, %r589, 4;
add.s64 %rd55, %rd6, %rd54;
ld.global.u32 %r7216, [%rd55];
bra.uni BB5_47;

BB5_94:
mov.f32 %f62, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f62;
mov.b32 %r7216, {low,low};}


	st.local.u32 [%rd3+96], %r7216;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f62;
mov.b32 %r7215, {low,low};}



BB5_96:
st.local.u32 [%rd3+100], %r7215;
add.s32 %r663, %r26, 832;
mul.lo.s32 %r191, %r663, %r536;
setp.lt.u32	%p38, %r663, %r23;
@%p38 bra BB5_98;
bra.uni BB5_97;

BB5_98:
add.s32 %r666, %r191, %r7160;
add.s32 %r667, %r191, %r32;
mul.wide.u32 %rd116, %r667, 4;
add.s64 %rd117, %rd6, %rd116;
ld.global.u32 %r7214, [%rd117];
st.local.u32 [%rd3+104], %r7214;
mul.wide.u32 %rd118, %r666, 4;
add.s64 %rd119, %rd6, %rd118;
ld.global.u32 %r7213, [%rd119];
bra.uni BB5_99;

BB5_45:
mov.f32 %f33, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f33;
mov.b32 %r7216, {low,low};}



BB5_47:
st.local.u32 [%rd3+96], %r7216;
add.s32 %r89, %r26, 832;
setp.lt.u32	%p22, %r89, %r23;
@%p22 bra BB5_49;
bra.uni BB5_48;

BB5_49:
mad.lo.s32 %r591, %r89, %r536, %r32;
mul.wide.u32 %rd56, %r591, 4;
add.s64 %rd57, %rd6, %rd56;
ld.global.u32 %r7214, [%rd57];
bra.uni BB5_50;

BB5_97:
mov.f32 %f64, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f64;
mov.b32 %r7214, {low,low};}


	st.local.u32 [%rd3+104], %r7214;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f64;
mov.b32 %r7213, {low,low};}



BB5_99:
st.local.u32 [%rd3+108], %r7213;
add.s32 %r669, %r26, 896;
setp.lt.u32	%p39, %r669, %r23;
@%p39 bra BB5_101;
bra.uni BB5_100;

BB5_101:
mul.lo.s32 %r674, %r669, %r536;
add.s32 %r675, %r674, %r7160;
add.s32 %r676, %r674, %r32;
mul.wide.u32 %rd121, %r676, 4;
add.s64 %rd122, %rd6, %rd121;
ld.global.u32 %r7212, [%rd122];
st.local.u32 [%rd3+112], %r7212;
mul.wide.u32 %rd123, %r675, 4;
add.s64 %rd124, %rd6, %rd123;
ld.global.u32 %r7211, [%rd124];
bra.uni BB5_102;

BB5_48:
mov.f32 %f34, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f34;
mov.b32 %r7214, {low,low};}



BB5_50:
st.local.u32 [%rd3+104], %r7214;
add.s32 %r93, %r26, 896;
setp.lt.u32	%p23, %r93, %r23;
@%p23 bra BB5_52;
bra.uni BB5_51;

BB5_52:
mad.lo.s32 %r593, %r93, %r536, %r32;
mul.wide.u32 %rd58, %r593, 4;
add.s64 %rd59, %rd6, %rd58;
ld.global.u32 %r7212, [%rd59];
bra.uni BB5_53;

BB5_100:
mov.f32 %f66, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f66;
mov.b32 %r7212, {low,low};}


	st.local.u32 [%rd3+112], %r7212;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f66;
mov.b32 %r7211, {low,low};}



BB5_102:
st.local.u32 [%rd3+116], %r7211;
add.s32 %r678, %r26, 960;
mul.lo.s32 %r679, %r678, %r536;
add.s32 %r204, %r679, %r32;
add.s32 %r205, %r679, %r7160;
setp.lt.u32	%p40, %r678, %r23;
@%p40 bra BB5_104;
bra.uni BB5_103;

BB5_104:
mul.wide.u32 %rd126, %r204, 4;
add.s64 %rd127, %rd6, %rd126;
ld.global.u32 %r7210, [%rd127];
st.local.u32 [%rd3+120], %r7210;
mul.wide.u32 %rd128, %r205, 4;
add.s64 %rd129, %rd6, %rd128;
ld.global.u32 %r7209, [%rd129];
bra.uni BB5_105;

BB5_51:
mov.f32 %f35, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f35;
mov.b32 %r7212, {low,low};}



BB5_53:
st.local.u32 [%rd3+112], %r7212;
add.s32 %r97, %r26, 960;
setp.lt.u32	%p24, %r97, %r23;
@%p24 bra BB5_55;
bra.uni BB5_54;

BB5_55:
mad.lo.s32 %r595, %r97, %r536, %r32;
mul.wide.u32 %rd60, %r595, 4;
add.s64 %rd61, %rd6, %rd60;
ld.global.u32 %r7210, [%rd61];
bra.uni BB5_56;

BB5_103:
mov.f32 %f68, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f68;
mov.b32 %r7210, {low,low};}


	st.local.u32 [%rd3+120], %r7210;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f68;
mov.b32 %r7209, {low,low};}



BB5_105:
st.local.u32 [%rd3+124], %r7209;
bra.uni BB5_106;

BB5_54:
mov.f32 %f36, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f36;
mov.b32 %r7210, {low,low};}



BB5_56:
st.local.u32 [%rd3+120], %r7210;

BB5_106:

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7240;
mov.b32 {blow,bhigh}, %r7239;
mov.b32 %r682, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7240;
mov.b32 {blow,bhigh}, %r7239;
mov.b32 %r7272, {ahigh,bhigh};}


	st.local.u32 [%rd3], %r682;
st.local.u32 [%rd3+4], %r7272;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7238;
mov.b32 {blow,bhigh}, %r7237;
mov.b32 %r688, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7238;
mov.b32 {blow,bhigh}, %r7237;
mov.b32 %r7270, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+8], {%r688, %r7270};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7236;
mov.b32 {blow,bhigh}, %r7235;
mov.b32 %r694, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7236;
mov.b32 {blow,bhigh}, %r7235;
mov.b32 %r7268, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+16], {%r694, %r7268};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7234;
mov.b32 {blow,bhigh}, %r7233;
mov.b32 %r700, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7234;
mov.b32 {blow,bhigh}, %r7233;
mov.b32 %r7266, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+24], {%r700, %r7266};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7232;
mov.b32 {blow,bhigh}, %r7231;
mov.b32 %r706, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7232;
mov.b32 {blow,bhigh}, %r7231;
mov.b32 %r7264, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+32], {%r706, %r7264};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7230;
mov.b32 {blow,bhigh}, %r7229;
mov.b32 %r712, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7230;
mov.b32 {blow,bhigh}, %r7229;
mov.b32 %r7262, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+40], {%r712, %r7262};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7228;
mov.b32 {blow,bhigh}, %r7227;
mov.b32 %r718, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7228;
mov.b32 {blow,bhigh}, %r7227;
mov.b32 %r7260, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+48], {%r718, %r7260};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7226;
mov.b32 {blow,bhigh}, %r7225;
mov.b32 %r724, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7226;
mov.b32 {blow,bhigh}, %r7225;
mov.b32 %r7258, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+56], {%r724, %r7258};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7224;
mov.b32 {blow,bhigh}, %r7223;
mov.b32 %r730, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7224;
mov.b32 {blow,bhigh}, %r7223;
mov.b32 %r7256, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+64], {%r730, %r7256};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7222;
mov.b32 {blow,bhigh}, %r7221;
mov.b32 %r736, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7222;
mov.b32 {blow,bhigh}, %r7221;
mov.b32 %r7254, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+72], {%r736, %r7254};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7220;
mov.b32 {blow,bhigh}, %r7219;
mov.b32 %r742, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7220;
mov.b32 {blow,bhigh}, %r7219;
mov.b32 %r7252, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+80], {%r742, %r7252};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7218;
mov.b32 {blow,bhigh}, %r7217;
mov.b32 %r748, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7218;
mov.b32 {blow,bhigh}, %r7217;
mov.b32 %r7250, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+88], {%r748, %r7250};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7216;
mov.b32 {blow,bhigh}, %r7215;
mov.b32 %r754, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7216;
mov.b32 {blow,bhigh}, %r7215;
mov.b32 %r7248, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+96], {%r754, %r7248};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7214;
mov.b32 {blow,bhigh}, %r7213;
mov.b32 %r760, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7214;
mov.b32 {blow,bhigh}, %r7213;
mov.b32 %r7246, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+104], {%r760, %r7246};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7212;
mov.b32 {blow,bhigh}, %r7211;
mov.b32 %r766, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7212;
mov.b32 {blow,bhigh}, %r7211;
mov.b32 %r7244, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+112], {%r766, %r7244};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7210;
mov.b32 {blow,bhigh}, %r7209;
mov.b32 %r772, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7210;
mov.b32 {blow,bhigh}, %r7209;
mov.b32 %r7242, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+120], {%r772, %r7242};
setp.ne.s32	%p41, %r531, 1;
@%p41 bra BB5_107;

st.local.u32 [%rd3], %r7272;
st.local.u32 [%rd3+4], %r682;
st.local.u32 [%rd3+8], %r7270;
st.local.u32 [%rd3+12], %r688;
st.local.v4.u32 [%rd3+16], {%r7268, %r694, %r7266, %r700};
st.local.v4.u32 [%rd3+32], {%r7264, %r706, %r7262, %r712};
st.local.v4.u32 [%rd3+48], {%r7260, %r718, %r7258, %r724};
st.local.v4.u32 [%rd3+64], {%r7256, %r730, %r7254, %r736};
st.local.v4.u32 [%rd3+80], {%r7252, %r742, %r7250, %r748};
st.local.v4.u32 [%rd3+96], {%r7248, %r754, %r7246, %r760};
st.local.v4.u32 [%rd3+112], {%r7244, %r766, %r7242, %r772};
mov.u32 %r7241, %r772;
mov.u32 %r7243, %r766;
mov.u32 %r7245, %r760;
mov.u32 %r7247, %r754;
mov.u32 %r7249, %r748;
mov.u32 %r7251, %r742;
mov.u32 %r7253, %r736;
mov.u32 %r7255, %r730;
mov.u32 %r7257, %r724;
mov.u32 %r7259, %r718;
mov.u32 %r7261, %r712;
mov.u32 %r7263, %r706;
mov.u32 %r7265, %r700;
mov.u32 %r7267, %r694;
mov.u32 %r7269, %r688;
mov.u32 %r7271, %r682;
bra.uni BB5_109;

BB5_107:
mov.u32 %r7241, %r7242;
mov.u32 %r7242, %r772;
mov.u32 %r7243, %r7244;
mov.u32 %r7244, %r766;
mov.u32 %r7245, %r7246;
mov.u32 %r7246, %r760;
mov.u32 %r7247, %r7248;
mov.u32 %r7248, %r754;
mov.u32 %r7249, %r7250;
mov.u32 %r7250, %r748;
mov.u32 %r7251, %r7252;
mov.u32 %r7252, %r742;
mov.u32 %r7253, %r7254;
mov.u32 %r7254, %r736;
mov.u32 %r7255, %r7256;
mov.u32 %r7256, %r730;
mov.u32 %r7257, %r7258;
mov.u32 %r7258, %r724;
mov.u32 %r7259, %r7260;
mov.u32 %r7260, %r718;
mov.u32 %r7261, %r7262;
mov.u32 %r7262, %r712;
mov.u32 %r7263, %r7264;
mov.u32 %r7264, %r706;
mov.u32 %r7265, %r7266;
mov.u32 %r7266, %r700;
mov.u32 %r7267, %r7268;
mov.u32 %r7268, %r694;
mov.u32 %r7269, %r7270;
mov.u32 %r7270, %r688;
mov.u32 %r7271, %r7272;
mov.u32 %r7272, %r682;

BB5_109:
mul.wide.u32 %rd147, %r26, 4;
add.s64 %rd131, %rd2, %rd147;

	ld.global.nc.b32 %r778, [%rd131];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r778;
mov.b32 %r779, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r778;
mov.b32 %r781, {high,high};}


	
	{mul.f16x2 %r783,%r7272,%r779;
}

	
	{mul.f16x2 %r786,%r7271,%r781;
}

	
	{sub.f16x2 %r789,%r783,%r786;
}

	
	{mul.f16x2 %r792,%r7272,%r781;
}

	
	{fma.rn.f16x2 %r795,%r7271,%r779,%r792;
}

	add.s32 %r2288, %r26, 64;
mul.wide.u32 %rd148, %r2288, 4;
add.s64 %rd132, %rd2, %rd148;

	ld.global.nc.b32 %r799, [%rd132];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r799;
mov.b32 %r800, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r799;
mov.b32 %r802, {high,high};}


	
	{mul.f16x2 %r804,%r7270,%r800;
}

	
	{mul.f16x2 %r807,%r7269,%r802;
}

	
	{sub.f16x2 %r810,%r804,%r807;
}

	
	{mul.f16x2 %r813,%r7270,%r802;
}

	
	{fma.rn.f16x2 %r816,%r7269,%r800,%r813;
}

	add.s32 %r2289, %r26, 128;
mul.wide.u32 %rd149, %r2289, 4;
add.s64 %rd133, %rd2, %rd149;

	ld.global.nc.b32 %r820, [%rd133];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r820;
mov.b32 %r821, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r820;
mov.b32 %r823, {high,high};}


	
	{mul.f16x2 %r825,%r7268,%r821;
}

	
	{mul.f16x2 %r828,%r7267,%r823;
}

	
	{sub.f16x2 %r831,%r825,%r828;
}

	
	{mul.f16x2 %r834,%r7268,%r823;
}

	
	{fma.rn.f16x2 %r837,%r7267,%r821,%r834;
}

	add.s32 %r2290, %r26, 192;
mul.wide.u32 %rd150, %r2290, 4;
add.s64 %rd134, %rd2, %rd150;

	ld.global.nc.b32 %r841, [%rd134];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r841;
mov.b32 %r842, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r841;
mov.b32 %r844, {high,high};}


	
	{mul.f16x2 %r846,%r7266,%r842;
}

	
	{mul.f16x2 %r849,%r7265,%r844;
}

	
	{sub.f16x2 %r852,%r846,%r849;
}

	
	{mul.f16x2 %r855,%r7266,%r844;
}

	
	{fma.rn.f16x2 %r858,%r7265,%r842,%r855;
}

	add.s32 %r2291, %r26, 256;
mul.wide.u32 %rd151, %r2291, 4;
add.s64 %rd135, %rd2, %rd151;

	ld.global.nc.b32 %r862, [%rd135];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r862;
mov.b32 %r863, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r862;
mov.b32 %r865, {high,high};}


	
	{mul.f16x2 %r867,%r7264,%r863;
}

	
	{mul.f16x2 %r870,%r7263,%r865;
}

	
	{sub.f16x2 %r873,%r867,%r870;
}

	
	{mul.f16x2 %r876,%r7264,%r865;
}

	
	{fma.rn.f16x2 %r879,%r7263,%r863,%r876;
}

	add.s32 %r2292, %r26, 320;
mul.wide.u32 %rd152, %r2292, 4;
add.s64 %rd136, %rd2, %rd152;

	ld.global.nc.b32 %r883, [%rd136];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r883;
mov.b32 %r884, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r883;
mov.b32 %r886, {high,high};}


	
	{mul.f16x2 %r888,%r7262,%r884;
}

	
	{mul.f16x2 %r891,%r7261,%r886;
}

	
	{sub.f16x2 %r894,%r888,%r891;
}

	
	{mul.f16x2 %r897,%r7262,%r886;
}

	
	{fma.rn.f16x2 %r900,%r7261,%r884,%r897;
}

	add.s32 %r2293, %r26, 384;
mul.wide.u32 %rd153, %r2293, 4;
add.s64 %rd137, %rd2, %rd153;

	ld.global.nc.b32 %r904, [%rd137];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r904;
mov.b32 %r905, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r904;
mov.b32 %r907, {high,high};}


	
	{mul.f16x2 %r909,%r7260,%r905;
}

	
	{mul.f16x2 %r912,%r7259,%r907;
}

	
	{sub.f16x2 %r915,%r909,%r912;
}

	
	{mul.f16x2 %r918,%r7260,%r907;
}

	
	{fma.rn.f16x2 %r921,%r7259,%r905,%r918;
}

	add.s32 %r2294, %r26, 448;
mul.wide.u32 %rd154, %r2294, 4;
add.s64 %rd138, %rd2, %rd154;

	ld.global.nc.b32 %r925, [%rd138];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r925;
mov.b32 %r926, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r925;
mov.b32 %r928, {high,high};}


	
	{mul.f16x2 %r930,%r7258,%r926;
}

	
	{mul.f16x2 %r933,%r7257,%r928;
}

	
	{sub.f16x2 %r936,%r930,%r933;
}

	
	{mul.f16x2 %r939,%r7258,%r928;
}

	
	{fma.rn.f16x2 %r942,%r7257,%r926,%r939;
}

	add.s32 %r2295, %r26, 512;
mul.wide.u32 %rd155, %r2295, 4;
add.s64 %rd139, %rd2, %rd155;

	ld.global.nc.b32 %r946, [%rd139];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r946;
mov.b32 %r947, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r946;
mov.b32 %r949, {high,high};}


	
	{mul.f16x2 %r951,%r7256,%r947;
}

	
	{mul.f16x2 %r954,%r7255,%r949;
}

	
	{sub.f16x2 %r957,%r951,%r954;
}

	
	{mul.f16x2 %r960,%r7256,%r949;
}

	
	{fma.rn.f16x2 %r963,%r7255,%r947,%r960;
}

	add.s32 %r2296, %r26, 576;
mul.wide.u32 %rd156, %r2296, 4;
add.s64 %rd140, %rd2, %rd156;

	ld.global.nc.b32 %r967, [%rd140];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r967;
mov.b32 %r968, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r967;
mov.b32 %r970, {high,high};}


	
	{mul.f16x2 %r972,%r7254,%r968;
}

	
	{mul.f16x2 %r975,%r7253,%r970;
}

	
	{sub.f16x2 %r978,%r972,%r975;
}

	
	{mul.f16x2 %r981,%r7254,%r970;
}

	
	{fma.rn.f16x2 %r984,%r7253,%r968,%r981;
}

	add.s32 %r2297, %r26, 640;
mul.wide.u32 %rd157, %r2297, 4;
add.s64 %rd141, %rd2, %rd157;

	ld.global.nc.b32 %r988, [%rd141];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r988;
mov.b32 %r989, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r988;
mov.b32 %r991, {high,high};}


	
	{mul.f16x2 %r993,%r7252,%r989;
}

	
	{mul.f16x2 %r996,%r7251,%r991;
}

	
	{sub.f16x2 %r999,%r993,%r996;
}

	
	{mul.f16x2 %r1002,%r7252,%r991;
}

	
	{fma.rn.f16x2 %r1005,%r7251,%r989,%r1002;
}

	add.s32 %r2298, %r26, 704;
mul.wide.u32 %rd158, %r2298, 4;
add.s64 %rd142, %rd2, %rd158;

	ld.global.nc.b32 %r1009, [%rd142];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1009;
mov.b32 %r1010, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1009;
mov.b32 %r1012, {high,high};}


	
	{mul.f16x2 %r1014,%r7250,%r1010;
}

	
	{mul.f16x2 %r1017,%r7249,%r1012;
}

	
	{sub.f16x2 %r1020,%r1014,%r1017;
}

	
	{mul.f16x2 %r1023,%r7250,%r1012;
}

	
	{fma.rn.f16x2 %r1026,%r7249,%r1010,%r1023;
}

	add.s32 %r2299, %r26, 768;
mul.wide.u32 %rd159, %r2299, 4;
add.s64 %rd143, %rd2, %rd159;

	ld.global.nc.b32 %r1030, [%rd143];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1030;
mov.b32 %r1031, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1030;
mov.b32 %r1033, {high,high};}


	
	{mul.f16x2 %r1035,%r7248,%r1031;
}

	
	{mul.f16x2 %r1038,%r7247,%r1033;
}

	
	{sub.f16x2 %r1041,%r1035,%r1038;
}

	
	{mul.f16x2 %r1044,%r7248,%r1033;
}

	
	{fma.rn.f16x2 %r1047,%r7247,%r1031,%r1044;
}

	add.s32 %r2300, %r26, 832;
mul.wide.u32 %rd160, %r2300, 4;
add.s64 %rd144, %rd2, %rd160;

	ld.global.nc.b32 %r1051, [%rd144];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1051;
mov.b32 %r1052, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1051;
mov.b32 %r1054, {high,high};}


	
	{mul.f16x2 %r1056,%r7246,%r1052;
}

	
	{mul.f16x2 %r1059,%r7245,%r1054;
}

	
	{sub.f16x2 %r1062,%r1056,%r1059;
}

	
	{mul.f16x2 %r1065,%r7246,%r1054;
}

	
	{fma.rn.f16x2 %r1068,%r7245,%r1052,%r1065;
}

	add.s32 %r2301, %r26, 896;
mul.wide.u32 %rd161, %r2301, 4;
add.s64 %rd145, %rd2, %rd161;

	ld.global.nc.b32 %r1072, [%rd145];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1072;
mov.b32 %r1073, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1072;
mov.b32 %r1075, {high,high};}


	
	{mul.f16x2 %r1077,%r7244,%r1073;
}

	
	{mul.f16x2 %r1080,%r7243,%r1075;
}

	
	{sub.f16x2 %r1083,%r1077,%r1080;
}

	
	{mul.f16x2 %r1086,%r7244,%r1075;
}

	
	{fma.rn.f16x2 %r1089,%r7243,%r1073,%r1086;
}

	add.s32 %r2302, %r26, 960;
mul.wide.u32 %rd162, %r2302, 4;
add.s64 %rd146, %rd2, %rd162;

	ld.global.nc.b32 %r1093, [%rd146];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1093;
mov.b32 %r1094, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1093;
mov.b32 %r1096, {high,high};}


	
	{mul.f16x2 %r1098,%r7242,%r1094;
}

	
	{mul.f16x2 %r1101,%r7241,%r1096;
}

	
	{sub.f16x2 %r1104,%r1098,%r1101;
}

	
	{mul.f16x2 %r1107,%r7242,%r1096;
}

	
	{fma.rn.f16x2 %r1110,%r7241,%r1094,%r1107;
}

	shl.b32 %r2304, %r546, 10;

	{add.f16x2 %r1114,%r789,%r957;
}

	
	{add.f16x2 %r1117,%r795,%r963;
}

	
	{sub.f16x2 %r1120,%r789,%r957;
}

	
	{sub.f16x2 %r1123,%r795,%r963;
}

	
	{add.f16x2 %r1126,%r873,%r1041;
}

	
	{add.f16x2 %r1129,%r879,%r1047;
}

	
	{sub.f16x2 %r1132,%r873,%r1041;
}

	
	{sub.f16x2 %r1135,%r879,%r1047;
}

	
	{xor.b32 %r1138,%r1132,0x80008000;
}

	
	{add.f16x2 %r1140,%r1114,%r1126;
}

	
	{add.f16x2 %r1143,%r1117,%r1129;
}

	
	{sub.f16x2 %r1146,%r1114,%r1126;
}

	
	{sub.f16x2 %r1149,%r1117,%r1129;
}

	
	{add.f16x2 %r1152,%r1120,%r1135;
}

	
	{add.f16x2 %r1155,%r1123,%r1138;
}

	
	{sub.f16x2 %r1158,%r1120,%r1135;
}

	
	{sub.f16x2 %r1161,%r1123,%r1138;
}

	
	{add.f16x2 %r1164,%r831,%r999;
}

	
	{add.f16x2 %r1167,%r837,%r1005;
}

	
	{sub.f16x2 %r1170,%r831,%r999;
}

	
	{sub.f16x2 %r1173,%r837,%r1005;
}

	
	{add.f16x2 %r1176,%r915,%r1083;
}

	
	{add.f16x2 %r1179,%r921,%r1089;
}

	
	{sub.f16x2 %r1182,%r915,%r1083;
}

	
	{sub.f16x2 %r1185,%r921,%r1089;
}

	
	{xor.b32 %r1188,%r1182,0x80008000;
}

	
	{add.f16x2 %r1190,%r1164,%r1176;
}

	
	{add.f16x2 %r1193,%r1167,%r1179;
}

	
	{sub.f16x2 %r1196,%r1164,%r1176;
}

	
	{sub.f16x2 %r1199,%r1167,%r1179;
}

	
	{add.f16x2 %r1202,%r1170,%r1185;
}

	
	{add.f16x2 %r1205,%r1173,%r1188;
}

	
	{sub.f16x2 %r1208,%r1170,%r1185;
}

	
	{sub.f16x2 %r1211,%r1173,%r1188;
}

	mov.f32 %f130, 0f3F3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f130;
cvt.rn.f16.f32 high, %f130;
mov.b32 %r1214, {low,high};}


	mov.f32 %f148, 0fBF3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1215, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1218, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1219, {low,high};}


	
	{mul.f16x2 %r1228,%r1202,%r1214;
}

	
	{mul.f16x2 %r1231,%r1205,%r1215;
}

	
	{sub.f16x2 %r1234,%r1228,%r1231;
}

	
	{mul.f16x2 %r1237,%r1202,%r1215;
}

	
	{fma.rn.f16x2 %r1240,%r1205,%r1214,%r1237;
}

	
	{xor.b32 %r1244,%r1196,0x80008000;
}

	
	{mul.f16x2 %r1246,%r1208,%r1218;
}

	
	{mul.f16x2 %r1249,%r1211,%r1219;
}

	
	{sub.f16x2 %r1252,%r1246,%r1249;
}

	
	{mul.f16x2 %r1255,%r1208,%r1219;
}

	
	{fma.rn.f16x2 %r1258,%r1211,%r1218,%r1255;
}

	
	{add.f16x2 %r1262,%r1140,%r1190;
}

	
	{add.f16x2 %r1265,%r1143,%r1193;
}

	
	{sub.f16x2 %r1268,%r1140,%r1190;
}

	
	{sub.f16x2 %r1271,%r1143,%r1193;
}

	
	{add.f16x2 %r1274,%r1152,%r1234;
}

	
	{add.f16x2 %r1277,%r1155,%r1240;
}

	
	{sub.f16x2 %r1280,%r1152,%r1234;
}

	
	{sub.f16x2 %r1283,%r1155,%r1240;
}

	
	{add.f16x2 %r1286,%r1146,%r1199;
}

	
	{add.f16x2 %r1289,%r1149,%r1244;
}

	
	{sub.f16x2 %r1292,%r1146,%r1199;
}

	
	{sub.f16x2 %r1295,%r1149,%r1244;
}

	
	{add.f16x2 %r1298,%r1158,%r1252;
}

	
	{add.f16x2 %r1301,%r1161,%r1258;
}

	
	{sub.f16x2 %r1304,%r1158,%r1252;
}

	
	{sub.f16x2 %r1307,%r1161,%r1258;
}

	
	{add.f16x2 %r1310,%r810,%r978;
}

	
	{add.f16x2 %r1313,%r816,%r984;
}

	
	{sub.f16x2 %r1316,%r810,%r978;
}

	
	{sub.f16x2 %r1319,%r816,%r984;
}

	
	{add.f16x2 %r1322,%r894,%r1062;
}

	
	{add.f16x2 %r1325,%r900,%r1068;
}

	
	{sub.f16x2 %r1328,%r894,%r1062;
}

	
	{sub.f16x2 %r1331,%r900,%r1068;
}

	
	{xor.b32 %r1334,%r1328,0x80008000;
}

	
	{add.f16x2 %r1336,%r1310,%r1322;
}

	
	{add.f16x2 %r1339,%r1313,%r1325;
}

	
	{sub.f16x2 %r1342,%r1310,%r1322;
}

	
	{sub.f16x2 %r1345,%r1313,%r1325;
}

	
	{add.f16x2 %r1348,%r1316,%r1331;
}

	
	{add.f16x2 %r1351,%r1319,%r1334;
}

	
	{sub.f16x2 %r1354,%r1316,%r1331;
}

	
	{sub.f16x2 %r1357,%r1319,%r1334;
}

	
	{add.f16x2 %r1360,%r852,%r1020;
}

	
	{add.f16x2 %r1363,%r858,%r1026;
}

	
	{sub.f16x2 %r1366,%r852,%r1020;
}

	
	{sub.f16x2 %r1369,%r858,%r1026;
}

	
	{add.f16x2 %r1372,%r936,%r1104;
}

	
	{add.f16x2 %r1375,%r942,%r1110;
}

	
	{sub.f16x2 %r1378,%r936,%r1104;
}

	
	{sub.f16x2 %r1381,%r942,%r1110;
}

	
	{xor.b32 %r1384,%r1378,0x80008000;
}

	
	{add.f16x2 %r1386,%r1360,%r1372;
}

	
	{add.f16x2 %r1389,%r1363,%r1375;
}

	
	{sub.f16x2 %r1392,%r1360,%r1372;
}

	
	{sub.f16x2 %r1395,%r1363,%r1375;
}

	
	{add.f16x2 %r1398,%r1366,%r1381;
}

	
	{add.f16x2 %r1401,%r1369,%r1384;
}

	
	{sub.f16x2 %r1404,%r1366,%r1381;
}

	
	{sub.f16x2 %r1407,%r1369,%r1384;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f130;
cvt.rn.f16.f32 high, %f130;
mov.b32 %r1410, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1411, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1414, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1415, {low,high};}


	
	{mul.f16x2 %r1424,%r1398,%r1410;
}

	
	{mul.f16x2 %r1427,%r1401,%r1411;
}

	
	{sub.f16x2 %r1430,%r1424,%r1427;
}

	
	{mul.f16x2 %r1433,%r1398,%r1411;
}

	
	{fma.rn.f16x2 %r1436,%r1401,%r1410,%r1433;
}

	
	{xor.b32 %r1440,%r1392,0x80008000;
}

	
	{mul.f16x2 %r1442,%r1404,%r1414;
}

	
	{mul.f16x2 %r1445,%r1407,%r1415;
}

	
	{sub.f16x2 %r1448,%r1442,%r1445;
}

	
	{mul.f16x2 %r1451,%r1404,%r1415;
}

	
	{fma.rn.f16x2 %r1454,%r1407,%r1414,%r1451;
}

	
	{add.f16x2 %r1458,%r1336,%r1386;
}

	
	{add.f16x2 %r1461,%r1339,%r1389;
}

	
	{sub.f16x2 %r1464,%r1336,%r1386;
}

	
	{sub.f16x2 %r1467,%r1339,%r1389;
}

	
	{add.f16x2 %r1470,%r1348,%r1430;
}

	
	{add.f16x2 %r1473,%r1351,%r1436;
}

	
	{sub.f16x2 %r1476,%r1348,%r1430;
}

	
	{sub.f16x2 %r1479,%r1351,%r1436;
}

	
	{add.f16x2 %r1482,%r1342,%r1395;
}

	
	{add.f16x2 %r1485,%r1345,%r1440;
}

	
	{sub.f16x2 %r1488,%r1342,%r1395;
}

	
	{sub.f16x2 %r1491,%r1345,%r1440;
}

	
	{add.f16x2 %r1494,%r1354,%r1448;
}

	
	{add.f16x2 %r1497,%r1357,%r1454;
}

	
	{sub.f16x2 %r1500,%r1354,%r1448;
}

	
	{sub.f16x2 %r1503,%r1357,%r1454;
}

	mov.f32 %f126, 0f3F6C835E;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f126;
cvt.rn.f16.f32 high, %f126;
mov.b32 %r1506, {low,high};}


	mov.f32 %f152, 0fBEC3EF15;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f152;
cvt.rn.f16.f32 high, %f152;
mov.b32 %r1507, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f130;
cvt.rn.f16.f32 high, %f130;
mov.b32 %r1508, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1509, {low,high};}


	mov.f32 %f134, 0f3EC3EF15;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f134;
cvt.rn.f16.f32 high, %f134;
mov.b32 %r1510, {low,high};}


	mov.f32 %f150, 0fBF6C835E;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1511, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f152;
cvt.rn.f16.f32 high, %f152;
mov.b32 %r1514, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1515, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1516, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1517, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1518, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f152;
cvt.rn.f16.f32 high, %f152;
mov.b32 %r1519, {low,high};}


	
	{mul.f16x2 %r1536,%r1470,%r1506;
}

	
	{mul.f16x2 %r1539,%r1473,%r1507;
}

	
	{sub.f16x2 %r1542,%r1536,%r1539;
}

	
	{mul.f16x2 %r1545,%r1470,%r1507;
}

	
	{fma.rn.f16x2 %r1548,%r1473,%r1506,%r1545;
}

	
	{mul.f16x2 %r1552,%r1482,%r1508;
}

	
	{mul.f16x2 %r1555,%r1485,%r1509;
}

	
	{sub.f16x2 %r1558,%r1552,%r1555;
}

	
	{mul.f16x2 %r1561,%r1482,%r1509;
}

	
	{fma.rn.f16x2 %r1564,%r1485,%r1508,%r1561;
}

	
	{mul.f16x2 %r1568,%r1494,%r1510;
}

	
	{mul.f16x2 %r1571,%r1497,%r1511;
}

	
	{sub.f16x2 %r1574,%r1568,%r1571;
}

	
	{mul.f16x2 %r1577,%r1494,%r1511;
}

	
	{fma.rn.f16x2 %r1580,%r1497,%r1510,%r1577;
}

	
	{xor.b32 %r1584,%r1464,0x80008000;
}

	
	{mul.f16x2 %r1586,%r1476,%r1514;
}

	
	{mul.f16x2 %r1589,%r1479,%r1515;
}

	
	{sub.f16x2 %r1592,%r1586,%r1589;
}

	
	{mul.f16x2 %r1595,%r1476,%r1515;
}

	
	{fma.rn.f16x2 %r1598,%r1479,%r1514,%r1595;
}

	
	{mul.f16x2 %r1602,%r1488,%r1516;
}

	
	{mul.f16x2 %r1605,%r1491,%r1517;
}

	
	{sub.f16x2 %r1608,%r1602,%r1605;
}

	
	{mul.f16x2 %r1611,%r1488,%r1517;
}

	
	{fma.rn.f16x2 %r1614,%r1491,%r1516,%r1611;
}

	
	{mul.f16x2 %r1618,%r1500,%r1518;
}

	
	{mul.f16x2 %r1621,%r1503,%r1519;
}

	
	{sub.f16x2 %r1624,%r1618,%r1621;
}

	
	{mul.f16x2 %r1627,%r1500,%r1519;
}

	
	{fma.rn.f16x2 %r1630,%r1503,%r1518,%r1627;
}

	
	{add.f16x2 %r1634,%r1262,%r1458;
}

	
	{add.f16x2 %r1637,%r1265,%r1461;
}

	
	{sub.f16x2 %r1640,%r1262,%r1458;
}

	
	{sub.f16x2 %r1643,%r1265,%r1461;
}

	
	{add.f16x2 %r1646,%r1274,%r1542;
}

	
	{add.f16x2 %r1649,%r1277,%r1548;
}

	
	{sub.f16x2 %r1652,%r1274,%r1542;
}

	
	{sub.f16x2 %r1655,%r1277,%r1548;
}

	
	{add.f16x2 %r1658,%r1286,%r1558;
}

	
	{add.f16x2 %r1661,%r1289,%r1564;
}

	
	{sub.f16x2 %r1664,%r1286,%r1558;
}

	
	{sub.f16x2 %r1667,%r1289,%r1564;
}

	
	{add.f16x2 %r1670,%r1298,%r1574;
}

	
	{add.f16x2 %r1673,%r1301,%r1580;
}

	
	{sub.f16x2 %r1676,%r1298,%r1574;
}

	
	{sub.f16x2 %r1679,%r1301,%r1580;
}

	
	{add.f16x2 %r1682,%r1268,%r1467;
}

	
	{add.f16x2 %r1685,%r1271,%r1584;
}

	
	{sub.f16x2 %r1688,%r1268,%r1467;
}

	
	{sub.f16x2 %r1691,%r1271,%r1584;
}

	
	{add.f16x2 %r1694,%r1280,%r1592;
}

	
	{add.f16x2 %r1697,%r1283,%r1598;
}

	
	{sub.f16x2 %r1700,%r1280,%r1592;
}

	
	{sub.f16x2 %r1703,%r1283,%r1598;
}

	
	{add.f16x2 %r1706,%r1292,%r1608;
}

	
	{add.f16x2 %r1709,%r1295,%r1614;
}

	
	{sub.f16x2 %r1712,%r1292,%r1608;
}

	
	{sub.f16x2 %r1715,%r1295,%r1614;
}

	
	{add.f16x2 %r1718,%r1304,%r1624;
}

	
	{add.f16x2 %r1721,%r1307,%r1630;
}

	
	{sub.f16x2 %r1724,%r1304,%r1624;
}

	
	{sub.f16x2 %r1727,%r1307,%r1630;
}

	and.b32 %r311, %r26, 63;
cvt.rn.f32.u32	%f219, %r311;
mul.f32 %f220, %f219, 0f3BC90FDB;
cos.approx.f32 %f185, %f220;
sin.approx.f32 %f221, %f220;
neg.f32 %f186, %f221;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f185;
cvt.rn.f16.f32 high, %f186;
mov.b32 %r1730, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r1733, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r1735, {high,high};}


	
	{mul.f16x2 %r1737,%r1649,%r1735;
}

	
	{xor.b32 %r1740,%r1737,0x80008000;
}

	
	{fma.rn.f16x2 %r1742,%r1646,%r1733,%r1740;
}

	
	{mul.f16x2 %r1746,%r1646,%r1735;
}

	
	{fma.rn.f16x2 %r1749,%r1649,%r1733,%r1746;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r1753, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r1755, {high,high};}


	mov.f32 %f215, 0fBF800000;
mov.f32 %f216, 0f3F800000;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1757, {low,high};}


	
	{mul.f16x2 %r1758,%r1755,%r1757;
}

	
	{mul.f16x2 %r1761,%r1730,%r1753;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r1764, {high,low};}


	
	{fma.rn.f16x2 %r1766,%r1758,%r1764,%r1761;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1766;
mov.b32 %r1770, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1766;
mov.b32 %r1772, {high,high};}


	
	{mul.f16x2 %r1774,%r1661,%r1772;
}

	
	{xor.b32 %r1777,%r1774,0x80008000;
}

	
	{fma.rn.f16x2 %r1779,%r1658,%r1770,%r1777;
}

	
	{mul.f16x2 %r1783,%r1658,%r1772;
}

	
	{fma.rn.f16x2 %r1786,%r1661,%r1770,%r1783;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r1790, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r1792, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1794, {low,high};}


	
	{mul.f16x2 %r1795,%r1792,%r1794;
}

	
	{mul.f16x2 %r1798,%r1766,%r1790;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1766;
mov.b32 %r1801, {high,low};}


	
	{fma.rn.f16x2 %r1803,%r1795,%r1801,%r1798;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1803;
mov.b32 %r1807, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1803;
mov.b32 %r1809, {high,high};}


	
	{mul.f16x2 %r1811,%r1673,%r1809;
}

	
	{xor.b32 %r1814,%r1811,0x80008000;
}

	
	{fma.rn.f16x2 %r1816,%r1670,%r1807,%r1814;
}

	
	{mul.f16x2 %r1820,%r1670,%r1809;
}

	
	{fma.rn.f16x2 %r1823,%r1673,%r1807,%r1820;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r1827, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r1829, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1831, {low,high};}


	
	{mul.f16x2 %r1832,%r1829,%r1831;
}

	
	{mul.f16x2 %r1835,%r1803,%r1827;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1803;
mov.b32 %r1838, {high,low};}


	
	{fma.rn.f16x2 %r1840,%r1832,%r1838,%r1835;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1840;
mov.b32 %r1844, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1840;
mov.b32 %r1846, {high,high};}


	
	{mul.f16x2 %r1848,%r1685,%r1846;
}

	
	{xor.b32 %r1851,%r1848,0x80008000;
}

	
	{fma.rn.f16x2 %r1853,%r1682,%r1844,%r1851;
}

	
	{mul.f16x2 %r1857,%r1682,%r1846;
}

	
	{fma.rn.f16x2 %r1860,%r1685,%r1844,%r1857;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r1864, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r1866, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1868, {low,high};}


	
	{mul.f16x2 %r1869,%r1866,%r1868;
}

	
	{mul.f16x2 %r1872,%r1840,%r1864;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1840;
mov.b32 %r1875, {high,low};}


	
	{fma.rn.f16x2 %r1877,%r1869,%r1875,%r1872;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1877;
mov.b32 %r1881, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1877;
mov.b32 %r1883, {high,high};}


	
	{mul.f16x2 %r1885,%r1697,%r1883;
}

	
	{xor.b32 %r1888,%r1885,0x80008000;
}

	
	{fma.rn.f16x2 %r1890,%r1694,%r1881,%r1888;
}

	
	{mul.f16x2 %r1894,%r1694,%r1883;
}

	
	{fma.rn.f16x2 %r1897,%r1697,%r1881,%r1894;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r1901, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r1903, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1905, {low,high};}


	
	{mul.f16x2 %r1906,%r1903,%r1905;
}

	
	{mul.f16x2 %r1909,%r1877,%r1901;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1877;
mov.b32 %r1912, {high,low};}


	
	{fma.rn.f16x2 %r1914,%r1906,%r1912,%r1909;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1914;
mov.b32 %r1918, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1914;
mov.b32 %r1920, {high,high};}


	
	{mul.f16x2 %r1922,%r1709,%r1920;
}

	
	{xor.b32 %r1925,%r1922,0x80008000;
}

	
	{fma.rn.f16x2 %r1927,%r1706,%r1918,%r1925;
}

	
	{mul.f16x2 %r1931,%r1706,%r1920;
}

	
	{fma.rn.f16x2 %r1934,%r1709,%r1918,%r1931;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r1938, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r1940, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1942, {low,high};}


	
	{mul.f16x2 %r1943,%r1940,%r1942;
}

	
	{mul.f16x2 %r1946,%r1914,%r1938;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1914;
mov.b32 %r1949, {high,low};}


	
	{fma.rn.f16x2 %r1951,%r1943,%r1949,%r1946;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1951;
mov.b32 %r1955, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1951;
mov.b32 %r1957, {high,high};}


	
	{mul.f16x2 %r1959,%r1721,%r1957;
}

	
	{xor.b32 %r1962,%r1959,0x80008000;
}

	
	{fma.rn.f16x2 %r1964,%r1718,%r1955,%r1962;
}

	
	{mul.f16x2 %r1968,%r1718,%r1957;
}

	
	{fma.rn.f16x2 %r1971,%r1721,%r1955,%r1968;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r1975, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r1977, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1979, {low,high};}


	
	{mul.f16x2 %r1980,%r1977,%r1979;
}

	
	{mul.f16x2 %r1983,%r1951,%r1975;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1951;
mov.b32 %r1986, {high,low};}


	
	{fma.rn.f16x2 %r1988,%r1980,%r1986,%r1983;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1988;
mov.b32 %r1992, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1988;
mov.b32 %r1994, {high,high};}


	
	{mul.f16x2 %r1996,%r1643,%r1994;
}

	
	{xor.b32 %r1999,%r1996,0x80008000;
}

	
	{fma.rn.f16x2 %r2001,%r1640,%r1992,%r1999;
}

	
	{mul.f16x2 %r2005,%r1640,%r1994;
}

	
	{fma.rn.f16x2 %r2008,%r1643,%r1992,%r2005;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r2012, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r2014, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2016, {low,high};}


	
	{mul.f16x2 %r2017,%r2014,%r2016;
}

	
	{mul.f16x2 %r2020,%r1988,%r2012;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1988;
mov.b32 %r2023, {high,low};}


	
	{fma.rn.f16x2 %r2025,%r2017,%r2023,%r2020;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2025;
mov.b32 %r2029, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2025;
mov.b32 %r2031, {high,high};}


	
	{mul.f16x2 %r2033,%r1655,%r2031;
}

	
	{xor.b32 %r2036,%r2033,0x80008000;
}

	
	{fma.rn.f16x2 %r2038,%r1652,%r2029,%r2036;
}

	
	{mul.f16x2 %r2042,%r1652,%r2031;
}

	
	{fma.rn.f16x2 %r2045,%r1655,%r2029,%r2042;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r2049, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r2051, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2053, {low,high};}


	
	{mul.f16x2 %r2054,%r2051,%r2053;
}

	
	{mul.f16x2 %r2057,%r2025,%r2049;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2025;
mov.b32 %r2060, {high,low};}


	
	{fma.rn.f16x2 %r2062,%r2054,%r2060,%r2057;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2062;
mov.b32 %r2066, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2062;
mov.b32 %r2068, {high,high};}


	
	{mul.f16x2 %r2070,%r1667,%r2068;
}

	
	{xor.b32 %r2073,%r2070,0x80008000;
}

	
	{fma.rn.f16x2 %r2075,%r1664,%r2066,%r2073;
}

	
	{mul.f16x2 %r2079,%r1664,%r2068;
}

	
	{fma.rn.f16x2 %r2082,%r1667,%r2066,%r2079;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r2086, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r2088, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2090, {low,high};}


	
	{mul.f16x2 %r2091,%r2088,%r2090;
}

	
	{mul.f16x2 %r2094,%r2062,%r2086;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2062;
mov.b32 %r2097, {high,low};}


	
	{fma.rn.f16x2 %r2099,%r2091,%r2097,%r2094;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2099;
mov.b32 %r2103, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2099;
mov.b32 %r2105, {high,high};}


	
	{mul.f16x2 %r2107,%r1679,%r2105;
}

	
	{xor.b32 %r2110,%r2107,0x80008000;
}

	
	{fma.rn.f16x2 %r2112,%r1676,%r2103,%r2110;
}

	
	{mul.f16x2 %r2116,%r1676,%r2105;
}

	
	{fma.rn.f16x2 %r2119,%r1679,%r2103,%r2116;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r2123, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r2125, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2127, {low,high};}


	
	{mul.f16x2 %r2128,%r2125,%r2127;
}

	
	{mul.f16x2 %r2131,%r2099,%r2123;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2099;
mov.b32 %r2134, {high,low};}


	
	{fma.rn.f16x2 %r2136,%r2128,%r2134,%r2131;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2136;
mov.b32 %r2140, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2136;
mov.b32 %r2142, {high,high};}


	
	{mul.f16x2 %r2144,%r1691,%r2142;
}

	
	{xor.b32 %r2147,%r2144,0x80008000;
}

	
	{fma.rn.f16x2 %r2149,%r1688,%r2140,%r2147;
}

	
	{mul.f16x2 %r2153,%r1688,%r2142;
}

	
	{fma.rn.f16x2 %r2156,%r1691,%r2140,%r2153;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r2160, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r2162, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2164, {low,high};}


	
	{mul.f16x2 %r2165,%r2162,%r2164;
}

	
	{mul.f16x2 %r2168,%r2136,%r2160;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2136;
mov.b32 %r2171, {high,low};}


	
	{fma.rn.f16x2 %r2173,%r2165,%r2171,%r2168;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2173;
mov.b32 %r2177, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2173;
mov.b32 %r2179, {high,high};}


	
	{mul.f16x2 %r2181,%r1703,%r2179;
}

	
	{xor.b32 %r2184,%r2181,0x80008000;
}

	
	{fma.rn.f16x2 %r2186,%r1700,%r2177,%r2184;
}

	
	{mul.f16x2 %r2190,%r1700,%r2179;
}

	
	{fma.rn.f16x2 %r2193,%r1703,%r2177,%r2190;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r2197, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r2199, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2201, {low,high};}


	
	{mul.f16x2 %r2202,%r2199,%r2201;
}

	
	{mul.f16x2 %r2205,%r2173,%r2197;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2173;
mov.b32 %r2208, {high,low};}


	
	{fma.rn.f16x2 %r2210,%r2202,%r2208,%r2205;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2210;
mov.b32 %r2214, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2210;
mov.b32 %r2216, {high,high};}


	
	{mul.f16x2 %r2218,%r1715,%r2216;
}

	
	{xor.b32 %r2221,%r2218,0x80008000;
}

	
	{fma.rn.f16x2 %r2223,%r1712,%r2214,%r2221;
}

	
	{mul.f16x2 %r2227,%r1712,%r2216;
}

	
	{fma.rn.f16x2 %r2230,%r1715,%r2214,%r2227;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r2234, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1730;
mov.b32 %r2236, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2238, {low,high};}


	
	{mul.f16x2 %r2239,%r2236,%r2238;
}

	
	{mul.f16x2 %r2242,%r2210,%r2234;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2210;
mov.b32 %r2245, {high,low};}


	
	{fma.rn.f16x2 %r2247,%r2239,%r2245,%r2242;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2247;
mov.b32 %r2251, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2247;
mov.b32 %r2253, {high,high};}


	
	{mul.f16x2 %r2255,%r1727,%r2253;
}

	
	{xor.b32 %r2258,%r2255,0x80008000;
}

	
	{fma.rn.f16x2 %r2260,%r1724,%r2251,%r2258;
}

	
	{mul.f16x2 %r2264,%r1724,%r2253;
}

	
	{fma.rn.f16x2 %r2267,%r1727,%r2251,%r2264;
}

	shl.b32 %r2305, %r26, 4;
and.b32 %r2306, %r2305, -1024;
add.s32 %r342, %r2306, %r2304;
barrier.sync 0;
and.b32 %r7144, %r26, 63;
shl.b32 %r2307, %r7144, 4;
add.s32 %r2308, %r2307, %r342;
shl.b32 %r2309, %r2308, 2;
mov.u32 %r2310, smem_full;
add.s32 %r343, %r2310, %r2309;
st.shared.u32 [%r343], %r1634;
st.shared.u32 [%r343+4], %r1742;
st.shared.u32 [%r343+8], %r1779;
st.shared.u32 [%r343+12], %r1816;
st.shared.u32 [%r343+16], %r1853;
st.shared.u32 [%r343+20], %r1890;
st.shared.u32 [%r343+24], %r1927;
st.shared.u32 [%r343+28], %r1964;
st.shared.u32 [%r343+32], %r2001;
st.shared.u32 [%r343+36], %r2038;
st.shared.u32 [%r343+40], %r2075;
st.shared.u32 [%r343+44], %r2112;
st.shared.u32 [%r343+48], %r2149;
st.shared.u32 [%r343+52], %r2186;
st.shared.u32 [%r343+56], %r2223;
st.shared.u32 [%r343+60], %r2260;
barrier.sync 0;
and.b32 %r7145, %r26, 63;
add.s32 %r2311, %r7145, %r342;
shl.b32 %r2312, %r2311, 2;
add.s32 %r344, %r2310, %r2312;
ld.shared.u32 %r345, [%r344];
ld.shared.u32 %r346, [%r344+256];
ld.shared.u32 %r347, [%r344+512];
ld.shared.u32 %r348, [%r344+768];
ld.shared.u32 %r349, [%r344+1024];
ld.shared.u32 %r350, [%r344+1280];
ld.shared.u32 %r351, [%r344+1536];
ld.shared.u32 %r352, [%r344+1792];
ld.shared.u32 %r353, [%r344+2048];
ld.shared.u32 %r354, [%r344+2304];
ld.shared.u32 %r355, [%r344+2560];
ld.shared.u32 %r356, [%r344+2816];
ld.shared.u32 %r357, [%r344+3072];
ld.shared.u32 %r358, [%r344+3328];
ld.shared.u32 %r359, [%r344+3584];
ld.shared.u32 %r360, [%r344+3840];
barrier.sync 0;
st.shared.u32 [%r343], %r1637;
st.shared.u32 [%r343+4], %r1749;
st.shared.u32 [%r343+8], %r1786;
st.shared.u32 [%r343+12], %r1823;
st.shared.u32 [%r343+16], %r1860;
st.shared.u32 [%r343+20], %r1897;
st.shared.u32 [%r343+24], %r1934;
st.shared.u32 [%r343+28], %r1971;
st.shared.u32 [%r343+32], %r2008;
st.shared.u32 [%r343+36], %r2045;
st.shared.u32 [%r343+40], %r2082;
st.shared.u32 [%r343+44], %r2119;
st.shared.u32 [%r343+48], %r2156;
st.shared.u32 [%r343+52], %r2193;
st.shared.u32 [%r343+56], %r2230;
st.shared.u32 [%r343+60], %r2267;
barrier.sync 0;
mov.f32 %f731, 0f3F800000;
mov.f32 %f730, 0fBF800000;
mov.f32 %f729, 0fBF6C835E;
mov.f32 %f728, 0f3EC3EF15;
mov.f32 %f727, 0fBEC3EF15;
mov.f32 %f726, 0f3F6C835E;
mov.f32 %f725, 0fBF3504F3;
mov.f32 %f724, 0f3F3504F3;
ld.shared.u32 %r2318, [%r344];
ld.shared.u32 %r2514, [%r344+256];
ld.shared.u32 %r2368, [%r344+512];
ld.shared.u32 %r2564, [%r344+768];
ld.shared.u32 %r2330, [%r344+1024];
ld.shared.u32 %r2526, [%r344+1280];
ld.shared.u32 %r2380, [%r344+1536];
ld.shared.u32 %r2576, [%r344+1792];
ld.shared.u32 %r2319, [%r344+2048];
ld.shared.u32 %r2515, [%r344+2304];
ld.shared.u32 %r2369, [%r344+2560];
ld.shared.u32 %r2565, [%r344+2816];
ld.shared.u32 %r2331, [%r344+3072];
ld.shared.u32 %r2527, [%r344+3328];
ld.shared.u32 %r2381, [%r344+3584];
ld.shared.u32 %r2577, [%r344+3840];

	{add.f16x2 %r2314,%r345,%r353;
}

	
	{add.f16x2 %r2317,%r2318,%r2319;
}

	
	{sub.f16x2 %r2320,%r345,%r353;
}

	
	{sub.f16x2 %r2323,%r2318,%r2319;
}

	
	{add.f16x2 %r2326,%r349,%r357;
}

	
	{add.f16x2 %r2329,%r2330,%r2331;
}

	
	{sub.f16x2 %r2332,%r349,%r357;
}

	
	{sub.f16x2 %r2335,%r2330,%r2331;
}

	
	{xor.b32 %r2338,%r2332,0x80008000;
}

	
	{add.f16x2 %r2340,%r2314,%r2326;
}

	
	{add.f16x2 %r2343,%r2317,%r2329;
}

	
	{sub.f16x2 %r2346,%r2314,%r2326;
}

	
	{sub.f16x2 %r2349,%r2317,%r2329;
}

	
	{add.f16x2 %r2352,%r2320,%r2335;
}

	
	{add.f16x2 %r2355,%r2323,%r2338;
}

	
	{sub.f16x2 %r2358,%r2320,%r2335;
}

	
	{sub.f16x2 %r2361,%r2323,%r2338;
}

	
	{add.f16x2 %r2364,%r347,%r355;
}

	
	{add.f16x2 %r2367,%r2368,%r2369;
}

	
	{sub.f16x2 %r2370,%r347,%r355;
}

	
	{sub.f16x2 %r2373,%r2368,%r2369;
}

	
	{add.f16x2 %r2376,%r351,%r359;
}

	
	{add.f16x2 %r2379,%r2380,%r2381;
}

	
	{sub.f16x2 %r2382,%r351,%r359;
}

	
	{sub.f16x2 %r2385,%r2380,%r2381;
}

	
	{xor.b32 %r2388,%r2382,0x80008000;
}

	
	{add.f16x2 %r2390,%r2364,%r2376;
}

	
	{add.f16x2 %r2393,%r2367,%r2379;
}

	
	{sub.f16x2 %r2396,%r2364,%r2376;
}

	
	{sub.f16x2 %r2399,%r2367,%r2379;
}

	
	{add.f16x2 %r2402,%r2370,%r2385;
}

	
	{add.f16x2 %r2405,%r2373,%r2388;
}

	
	{sub.f16x2 %r2408,%r2370,%r2385;
}

	
	{sub.f16x2 %r2411,%r2373,%r2388;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f724;
cvt.rn.f16.f32 high, %f724;
mov.b32 %r2414, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f725;
cvt.rn.f16.f32 high, %f725;
mov.b32 %r2415, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f725;
cvt.rn.f16.f32 high, %f725;
mov.b32 %r2418, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f725;
cvt.rn.f16.f32 high, %f725;
mov.b32 %r2419, {low,high};}


	
	{mul.f16x2 %r2428,%r2402,%r2414;
}

	
	{mul.f16x2 %r2431,%r2405,%r2415;
}

	
	{sub.f16x2 %r2434,%r2428,%r2431;
}

	
	{mul.f16x2 %r2437,%r2402,%r2415;
}

	
	{fma.rn.f16x2 %r2440,%r2405,%r2414,%r2437;
}

	
	{xor.b32 %r2444,%r2396,0x80008000;
}

	
	{mul.f16x2 %r2446,%r2408,%r2418;
}

	
	{mul.f16x2 %r2449,%r2411,%r2419;
}

	
	{sub.f16x2 %r2452,%r2446,%r2449;
}

	
	{mul.f16x2 %r2455,%r2408,%r2419;
}

	
	{fma.rn.f16x2 %r2458,%r2411,%r2418,%r2455;
}

	
	{add.f16x2 %r2462,%r2340,%r2390;
}

	
	{add.f16x2 %r2465,%r2343,%r2393;
}

	
	{sub.f16x2 %r2468,%r2340,%r2390;
}

	
	{sub.f16x2 %r2471,%r2343,%r2393;
}

	
	{add.f16x2 %r2474,%r2352,%r2434;
}

	
	{add.f16x2 %r2477,%r2355,%r2440;
}

	
	{sub.f16x2 %r2480,%r2352,%r2434;
}

	
	{sub.f16x2 %r2483,%r2355,%r2440;
}

	
	{add.f16x2 %r2486,%r2346,%r2399;
}

	
	{add.f16x2 %r2489,%r2349,%r2444;
}

	
	{sub.f16x2 %r2492,%r2346,%r2399;
}

	
	{sub.f16x2 %r2495,%r2349,%r2444;
}

	
	{add.f16x2 %r2498,%r2358,%r2452;
}

	
	{add.f16x2 %r2501,%r2361,%r2458;
}

	
	{sub.f16x2 %r2504,%r2358,%r2452;
}

	
	{sub.f16x2 %r2507,%r2361,%r2458;
}

	
	{add.f16x2 %r2510,%r346,%r354;
}

	
	{add.f16x2 %r2513,%r2514,%r2515;
}

	
	{sub.f16x2 %r2516,%r346,%r354;
}

	
	{sub.f16x2 %r2519,%r2514,%r2515;
}

	
	{add.f16x2 %r2522,%r350,%r358;
}

	
	{add.f16x2 %r2525,%r2526,%r2527;
}

	
	{sub.f16x2 %r2528,%r350,%r358;
}

	
	{sub.f16x2 %r2531,%r2526,%r2527;
}

	
	{xor.b32 %r2534,%r2528,0x80008000;
}

	
	{add.f16x2 %r2536,%r2510,%r2522;
}

	
	{add.f16x2 %r2539,%r2513,%r2525;
}

	
	{sub.f16x2 %r2542,%r2510,%r2522;
}

	
	{sub.f16x2 %r2545,%r2513,%r2525;
}

	
	{add.f16x2 %r2548,%r2516,%r2531;
}

	
	{add.f16x2 %r2551,%r2519,%r2534;
}

	
	{sub.f16x2 %r2554,%r2516,%r2531;
}

	
	{sub.f16x2 %r2557,%r2519,%r2534;
}

	
	{add.f16x2 %r2560,%r348,%r356;
}

	
	{add.f16x2 %r2563,%r2564,%r2565;
}

	
	{sub.f16x2 %r2566,%r348,%r356;
}

	
	{sub.f16x2 %r2569,%r2564,%r2565;
}

	
	{add.f16x2 %r2572,%r352,%r360;
}

	
	{add.f16x2 %r2575,%r2576,%r2577;
}

	
	{sub.f16x2 %r2578,%r352,%r360;
}

	
	{sub.f16x2 %r2581,%r2576,%r2577;
}

	
	{xor.b32 %r2584,%r2578,0x80008000;
}

	
	{add.f16x2 %r2586,%r2560,%r2572;
}

	
	{add.f16x2 %r2589,%r2563,%r2575;
}

	
	{sub.f16x2 %r2592,%r2560,%r2572;
}

	
	{sub.f16x2 %r2595,%r2563,%r2575;
}

	
	{add.f16x2 %r2598,%r2566,%r2581;
}

	
	{add.f16x2 %r2601,%r2569,%r2584;
}

	
	{sub.f16x2 %r2604,%r2566,%r2581;
}

	
	{sub.f16x2 %r2607,%r2569,%r2584;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f724;
cvt.rn.f16.f32 high, %f724;
mov.b32 %r2610, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f725;
cvt.rn.f16.f32 high, %f725;
mov.b32 %r2611, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f725;
cvt.rn.f16.f32 high, %f725;
mov.b32 %r2614, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f725;
cvt.rn.f16.f32 high, %f725;
mov.b32 %r2615, {low,high};}


	
	{mul.f16x2 %r2624,%r2598,%r2610;
}

	
	{mul.f16x2 %r2627,%r2601,%r2611;
}

	
	{sub.f16x2 %r2630,%r2624,%r2627;
}

	
	{mul.f16x2 %r2633,%r2598,%r2611;
}

	
	{fma.rn.f16x2 %r2636,%r2601,%r2610,%r2633;
}

	
	{xor.b32 %r2640,%r2592,0x80008000;
}

	
	{mul.f16x2 %r2642,%r2604,%r2614;
}

	
	{mul.f16x2 %r2645,%r2607,%r2615;
}

	
	{sub.f16x2 %r2648,%r2642,%r2645;
}

	
	{mul.f16x2 %r2651,%r2604,%r2615;
}

	
	{fma.rn.f16x2 %r2654,%r2607,%r2614,%r2651;
}

	
	{add.f16x2 %r2658,%r2536,%r2586;
}

	
	{add.f16x2 %r2661,%r2539,%r2589;
}

	
	{sub.f16x2 %r2664,%r2536,%r2586;
}

	
	{sub.f16x2 %r2667,%r2539,%r2589;
}

	
	{add.f16x2 %r2670,%r2548,%r2630;
}

	
	{add.f16x2 %r2673,%r2551,%r2636;
}

	
	{sub.f16x2 %r2676,%r2548,%r2630;
}

	
	{sub.f16x2 %r2679,%r2551,%r2636;
}

	
	{add.f16x2 %r2682,%r2542,%r2595;
}

	
	{add.f16x2 %r2685,%r2545,%r2640;
}

	
	{sub.f16x2 %r2688,%r2542,%r2595;
}

	
	{sub.f16x2 %r2691,%r2545,%r2640;
}

	
	{add.f16x2 %r2694,%r2554,%r2648;
}

	
	{add.f16x2 %r2697,%r2557,%r2654;
}

	
	{sub.f16x2 %r2700,%r2554,%r2648;
}

	
	{sub.f16x2 %r2703,%r2557,%r2654;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f726;
cvt.rn.f16.f32 high, %f726;
mov.b32 %r2706, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f727;
cvt.rn.f16.f32 high, %f727;
mov.b32 %r2707, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f724;
cvt.rn.f16.f32 high, %f724;
mov.b32 %r2708, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f725;
cvt.rn.f16.f32 high, %f725;
mov.b32 %r2709, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f728;
cvt.rn.f16.f32 high, %f728;
mov.b32 %r2710, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f729;
cvt.rn.f16.f32 high, %f729;
mov.b32 %r2711, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f727;
cvt.rn.f16.f32 high, %f727;
mov.b32 %r2714, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f729;
cvt.rn.f16.f32 high, %f729;
mov.b32 %r2715, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f725;
cvt.rn.f16.f32 high, %f725;
mov.b32 %r2716, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f725;
cvt.rn.f16.f32 high, %f725;
mov.b32 %r2717, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f729;
cvt.rn.f16.f32 high, %f729;
mov.b32 %r2718, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f727;
cvt.rn.f16.f32 high, %f727;
mov.b32 %r2719, {low,high};}


	
	{mul.f16x2 %r2736,%r2670,%r2706;
}

	
	{mul.f16x2 %r2739,%r2673,%r2707;
}

	
	{sub.f16x2 %r2742,%r2736,%r2739;
}

	
	{mul.f16x2 %r2745,%r2670,%r2707;
}

	
	{fma.rn.f16x2 %r2748,%r2673,%r2706,%r2745;
}

	
	{mul.f16x2 %r2752,%r2682,%r2708;
}

	
	{mul.f16x2 %r2755,%r2685,%r2709;
}

	
	{sub.f16x2 %r2758,%r2752,%r2755;
}

	
	{mul.f16x2 %r2761,%r2682,%r2709;
}

	
	{fma.rn.f16x2 %r2764,%r2685,%r2708,%r2761;
}

	
	{mul.f16x2 %r2768,%r2694,%r2710;
}

	
	{mul.f16x2 %r2771,%r2697,%r2711;
}

	
	{sub.f16x2 %r2774,%r2768,%r2771;
}

	
	{mul.f16x2 %r2777,%r2694,%r2711;
}

	
	{fma.rn.f16x2 %r2780,%r2697,%r2710,%r2777;
}

	
	{xor.b32 %r2784,%r2664,0x80008000;
}

	
	{mul.f16x2 %r2786,%r2676,%r2714;
}

	
	{mul.f16x2 %r2789,%r2679,%r2715;
}

	
	{sub.f16x2 %r2792,%r2786,%r2789;
}

	
	{mul.f16x2 %r2795,%r2676,%r2715;
}

	
	{fma.rn.f16x2 %r2798,%r2679,%r2714,%r2795;
}

	
	{mul.f16x2 %r2802,%r2688,%r2716;
}

	
	{mul.f16x2 %r2805,%r2691,%r2717;
}

	
	{sub.f16x2 %r2808,%r2802,%r2805;
}

	
	{mul.f16x2 %r2811,%r2688,%r2717;
}

	
	{fma.rn.f16x2 %r2814,%r2691,%r2716,%r2811;
}

	
	{mul.f16x2 %r2818,%r2700,%r2718;
}

	
	{mul.f16x2 %r2821,%r2703,%r2719;
}

	
	{sub.f16x2 %r2824,%r2818,%r2821;
}

	
	{mul.f16x2 %r2827,%r2700,%r2719;
}

	
	{fma.rn.f16x2 %r2830,%r2703,%r2718,%r2827;
}

	
	{add.f16x2 %r2834,%r2462,%r2658;
}

	
	{add.f16x2 %r2837,%r2465,%r2661;
}

	
	{sub.f16x2 %r2840,%r2462,%r2658;
}

	
	{sub.f16x2 %r2843,%r2465,%r2661;
}

	
	{add.f16x2 %r2846,%r2474,%r2742;
}

	
	{add.f16x2 %r2849,%r2477,%r2748;
}

	
	{sub.f16x2 %r2852,%r2474,%r2742;
}

	
	{sub.f16x2 %r2855,%r2477,%r2748;
}

	
	{add.f16x2 %r2858,%r2486,%r2758;
}

	
	{add.f16x2 %r2861,%r2489,%r2764;
}

	
	{sub.f16x2 %r2864,%r2486,%r2758;
}

	
	{sub.f16x2 %r2867,%r2489,%r2764;
}

	
	{add.f16x2 %r2870,%r2498,%r2774;
}

	
	{add.f16x2 %r2873,%r2501,%r2780;
}

	
	{sub.f16x2 %r2876,%r2498,%r2774;
}

	
	{sub.f16x2 %r2879,%r2501,%r2780;
}

	
	{add.f16x2 %r2882,%r2468,%r2667;
}

	
	{add.f16x2 %r2885,%r2471,%r2784;
}

	
	{sub.f16x2 %r2888,%r2468,%r2667;
}

	
	{sub.f16x2 %r2891,%r2471,%r2784;
}

	
	{add.f16x2 %r2894,%r2480,%r2792;
}

	
	{add.f16x2 %r2897,%r2483,%r2798;
}

	
	{sub.f16x2 %r2900,%r2480,%r2792;
}

	
	{sub.f16x2 %r2903,%r2483,%r2798;
}

	
	{add.f16x2 %r2906,%r2492,%r2808;
}

	
	{add.f16x2 %r2909,%r2495,%r2814;
}

	
	{sub.f16x2 %r2912,%r2492,%r2808;
}

	
	{sub.f16x2 %r2915,%r2495,%r2814;
}

	
	{add.f16x2 %r2918,%r2504,%r2824;
}

	
	{add.f16x2 %r2921,%r2507,%r2830;
}

	
	{sub.f16x2 %r2924,%r2504,%r2824;
}

	
	{sub.f16x2 %r2927,%r2507,%r2830;
}

	bfe.u32 %r3488, %r26, 4, 2;
cvt.rn.f32.u32	%f372, %r3488;
mul.f32 %f373, %f372, 0f3DC90FDB;
cos.approx.f32 %f338, %f373;
sin.approx.f32 %f374, %f373;
neg.f32 %f339, %f374;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f338;
cvt.rn.f16.f32 high, %f339;
mov.b32 %r2930, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r2933, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r2935, {high,high};}


	
	{mul.f16x2 %r2937,%r2849,%r2935;
}

	
	{xor.b32 %r2940,%r2937,0x80008000;
}

	
	{fma.rn.f16x2 %r2942,%r2846,%r2933,%r2940;
}

	
	{mul.f16x2 %r2946,%r2846,%r2935;
}

	
	{fma.rn.f16x2 %r2949,%r2849,%r2933,%r2946;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r2953, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r2955, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f730;
cvt.rn.f16.f32 high, %f731;
mov.b32 %r2957, {low,high};}


	
	{mul.f16x2 %r2958,%r2955,%r2957;
}

	
	{mul.f16x2 %r2961,%r2930,%r2953;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r2964, {high,low};}


	
	{fma.rn.f16x2 %r2966,%r2958,%r2964,%r2961;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2966;
mov.b32 %r2970, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2966;
mov.b32 %r2972, {high,high};}


	
	{mul.f16x2 %r2974,%r2861,%r2972;
}

	
	{xor.b32 %r2977,%r2974,0x80008000;
}

	
	{fma.rn.f16x2 %r2979,%r2858,%r2970,%r2977;
}

	
	{mul.f16x2 %r2983,%r2858,%r2972;
}

	
	{fma.rn.f16x2 %r2986,%r2861,%r2970,%r2983;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r2990, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r2992, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f730;
cvt.rn.f16.f32 high, %f731;
mov.b32 %r2994, {low,high};}


	
	{mul.f16x2 %r2995,%r2992,%r2994;
}

	
	{mul.f16x2 %r2998,%r2966,%r2990;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2966;
mov.b32 %r3001, {high,low};}


	
	{fma.rn.f16x2 %r3003,%r2995,%r3001,%r2998;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3003;
mov.b32 %r3007, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3003;
mov.b32 %r3009, {high,high};}


	
	{mul.f16x2 %r3011,%r2873,%r3009;
}

	
	{xor.b32 %r3014,%r3011,0x80008000;
}

	
	{fma.rn.f16x2 %r3016,%r2870,%r3007,%r3014;
}

	
	{mul.f16x2 %r3020,%r2870,%r3009;
}

	
	{fma.rn.f16x2 %r3023,%r2873,%r3007,%r3020;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3027, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3029, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f730;
cvt.rn.f16.f32 high, %f731;
mov.b32 %r3031, {low,high};}


	
	{mul.f16x2 %r3032,%r3029,%r3031;
}

	
	{mul.f16x2 %r3035,%r3003,%r3027;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3003;
mov.b32 %r3038, {high,low};}


	
	{fma.rn.f16x2 %r3040,%r3032,%r3038,%r3035;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3040;
mov.b32 %r3044, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3040;
mov.b32 %r3046, {high,high};}


	
	{mul.f16x2 %r3048,%r2885,%r3046;
}

	
	{xor.b32 %r3051,%r3048,0x80008000;
}

	
	{fma.rn.f16x2 %r3053,%r2882,%r3044,%r3051;
}

	
	{mul.f16x2 %r3057,%r2882,%r3046;
}

	
	{fma.rn.f16x2 %r3060,%r2885,%r3044,%r3057;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3064, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3066, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f730;
cvt.rn.f16.f32 high, %f731;
mov.b32 %r3068, {low,high};}


	
	{mul.f16x2 %r3069,%r3066,%r3068;
}

	
	{mul.f16x2 %r3072,%r3040,%r3064;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3040;
mov.b32 %r3075, {high,low};}


	
	{fma.rn.f16x2 %r3077,%r3069,%r3075,%r3072;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3077;
mov.b32 %r3081, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3077;
mov.b32 %r3083, {high,high};}


	
	{mul.f16x2 %r3085,%r2897,%r3083;
}

	
	{xor.b32 %r3088,%r3085,0x80008000;
}

	
	{fma.rn.f16x2 %r3090,%r2894,%r3081,%r3088;
}

	
	{mul.f16x2 %r3094,%r2894,%r3083;
}

	
	{fma.rn.f16x2 %r3097,%r2897,%r3081,%r3094;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3101, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3103, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f730;
cvt.rn.f16.f32 high, %f731;
mov.b32 %r3105, {low,high};}


	
	{mul.f16x2 %r3106,%r3103,%r3105;
}

	
	{mul.f16x2 %r3109,%r3077,%r3101;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3077;
mov.b32 %r3112, {high,low};}


	
	{fma.rn.f16x2 %r3114,%r3106,%r3112,%r3109;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3114;
mov.b32 %r3118, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3114;
mov.b32 %r3120, {high,high};}


	
	{mul.f16x2 %r3122,%r2909,%r3120;
}

	
	{xor.b32 %r3125,%r3122,0x80008000;
}

	
	{fma.rn.f16x2 %r3127,%r2906,%r3118,%r3125;
}

	
	{mul.f16x2 %r3131,%r2906,%r3120;
}

	
	{fma.rn.f16x2 %r3134,%r2909,%r3118,%r3131;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3138, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3140, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f730;
cvt.rn.f16.f32 high, %f731;
mov.b32 %r3142, {low,high};}


	
	{mul.f16x2 %r3143,%r3140,%r3142;
}

	
	{mul.f16x2 %r3146,%r3114,%r3138;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3114;
mov.b32 %r3149, {high,low};}


	
	{fma.rn.f16x2 %r3151,%r3143,%r3149,%r3146;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3151;
mov.b32 %r3155, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3151;
mov.b32 %r3157, {high,high};}


	
	{mul.f16x2 %r3159,%r2921,%r3157;
}

	
	{xor.b32 %r3162,%r3159,0x80008000;
}

	
	{fma.rn.f16x2 %r3164,%r2918,%r3155,%r3162;
}

	
	{mul.f16x2 %r3168,%r2918,%r3157;
}

	
	{fma.rn.f16x2 %r3171,%r2921,%r3155,%r3168;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3175, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3177, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f730;
cvt.rn.f16.f32 high, %f731;
mov.b32 %r3179, {low,high};}


	
	{mul.f16x2 %r3180,%r3177,%r3179;
}

	
	{mul.f16x2 %r3183,%r3151,%r3175;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3151;
mov.b32 %r3186, {high,low};}


	
	{fma.rn.f16x2 %r3188,%r3180,%r3186,%r3183;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3188;
mov.b32 %r3192, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3188;
mov.b32 %r3194, {high,high};}


	
	{mul.f16x2 %r3196,%r2843,%r3194;
}

	
	{xor.b32 %r3199,%r3196,0x80008000;
}

	
	{fma.rn.f16x2 %r3201,%r2840,%r3192,%r3199;
}

	
	{mul.f16x2 %r3205,%r2840,%r3194;
}

	
	{fma.rn.f16x2 %r3208,%r2843,%r3192,%r3205;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3212, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3214, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f730;
cvt.rn.f16.f32 high, %f731;
mov.b32 %r3216, {low,high};}


	
	{mul.f16x2 %r3217,%r3214,%r3216;
}

	
	{mul.f16x2 %r3220,%r3188,%r3212;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3188;
mov.b32 %r3223, {high,low};}


	
	{fma.rn.f16x2 %r3225,%r3217,%r3223,%r3220;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3225;
mov.b32 %r3229, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3225;
mov.b32 %r3231, {high,high};}


	
	{mul.f16x2 %r3233,%r2855,%r3231;
}

	
	{xor.b32 %r3236,%r3233,0x80008000;
}

	
	{fma.rn.f16x2 %r3238,%r2852,%r3229,%r3236;
}

	
	{mul.f16x2 %r3242,%r2852,%r3231;
}

	
	{fma.rn.f16x2 %r3245,%r2855,%r3229,%r3242;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3249, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3251, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f730;
cvt.rn.f16.f32 high, %f731;
mov.b32 %r3253, {low,high};}


	
	{mul.f16x2 %r3254,%r3251,%r3253;
}

	
	{mul.f16x2 %r3257,%r3225,%r3249;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3225;
mov.b32 %r3260, {high,low};}


	
	{fma.rn.f16x2 %r3262,%r3254,%r3260,%r3257;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3262;
mov.b32 %r3266, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3262;
mov.b32 %r3268, {high,high};}


	
	{mul.f16x2 %r3270,%r2867,%r3268;
}

	
	{xor.b32 %r3273,%r3270,0x80008000;
}

	
	{fma.rn.f16x2 %r3275,%r2864,%r3266,%r3273;
}

	
	{mul.f16x2 %r3279,%r2864,%r3268;
}

	
	{fma.rn.f16x2 %r3282,%r2867,%r3266,%r3279;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3286, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3288, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f730;
cvt.rn.f16.f32 high, %f731;
mov.b32 %r3290, {low,high};}


	
	{mul.f16x2 %r3291,%r3288,%r3290;
}

	
	{mul.f16x2 %r3294,%r3262,%r3286;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3262;
mov.b32 %r3297, {high,low};}


	
	{fma.rn.f16x2 %r3299,%r3291,%r3297,%r3294;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3299;
mov.b32 %r3303, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3299;
mov.b32 %r3305, {high,high};}


	
	{mul.f16x2 %r3307,%r2879,%r3305;
}

	
	{xor.b32 %r3310,%r3307,0x80008000;
}

	
	{fma.rn.f16x2 %r3312,%r2876,%r3303,%r3310;
}

	
	{mul.f16x2 %r3316,%r2876,%r3305;
}

	
	{fma.rn.f16x2 %r3319,%r2879,%r3303,%r3316;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3323, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3325, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f730;
cvt.rn.f16.f32 high, %f731;
mov.b32 %r3327, {low,high};}


	
	{mul.f16x2 %r3328,%r3325,%r3327;
}

	
	{mul.f16x2 %r3331,%r3299,%r3323;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3299;
mov.b32 %r3334, {high,low};}


	
	{fma.rn.f16x2 %r3336,%r3328,%r3334,%r3331;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3336;
mov.b32 %r3340, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3336;
mov.b32 %r3342, {high,high};}


	
	{mul.f16x2 %r3344,%r2891,%r3342;
}

	
	{xor.b32 %r3347,%r3344,0x80008000;
}

	
	{fma.rn.f16x2 %r3349,%r2888,%r3340,%r3347;
}

	
	{mul.f16x2 %r3353,%r2888,%r3342;
}

	
	{fma.rn.f16x2 %r3356,%r2891,%r3340,%r3353;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3360, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3362, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f730;
cvt.rn.f16.f32 high, %f731;
mov.b32 %r3364, {low,high};}


	
	{mul.f16x2 %r3365,%r3362,%r3364;
}

	
	{mul.f16x2 %r3368,%r3336,%r3360;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3336;
mov.b32 %r3371, {high,low};}


	
	{fma.rn.f16x2 %r3373,%r3365,%r3371,%r3368;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3373;
mov.b32 %r3377, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3373;
mov.b32 %r3379, {high,high};}


	
	{mul.f16x2 %r3381,%r2903,%r3379;
}

	
	{xor.b32 %r3384,%r3381,0x80008000;
}

	
	{fma.rn.f16x2 %r3386,%r2900,%r3377,%r3384;
}

	
	{mul.f16x2 %r3390,%r2900,%r3379;
}

	
	{fma.rn.f16x2 %r3393,%r2903,%r3377,%r3390;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3397, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3399, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f730;
cvt.rn.f16.f32 high, %f731;
mov.b32 %r3401, {low,high};}


	
	{mul.f16x2 %r3402,%r3399,%r3401;
}

	
	{mul.f16x2 %r3405,%r3373,%r3397;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3373;
mov.b32 %r3408, {high,low};}


	
	{fma.rn.f16x2 %r3410,%r3402,%r3408,%r3405;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3410;
mov.b32 %r3414, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3410;
mov.b32 %r3416, {high,high};}


	
	{mul.f16x2 %r3418,%r2915,%r3416;
}

	
	{xor.b32 %r3421,%r3418,0x80008000;
}

	
	{fma.rn.f16x2 %r3423,%r2912,%r3414,%r3421;
}

	
	{mul.f16x2 %r3427,%r2912,%r3416;
}

	
	{fma.rn.f16x2 %r3430,%r2915,%r3414,%r3427;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3434, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2930;
mov.b32 %r3436, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f730;
cvt.rn.f16.f32 high, %f731;
mov.b32 %r3438, {low,high};}


	
	{mul.f16x2 %r3439,%r3436,%r3438;
}

	
	{mul.f16x2 %r3442,%r3410,%r3434;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3410;
mov.b32 %r3445, {high,low};}


	
	{fma.rn.f16x2 %r3447,%r3439,%r3445,%r3442;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3447;
mov.b32 %r3451, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3447;
mov.b32 %r3453, {high,high};}


	
	{mul.f16x2 %r3455,%r2927,%r3453;
}

	
	{xor.b32 %r3458,%r3455,0x80008000;
}

	
	{fma.rn.f16x2 %r3460,%r2924,%r3451,%r3458;
}

	
	{mul.f16x2 %r3464,%r2924,%r3453;
}

	
	{fma.rn.f16x2 %r3467,%r2927,%r3451,%r3464;
}

	and.b32 %r3489, %r26, 15;
add.s32 %r394, %r342, %r3489;
barrier.sync 0;
and.b32 %r7067, %r26, 48;
mov.u32 %r7066, smem_full;
shl.b32 %r3490, %r7067, 4;
add.s32 %r3491, %r3490, %r394;
shl.b32 %r3492, %r3491, 2;
add.s32 %r395, %r7066, %r3492;
st.shared.u32 [%r395], %r2834;
st.shared.u32 [%r395+64], %r2942;
st.shared.u32 [%r395+128], %r2979;
st.shared.u32 [%r395+192], %r3016;
st.shared.u32 [%r395+256], %r3053;
st.shared.u32 [%r395+320], %r3090;
st.shared.u32 [%r395+384], %r3127;
st.shared.u32 [%r395+448], %r3164;
st.shared.u32 [%r395+512], %r3201;
st.shared.u32 [%r395+576], %r3238;
st.shared.u32 [%r395+640], %r3275;
st.shared.u32 [%r395+704], %r3312;
st.shared.u32 [%r395+768], %r3349;
st.shared.u32 [%r395+832], %r3386;
st.shared.u32 [%r395+896], %r3423;
st.shared.u32 [%r395+960], %r3460;
barrier.sync 0;
and.b32 %r7069, %r26, 48;
mov.u32 %r7068, smem_full;
add.s32 %r3494, %r7069, %r394;
shl.b32 %r3495, %r3494, 2;
add.s32 %r396, %r7068, %r3495;
ld.shared.u32 %r397, [%r396];
ld.shared.u32 %r398, [%r396+256];
ld.shared.u32 %r399, [%r396+512];
ld.shared.u32 %r400, [%r396+768];
ld.shared.u32 %r401, [%r396+1024];
ld.shared.u32 %r402, [%r396+1280];
ld.shared.u32 %r403, [%r396+1536];
ld.shared.u32 %r404, [%r396+1792];
ld.shared.u32 %r405, [%r396+2048];
ld.shared.u32 %r406, [%r396+2304];
ld.shared.u32 %r407, [%r396+2560];
ld.shared.u32 %r408, [%r396+2816];
ld.shared.u32 %r409, [%r396+3072];
ld.shared.u32 %r410, [%r396+3328];
ld.shared.u32 %r411, [%r396+3584];
ld.shared.u32 %r412, [%r396+3840];
barrier.sync 0;
st.shared.u32 [%r395], %r2837;
st.shared.u32 [%r395+64], %r2949;
st.shared.u32 [%r395+128], %r2986;
st.shared.u32 [%r395+192], %r3023;
st.shared.u32 [%r395+256], %r3060;
st.shared.u32 [%r395+320], %r3097;
st.shared.u32 [%r395+384], %r3134;
st.shared.u32 [%r395+448], %r3171;
st.shared.u32 [%r395+512], %r3208;
st.shared.u32 [%r395+576], %r3245;
st.shared.u32 [%r395+640], %r3282;
st.shared.u32 [%r395+704], %r3319;
st.shared.u32 [%r395+768], %r3356;
st.shared.u32 [%r395+832], %r3393;
st.shared.u32 [%r395+896], %r3430;
st.shared.u32 [%r395+960], %r3467;
barrier.sync 0;
add.s32 %r7153, %r26, 960;
cvt.u64.u32	%rd313, %r7153;
add.s32 %r7152, %r26, 576;
cvt.u64.u32	%rd312, %r7152;
add.s32 %r7151, %r26, 896;
cvt.u64.u32	%rd311, %r7151;
add.s32 %r7150, %r26, 832;
cvt.u64.u32	%rd310, %r7150;
add.s32 %r7149, %r26, 768;
cvt.u64.u32	%rd309, %r7149;
add.s32 %r7148, %r26, 704;
cvt.u64.u32	%rd308, %r7148;
add.s32 %r7147, %r26, 640;
cvt.u64.u32	%rd307, %r7147;
neg.f32 %f732, %f221;
add.s32 %r7146, %r26, 512;
cvt.u64.u32	%rd306, %r7146;
add.s32 %r7076, %r26, 448;
cvt.u64.u32	%rd304, %r7076;
add.s32 %r7075, %r26, 384;
cvt.u64.u32	%rd303, %r7075;
add.s32 %r7074, %r26, 320;
cvt.u64.u32	%rd302, %r7074;
add.s32 %r7073, %r26, 256;
cvt.u64.u32	%rd301, %r7073;
add.s32 %r7072, %r26, 192;
cvt.u64.u32	%rd300, %r7072;
add.s32 %r7071, %r26, 128;
cvt.u64.u32	%rd299, %r7071;
add.s32 %r7070, %r26, 64;
cvt.u64.u32	%rd298, %r7070;
ld.param.u64 %rd297, [_Z21regular_bluestein_fftILj1024ELj16ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+120];
cvt.u64.u32	%rd296, %r26;
mov.f32 %f715, 0f3F800000;
mov.f32 %f714, 0fBF800000;
mov.f32 %f713, 0fBF6C835E;
mov.f32 %f712, 0f3EC3EF15;
mov.f32 %f711, 0fBEC3EF15;
mov.f32 %f710, 0f3F6C835E;
mov.f32 %f709, 0fBF3504F3;
mov.f32 %f708, 0f3F3504F3;
ld.shared.u32 %r3501, [%r396];
ld.shared.u32 %r3551, [%r396+256];
ld.shared.u32 %r3601, [%r396+512];
ld.shared.u32 %r3651, [%r396+768];
ld.shared.u32 %r3513, [%r396+1024];
ld.shared.u32 %r3563, [%r396+1280];
ld.shared.u32 %r3613, [%r396+1536];
ld.shared.u32 %r3663, [%r396+1792];
ld.shared.u32 %r3502, [%r396+2048];
ld.shared.u32 %r3552, [%r396+2304];
ld.shared.u32 %r3602, [%r396+2560];
ld.shared.u32 %r3652, [%r396+2816];
ld.shared.u32 %r3514, [%r396+3072];
ld.shared.u32 %r3564, [%r396+3328];
ld.shared.u32 %r3614, [%r396+3584];
ld.shared.u32 %r3664, [%r396+3840];

	{add.f16x2 %r3497,%r397,%r405;
}

	
	{add.f16x2 %r3500,%r3501,%r3502;
}

	
	{sub.f16x2 %r3503,%r397,%r405;
}

	
	{sub.f16x2 %r3506,%r3501,%r3502;
}

	
	{add.f16x2 %r3509,%r401,%r409;
}

	
	{add.f16x2 %r3512,%r3513,%r3514;
}

	
	{sub.f16x2 %r3515,%r401,%r409;
}

	
	{sub.f16x2 %r3518,%r3513,%r3514;
}

	
	{xor.b32 %r3521,%r3515,0x80008000;
}

	
	{add.f16x2 %r3523,%r3497,%r3509;
}

	
	{add.f16x2 %r3526,%r3500,%r3512;
}

	
	{sub.f16x2 %r3529,%r3497,%r3509;
}

	
	{sub.f16x2 %r3532,%r3500,%r3512;
}

	
	{add.f16x2 %r3535,%r3503,%r3518;
}

	
	{add.f16x2 %r3538,%r3506,%r3521;
}

	
	{sub.f16x2 %r3541,%r3503,%r3518;
}

	
	{sub.f16x2 %r3544,%r3506,%r3521;
}

	
	{add.f16x2 %r3547,%r398,%r406;
}

	
	{add.f16x2 %r3550,%r3551,%r3552;
}

	
	{sub.f16x2 %r3553,%r398,%r406;
}

	
	{sub.f16x2 %r3556,%r3551,%r3552;
}

	
	{add.f16x2 %r3559,%r402,%r410;
}

	
	{add.f16x2 %r3562,%r3563,%r3564;
}

	
	{sub.f16x2 %r3565,%r402,%r410;
}

	
	{sub.f16x2 %r3568,%r3563,%r3564;
}

	
	{xor.b32 %r3571,%r3565,0x80008000;
}

	
	{add.f16x2 %r3573,%r3547,%r3559;
}

	
	{add.f16x2 %r3576,%r3550,%r3562;
}

	
	{sub.f16x2 %r3579,%r3547,%r3559;
}

	
	{sub.f16x2 %r3582,%r3550,%r3562;
}

	
	{add.f16x2 %r3585,%r3553,%r3568;
}

	
	{add.f16x2 %r3588,%r3556,%r3571;
}

	
	{sub.f16x2 %r3591,%r3553,%r3568;
}

	
	{sub.f16x2 %r3594,%r3556,%r3571;
}

	
	{add.f16x2 %r3597,%r399,%r407;
}

	
	{add.f16x2 %r3600,%r3601,%r3602;
}

	
	{sub.f16x2 %r3603,%r399,%r407;
}

	
	{sub.f16x2 %r3606,%r3601,%r3602;
}

	
	{add.f16x2 %r3609,%r403,%r411;
}

	
	{add.f16x2 %r3612,%r3613,%r3614;
}

	
	{sub.f16x2 %r3615,%r403,%r411;
}

	
	{sub.f16x2 %r3618,%r3613,%r3614;
}

	
	{xor.b32 %r3621,%r3615,0x80008000;
}

	
	{add.f16x2 %r3623,%r3597,%r3609;
}

	
	{add.f16x2 %r3626,%r3600,%r3612;
}

	
	{sub.f16x2 %r3629,%r3597,%r3609;
}

	
	{sub.f16x2 %r3632,%r3600,%r3612;
}

	
	{add.f16x2 %r3635,%r3603,%r3618;
}

	
	{add.f16x2 %r3638,%r3606,%r3621;
}

	
	{sub.f16x2 %r3641,%r3603,%r3618;
}

	
	{sub.f16x2 %r3644,%r3606,%r3621;
}

	
	{add.f16x2 %r3647,%r400,%r408;
}

	
	{add.f16x2 %r3650,%r3651,%r3652;
}

	
	{sub.f16x2 %r3653,%r400,%r408;
}

	
	{sub.f16x2 %r3656,%r3651,%r3652;
}

	
	{add.f16x2 %r3659,%r404,%r412;
}

	
	{add.f16x2 %r3662,%r3663,%r3664;
}

	
	{sub.f16x2 %r3665,%r404,%r412;
}

	
	{sub.f16x2 %r3668,%r3663,%r3664;
}

	
	{xor.b32 %r3671,%r3665,0x80008000;
}

	
	{add.f16x2 %r3673,%r3647,%r3659;
}

	
	{add.f16x2 %r3676,%r3650,%r3662;
}

	
	{sub.f16x2 %r3679,%r3647,%r3659;
}

	
	{sub.f16x2 %r3682,%r3650,%r3662;
}

	
	{add.f16x2 %r3685,%r3653,%r3668;
}

	
	{add.f16x2 %r3688,%r3656,%r3671;
}

	
	{sub.f16x2 %r3691,%r3653,%r3668;
}

	
	{sub.f16x2 %r3694,%r3656,%r3671;
}

	shl.b64 %rd179, %rd296, 2;
add.s64 %rd163, %rd297, %rd179;

	ld.global.nc.b32 %r3697, [%rd163];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3697;
mov.b32 %r3698, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3697;
mov.b32 %r3700, {high,high};}


	
	{mul.f16x2 %r3702,%r3523,%r3698;
}

	
	{mul.f16x2 %r3705,%r3526,%r3700;
}

	
	{sub.f16x2 %r3708,%r3702,%r3705;
}

	
	{mul.f16x2 %r3711,%r3523,%r3700;
}

	
	{fma.rn.f16x2 %r3714,%r3526,%r3698,%r3711;
}

	
	{xor.b32 %r3718,%r3714,0x80008000;
}

	shl.b64 %rd180, %rd298, 2;
add.s64 %rd164, %rd297, %rd180;

	ld.global.nc.b32 %r3720, [%rd164];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3720;
mov.b32 %r3721, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3720;
mov.b32 %r3723, {high,high};}


	
	{mul.f16x2 %r3725,%r3573,%r3721;
}

	
	{mul.f16x2 %r3728,%r3576,%r3723;
}

	
	{sub.f16x2 %r3731,%r3725,%r3728;
}

	
	{mul.f16x2 %r3734,%r3573,%r3723;
}

	
	{fma.rn.f16x2 %r3737,%r3576,%r3721,%r3734;
}

	
	{xor.b32 %r3741,%r3737,0x80008000;
}

	shl.b64 %rd181, %rd299, 2;
add.s64 %rd165, %rd297, %rd181;

	ld.global.nc.b32 %r3743, [%rd165];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3743;
mov.b32 %r3744, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3743;
mov.b32 %r3746, {high,high};}


	
	{mul.f16x2 %r3748,%r3623,%r3744;
}

	
	{mul.f16x2 %r3751,%r3626,%r3746;
}

	
	{sub.f16x2 %r3754,%r3748,%r3751;
}

	
	{mul.f16x2 %r3757,%r3623,%r3746;
}

	
	{fma.rn.f16x2 %r3760,%r3626,%r3744,%r3757;
}

	
	{xor.b32 %r3764,%r3760,0x80008000;
}

	shl.b64 %rd182, %rd300, 2;
add.s64 %rd166, %rd297, %rd182;

	ld.global.nc.b32 %r3766, [%rd166];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3766;
mov.b32 %r3767, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3766;
mov.b32 %r3769, {high,high};}


	
	{mul.f16x2 %r3771,%r3673,%r3767;
}

	
	{mul.f16x2 %r3774,%r3676,%r3769;
}

	
	{sub.f16x2 %r3777,%r3771,%r3774;
}

	
	{mul.f16x2 %r3780,%r3673,%r3769;
}

	
	{fma.rn.f16x2 %r3783,%r3676,%r3767,%r3780;
}

	
	{xor.b32 %r3787,%r3783,0x80008000;
}

	shl.b64 %rd183, %rd301, 2;
add.s64 %rd167, %rd297, %rd183;

	ld.global.nc.b32 %r3789, [%rd167];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3789;
mov.b32 %r3790, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3789;
mov.b32 %r3792, {high,high};}


	
	{mul.f16x2 %r3794,%r3535,%r3790;
}

	
	{mul.f16x2 %r3797,%r3538,%r3792;
}

	
	{sub.f16x2 %r3800,%r3794,%r3797;
}

	
	{mul.f16x2 %r3803,%r3535,%r3792;
}

	
	{fma.rn.f16x2 %r3806,%r3538,%r3790,%r3803;
}

	
	{xor.b32 %r3810,%r3806,0x80008000;
}

	shl.b64 %rd184, %rd302, 2;
add.s64 %rd168, %rd297, %rd184;

	ld.global.nc.b32 %r3812, [%rd168];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3812;
mov.b32 %r3813, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3812;
mov.b32 %r3815, {high,high};}


	
	{mul.f16x2 %r3817,%r3585,%r3813;
}

	
	{mul.f16x2 %r3820,%r3588,%r3815;
}

	
	{sub.f16x2 %r3823,%r3817,%r3820;
}

	
	{mul.f16x2 %r3826,%r3585,%r3815;
}

	
	{fma.rn.f16x2 %r3829,%r3588,%r3813,%r3826;
}

	
	{xor.b32 %r3833,%r3829,0x80008000;
}

	shl.b64 %rd185, %rd303, 2;
add.s64 %rd169, %rd297, %rd185;

	ld.global.nc.b32 %r3835, [%rd169];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3835;
mov.b32 %r3836, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3835;
mov.b32 %r3838, {high,high};}


	
	{mul.f16x2 %r3840,%r3635,%r3836;
}

	
	{mul.f16x2 %r3843,%r3638,%r3838;
}

	
	{sub.f16x2 %r3846,%r3840,%r3843;
}

	
	{mul.f16x2 %r3849,%r3635,%r3838;
}

	
	{fma.rn.f16x2 %r3852,%r3638,%r3836,%r3849;
}

	
	{xor.b32 %r3856,%r3852,0x80008000;
}

	shl.b64 %rd186, %rd304, 2;
add.s64 %rd170, %rd297, %rd186;

	ld.global.nc.b32 %r3858, [%rd170];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3858;
mov.b32 %r3859, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3858;
mov.b32 %r3861, {high,high};}


	
	{mul.f16x2 %r3863,%r3685,%r3859;
}

	
	{mul.f16x2 %r3866,%r3688,%r3861;
}

	
	{sub.f16x2 %r3869,%r3863,%r3866;
}

	
	{mul.f16x2 %r3872,%r3685,%r3861;
}

	
	{fma.rn.f16x2 %r3875,%r3688,%r3859,%r3872;
}

	
	{xor.b32 %r3879,%r3875,0x80008000;
}

	shl.b64 %rd187, %rd306, 2;
add.s64 %rd171, %rd297, %rd187;

	ld.global.nc.b32 %r3881, [%rd171];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3881;
mov.b32 %r3882, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3881;
mov.b32 %r3884, {high,high};}


	
	{mul.f16x2 %r3886,%r3529,%r3882;
}

	
	{mul.f16x2 %r3889,%r3532,%r3884;
}

	
	{sub.f16x2 %r3892,%r3886,%r3889;
}

	
	{mul.f16x2 %r3895,%r3529,%r3884;
}

	
	{fma.rn.f16x2 %r3898,%r3532,%r3882,%r3895;
}

	
	{xor.b32 %r3902,%r3898,0x80008000;
}

	shl.b64 %rd188, %rd312, 2;
add.s64 %rd172, %rd297, %rd188;

	ld.global.nc.b32 %r3904, [%rd172];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3904;
mov.b32 %r3905, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3904;
mov.b32 %r3907, {high,high};}


	
	{mul.f16x2 %r3909,%r3579,%r3905;
}

	
	{mul.f16x2 %r3912,%r3582,%r3907;
}

	
	{sub.f16x2 %r3915,%r3909,%r3912;
}

	
	{mul.f16x2 %r3918,%r3579,%r3907;
}

	
	{fma.rn.f16x2 %r3921,%r3582,%r3905,%r3918;
}

	
	{xor.b32 %r3925,%r3921,0x80008000;
}

	shl.b64 %rd189, %rd307, 2;
add.s64 %rd173, %rd297, %rd189;

	ld.global.nc.b32 %r3927, [%rd173];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3927;
mov.b32 %r3928, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3927;
mov.b32 %r3930, {high,high};}


	
	{mul.f16x2 %r3932,%r3629,%r3928;
}

	
	{mul.f16x2 %r3935,%r3632,%r3930;
}

	
	{sub.f16x2 %r3938,%r3932,%r3935;
}

	
	{mul.f16x2 %r3941,%r3629,%r3930;
}

	
	{fma.rn.f16x2 %r3944,%r3632,%r3928,%r3941;
}

	
	{xor.b32 %r3948,%r3944,0x80008000;
}

	shl.b64 %rd190, %rd308, 2;
add.s64 %rd174, %rd297, %rd190;

	ld.global.nc.b32 %r3950, [%rd174];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3950;
mov.b32 %r3951, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3950;
mov.b32 %r3953, {high,high};}


	
	{mul.f16x2 %r3955,%r3679,%r3951;
}

	
	{mul.f16x2 %r3958,%r3682,%r3953;
}

	
	{sub.f16x2 %r3961,%r3955,%r3958;
}

	
	{mul.f16x2 %r3964,%r3679,%r3953;
}

	
	{fma.rn.f16x2 %r3967,%r3682,%r3951,%r3964;
}

	
	{xor.b32 %r3971,%r3967,0x80008000;
}

	shl.b64 %rd191, %rd309, 2;
add.s64 %rd175, %rd297, %rd191;

	ld.global.nc.b32 %r3973, [%rd175];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3973;
mov.b32 %r3974, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3973;
mov.b32 %r3976, {high,high};}


	
	{mul.f16x2 %r3978,%r3541,%r3974;
}

	
	{mul.f16x2 %r3981,%r3544,%r3976;
}

	
	{sub.f16x2 %r3984,%r3978,%r3981;
}

	
	{mul.f16x2 %r3987,%r3541,%r3976;
}

	
	{fma.rn.f16x2 %r3990,%r3544,%r3974,%r3987;
}

	
	{xor.b32 %r3994,%r3990,0x80008000;
}

	shl.b64 %rd192, %rd310, 2;
add.s64 %rd176, %rd297, %rd192;

	ld.global.nc.b32 %r3996, [%rd176];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3996;
mov.b32 %r3997, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3996;
mov.b32 %r3999, {high,high};}


	
	{mul.f16x2 %r4001,%r3591,%r3997;
}

	
	{mul.f16x2 %r4004,%r3594,%r3999;
}

	
	{sub.f16x2 %r4007,%r4001,%r4004;
}

	
	{mul.f16x2 %r4010,%r3591,%r3999;
}

	
	{fma.rn.f16x2 %r4013,%r3594,%r3997,%r4010;
}

	
	{xor.b32 %r4017,%r4013,0x80008000;
}

	shl.b64 %rd193, %rd311, 2;
add.s64 %rd177, %rd297, %rd193;

	ld.global.nc.b32 %r4019, [%rd177];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4019;
mov.b32 %r4020, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4019;
mov.b32 %r4022, {high,high};}


	
	{mul.f16x2 %r4024,%r3641,%r4020;
}

	
	{mul.f16x2 %r4027,%r3644,%r4022;
}

	
	{sub.f16x2 %r4030,%r4024,%r4027;
}

	
	{mul.f16x2 %r4033,%r3641,%r4022;
}

	
	{fma.rn.f16x2 %r4036,%r3644,%r4020,%r4033;
}

	
	{xor.b32 %r4040,%r4036,0x80008000;
}

	shl.b64 %rd194, %rd313, 2;
add.s64 %rd178, %rd297, %rd194;

	ld.global.nc.b32 %r4042, [%rd178];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4042;
mov.b32 %r4043, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4042;
mov.b32 %r4045, {high,high};}


	
	{mul.f16x2 %r4047,%r3691,%r4043;
}

	
	{mul.f16x2 %r4050,%r3694,%r4045;
}

	
	{sub.f16x2 %r4053,%r4047,%r4050;
}

	
	{mul.f16x2 %r4056,%r3691,%r4045;
}

	
	{fma.rn.f16x2 %r4059,%r3694,%r4043,%r4056;
}

	
	{xor.b32 %r4063,%r4059,0x80008000;
}

	
	{add.f16x2 %r4065,%r3708,%r3892;
}

	
	{add.f16x2 %r4068,%r3718,%r3902;
}

	
	{sub.f16x2 %r4071,%r3708,%r3892;
}

	
	{sub.f16x2 %r4074,%r3718,%r3902;
}

	
	{add.f16x2 %r4077,%r3800,%r3984;
}

	
	{add.f16x2 %r4080,%r3810,%r3994;
}

	
	{sub.f16x2 %r4083,%r3800,%r3984;
}

	
	{sub.f16x2 %r4086,%r3810,%r3994;
}

	
	{xor.b32 %r4089,%r4083,0x80008000;
}

	
	{add.f16x2 %r4091,%r4065,%r4077;
}

	
	{add.f16x2 %r4094,%r4068,%r4080;
}

	
	{sub.f16x2 %r4097,%r4065,%r4077;
}

	
	{sub.f16x2 %r4100,%r4068,%r4080;
}

	
	{add.f16x2 %r4103,%r4071,%r4086;
}

	
	{add.f16x2 %r4106,%r4074,%r4089;
}

	
	{sub.f16x2 %r4109,%r4071,%r4086;
}

	
	{sub.f16x2 %r4112,%r4074,%r4089;
}

	
	{add.f16x2 %r4115,%r3754,%r3938;
}

	
	{add.f16x2 %r4118,%r3764,%r3948;
}

	
	{sub.f16x2 %r4121,%r3754,%r3938;
}

	
	{sub.f16x2 %r4124,%r3764,%r3948;
}

	
	{add.f16x2 %r4127,%r3846,%r4030;
}

	
	{add.f16x2 %r4130,%r3856,%r4040;
}

	
	{sub.f16x2 %r4133,%r3846,%r4030;
}

	
	{sub.f16x2 %r4136,%r3856,%r4040;
}

	
	{xor.b32 %r4139,%r4133,0x80008000;
}

	
	{add.f16x2 %r4141,%r4115,%r4127;
}

	
	{add.f16x2 %r4144,%r4118,%r4130;
}

	
	{sub.f16x2 %r4147,%r4115,%r4127;
}

	
	{sub.f16x2 %r4150,%r4118,%r4130;
}

	
	{add.f16x2 %r4153,%r4121,%r4136;
}

	
	{add.f16x2 %r4156,%r4124,%r4139;
}

	
	{sub.f16x2 %r4159,%r4121,%r4136;
}

	
	{sub.f16x2 %r4162,%r4124,%r4139;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f708;
cvt.rn.f16.f32 high, %f708;
mov.b32 %r4165, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f709;
cvt.rn.f16.f32 high, %f709;
mov.b32 %r4166, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f709;
cvt.rn.f16.f32 high, %f709;
mov.b32 %r4169, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f709;
cvt.rn.f16.f32 high, %f709;
mov.b32 %r4170, {low,high};}


	
	{mul.f16x2 %r4179,%r4153,%r4165;
}

	
	{mul.f16x2 %r4182,%r4156,%r4166;
}

	
	{sub.f16x2 %r4185,%r4179,%r4182;
}

	
	{mul.f16x2 %r4188,%r4153,%r4166;
}

	
	{fma.rn.f16x2 %r4191,%r4156,%r4165,%r4188;
}

	
	{xor.b32 %r4195,%r4147,0x80008000;
}

	
	{mul.f16x2 %r4197,%r4159,%r4169;
}

	
	{mul.f16x2 %r4200,%r4162,%r4170;
}

	
	{sub.f16x2 %r4203,%r4197,%r4200;
}

	
	{mul.f16x2 %r4206,%r4159,%r4170;
}

	
	{fma.rn.f16x2 %r4209,%r4162,%r4169,%r4206;
}

	
	{add.f16x2 %r4213,%r4091,%r4141;
}

	
	{add.f16x2 %r4216,%r4094,%r4144;
}

	
	{sub.f16x2 %r4219,%r4091,%r4141;
}

	
	{sub.f16x2 %r4222,%r4094,%r4144;
}

	
	{add.f16x2 %r4225,%r4103,%r4185;
}

	
	{add.f16x2 %r4228,%r4106,%r4191;
}

	
	{sub.f16x2 %r4231,%r4103,%r4185;
}

	
	{sub.f16x2 %r4234,%r4106,%r4191;
}

	
	{add.f16x2 %r4237,%r4097,%r4150;
}

	
	{add.f16x2 %r4240,%r4100,%r4195;
}

	
	{sub.f16x2 %r4243,%r4097,%r4150;
}

	
	{sub.f16x2 %r4246,%r4100,%r4195;
}

	
	{add.f16x2 %r4249,%r4109,%r4203;
}

	
	{add.f16x2 %r4252,%r4112,%r4209;
}

	
	{sub.f16x2 %r4255,%r4109,%r4203;
}

	
	{sub.f16x2 %r4258,%r4112,%r4209;
}

	
	{add.f16x2 %r4261,%r3731,%r3915;
}

	
	{add.f16x2 %r4264,%r3741,%r3925;
}

	
	{sub.f16x2 %r4267,%r3731,%r3915;
}

	
	{sub.f16x2 %r4270,%r3741,%r3925;
}

	
	{add.f16x2 %r4273,%r3823,%r4007;
}

	
	{add.f16x2 %r4276,%r3833,%r4017;
}

	
	{sub.f16x2 %r4279,%r3823,%r4007;
}

	
	{sub.f16x2 %r4282,%r3833,%r4017;
}

	
	{xor.b32 %r4285,%r4279,0x80008000;
}

	
	{add.f16x2 %r4287,%r4261,%r4273;
}

	
	{add.f16x2 %r4290,%r4264,%r4276;
}

	
	{sub.f16x2 %r4293,%r4261,%r4273;
}

	
	{sub.f16x2 %r4296,%r4264,%r4276;
}

	
	{add.f16x2 %r4299,%r4267,%r4282;
}

	
	{add.f16x2 %r4302,%r4270,%r4285;
}

	
	{sub.f16x2 %r4305,%r4267,%r4282;
}

	
	{sub.f16x2 %r4308,%r4270,%r4285;
}

	
	{add.f16x2 %r4311,%r3777,%r3961;
}

	
	{add.f16x2 %r4314,%r3787,%r3971;
}

	
	{sub.f16x2 %r4317,%r3777,%r3961;
}

	
	{sub.f16x2 %r4320,%r3787,%r3971;
}

	
	{add.f16x2 %r4323,%r3869,%r4053;
}

	
	{add.f16x2 %r4326,%r3879,%r4063;
}

	
	{sub.f16x2 %r4329,%r3869,%r4053;
}

	
	{sub.f16x2 %r4332,%r3879,%r4063;
}

	
	{xor.b32 %r4335,%r4329,0x80008000;
}

	
	{add.f16x2 %r4337,%r4311,%r4323;
}

	
	{add.f16x2 %r4340,%r4314,%r4326;
}

	
	{sub.f16x2 %r4343,%r4311,%r4323;
}

	
	{sub.f16x2 %r4346,%r4314,%r4326;
}

	
	{add.f16x2 %r4349,%r4317,%r4332;
}

	
	{add.f16x2 %r4352,%r4320,%r4335;
}

	
	{sub.f16x2 %r4355,%r4317,%r4332;
}

	
	{sub.f16x2 %r4358,%r4320,%r4335;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f708;
cvt.rn.f16.f32 high, %f708;
mov.b32 %r4361, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f709;
cvt.rn.f16.f32 high, %f709;
mov.b32 %r4362, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f709;
cvt.rn.f16.f32 high, %f709;
mov.b32 %r4365, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f709;
cvt.rn.f16.f32 high, %f709;
mov.b32 %r4366, {low,high};}


	
	{mul.f16x2 %r4375,%r4349,%r4361;
}

	
	{mul.f16x2 %r4378,%r4352,%r4362;
}

	
	{sub.f16x2 %r4381,%r4375,%r4378;
}

	
	{mul.f16x2 %r4384,%r4349,%r4362;
}

	
	{fma.rn.f16x2 %r4387,%r4352,%r4361,%r4384;
}

	
	{xor.b32 %r4391,%r4343,0x80008000;
}

	
	{mul.f16x2 %r4393,%r4355,%r4365;
}

	
	{mul.f16x2 %r4396,%r4358,%r4366;
}

	
	{sub.f16x2 %r4399,%r4393,%r4396;
}

	
	{mul.f16x2 %r4402,%r4355,%r4366;
}

	
	{fma.rn.f16x2 %r4405,%r4358,%r4365,%r4402;
}

	
	{add.f16x2 %r4409,%r4287,%r4337;
}

	
	{add.f16x2 %r4412,%r4290,%r4340;
}

	
	{sub.f16x2 %r4415,%r4287,%r4337;
}

	
	{sub.f16x2 %r4418,%r4290,%r4340;
}

	
	{add.f16x2 %r4421,%r4299,%r4381;
}

	
	{add.f16x2 %r4424,%r4302,%r4387;
}

	
	{sub.f16x2 %r4427,%r4299,%r4381;
}

	
	{sub.f16x2 %r4430,%r4302,%r4387;
}

	
	{add.f16x2 %r4433,%r4293,%r4346;
}

	
	{add.f16x2 %r4436,%r4296,%r4391;
}

	
	{sub.f16x2 %r4439,%r4293,%r4346;
}

	
	{sub.f16x2 %r4442,%r4296,%r4391;
}

	
	{add.f16x2 %r4445,%r4305,%r4399;
}

	
	{add.f16x2 %r4448,%r4308,%r4405;
}

	
	{sub.f16x2 %r4451,%r4305,%r4399;
}

	
	{sub.f16x2 %r4454,%r4308,%r4405;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f710;
cvt.rn.f16.f32 high, %f710;
mov.b32 %r4457, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f711;
cvt.rn.f16.f32 high, %f711;
mov.b32 %r4458, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f708;
cvt.rn.f16.f32 high, %f708;
mov.b32 %r4459, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f709;
cvt.rn.f16.f32 high, %f709;
mov.b32 %r4460, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f712;
cvt.rn.f16.f32 high, %f712;
mov.b32 %r4461, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f713;
cvt.rn.f16.f32 high, %f713;
mov.b32 %r4462, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f711;
cvt.rn.f16.f32 high, %f711;
mov.b32 %r4465, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f713;
cvt.rn.f16.f32 high, %f713;
mov.b32 %r4466, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f709;
cvt.rn.f16.f32 high, %f709;
mov.b32 %r4467, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f709;
cvt.rn.f16.f32 high, %f709;
mov.b32 %r4468, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f713;
cvt.rn.f16.f32 high, %f713;
mov.b32 %r4469, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f711;
cvt.rn.f16.f32 high, %f711;
mov.b32 %r4470, {low,high};}


	
	{mul.f16x2 %r4487,%r4421,%r4457;
}

	
	{mul.f16x2 %r4490,%r4424,%r4458;
}

	
	{sub.f16x2 %r4493,%r4487,%r4490;
}

	
	{mul.f16x2 %r4496,%r4421,%r4458;
}

	
	{fma.rn.f16x2 %r4499,%r4424,%r4457,%r4496;
}

	
	{mul.f16x2 %r4503,%r4433,%r4459;
}

	
	{mul.f16x2 %r4506,%r4436,%r4460;
}

	
	{sub.f16x2 %r4509,%r4503,%r4506;
}

	
	{mul.f16x2 %r4512,%r4433,%r4460;
}

	
	{fma.rn.f16x2 %r4515,%r4436,%r4459,%r4512;
}

	
	{mul.f16x2 %r4519,%r4445,%r4461;
}

	
	{mul.f16x2 %r4522,%r4448,%r4462;
}

	
	{sub.f16x2 %r4525,%r4519,%r4522;
}

	
	{mul.f16x2 %r4528,%r4445,%r4462;
}

	
	{fma.rn.f16x2 %r4531,%r4448,%r4461,%r4528;
}

	
	{xor.b32 %r4535,%r4415,0x80008000;
}

	
	{mul.f16x2 %r4537,%r4427,%r4465;
}

	
	{mul.f16x2 %r4540,%r4430,%r4466;
}

	
	{sub.f16x2 %r4543,%r4537,%r4540;
}

	
	{mul.f16x2 %r4546,%r4427,%r4466;
}

	
	{fma.rn.f16x2 %r4549,%r4430,%r4465,%r4546;
}

	
	{mul.f16x2 %r4553,%r4439,%r4467;
}

	
	{mul.f16x2 %r4556,%r4442,%r4468;
}

	
	{sub.f16x2 %r4559,%r4553,%r4556;
}

	
	{mul.f16x2 %r4562,%r4439,%r4468;
}

	
	{fma.rn.f16x2 %r4565,%r4442,%r4467,%r4562;
}

	
	{mul.f16x2 %r4569,%r4451,%r4469;
}

	
	{mul.f16x2 %r4572,%r4454,%r4470;
}

	
	{sub.f16x2 %r4575,%r4569,%r4572;
}

	
	{mul.f16x2 %r4578,%r4451,%r4470;
}

	
	{fma.rn.f16x2 %r4581,%r4454,%r4469,%r4578;
}

	
	{add.f16x2 %r4585,%r4213,%r4409;
}

	
	{add.f16x2 %r4588,%r4216,%r4412;
}

	
	{sub.f16x2 %r4591,%r4213,%r4409;
}

	
	{sub.f16x2 %r4594,%r4216,%r4412;
}

	
	{add.f16x2 %r4597,%r4225,%r4493;
}

	
	{add.f16x2 %r4600,%r4228,%r4499;
}

	
	{sub.f16x2 %r4603,%r4225,%r4493;
}

	
	{sub.f16x2 %r4606,%r4228,%r4499;
}

	
	{add.f16x2 %r4609,%r4237,%r4509;
}

	
	{add.f16x2 %r4612,%r4240,%r4515;
}

	
	{sub.f16x2 %r4615,%r4237,%r4509;
}

	
	{sub.f16x2 %r4618,%r4240,%r4515;
}

	
	{add.f16x2 %r4621,%r4249,%r4525;
}

	
	{add.f16x2 %r4624,%r4252,%r4531;
}

	
	{sub.f16x2 %r4627,%r4249,%r4525;
}

	
	{sub.f16x2 %r4630,%r4252,%r4531;
}

	
	{add.f16x2 %r4633,%r4219,%r4418;
}

	
	{add.f16x2 %r4636,%r4222,%r4535;
}

	
	{sub.f16x2 %r4639,%r4219,%r4418;
}

	
	{sub.f16x2 %r4642,%r4222,%r4535;
}

	
	{add.f16x2 %r4645,%r4231,%r4543;
}

	
	{add.f16x2 %r4648,%r4234,%r4549;
}

	
	{sub.f16x2 %r4651,%r4231,%r4543;
}

	
	{sub.f16x2 %r4654,%r4234,%r4549;
}

	
	{add.f16x2 %r4657,%r4243,%r4559;
}

	
	{add.f16x2 %r4660,%r4246,%r4565;
}

	
	{sub.f16x2 %r4663,%r4243,%r4559;
}

	
	{sub.f16x2 %r4666,%r4246,%r4565;
}

	
	{add.f16x2 %r4669,%r4255,%r4575;
}

	
	{add.f16x2 %r4672,%r4258,%r4581;
}

	
	{sub.f16x2 %r4675,%r4255,%r4575;
}

	
	{sub.f16x2 %r4678,%r4258,%r4581;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f185;
cvt.rn.f16.f32 high, %f732;
mov.b32 %r4681, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r4684, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r4686, {high,high};}


	
	{mul.f16x2 %r4688,%r4600,%r4686;
}

	
	{xor.b32 %r4691,%r4688,0x80008000;
}

	
	{fma.rn.f16x2 %r4693,%r4597,%r4684,%r4691;
}

	
	{mul.f16x2 %r4697,%r4597,%r4686;
}

	
	{fma.rn.f16x2 %r4700,%r4600,%r4684,%r4697;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r4704, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r4706, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f714;
cvt.rn.f16.f32 high, %f715;
mov.b32 %r4708, {low,high};}


	
	{mul.f16x2 %r4709,%r4706,%r4708;
}

	
	{mul.f16x2 %r4712,%r4681,%r4704;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r4715, {high,low};}


	
	{fma.rn.f16x2 %r4717,%r4709,%r4715,%r4712;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4717;
mov.b32 %r4721, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4717;
mov.b32 %r4723, {high,high};}


	
	{mul.f16x2 %r4725,%r4612,%r4723;
}

	
	{xor.b32 %r4728,%r4725,0x80008000;
}

	
	{fma.rn.f16x2 %r4730,%r4609,%r4721,%r4728;
}

	
	{mul.f16x2 %r4734,%r4609,%r4723;
}

	
	{fma.rn.f16x2 %r4737,%r4612,%r4721,%r4734;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r4741, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r4743, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f714;
cvt.rn.f16.f32 high, %f715;
mov.b32 %r4745, {low,high};}


	
	{mul.f16x2 %r4746,%r4743,%r4745;
}

	
	{mul.f16x2 %r4749,%r4717,%r4741;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4717;
mov.b32 %r4752, {high,low};}


	
	{fma.rn.f16x2 %r4754,%r4746,%r4752,%r4749;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4754;
mov.b32 %r4758, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4754;
mov.b32 %r4760, {high,high};}


	
	{mul.f16x2 %r4762,%r4624,%r4760;
}

	
	{xor.b32 %r4765,%r4762,0x80008000;
}

	
	{fma.rn.f16x2 %r4767,%r4621,%r4758,%r4765;
}

	
	{mul.f16x2 %r4771,%r4621,%r4760;
}

	
	{fma.rn.f16x2 %r4774,%r4624,%r4758,%r4771;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r4778, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r4780, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f714;
cvt.rn.f16.f32 high, %f715;
mov.b32 %r4782, {low,high};}


	
	{mul.f16x2 %r4783,%r4780,%r4782;
}

	
	{mul.f16x2 %r4786,%r4754,%r4778;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4754;
mov.b32 %r4789, {high,low};}


	
	{fma.rn.f16x2 %r4791,%r4783,%r4789,%r4786;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4791;
mov.b32 %r4795, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4791;
mov.b32 %r4797, {high,high};}


	
	{mul.f16x2 %r4799,%r4636,%r4797;
}

	
	{xor.b32 %r4802,%r4799,0x80008000;
}

	
	{fma.rn.f16x2 %r4804,%r4633,%r4795,%r4802;
}

	
	{mul.f16x2 %r4808,%r4633,%r4797;
}

	
	{fma.rn.f16x2 %r4811,%r4636,%r4795,%r4808;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r4815, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r4817, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f714;
cvt.rn.f16.f32 high, %f715;
mov.b32 %r4819, {low,high};}


	
	{mul.f16x2 %r4820,%r4817,%r4819;
}

	
	{mul.f16x2 %r4823,%r4791,%r4815;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4791;
mov.b32 %r4826, {high,low};}


	
	{fma.rn.f16x2 %r4828,%r4820,%r4826,%r4823;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4828;
mov.b32 %r4832, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4828;
mov.b32 %r4834, {high,high};}


	
	{mul.f16x2 %r4836,%r4648,%r4834;
}

	
	{xor.b32 %r4839,%r4836,0x80008000;
}

	
	{fma.rn.f16x2 %r4841,%r4645,%r4832,%r4839;
}

	
	{mul.f16x2 %r4845,%r4645,%r4834;
}

	
	{fma.rn.f16x2 %r4848,%r4648,%r4832,%r4845;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r4852, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r4854, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f714;
cvt.rn.f16.f32 high, %f715;
mov.b32 %r4856, {low,high};}


	
	{mul.f16x2 %r4857,%r4854,%r4856;
}

	
	{mul.f16x2 %r4860,%r4828,%r4852;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4828;
mov.b32 %r4863, {high,low};}


	
	{fma.rn.f16x2 %r4865,%r4857,%r4863,%r4860;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4865;
mov.b32 %r4869, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4865;
mov.b32 %r4871, {high,high};}


	
	{mul.f16x2 %r4873,%r4660,%r4871;
}

	
	{xor.b32 %r4876,%r4873,0x80008000;
}

	
	{fma.rn.f16x2 %r4878,%r4657,%r4869,%r4876;
}

	
	{mul.f16x2 %r4882,%r4657,%r4871;
}

	
	{fma.rn.f16x2 %r4885,%r4660,%r4869,%r4882;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r4889, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r4891, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f714;
cvt.rn.f16.f32 high, %f715;
mov.b32 %r4893, {low,high};}


	
	{mul.f16x2 %r4894,%r4891,%r4893;
}

	
	{mul.f16x2 %r4897,%r4865,%r4889;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4865;
mov.b32 %r4900, {high,low};}


	
	{fma.rn.f16x2 %r4902,%r4894,%r4900,%r4897;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4902;
mov.b32 %r4906, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4902;
mov.b32 %r4908, {high,high};}


	
	{mul.f16x2 %r4910,%r4672,%r4908;
}

	
	{xor.b32 %r4913,%r4910,0x80008000;
}

	
	{fma.rn.f16x2 %r4915,%r4669,%r4906,%r4913;
}

	
	{mul.f16x2 %r4919,%r4669,%r4908;
}

	
	{fma.rn.f16x2 %r4922,%r4672,%r4906,%r4919;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r4926, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r4928, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f714;
cvt.rn.f16.f32 high, %f715;
mov.b32 %r4930, {low,high};}


	
	{mul.f16x2 %r4931,%r4928,%r4930;
}

	
	{mul.f16x2 %r4934,%r4902,%r4926;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4902;
mov.b32 %r4937, {high,low};}


	
	{fma.rn.f16x2 %r4939,%r4931,%r4937,%r4934;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4939;
mov.b32 %r4943, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4939;
mov.b32 %r4945, {high,high};}


	
	{mul.f16x2 %r4947,%r4594,%r4945;
}

	
	{xor.b32 %r4950,%r4947,0x80008000;
}

	
	{fma.rn.f16x2 %r4952,%r4591,%r4943,%r4950;
}

	
	{mul.f16x2 %r4956,%r4591,%r4945;
}

	
	{fma.rn.f16x2 %r4959,%r4594,%r4943,%r4956;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r4963, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r4965, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f714;
cvt.rn.f16.f32 high, %f715;
mov.b32 %r4967, {low,high};}


	
	{mul.f16x2 %r4968,%r4965,%r4967;
}

	
	{mul.f16x2 %r4971,%r4939,%r4963;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4939;
mov.b32 %r4974, {high,low};}


	
	{fma.rn.f16x2 %r4976,%r4968,%r4974,%r4971;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4976;
mov.b32 %r4980, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4976;
mov.b32 %r4982, {high,high};}


	
	{mul.f16x2 %r4984,%r4606,%r4982;
}

	
	{xor.b32 %r4987,%r4984,0x80008000;
}

	
	{fma.rn.f16x2 %r4989,%r4603,%r4980,%r4987;
}

	
	{mul.f16x2 %r4993,%r4603,%r4982;
}

	
	{fma.rn.f16x2 %r4996,%r4606,%r4980,%r4993;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r5000, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r5002, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f714;
cvt.rn.f16.f32 high, %f715;
mov.b32 %r5004, {low,high};}


	
	{mul.f16x2 %r5005,%r5002,%r5004;
}

	
	{mul.f16x2 %r5008,%r4976,%r5000;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4976;
mov.b32 %r5011, {high,low};}


	
	{fma.rn.f16x2 %r5013,%r5005,%r5011,%r5008;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5013;
mov.b32 %r5017, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5013;
mov.b32 %r5019, {high,high};}


	
	{mul.f16x2 %r5021,%r4618,%r5019;
}

	
	{xor.b32 %r5024,%r5021,0x80008000;
}

	
	{fma.rn.f16x2 %r5026,%r4615,%r5017,%r5024;
}

	
	{mul.f16x2 %r5030,%r4615,%r5019;
}

	
	{fma.rn.f16x2 %r5033,%r4618,%r5017,%r5030;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r5037, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r5039, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f714;
cvt.rn.f16.f32 high, %f715;
mov.b32 %r5041, {low,high};}


	
	{mul.f16x2 %r5042,%r5039,%r5041;
}

	
	{mul.f16x2 %r5045,%r5013,%r5037;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5013;
mov.b32 %r5048, {high,low};}


	
	{fma.rn.f16x2 %r5050,%r5042,%r5048,%r5045;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5050;
mov.b32 %r5054, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5050;
mov.b32 %r5056, {high,high};}


	
	{mul.f16x2 %r5058,%r4630,%r5056;
}

	
	{xor.b32 %r5061,%r5058,0x80008000;
}

	
	{fma.rn.f16x2 %r5063,%r4627,%r5054,%r5061;
}

	
	{mul.f16x2 %r5067,%r4627,%r5056;
}

	
	{fma.rn.f16x2 %r5070,%r4630,%r5054,%r5067;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r5074, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r5076, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f714;
cvt.rn.f16.f32 high, %f715;
mov.b32 %r5078, {low,high};}


	
	{mul.f16x2 %r5079,%r5076,%r5078;
}

	
	{mul.f16x2 %r5082,%r5050,%r5074;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5050;
mov.b32 %r5085, {high,low};}


	
	{fma.rn.f16x2 %r5087,%r5079,%r5085,%r5082;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5087;
mov.b32 %r5091, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5087;
mov.b32 %r5093, {high,high};}


	
	{mul.f16x2 %r5095,%r4642,%r5093;
}

	
	{xor.b32 %r5098,%r5095,0x80008000;
}

	
	{fma.rn.f16x2 %r5100,%r4639,%r5091,%r5098;
}

	
	{mul.f16x2 %r5104,%r4639,%r5093;
}

	
	{fma.rn.f16x2 %r5107,%r4642,%r5091,%r5104;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r5111, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r5113, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f714;
cvt.rn.f16.f32 high, %f715;
mov.b32 %r5115, {low,high};}


	
	{mul.f16x2 %r5116,%r5113,%r5115;
}

	
	{mul.f16x2 %r5119,%r5087,%r5111;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5087;
mov.b32 %r5122, {high,low};}


	
	{fma.rn.f16x2 %r5124,%r5116,%r5122,%r5119;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5124;
mov.b32 %r5128, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5124;
mov.b32 %r5130, {high,high};}


	
	{mul.f16x2 %r5132,%r4654,%r5130;
}

	
	{xor.b32 %r5135,%r5132,0x80008000;
}

	
	{fma.rn.f16x2 %r5137,%r4651,%r5128,%r5135;
}

	
	{mul.f16x2 %r5141,%r4651,%r5130;
}

	
	{fma.rn.f16x2 %r5144,%r4654,%r5128,%r5141;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r5148, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r5150, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f714;
cvt.rn.f16.f32 high, %f715;
mov.b32 %r5152, {low,high};}


	
	{mul.f16x2 %r5153,%r5150,%r5152;
}

	
	{mul.f16x2 %r5156,%r5124,%r5148;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5124;
mov.b32 %r5159, {high,low};}


	
	{fma.rn.f16x2 %r5161,%r5153,%r5159,%r5156;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5161;
mov.b32 %r5165, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5161;
mov.b32 %r5167, {high,high};}


	
	{mul.f16x2 %r5169,%r4666,%r5167;
}

	
	{xor.b32 %r5172,%r5169,0x80008000;
}

	
	{fma.rn.f16x2 %r5174,%r4663,%r5165,%r5172;
}

	
	{mul.f16x2 %r5178,%r4663,%r5167;
}

	
	{fma.rn.f16x2 %r5181,%r4666,%r5165,%r5178;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r5185, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4681;
mov.b32 %r5187, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f714;
cvt.rn.f16.f32 high, %f715;
mov.b32 %r5189, {low,high};}


	
	{mul.f16x2 %r5190,%r5187,%r5189;
}

	
	{mul.f16x2 %r5193,%r5161,%r5185;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5161;
mov.b32 %r5196, {high,low};}


	
	{fma.rn.f16x2 %r5198,%r5190,%r5196,%r5193;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5198;
mov.b32 %r5202, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5198;
mov.b32 %r5204, {high,high};}


	
	{mul.f16x2 %r5206,%r4678,%r5204;
}

	
	{xor.b32 %r5209,%r5206,0x80008000;
}

	
	{fma.rn.f16x2 %r5211,%r4675,%r5202,%r5209;
}

	
	{mul.f16x2 %r5215,%r4675,%r5204;
}

	
	{fma.rn.f16x2 %r5218,%r4678,%r5202,%r5215;
}

	barrier.sync 0;
st.shared.u32 [%r343], %r4585;
st.shared.u32 [%r343+4], %r4693;
st.shared.u32 [%r343+8], %r4730;
st.shared.u32 [%r343+12], %r4767;
st.shared.u32 [%r343+16], %r4804;
st.shared.u32 [%r343+20], %r4841;
st.shared.u32 [%r343+24], %r4878;
st.shared.u32 [%r343+28], %r4915;
st.shared.u32 [%r343+32], %r4952;
st.shared.u32 [%r343+36], %r4989;
st.shared.u32 [%r343+40], %r5026;
st.shared.u32 [%r343+44], %r5063;
st.shared.u32 [%r343+48], %r5100;
st.shared.u32 [%r343+52], %r5137;
st.shared.u32 [%r343+56], %r5174;
st.shared.u32 [%r343+60], %r5211;
barrier.sync 0;
ld.shared.u32 %r445, [%r344];
ld.shared.u32 %r446, [%r344+256];
ld.shared.u32 %r447, [%r344+512];
ld.shared.u32 %r448, [%r344+768];
ld.shared.u32 %r449, [%r344+1024];
ld.shared.u32 %r450, [%r344+1280];
ld.shared.u32 %r451, [%r344+1536];
ld.shared.u32 %r452, [%r344+1792];
ld.shared.u32 %r453, [%r344+2048];
ld.shared.u32 %r454, [%r344+2304];
ld.shared.u32 %r455, [%r344+2560];
ld.shared.u32 %r456, [%r344+2816];
ld.shared.u32 %r457, [%r344+3072];
ld.shared.u32 %r458, [%r344+3328];
ld.shared.u32 %r459, [%r344+3584];
ld.shared.u32 %r460, [%r344+3840];
barrier.sync 0;
st.shared.u32 [%r343], %r4588;
st.shared.u32 [%r343+4], %r4700;
st.shared.u32 [%r343+8], %r4737;
st.shared.u32 [%r343+12], %r4774;
st.shared.u32 [%r343+16], %r4811;
st.shared.u32 [%r343+20], %r4848;
st.shared.u32 [%r343+24], %r4885;
st.shared.u32 [%r343+28], %r4922;
st.shared.u32 [%r343+32], %r4959;
st.shared.u32 [%r343+36], %r4996;
st.shared.u32 [%r343+40], %r5033;
st.shared.u32 [%r343+44], %r5070;
st.shared.u32 [%r343+48], %r5107;
st.shared.u32 [%r343+52], %r5144;
st.shared.u32 [%r343+56], %r5181;
st.shared.u32 [%r343+60], %r5218;
barrier.sync 0;
neg.f32 %f733, %f374;
mov.f32 %f723, 0f3F800000;
mov.f32 %f722, 0fBF800000;
mov.f32 %f721, 0fBF6C835E;
mov.f32 %f720, 0f3EC3EF15;
mov.f32 %f719, 0fBEC3EF15;
mov.f32 %f718, 0f3F6C835E;
mov.f32 %f717, 0fBF3504F3;
mov.f32 %f716, 0f3F3504F3;
ld.shared.u32 %r5243, [%r344];
ld.shared.u32 %r5439, [%r344+256];
ld.shared.u32 %r5293, [%r344+512];
ld.shared.u32 %r5489, [%r344+768];
ld.shared.u32 %r5255, [%r344+1024];
ld.shared.u32 %r5451, [%r344+1280];
ld.shared.u32 %r5305, [%r344+1536];
ld.shared.u32 %r5501, [%r344+1792];
ld.shared.u32 %r5244, [%r344+2048];
ld.shared.u32 %r5440, [%r344+2304];
ld.shared.u32 %r5294, [%r344+2560];
ld.shared.u32 %r5490, [%r344+2816];
ld.shared.u32 %r5256, [%r344+3072];
ld.shared.u32 %r5452, [%r344+3328];
ld.shared.u32 %r5306, [%r344+3584];
ld.shared.u32 %r5502, [%r344+3840];

	{add.f16x2 %r5239,%r445,%r453;
}

	
	{add.f16x2 %r5242,%r5243,%r5244;
}

	
	{sub.f16x2 %r5245,%r445,%r453;
}

	
	{sub.f16x2 %r5248,%r5243,%r5244;
}

	
	{add.f16x2 %r5251,%r449,%r457;
}

	
	{add.f16x2 %r5254,%r5255,%r5256;
}

	
	{sub.f16x2 %r5257,%r449,%r457;
}

	
	{sub.f16x2 %r5260,%r5255,%r5256;
}

	
	{xor.b32 %r5263,%r5257,0x80008000;
}

	
	{add.f16x2 %r5265,%r5239,%r5251;
}

	
	{add.f16x2 %r5268,%r5242,%r5254;
}

	
	{sub.f16x2 %r5271,%r5239,%r5251;
}

	
	{sub.f16x2 %r5274,%r5242,%r5254;
}

	
	{add.f16x2 %r5277,%r5245,%r5260;
}

	
	{add.f16x2 %r5280,%r5248,%r5263;
}

	
	{sub.f16x2 %r5283,%r5245,%r5260;
}

	
	{sub.f16x2 %r5286,%r5248,%r5263;
}

	
	{add.f16x2 %r5289,%r447,%r455;
}

	
	{add.f16x2 %r5292,%r5293,%r5294;
}

	
	{sub.f16x2 %r5295,%r447,%r455;
}

	
	{sub.f16x2 %r5298,%r5293,%r5294;
}

	
	{add.f16x2 %r5301,%r451,%r459;
}

	
	{add.f16x2 %r5304,%r5305,%r5306;
}

	
	{sub.f16x2 %r5307,%r451,%r459;
}

	
	{sub.f16x2 %r5310,%r5305,%r5306;
}

	
	{xor.b32 %r5313,%r5307,0x80008000;
}

	
	{add.f16x2 %r5315,%r5289,%r5301;
}

	
	{add.f16x2 %r5318,%r5292,%r5304;
}

	
	{sub.f16x2 %r5321,%r5289,%r5301;
}

	
	{sub.f16x2 %r5324,%r5292,%r5304;
}

	
	{add.f16x2 %r5327,%r5295,%r5310;
}

	
	{add.f16x2 %r5330,%r5298,%r5313;
}

	
	{sub.f16x2 %r5333,%r5295,%r5310;
}

	
	{sub.f16x2 %r5336,%r5298,%r5313;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f716;
cvt.rn.f16.f32 high, %f716;
mov.b32 %r5339, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f717;
cvt.rn.f16.f32 high, %f717;
mov.b32 %r5340, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f717;
cvt.rn.f16.f32 high, %f717;
mov.b32 %r5343, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f717;
cvt.rn.f16.f32 high, %f717;
mov.b32 %r5344, {low,high};}


	
	{mul.f16x2 %r5353,%r5327,%r5339;
}

	
	{mul.f16x2 %r5356,%r5330,%r5340;
}

	
	{sub.f16x2 %r5359,%r5353,%r5356;
}

	
	{mul.f16x2 %r5362,%r5327,%r5340;
}

	
	{fma.rn.f16x2 %r5365,%r5330,%r5339,%r5362;
}

	
	{xor.b32 %r5369,%r5321,0x80008000;
}

	
	{mul.f16x2 %r5371,%r5333,%r5343;
}

	
	{mul.f16x2 %r5374,%r5336,%r5344;
}

	
	{sub.f16x2 %r5377,%r5371,%r5374;
}

	
	{mul.f16x2 %r5380,%r5333,%r5344;
}

	
	{fma.rn.f16x2 %r5383,%r5336,%r5343,%r5380;
}

	
	{add.f16x2 %r5387,%r5265,%r5315;
}

	
	{add.f16x2 %r5390,%r5268,%r5318;
}

	
	{sub.f16x2 %r5393,%r5265,%r5315;
}

	
	{sub.f16x2 %r5396,%r5268,%r5318;
}

	
	{add.f16x2 %r5399,%r5277,%r5359;
}

	
	{add.f16x2 %r5402,%r5280,%r5365;
}

	
	{sub.f16x2 %r5405,%r5277,%r5359;
}

	
	{sub.f16x2 %r5408,%r5280,%r5365;
}

	
	{add.f16x2 %r5411,%r5271,%r5324;
}

	
	{add.f16x2 %r5414,%r5274,%r5369;
}

	
	{sub.f16x2 %r5417,%r5271,%r5324;
}

	
	{sub.f16x2 %r5420,%r5274,%r5369;
}

	
	{add.f16x2 %r5423,%r5283,%r5377;
}

	
	{add.f16x2 %r5426,%r5286,%r5383;
}

	
	{sub.f16x2 %r5429,%r5283,%r5377;
}

	
	{sub.f16x2 %r5432,%r5286,%r5383;
}

	
	{add.f16x2 %r5435,%r446,%r454;
}

	
	{add.f16x2 %r5438,%r5439,%r5440;
}

	
	{sub.f16x2 %r5441,%r446,%r454;
}

	
	{sub.f16x2 %r5444,%r5439,%r5440;
}

	
	{add.f16x2 %r5447,%r450,%r458;
}

	
	{add.f16x2 %r5450,%r5451,%r5452;
}

	
	{sub.f16x2 %r5453,%r450,%r458;
}

	
	{sub.f16x2 %r5456,%r5451,%r5452;
}

	
	{xor.b32 %r5459,%r5453,0x80008000;
}

	
	{add.f16x2 %r5461,%r5435,%r5447;
}

	
	{add.f16x2 %r5464,%r5438,%r5450;
}

	
	{sub.f16x2 %r5467,%r5435,%r5447;
}

	
	{sub.f16x2 %r5470,%r5438,%r5450;
}

	
	{add.f16x2 %r5473,%r5441,%r5456;
}

	
	{add.f16x2 %r5476,%r5444,%r5459;
}

	
	{sub.f16x2 %r5479,%r5441,%r5456;
}

	
	{sub.f16x2 %r5482,%r5444,%r5459;
}

	
	{add.f16x2 %r5485,%r448,%r456;
}

	
	{add.f16x2 %r5488,%r5489,%r5490;
}

	
	{sub.f16x2 %r5491,%r448,%r456;
}

	
	{sub.f16x2 %r5494,%r5489,%r5490;
}

	
	{add.f16x2 %r5497,%r452,%r460;
}

	
	{add.f16x2 %r5500,%r5501,%r5502;
}

	
	{sub.f16x2 %r5503,%r452,%r460;
}

	
	{sub.f16x2 %r5506,%r5501,%r5502;
}

	
	{xor.b32 %r5509,%r5503,0x80008000;
}

	
	{add.f16x2 %r5511,%r5485,%r5497;
}

	
	{add.f16x2 %r5514,%r5488,%r5500;
}

	
	{sub.f16x2 %r5517,%r5485,%r5497;
}

	
	{sub.f16x2 %r5520,%r5488,%r5500;
}

	
	{add.f16x2 %r5523,%r5491,%r5506;
}

	
	{add.f16x2 %r5526,%r5494,%r5509;
}

	
	{sub.f16x2 %r5529,%r5491,%r5506;
}

	
	{sub.f16x2 %r5532,%r5494,%r5509;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f716;
cvt.rn.f16.f32 high, %f716;
mov.b32 %r5535, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f717;
cvt.rn.f16.f32 high, %f717;
mov.b32 %r5536, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f717;
cvt.rn.f16.f32 high, %f717;
mov.b32 %r5539, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f717;
cvt.rn.f16.f32 high, %f717;
mov.b32 %r5540, {low,high};}


	
	{mul.f16x2 %r5549,%r5523,%r5535;
}

	
	{mul.f16x2 %r5552,%r5526,%r5536;
}

	
	{sub.f16x2 %r5555,%r5549,%r5552;
}

	
	{mul.f16x2 %r5558,%r5523,%r5536;
}

	
	{fma.rn.f16x2 %r5561,%r5526,%r5535,%r5558;
}

	
	{xor.b32 %r5565,%r5517,0x80008000;
}

	
	{mul.f16x2 %r5567,%r5529,%r5539;
}

	
	{mul.f16x2 %r5570,%r5532,%r5540;
}

	
	{sub.f16x2 %r5573,%r5567,%r5570;
}

	
	{mul.f16x2 %r5576,%r5529,%r5540;
}

	
	{fma.rn.f16x2 %r5579,%r5532,%r5539,%r5576;
}

	
	{add.f16x2 %r5583,%r5461,%r5511;
}

	
	{add.f16x2 %r5586,%r5464,%r5514;
}

	
	{sub.f16x2 %r5589,%r5461,%r5511;
}

	
	{sub.f16x2 %r5592,%r5464,%r5514;
}

	
	{add.f16x2 %r5595,%r5473,%r5555;
}

	
	{add.f16x2 %r5598,%r5476,%r5561;
}

	
	{sub.f16x2 %r5601,%r5473,%r5555;
}

	
	{sub.f16x2 %r5604,%r5476,%r5561;
}

	
	{add.f16x2 %r5607,%r5467,%r5520;
}

	
	{add.f16x2 %r5610,%r5470,%r5565;
}

	
	{sub.f16x2 %r5613,%r5467,%r5520;
}

	
	{sub.f16x2 %r5616,%r5470,%r5565;
}

	
	{add.f16x2 %r5619,%r5479,%r5573;
}

	
	{add.f16x2 %r5622,%r5482,%r5579;
}

	
	{sub.f16x2 %r5625,%r5479,%r5573;
}

	
	{sub.f16x2 %r5628,%r5482,%r5579;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f718;
cvt.rn.f16.f32 high, %f718;
mov.b32 %r5631, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f719;
cvt.rn.f16.f32 high, %f719;
mov.b32 %r5632, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f716;
cvt.rn.f16.f32 high, %f716;
mov.b32 %r5633, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f717;
cvt.rn.f16.f32 high, %f717;
mov.b32 %r5634, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f720;
cvt.rn.f16.f32 high, %f720;
mov.b32 %r5635, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f721;
cvt.rn.f16.f32 high, %f721;
mov.b32 %r5636, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f719;
cvt.rn.f16.f32 high, %f719;
mov.b32 %r5639, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f721;
cvt.rn.f16.f32 high, %f721;
mov.b32 %r5640, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f717;
cvt.rn.f16.f32 high, %f717;
mov.b32 %r5641, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f717;
cvt.rn.f16.f32 high, %f717;
mov.b32 %r5642, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f721;
cvt.rn.f16.f32 high, %f721;
mov.b32 %r5643, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f719;
cvt.rn.f16.f32 high, %f719;
mov.b32 %r5644, {low,high};}


	
	{mul.f16x2 %r5661,%r5595,%r5631;
}

	
	{mul.f16x2 %r5664,%r5598,%r5632;
}

	
	{sub.f16x2 %r5667,%r5661,%r5664;
}

	
	{mul.f16x2 %r5670,%r5595,%r5632;
}

	
	{fma.rn.f16x2 %r5673,%r5598,%r5631,%r5670;
}

	
	{mul.f16x2 %r5677,%r5607,%r5633;
}

	
	{mul.f16x2 %r5680,%r5610,%r5634;
}

	
	{sub.f16x2 %r5683,%r5677,%r5680;
}

	
	{mul.f16x2 %r5686,%r5607,%r5634;
}

	
	{fma.rn.f16x2 %r5689,%r5610,%r5633,%r5686;
}

	
	{mul.f16x2 %r5693,%r5619,%r5635;
}

	
	{mul.f16x2 %r5696,%r5622,%r5636;
}

	
	{sub.f16x2 %r5699,%r5693,%r5696;
}

	
	{mul.f16x2 %r5702,%r5619,%r5636;
}

	
	{fma.rn.f16x2 %r5705,%r5622,%r5635,%r5702;
}

	
	{xor.b32 %r5709,%r5589,0x80008000;
}

	
	{mul.f16x2 %r5711,%r5601,%r5639;
}

	
	{mul.f16x2 %r5714,%r5604,%r5640;
}

	
	{sub.f16x2 %r5717,%r5711,%r5714;
}

	
	{mul.f16x2 %r5720,%r5601,%r5640;
}

	
	{fma.rn.f16x2 %r5723,%r5604,%r5639,%r5720;
}

	
	{mul.f16x2 %r5727,%r5613,%r5641;
}

	
	{mul.f16x2 %r5730,%r5616,%r5642;
}

	
	{sub.f16x2 %r5733,%r5727,%r5730;
}

	
	{mul.f16x2 %r5736,%r5613,%r5642;
}

	
	{fma.rn.f16x2 %r5739,%r5616,%r5641,%r5736;
}

	
	{mul.f16x2 %r5743,%r5625,%r5643;
}

	
	{mul.f16x2 %r5746,%r5628,%r5644;
}

	
	{sub.f16x2 %r5749,%r5743,%r5746;
}

	
	{mul.f16x2 %r5752,%r5625,%r5644;
}

	
	{fma.rn.f16x2 %r5755,%r5628,%r5643,%r5752;
}

	
	{add.f16x2 %r5759,%r5387,%r5583;
}

	
	{add.f16x2 %r5762,%r5390,%r5586;
}

	
	{sub.f16x2 %r5765,%r5387,%r5583;
}

	
	{sub.f16x2 %r5768,%r5390,%r5586;
}

	
	{add.f16x2 %r5771,%r5399,%r5667;
}

	
	{add.f16x2 %r5774,%r5402,%r5673;
}

	
	{sub.f16x2 %r5777,%r5399,%r5667;
}

	
	{sub.f16x2 %r5780,%r5402,%r5673;
}

	
	{add.f16x2 %r5783,%r5411,%r5683;
}

	
	{add.f16x2 %r5786,%r5414,%r5689;
}

	
	{sub.f16x2 %r5789,%r5411,%r5683;
}

	
	{sub.f16x2 %r5792,%r5414,%r5689;
}

	
	{add.f16x2 %r5795,%r5423,%r5699;
}

	
	{add.f16x2 %r5798,%r5426,%r5705;
}

	
	{sub.f16x2 %r5801,%r5423,%r5699;
}

	
	{sub.f16x2 %r5804,%r5426,%r5705;
}

	
	{add.f16x2 %r5807,%r5393,%r5592;
}

	
	{add.f16x2 %r5810,%r5396,%r5709;
}

	
	{sub.f16x2 %r5813,%r5393,%r5592;
}

	
	{sub.f16x2 %r5816,%r5396,%r5709;
}

	
	{add.f16x2 %r5819,%r5405,%r5717;
}

	
	{add.f16x2 %r5822,%r5408,%r5723;
}

	
	{sub.f16x2 %r5825,%r5405,%r5717;
}

	
	{sub.f16x2 %r5828,%r5408,%r5723;
}

	
	{add.f16x2 %r5831,%r5417,%r5733;
}

	
	{add.f16x2 %r5834,%r5420,%r5739;
}

	
	{sub.f16x2 %r5837,%r5417,%r5733;
}

	
	{sub.f16x2 %r5840,%r5420,%r5739;
}

	
	{add.f16x2 %r5843,%r5429,%r5749;
}

	
	{add.f16x2 %r5846,%r5432,%r5755;
}

	
	{sub.f16x2 %r5849,%r5429,%r5749;
}

	
	{sub.f16x2 %r5852,%r5432,%r5755;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f338;
cvt.rn.f16.f32 high, %f733;
mov.b32 %r5855, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r5858, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r5860, {high,high};}


	
	{mul.f16x2 %r5862,%r5774,%r5860;
}

	
	{xor.b32 %r5865,%r5862,0x80008000;
}

	
	{fma.rn.f16x2 %r5867,%r5771,%r5858,%r5865;
}

	
	{mul.f16x2 %r5871,%r5771,%r5860;
}

	
	{fma.rn.f16x2 %r5874,%r5774,%r5858,%r5871;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r5878, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r5880, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f722;
cvt.rn.f16.f32 high, %f723;
mov.b32 %r5882, {low,high};}


	
	{mul.f16x2 %r5883,%r5880,%r5882;
}

	
	{mul.f16x2 %r5886,%r5855,%r5878;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r5889, {high,low};}


	
	{fma.rn.f16x2 %r5891,%r5883,%r5889,%r5886;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5891;
mov.b32 %r5895, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5891;
mov.b32 %r5897, {high,high};}


	
	{mul.f16x2 %r5899,%r5786,%r5897;
}

	
	{xor.b32 %r5902,%r5899,0x80008000;
}

	
	{fma.rn.f16x2 %r5904,%r5783,%r5895,%r5902;
}

	
	{mul.f16x2 %r5908,%r5783,%r5897;
}

	
	{fma.rn.f16x2 %r5911,%r5786,%r5895,%r5908;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r5915, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r5917, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f722;
cvt.rn.f16.f32 high, %f723;
mov.b32 %r5919, {low,high};}


	
	{mul.f16x2 %r5920,%r5917,%r5919;
}

	
	{mul.f16x2 %r5923,%r5891,%r5915;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5891;
mov.b32 %r5926, {high,low};}


	
	{fma.rn.f16x2 %r5928,%r5920,%r5926,%r5923;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5928;
mov.b32 %r5932, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5928;
mov.b32 %r5934, {high,high};}


	
	{mul.f16x2 %r5936,%r5798,%r5934;
}

	
	{xor.b32 %r5939,%r5936,0x80008000;
}

	
	{fma.rn.f16x2 %r5941,%r5795,%r5932,%r5939;
}

	
	{mul.f16x2 %r5945,%r5795,%r5934;
}

	
	{fma.rn.f16x2 %r5948,%r5798,%r5932,%r5945;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r5952, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r5954, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f722;
cvt.rn.f16.f32 high, %f723;
mov.b32 %r5956, {low,high};}


	
	{mul.f16x2 %r5957,%r5954,%r5956;
}

	
	{mul.f16x2 %r5960,%r5928,%r5952;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5928;
mov.b32 %r5963, {high,low};}


	
	{fma.rn.f16x2 %r5965,%r5957,%r5963,%r5960;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5965;
mov.b32 %r5969, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5965;
mov.b32 %r5971, {high,high};}


	
	{mul.f16x2 %r5973,%r5810,%r5971;
}

	
	{xor.b32 %r5976,%r5973,0x80008000;
}

	
	{fma.rn.f16x2 %r5978,%r5807,%r5969,%r5976;
}

	
	{mul.f16x2 %r5982,%r5807,%r5971;
}

	
	{fma.rn.f16x2 %r5985,%r5810,%r5969,%r5982;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r5989, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r5991, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f722;
cvt.rn.f16.f32 high, %f723;
mov.b32 %r5993, {low,high};}


	
	{mul.f16x2 %r5994,%r5991,%r5993;
}

	
	{mul.f16x2 %r5997,%r5965,%r5989;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5965;
mov.b32 %r6000, {high,low};}


	
	{fma.rn.f16x2 %r6002,%r5994,%r6000,%r5997;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6002;
mov.b32 %r6006, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6002;
mov.b32 %r6008, {high,high};}


	
	{mul.f16x2 %r6010,%r5822,%r6008;
}

	
	{xor.b32 %r6013,%r6010,0x80008000;
}

	
	{fma.rn.f16x2 %r6015,%r5819,%r6006,%r6013;
}

	
	{mul.f16x2 %r6019,%r5819,%r6008;
}

	
	{fma.rn.f16x2 %r6022,%r5822,%r6006,%r6019;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6026, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6028, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f722;
cvt.rn.f16.f32 high, %f723;
mov.b32 %r6030, {low,high};}


	
	{mul.f16x2 %r6031,%r6028,%r6030;
}

	
	{mul.f16x2 %r6034,%r6002,%r6026;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6002;
mov.b32 %r6037, {high,low};}


	
	{fma.rn.f16x2 %r6039,%r6031,%r6037,%r6034;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6039;
mov.b32 %r6043, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6039;
mov.b32 %r6045, {high,high};}


	
	{mul.f16x2 %r6047,%r5834,%r6045;
}

	
	{xor.b32 %r6050,%r6047,0x80008000;
}

	
	{fma.rn.f16x2 %r6052,%r5831,%r6043,%r6050;
}

	
	{mul.f16x2 %r6056,%r5831,%r6045;
}

	
	{fma.rn.f16x2 %r6059,%r5834,%r6043,%r6056;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6063, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6065, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f722;
cvt.rn.f16.f32 high, %f723;
mov.b32 %r6067, {low,high};}


	
	{mul.f16x2 %r6068,%r6065,%r6067;
}

	
	{mul.f16x2 %r6071,%r6039,%r6063;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6039;
mov.b32 %r6074, {high,low};}


	
	{fma.rn.f16x2 %r6076,%r6068,%r6074,%r6071;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6076;
mov.b32 %r6080, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6076;
mov.b32 %r6082, {high,high};}


	
	{mul.f16x2 %r6084,%r5846,%r6082;
}

	
	{xor.b32 %r6087,%r6084,0x80008000;
}

	
	{fma.rn.f16x2 %r6089,%r5843,%r6080,%r6087;
}

	
	{mul.f16x2 %r6093,%r5843,%r6082;
}

	
	{fma.rn.f16x2 %r6096,%r5846,%r6080,%r6093;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6100, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6102, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f722;
cvt.rn.f16.f32 high, %f723;
mov.b32 %r6104, {low,high};}


	
	{mul.f16x2 %r6105,%r6102,%r6104;
}

	
	{mul.f16x2 %r6108,%r6076,%r6100;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6076;
mov.b32 %r6111, {high,low};}


	
	{fma.rn.f16x2 %r6113,%r6105,%r6111,%r6108;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6113;
mov.b32 %r6117, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6113;
mov.b32 %r6119, {high,high};}


	
	{mul.f16x2 %r6121,%r5768,%r6119;
}

	
	{xor.b32 %r6124,%r6121,0x80008000;
}

	
	{fma.rn.f16x2 %r6126,%r5765,%r6117,%r6124;
}

	
	{mul.f16x2 %r6130,%r5765,%r6119;
}

	
	{fma.rn.f16x2 %r6133,%r5768,%r6117,%r6130;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6137, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6139, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f722;
cvt.rn.f16.f32 high, %f723;
mov.b32 %r6141, {low,high};}


	
	{mul.f16x2 %r6142,%r6139,%r6141;
}

	
	{mul.f16x2 %r6145,%r6113,%r6137;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6113;
mov.b32 %r6148, {high,low};}


	
	{fma.rn.f16x2 %r6150,%r6142,%r6148,%r6145;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6150;
mov.b32 %r6154, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6150;
mov.b32 %r6156, {high,high};}


	
	{mul.f16x2 %r6158,%r5780,%r6156;
}

	
	{xor.b32 %r6161,%r6158,0x80008000;
}

	
	{fma.rn.f16x2 %r6163,%r5777,%r6154,%r6161;
}

	
	{mul.f16x2 %r6167,%r5777,%r6156;
}

	
	{fma.rn.f16x2 %r6170,%r5780,%r6154,%r6167;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6174, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6176, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f722;
cvt.rn.f16.f32 high, %f723;
mov.b32 %r6178, {low,high};}


	
	{mul.f16x2 %r6179,%r6176,%r6178;
}

	
	{mul.f16x2 %r6182,%r6150,%r6174;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6150;
mov.b32 %r6185, {high,low};}


	
	{fma.rn.f16x2 %r6187,%r6179,%r6185,%r6182;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6187;
mov.b32 %r6191, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6187;
mov.b32 %r6193, {high,high};}


	
	{mul.f16x2 %r6195,%r5792,%r6193;
}

	
	{xor.b32 %r6198,%r6195,0x80008000;
}

	
	{fma.rn.f16x2 %r6200,%r5789,%r6191,%r6198;
}

	
	{mul.f16x2 %r6204,%r5789,%r6193;
}

	
	{fma.rn.f16x2 %r6207,%r5792,%r6191,%r6204;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6211, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6213, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f722;
cvt.rn.f16.f32 high, %f723;
mov.b32 %r6215, {low,high};}


	
	{mul.f16x2 %r6216,%r6213,%r6215;
}

	
	{mul.f16x2 %r6219,%r6187,%r6211;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6187;
mov.b32 %r6222, {high,low};}


	
	{fma.rn.f16x2 %r6224,%r6216,%r6222,%r6219;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6224;
mov.b32 %r6228, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6224;
mov.b32 %r6230, {high,high};}


	
	{mul.f16x2 %r6232,%r5804,%r6230;
}

	
	{xor.b32 %r6235,%r6232,0x80008000;
}

	
	{fma.rn.f16x2 %r6237,%r5801,%r6228,%r6235;
}

	
	{mul.f16x2 %r6241,%r5801,%r6230;
}

	
	{fma.rn.f16x2 %r6244,%r5804,%r6228,%r6241;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6248, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6250, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f722;
cvt.rn.f16.f32 high, %f723;
mov.b32 %r6252, {low,high};}


	
	{mul.f16x2 %r6253,%r6250,%r6252;
}

	
	{mul.f16x2 %r6256,%r6224,%r6248;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6224;
mov.b32 %r6259, {high,low};}


	
	{fma.rn.f16x2 %r6261,%r6253,%r6259,%r6256;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6261;
mov.b32 %r6265, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6261;
mov.b32 %r6267, {high,high};}


	
	{mul.f16x2 %r6269,%r5816,%r6267;
}

	
	{xor.b32 %r6272,%r6269,0x80008000;
}

	
	{fma.rn.f16x2 %r6274,%r5813,%r6265,%r6272;
}

	
	{mul.f16x2 %r6278,%r5813,%r6267;
}

	
	{fma.rn.f16x2 %r6281,%r5816,%r6265,%r6278;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6285, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6287, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f722;
cvt.rn.f16.f32 high, %f723;
mov.b32 %r6289, {low,high};}


	
	{mul.f16x2 %r6290,%r6287,%r6289;
}

	
	{mul.f16x2 %r6293,%r6261,%r6285;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6261;
mov.b32 %r6296, {high,low};}


	
	{fma.rn.f16x2 %r6298,%r6290,%r6296,%r6293;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6298;
mov.b32 %r6302, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6298;
mov.b32 %r6304, {high,high};}


	
	{mul.f16x2 %r6306,%r5828,%r6304;
}

	
	{xor.b32 %r6309,%r6306,0x80008000;
}

	
	{fma.rn.f16x2 %r6311,%r5825,%r6302,%r6309;
}

	
	{mul.f16x2 %r6315,%r5825,%r6304;
}

	
	{fma.rn.f16x2 %r6318,%r5828,%r6302,%r6315;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6322, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6324, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f722;
cvt.rn.f16.f32 high, %f723;
mov.b32 %r6326, {low,high};}


	
	{mul.f16x2 %r6327,%r6324,%r6326;
}

	
	{mul.f16x2 %r6330,%r6298,%r6322;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6298;
mov.b32 %r6333, {high,low};}


	
	{fma.rn.f16x2 %r6335,%r6327,%r6333,%r6330;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6335;
mov.b32 %r6339, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6335;
mov.b32 %r6341, {high,high};}


	
	{mul.f16x2 %r6343,%r5840,%r6341;
}

	
	{xor.b32 %r6346,%r6343,0x80008000;
}

	
	{fma.rn.f16x2 %r6348,%r5837,%r6339,%r6346;
}

	
	{mul.f16x2 %r6352,%r5837,%r6341;
}

	
	{fma.rn.f16x2 %r6355,%r5840,%r6339,%r6352;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6359, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5855;
mov.b32 %r6361, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f722;
cvt.rn.f16.f32 high, %f723;
mov.b32 %r6363, {low,high};}


	
	{mul.f16x2 %r6364,%r6361,%r6363;
}

	
	{mul.f16x2 %r6367,%r6335,%r6359;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6335;
mov.b32 %r6370, {high,low};}


	
	{fma.rn.f16x2 %r6372,%r6364,%r6370,%r6367;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6372;
mov.b32 %r6376, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6372;
mov.b32 %r6378, {high,high};}


	
	{mul.f16x2 %r6380,%r5852,%r6378;
}

	
	{xor.b32 %r6383,%r6380,0x80008000;
}

	
	{fma.rn.f16x2 %r6385,%r5849,%r6376,%r6383;
}

	
	{mul.f16x2 %r6389,%r5849,%r6378;
}

	
	{fma.rn.f16x2 %r6392,%r5852,%r6376,%r6389;
}

	barrier.sync 0;
st.shared.u32 [%r395], %r5759;
st.shared.u32 [%r395+64], %r5867;
st.shared.u32 [%r395+128], %r5904;
st.shared.u32 [%r395+192], %r5941;
st.shared.u32 [%r395+256], %r5978;
st.shared.u32 [%r395+320], %r6015;
st.shared.u32 [%r395+384], %r6052;
st.shared.u32 [%r395+448], %r6089;
st.shared.u32 [%r395+512], %r6126;
st.shared.u32 [%r395+576], %r6163;
st.shared.u32 [%r395+640], %r6200;
st.shared.u32 [%r395+704], %r6237;
st.shared.u32 [%r395+768], %r6274;
st.shared.u32 [%r395+832], %r6311;
st.shared.u32 [%r395+896], %r6348;
st.shared.u32 [%r395+960], %r6385;
barrier.sync 0;
ld.shared.u32 %r493, [%r396];
ld.shared.u32 %r494, [%r396+256];
ld.shared.u32 %r495, [%r396+512];
ld.shared.u32 %r496, [%r396+768];
ld.shared.u32 %r497, [%r396+1024];
ld.shared.u32 %r498, [%r396+1280];
ld.shared.u32 %r499, [%r396+1536];
ld.shared.u32 %r500, [%r396+1792];
ld.shared.u32 %r501, [%r396+2048];
ld.shared.u32 %r502, [%r396+2304];
ld.shared.u32 %r503, [%r396+2560];
ld.shared.u32 %r504, [%r396+2816];
ld.shared.u32 %r505, [%r396+3072];
ld.shared.u32 %r506, [%r396+3328];
ld.shared.u32 %r507, [%r396+3584];
ld.shared.u32 %r508, [%r396+3840];
barrier.sync 0;
st.shared.u32 [%r395], %r5762;
st.shared.u32 [%r395+64], %r5874;
st.shared.u32 [%r395+128], %r5911;
st.shared.u32 [%r395+192], %r5948;
st.shared.u32 [%r395+256], %r5985;
st.shared.u32 [%r395+320], %r6022;
st.shared.u32 [%r395+384], %r6059;
st.shared.u32 [%r395+448], %r6096;
st.shared.u32 [%r395+512], %r6133;
st.shared.u32 [%r395+576], %r6170;
st.shared.u32 [%r395+640], %r6207;
st.shared.u32 [%r395+704], %r6244;
st.shared.u32 [%r395+768], %r6281;
st.shared.u32 [%r395+832], %r6318;
st.shared.u32 [%r395+896], %r6355;
st.shared.u32 [%r395+960], %r6392;
barrier.sync 0;
ld.shared.u32 %r6417, [%r396];
ld.shared.u32 %r6467, [%r396+256];
ld.shared.u32 %r6517, [%r396+512];
ld.shared.u32 %r6567, [%r396+768];
ld.shared.u32 %r6429, [%r396+1024];
ld.shared.u32 %r6479, [%r396+1280];
ld.shared.u32 %r6529, [%r396+1536];
ld.shared.u32 %r6579, [%r396+1792];
ld.shared.u32 %r6418, [%r396+2048];
ld.shared.u32 %r6468, [%r396+2304];
ld.shared.u32 %r6518, [%r396+2560];
ld.shared.u32 %r6568, [%r396+2816];
ld.shared.u32 %r6430, [%r396+3072];
ld.shared.u32 %r6480, [%r396+3328];
ld.shared.u32 %r6530, [%r396+3584];
ld.shared.u32 %r6580, [%r396+3840];

	{add.f16x2 %r6413,%r493,%r501;
}

	
	{add.f16x2 %r6416,%r6417,%r6418;
}

	
	{sub.f16x2 %r6419,%r493,%r501;
}

	
	{sub.f16x2 %r6422,%r6417,%r6418;
}

	
	{add.f16x2 %r6425,%r497,%r505;
}

	
	{add.f16x2 %r6428,%r6429,%r6430;
}

	
	{sub.f16x2 %r6431,%r497,%r505;
}

	
	{sub.f16x2 %r6434,%r6429,%r6430;
}

	
	{xor.b32 %r6437,%r6431,0x80008000;
}

	
	{add.f16x2 %r6439,%r6413,%r6425;
}

	
	{add.f16x2 %r7273,%r6416,%r6428;
}

	st.local.u32 [%rd3], %r6439;
st.local.u32 [%rd3+4], %r7273;

	{sub.f16x2 %r6448,%r6416,%r6428;
}

	
	{sub.f16x2 %r6445,%r6413,%r6425;
}

	st.local.v2.u32 [%rd3+64], {%r6445, %r6448};

	{add.f16x2 %r6454,%r6422,%r6437;
}

	
	{add.f16x2 %r6451,%r6419,%r6434;
}

	st.local.v2.u32 [%rd3+32], {%r6451, %r6454};

	{sub.f16x2 %r6460,%r6422,%r6437;
}

	
	{sub.f16x2 %r6457,%r6419,%r6434;
}

	st.local.v2.u32 [%rd3+96], {%r6457, %r6460};

	{add.f16x2 %r6463,%r494,%r502;
}

	
	{add.f16x2 %r6466,%r6467,%r6468;
}

	
	{sub.f16x2 %r6469,%r494,%r502;
}

	
	{sub.f16x2 %r6472,%r6467,%r6468;
}

	
	{add.f16x2 %r6475,%r498,%r506;
}

	
	{add.f16x2 %r6478,%r6479,%r6480;
}

	
	{sub.f16x2 %r6481,%r498,%r506;
}

	
	{sub.f16x2 %r6484,%r6479,%r6480;
}

	
	{xor.b32 %r6487,%r6481,0x80008000;
}

	
	{add.f16x2 %r6492,%r6466,%r6478;
}

	
	{add.f16x2 %r6489,%r6463,%r6475;
}

	st.local.v2.u32 [%rd3+8], {%r6489, %r6492};

	{sub.f16x2 %r6498,%r6466,%r6478;
}

	
	{sub.f16x2 %r6495,%r6463,%r6475;
}

	st.local.v2.u32 [%rd3+72], {%r6495, %r6498};

	{add.f16x2 %r6504,%r6472,%r6487;
}

	
	{add.f16x2 %r6501,%r6469,%r6484;
}

	st.local.v2.u32 [%rd3+40], {%r6501, %r6504};

	{sub.f16x2 %r6510,%r6472,%r6487;
}

	
	{sub.f16x2 %r6507,%r6469,%r6484;
}

	st.local.v2.u32 [%rd3+104], {%r6507, %r6510};

	{add.f16x2 %r6513,%r495,%r503;
}

	
	{add.f16x2 %r6516,%r6517,%r6518;
}

	
	{sub.f16x2 %r6519,%r495,%r503;
}

	
	{sub.f16x2 %r6522,%r6517,%r6518;
}

	
	{add.f16x2 %r6525,%r499,%r507;
}

	
	{add.f16x2 %r6528,%r6529,%r6530;
}

	
	{sub.f16x2 %r6531,%r499,%r507;
}

	
	{sub.f16x2 %r6534,%r6529,%r6530;
}

	
	{xor.b32 %r6537,%r6531,0x80008000;
}

	
	{add.f16x2 %r6542,%r6516,%r6528;
}

	
	{add.f16x2 %r6539,%r6513,%r6525;
}

	st.local.v2.u32 [%rd3+16], {%r6539, %r6542};

	{sub.f16x2 %r6548,%r6516,%r6528;
}

	
	{sub.f16x2 %r6545,%r6513,%r6525;
}

	st.local.v2.u32 [%rd3+80], {%r6545, %r6548};

	{add.f16x2 %r6554,%r6522,%r6537;
}

	
	{add.f16x2 %r6551,%r6519,%r6534;
}

	st.local.v2.u32 [%rd3+48], {%r6551, %r6554};

	{sub.f16x2 %r6560,%r6522,%r6537;
}

	
	{sub.f16x2 %r6557,%r6519,%r6534;
}

	st.local.v2.u32 [%rd3+112], {%r6557, %r6560};

	{add.f16x2 %r6563,%r496,%r504;
}

	
	{add.f16x2 %r6566,%r6567,%r6568;
}

	
	{sub.f16x2 %r6569,%r496,%r504;
}

	
	{sub.f16x2 %r6572,%r6567,%r6568;
}

	
	{add.f16x2 %r6575,%r500,%r508;
}

	
	{add.f16x2 %r6578,%r6579,%r6580;
}

	
	{sub.f16x2 %r6581,%r500,%r508;
}

	
	{sub.f16x2 %r6584,%r6579,%r6580;
}

	
	{xor.b32 %r6587,%r6581,0x80008000;
}

	
	{add.f16x2 %r6592,%r6566,%r6578;
}

	
	{add.f16x2 %r6589,%r6563,%r6575;
}

	st.local.v2.u32 [%rd3+24], {%r6589, %r6592};

	{sub.f16x2 %r6598,%r6566,%r6578;
}

	
	{sub.f16x2 %r6595,%r6563,%r6575;
}

	st.local.v2.u32 [%rd3+88], {%r6595, %r6598};

	{add.f16x2 %r6604,%r6572,%r6587;
}

	
	{add.f16x2 %r6601,%r6569,%r6584;
}

	st.local.v2.u32 [%rd3+56], {%r6601, %r6604};

	{sub.f16x2 %r6610,%r6572,%r6587;
}

	
	{sub.f16x2 %r6607,%r6569,%r6584;
}

	st.local.v2.u32 [%rd3+120], {%r6607, %r6610};
mov.u32 %r7274, 0;
bra.uni BB5_110;

BB5_119:
ld.local.u32 %r7273, [%rd26+8];

BB5_110:
mul.wide.s32 %rd196, %r7274, 8;
add.s64 %rd197, %rd3, %rd196;
add.s64 %rd26, %rd197, 4;

	{xor.b32 %r6614,%r7273,0x80008000;
}

	st.local.u32 [%rd197+4], %r6614;
mov.f32 %f675, 0f44800000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f675;
mov.b32 %r6616, {low,low};}


	ld.local.u32 %r514, [%rd197];

	{.reg .f16 low,high;
mov.b32 {low,high}, %r514;
mov.b16 %rs13, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6616;
mov.b16 %rs14, low;}

	
	{ cvt.f32.f16 %f676, %rs13;}


	
	{ cvt.f32.f16 %f677, %rs14;}


	
	{rcp.approx.ftz.f32 %f678, %f677;
}

	mul.f32 %f680, %f676, %f678;

	{ cvt.rn.f16.f32 %rs53, %f680;}


	and.b16 %rs19, %rs53, 32767;
mov.u16 %rs20, 143;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs19, %rs20;
selp.u16 %rs18, 1, 0, __$temp3;}

	setp.ne.s16	%p42, %rs18, 0;
setp.ne.s16	%p43, %rs19, 0;
and.pred %p44, %p43, %p42;
@!%p44 bra BB5_112;
bra.uni BB5_111;

BB5_111:
neg.f32 %f682, %f677;
fma.rn.f32 %f683, %f682, %f680, %f676;
fma.rn.f32 %f681, %f678, %f683, %f680;

	{ cvt.rn.f16.f32 %rs53, %f681;}



BB5_112:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r514;
mov.b16 %rs22, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6616;
mov.b16 %rs23, high;}

	
	{ cvt.f32.f16 %f684, %rs22;}


	
	{ cvt.f32.f16 %f685, %rs23;}


	
	{rcp.approx.ftz.f32 %f686, %f685;
}

	mul.f32 %f688, %f684, %f686;

	{ cvt.rn.f16.f32 %rs54, %f688;}


	and.b16 %rs28, %rs54, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs28, %rs20;
selp.u16 %rs27, 1, 0, __$temp3;}

	setp.ne.s16	%p45, %rs27, 0;
setp.ne.s16	%p46, %rs28, 0;
and.pred %p47, %p46, %p45;
@!%p47 bra BB5_114;
bra.uni BB5_113;

BB5_113:
neg.f32 %f690, %f685;
fma.rn.f32 %f691, %f690, %f688, %f684;
fma.rn.f32 %f689, %f686, %f691, %f688;

	{ cvt.rn.f16.f32 %rs54, %f689;}



BB5_114:

	{ mov.b32 %r6621, {%rs53,%rs54};}


	st.local.u32 [%rd26+-4], %r6621;

	{.reg .f16 low,high;
mov.b32 {low,high}, %r6614;
mov.b16 %rs33, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6616;
mov.b16 %rs34, low;}

	
	{ cvt.f32.f16 %f692, %rs33;}


	
	{ cvt.f32.f16 %f693, %rs34;}


	
	{rcp.approx.ftz.f32 %f694, %f693;
}

	mul.f32 %f696, %f692, %f694;

	{ cvt.rn.f16.f32 %rs55, %f696;}


	and.b16 %rs39, %rs55, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs39, %rs20;
selp.u16 %rs38, 1, 0, __$temp3;}

	setp.ne.s16	%p48, %rs38, 0;
setp.ne.s16	%p49, %rs39, 0;
and.pred %p50, %p49, %p48;
@!%p50 bra BB5_116;
bra.uni BB5_115;

BB5_115:
neg.f32 %f698, %f693;
fma.rn.f32 %f699, %f698, %f696, %f692;
fma.rn.f32 %f697, %f694, %f699, %f696;

	{ cvt.rn.f16.f32 %rs55, %f697;}



BB5_116:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r6614;
mov.b16 %rs42, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6616;
mov.b16 %rs43, high;}

	
	{ cvt.f32.f16 %f700, %rs42;}


	
	{ cvt.f32.f16 %f701, %rs43;}


	
	{rcp.approx.ftz.f32 %f702, %f701;
}

	mul.f32 %f704, %f700, %f702;

	{ cvt.rn.f16.f32 %rs56, %f704;}


	and.b16 %rs48, %rs56, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs48, %rs20;
selp.u16 %rs47, 1, 0, __$temp3;}

	setp.ne.s16	%p51, %rs47, 0;
setp.ne.s16	%p52, %rs48, 0;
and.pred %p53, %p52, %p51;
@!%p53 bra BB5_118;
bra.uni BB5_117;

BB5_117:
neg.f32 %f706, %f701;
fma.rn.f32 %f707, %f706, %f704, %f700;
fma.rn.f32 %f705, %f702, %f707, %f704;

	{ cvt.rn.f16.f32 %rs56, %f705;}



BB5_118:

	{ mov.b32 %r6626, {%rs55,%rs56};}


	shl.b32 %r6648, %r7274, 6;
and.b32 %r6649, %r6648, 268435392;
add.s32 %r6650, %r6649, %r26;
mul.wide.u32 %rd199, %r6650, 4;
add.s64 %rd198, %rd2, %rd199;

	ld.global.nc.b32 %r6627, [%rd198];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6627;
mov.b32 %r6628, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6627;
mov.b32 %r6630, {high,high};}


	
	{mul.f16x2 %r6632,%r6621,%r6628;
}

	
	{mul.f16x2 %r6635,%r6626,%r6630;
}

	
	{sub.f16x2 %r6638,%r6632,%r6635;
}

	st.local.u32 [%rd26+-4], %r6638;

	{mul.f16x2 %r6641,%r6621,%r6630;
}

	
	{fma.rn.f16x2 %r6644,%r6626,%r6628,%r6641;
}

	st.local.u32 [%rd26], %r6644;
add.s32 %r7274, %r7274, 1;
setp.eq.s32	%p54, %r7274, 16;
@%p54 bra BB5_120;
bra.uni BB5_119;

BB5_120:
mov.u32 %r7158, %ctaid.x;
mov.u32 %r7157, %tid.y;
shl.b32 %r7156, %r7158, 1;
add.s32 %r7155, %r7156, %r7157;
shl.b32 %r7154, %r7155, 1;
setp.ge.u32	%p94, %r7154, %r535;
@%p94 bra BB5_194;

setp.ne.s32	%p56, %r531, 1;
@%p56 bra BB5_123;

ld.local.u32 %r6656, [%rd3];
ld.local.u32 %r6657, [%rd3+4];
st.local.u32 [%rd3], %r6657;
st.local.u32 [%rd3+4], %r6656;
ld.local.v2.u32 {%r6658, %r6659}, [%rd3+8];
st.local.u32 [%rd3+8], %r6659;
st.local.u32 [%rd3+12], %r6658;
ld.local.v4.u32 {%r6662, %r6663, %r6664, %r6665}, [%rd3+16];
st.local.v4.u32 [%rd3+16], {%r6663, %r6662, %r6665, %r6664};
ld.local.v4.u32 {%r6670, %r6671, %r6672, %r6673}, [%rd3+32];
st.local.v4.u32 [%rd3+32], {%r6671, %r6670, %r6673, %r6672};
ld.local.v4.u32 {%r6678, %r6679, %r6680, %r6681}, [%rd3+48];
st.local.v4.u32 [%rd3+48], {%r6679, %r6678, %r6681, %r6680};
ld.local.v4.u32 {%r6686, %r6687, %r6688, %r6689}, [%rd3+64];
st.local.v4.u32 [%rd3+64], {%r6687, %r6686, %r6689, %r6688};
ld.local.v4.u32 {%r6694, %r6695, %r6696, %r6697}, [%rd3+80];
st.local.v4.u32 [%rd3+80], {%r6695, %r6694, %r6697, %r6696};
ld.local.v4.u32 {%r6702, %r6703, %r6704, %r6705}, [%rd3+96];
st.local.v4.u32 [%rd3+96], {%r6703, %r6702, %r6705, %r6704};
ld.local.v4.u32 {%r6710, %r6711, %r6712, %r6713}, [%rd3+112];
st.local.v4.u32 [%rd3+112], {%r6711, %r6710, %r6713, %r6712};

BB5_123:
ld.param.u32 %r7082, [_Z21regular_bluestein_fftILj1024ELj16ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+32];
mov.u32 %r7081, %ctaid.x;
mov.u32 %r7080, %tid.y;
shl.b32 %r7079, %r7081, 1;
add.s32 %r7078, %r7079, %r7080;
shl.b32 %r7077, %r7078, 1;
add.s32 %r518, %r7077, 1;
rem.u32 %r6723, %r7077, %r532;
div.u32 %r519, %r7077, %r532;
setp.eq.s32	%p57, %r534, 1;
setp.eq.s32	%p58, %r7082, 1;
and.pred %p2, %p57, %p58;
mul.lo.s32 %r520, %r6723, %r541;
@%p2 bra BB5_125;
bra.uni BB5_124;

BB5_125:
mad.lo.s32 %r7275, %r519, %r542, %r520;
bra.uni BB5_126;

BB5_124:
rem.u32 %r6724, %r519, %r533;
div.u32 %r6725, %r519, %r533;
rem.u32 %r6726, %r6725, %r534;
div.u32 %r6727, %r6725, %r534;
mad.lo.s32 %r6728, %r6724, %r542, %r520;
mad.lo.s32 %r6729, %r6726, %r543, %r6728;
mad.lo.s32 %r7275, %r6727, %r544, %r6729;

BB5_126:
rem.u32 %r6730, %r518, %r532;
div.u32 %r524, %r518, %r532;
mul.lo.s32 %r525, %r6730, %r541;
@%p2 bra BB5_128;
bra.uni BB5_127;

BB5_128:
mad.lo.s32 %r7276, %r524, %r542, %r525;
bra.uni BB5_129;

BB5_127:
rem.u32 %r6731, %r524, %r533;
div.u32 %r6732, %r524, %r533;
rem.u32 %r6733, %r6732, %r534;
div.u32 %r6734, %r6732, %r534;
mad.lo.s32 %r6735, %r6731, %r542, %r525;
mad.lo.s32 %r6736, %r6733, %r543, %r6735;
mad.lo.s32 %r7276, %r6734, %r544, %r6736;

BB5_129:
ld.param.u64 %rd305, [_Z21regular_bluestein_fftILj1024ELj16ELj4EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+8];
mov.u32 %r7083, %ctaid.x;
ld.local.u32 %r6738, [%rd3];
ld.local.u32 %r6739, [%rd3+4];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6738;
mov.b32 {blow,bhigh}, %r6739;
mov.b32 %r6737, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6738;
mov.b32 {blow,bhigh}, %r6739;
mov.b32 %r6740, {ahigh,bhigh};}


	st.local.u32 [%rd3], %r6737;
st.local.u32 [%rd3+4], %r6740;
ld.local.v2.u32 {%r6833, %r6834}, [%rd3+8];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6833;
mov.b32 {blow,bhigh}, %r6834;
mov.b32 %r6746, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6833;
mov.b32 {blow,bhigh}, %r6834;
mov.b32 %r6743, {alow,blow};}


	st.local.v2.u32 [%rd3+8], {%r6743, %r6746};
ld.local.v2.u32 {%r6835, %r6836}, [%rd3+16];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6835;
mov.b32 {blow,bhigh}, %r6836;
mov.b32 %r6752, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6835;
mov.b32 {blow,bhigh}, %r6836;
mov.b32 %r6749, {alow,blow};}


	st.local.v2.u32 [%rd3+16], {%r6749, %r6752};
ld.local.v2.u32 {%r6837, %r6838}, [%rd3+24];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6837;
mov.b32 {blow,bhigh}, %r6838;
mov.b32 %r6758, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6837;
mov.b32 {blow,bhigh}, %r6838;
mov.b32 %r6755, {alow,blow};}


	st.local.v2.u32 [%rd3+24], {%r6755, %r6758};
ld.local.v2.u32 {%r6839, %r6840}, [%rd3+32];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6839;
mov.b32 {blow,bhigh}, %r6840;
mov.b32 %r6764, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6839;
mov.b32 {blow,bhigh}, %r6840;
mov.b32 %r6761, {alow,blow};}


	st.local.v2.u32 [%rd3+32], {%r6761, %r6764};
ld.local.v2.u32 {%r6841, %r6842}, [%rd3+40];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6841;
mov.b32 {blow,bhigh}, %r6842;
mov.b32 %r6770, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6841;
mov.b32 {blow,bhigh}, %r6842;
mov.b32 %r6767, {alow,blow};}


	st.local.v2.u32 [%rd3+40], {%r6767, %r6770};
ld.local.v2.u32 {%r6843, %r6844}, [%rd3+48];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6843;
mov.b32 {blow,bhigh}, %r6844;
mov.b32 %r6776, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6843;
mov.b32 {blow,bhigh}, %r6844;
mov.b32 %r6773, {alow,blow};}


	st.local.v2.u32 [%rd3+48], {%r6773, %r6776};
ld.local.v2.u32 {%r6845, %r6846}, [%rd3+56];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6845;
mov.b32 {blow,bhigh}, %r6846;
mov.b32 %r6782, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6845;
mov.b32 {blow,bhigh}, %r6846;
mov.b32 %r6779, {alow,blow};}


	st.local.v2.u32 [%rd3+56], {%r6779, %r6782};
ld.local.v2.u32 {%r6847, %r6848}, [%rd3+64];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6847;
mov.b32 {blow,bhigh}, %r6848;
mov.b32 %r6788, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6847;
mov.b32 {blow,bhigh}, %r6848;
mov.b32 %r6785, {alow,blow};}


	st.local.v2.u32 [%rd3+64], {%r6785, %r6788};
ld.local.v2.u32 {%r6849, %r6850}, [%rd3+72];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6849;
mov.b32 {blow,bhigh}, %r6850;
mov.b32 %r6794, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6849;
mov.b32 {blow,bhigh}, %r6850;
mov.b32 %r6791, {alow,blow};}


	st.local.v2.u32 [%rd3+72], {%r6791, %r6794};
ld.local.v2.u32 {%r6851, %r6852}, [%rd3+80];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6851;
mov.b32 {blow,bhigh}, %r6852;
mov.b32 %r6800, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6851;
mov.b32 {blow,bhigh}, %r6852;
mov.b32 %r6797, {alow,blow};}


	st.local.v2.u32 [%rd3+80], {%r6797, %r6800};
ld.local.v2.u32 {%r6853, %r6854}, [%rd3+88];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6853;
mov.b32 {blow,bhigh}, %r6854;
mov.b32 %r6806, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6853;
mov.b32 {blow,bhigh}, %r6854;
mov.b32 %r6803, {alow,blow};}


	st.local.v2.u32 [%rd3+88], {%r6803, %r6806};
ld.local.v2.u32 {%r6855, %r6856}, [%rd3+96];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6855;
mov.b32 {blow,bhigh}, %r6856;
mov.b32 %r6812, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6855;
mov.b32 {blow,bhigh}, %r6856;
mov.b32 %r6809, {alow,blow};}


	st.local.v2.u32 [%rd3+96], {%r6809, %r6812};
ld.local.v2.u32 {%r6857, %r6858}, [%rd3+104];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6857;
mov.b32 {blow,bhigh}, %r6858;
mov.b32 %r6818, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6857;
mov.b32 {blow,bhigh}, %r6858;
mov.b32 %r6815, {alow,blow};}


	st.local.v2.u32 [%rd3+104], {%r6815, %r6818};
ld.local.v2.u32 {%r6859, %r6860}, [%rd3+112];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6859;
mov.b32 {blow,bhigh}, %r6860;
mov.b32 %r6824, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6859;
mov.b32 {blow,bhigh}, %r6860;
mov.b32 %r6821, {alow,blow};}


	st.local.v2.u32 [%rd3+112], {%r6821, %r6824};
ld.local.v2.u32 {%r6861, %r6862}, [%rd3+120];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6861;
mov.b32 {blow,bhigh}, %r6862;
mov.b32 %r6830, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r6861;
mov.b32 {blow,bhigh}, %r6862;
mov.b32 %r6827, {alow,blow};}


	st.local.v2.u32 [%rd3+120], {%r6827, %r6830};
mov.u32 %r6863, %nctaid.x;
add.s32 %r6864, %r6863, -1;
setp.lt.u32	%p59, %r7083, %r6864;
setp.lt.u32	%p60, %r518, %r535;
or.pred %p61, %p59, %p60;
cvta.to.global.u64 %rd27, %rd305;
@%p61 bra BB5_162;
bra.uni BB5_130;

BB5_162:
setp.ge.u32	%p78, %r26, %r23;
@%p78 bra BB5_164;

mul.lo.s32 %r6927, %r26, %r537;
add.s32 %r6928, %r6927, %r7275;
add.s32 %r6929, %r6927, %r7276;
mul.wide.u32 %rd232, %r6928, 4;
add.s64 %rd233, %rd27, %rd232;
st.global.u32 [%rd233], %r6737;
ld.local.u32 %r6930, [%rd3+4];
mul.wide.u32 %rd234, %r6929, 4;
add.s64 %rd235, %rd27, %rd234;
st.global.u32 [%rd235], %r6930;

BB5_164:
add.s32 %r7114, %r26, 64;
setp.ge.u32	%p79, %r7114, %r23;
@%p79 bra BB5_166;

add.s32 %r7143, %r26, 64;
mul.lo.s32 %r6933, %r7143, %r537;
add.s32 %r6934, %r6933, %r7275;
add.s32 %r6935, %r6933, %r7276;
ld.local.v2.u32 {%r6936, %r6937}, [%rd3+8];
mul.wide.u32 %rd236, %r6934, 4;
add.s64 %rd237, %rd27, %rd236;
st.global.u32 [%rd237], %r6936;
mul.wide.u32 %rd238, %r6935, 4;
add.s64 %rd239, %rd27, %rd238;
st.global.u32 [%rd239], %r6937;

BB5_166:
add.s32 %r7115, %r26, 128;
setp.ge.u32	%p80, %r7115, %r23;
@%p80 bra BB5_168;

add.s32 %r7142, %r26, 128;
mul.lo.s32 %r6942, %r7142, %r537;
add.s32 %r6943, %r6942, %r7275;
add.s32 %r6944, %r6942, %r7276;
ld.local.v2.u32 {%r6945, %r6946}, [%rd3+16];
mul.wide.u32 %rd240, %r6943, 4;
add.s64 %rd241, %rd27, %rd240;
st.global.u32 [%rd241], %r6945;
mul.wide.u32 %rd242, %r6944, 4;
add.s64 %rd243, %rd27, %rd242;
st.global.u32 [%rd243], %r6946;

BB5_168:
add.s32 %r7116, %r26, 192;
setp.ge.u32	%p81, %r7116, %r23;
@%p81 bra BB5_170;

add.s32 %r7141, %r26, 192;
mul.lo.s32 %r6951, %r7141, %r537;
add.s32 %r6952, %r6951, %r7275;
add.s32 %r6953, %r6951, %r7276;
ld.local.v2.u32 {%r6954, %r6955}, [%rd3+24];
mul.wide.u32 %rd244, %r6952, 4;
add.s64 %rd245, %rd27, %rd244;
st.global.u32 [%rd245], %r6954;
mul.wide.u32 %rd246, %r6953, 4;
add.s64 %rd247, %rd27, %rd246;
st.global.u32 [%rd247], %r6955;

BB5_170:
add.s32 %r7117, %r26, 256;
setp.ge.u32	%p82, %r7117, %r23;
@%p82 bra BB5_172;

add.s32 %r7140, %r26, 256;
mul.lo.s32 %r6960, %r7140, %r537;
add.s32 %r6961, %r6960, %r7275;
add.s32 %r6962, %r6960, %r7276;
ld.local.v2.u32 {%r6963, %r6964}, [%rd3+32];
mul.wide.u32 %rd248, %r6961, 4;
add.s64 %rd249, %rd27, %rd248;
st.global.u32 [%rd249], %r6963;
mul.wide.u32 %rd250, %r6962, 4;
add.s64 %rd251, %rd27, %rd250;
st.global.u32 [%rd251], %r6964;

BB5_172:
add.s32 %r7118, %r26, 320;
setp.ge.u32	%p83, %r7118, %r23;
@%p83 bra BB5_174;

add.s32 %r7139, %r26, 320;
mul.lo.s32 %r6969, %r7139, %r537;
add.s32 %r6970, %r6969, %r7275;
add.s32 %r6971, %r6969, %r7276;
ld.local.v2.u32 {%r6972, %r6973}, [%rd3+40];
mul.wide.u32 %rd252, %r6970, 4;
add.s64 %rd253, %rd27, %rd252;
st.global.u32 [%rd253], %r6972;
mul.wide.u32 %rd254, %r6971, 4;
add.s64 %rd255, %rd27, %rd254;
st.global.u32 [%rd255], %r6973;

BB5_174:
add.s32 %r7119, %r26, 384;
setp.ge.u32	%p84, %r7119, %r23;
@%p84 bra BB5_176;

add.s32 %r7138, %r26, 384;
mul.lo.s32 %r6978, %r7138, %r537;
add.s32 %r6979, %r6978, %r7275;
add.s32 %r6980, %r6978, %r7276;
ld.local.v2.u32 {%r6981, %r6982}, [%rd3+48];
mul.wide.u32 %rd256, %r6979, 4;
add.s64 %rd257, %rd27, %rd256;
st.global.u32 [%rd257], %r6981;
mul.wide.u32 %rd258, %r6980, 4;
add.s64 %rd259, %rd27, %rd258;
st.global.u32 [%rd259], %r6982;

BB5_176:
add.s32 %r7120, %r26, 448;
setp.ge.u32	%p85, %r7120, %r23;
@%p85 bra BB5_178;

add.s32 %r7137, %r26, 448;
mul.lo.s32 %r6987, %r7137, %r537;
add.s32 %r6988, %r6987, %r7275;
add.s32 %r6989, %r6987, %r7276;
ld.local.v2.u32 {%r6990, %r6991}, [%rd3+56];
mul.wide.u32 %rd260, %r6988, 4;
add.s64 %rd261, %rd27, %rd260;
st.global.u32 [%rd261], %r6990;
mul.wide.u32 %rd262, %r6989, 4;
add.s64 %rd263, %rd27, %rd262;
st.global.u32 [%rd263], %r6991;

BB5_178:
add.s32 %r7121, %r26, 512;
setp.ge.u32	%p86, %r7121, %r23;
@%p86 bra BB5_180;

add.s32 %r7136, %r26, 512;
mul.lo.s32 %r6996, %r7136, %r537;
add.s32 %r6997, %r6996, %r7275;
add.s32 %r6998, %r6996, %r7276;
ld.local.v2.u32 {%r6999, %r7000}, [%rd3+64];
mul.wide.u32 %rd264, %r6997, 4;
add.s64 %rd265, %rd27, %rd264;
st.global.u32 [%rd265], %r6999;
mul.wide.u32 %rd266, %r6998, 4;
add.s64 %rd267, %rd27, %rd266;
st.global.u32 [%rd267], %r7000;

BB5_180:
add.s32 %r7122, %r26, 576;
setp.ge.u32	%p87, %r7122, %r23;
@%p87 bra BB5_182;

add.s32 %r7135, %r26, 576;
mul.lo.s32 %r7005, %r7135, %r537;
add.s32 %r7006, %r7005, %r7275;
add.s32 %r7007, %r7005, %r7276;
ld.local.v2.u32 {%r7008, %r7009}, [%rd3+72];
mul.wide.u32 %rd268, %r7006, 4;
add.s64 %rd269, %rd27, %rd268;
st.global.u32 [%rd269], %r7008;
mul.wide.u32 %rd270, %r7007, 4;
add.s64 %rd271, %rd27, %rd270;
st.global.u32 [%rd271], %r7009;

BB5_182:
add.s32 %r7123, %r26, 640;
setp.ge.u32	%p88, %r7123, %r23;
@%p88 bra BB5_184;

add.s32 %r7134, %r26, 640;
mul.lo.s32 %r7014, %r7134, %r537;
add.s32 %r7015, %r7014, %r7275;
add.s32 %r7016, %r7014, %r7276;
ld.local.v2.u32 {%r7017, %r7018}, [%rd3+80];
mul.wide.u32 %rd272, %r7015, 4;
add.s64 %rd273, %rd27, %rd272;
st.global.u32 [%rd273], %r7017;
mul.wide.u32 %rd274, %r7016, 4;
add.s64 %rd275, %rd27, %rd274;
st.global.u32 [%rd275], %r7018;

BB5_184:
add.s32 %r7124, %r26, 704;
setp.ge.u32	%p89, %r7124, %r23;
@%p89 bra BB5_186;

add.s32 %r7133, %r26, 704;
mul.lo.s32 %r7023, %r7133, %r537;
add.s32 %r7024, %r7023, %r7275;
add.s32 %r7025, %r7023, %r7276;
ld.local.v2.u32 {%r7026, %r7027}, [%rd3+88];
mul.wide.u32 %rd276, %r7024, 4;
add.s64 %rd277, %rd27, %rd276;
st.global.u32 [%rd277], %r7026;
mul.wide.u32 %rd278, %r7025, 4;
add.s64 %rd279, %rd27, %rd278;
st.global.u32 [%rd279], %r7027;

BB5_186:
add.s32 %r7125, %r26, 768;
setp.ge.u32	%p90, %r7125, %r23;
@%p90 bra BB5_188;

add.s32 %r7132, %r26, 768;
mul.lo.s32 %r7032, %r7132, %r537;
add.s32 %r7033, %r7032, %r7275;
add.s32 %r7034, %r7032, %r7276;
ld.local.v2.u32 {%r7035, %r7036}, [%rd3+96];
mul.wide.u32 %rd280, %r7033, 4;
add.s64 %rd281, %rd27, %rd280;
st.global.u32 [%rd281], %r7035;
mul.wide.u32 %rd282, %r7034, 4;
add.s64 %rd283, %rd27, %rd282;
st.global.u32 [%rd283], %r7036;

BB5_188:
add.s32 %r7126, %r26, 832;
setp.ge.u32	%p91, %r7126, %r23;
@%p91 bra BB5_190;

add.s32 %r7131, %r26, 832;
mul.lo.s32 %r7041, %r7131, %r537;
add.s32 %r7042, %r7041, %r7275;
add.s32 %r7043, %r7041, %r7276;
ld.local.v2.u32 {%r7044, %r7045}, [%rd3+104];
mul.wide.u32 %rd284, %r7042, 4;
add.s64 %rd285, %rd27, %rd284;
st.global.u32 [%rd285], %r7044;
mul.wide.u32 %rd286, %r7043, 4;
add.s64 %rd287, %rd27, %rd286;
st.global.u32 [%rd287], %r7045;

BB5_190:
add.s32 %r7127, %r26, 896;
setp.ge.u32	%p92, %r7127, %r23;
@%p92 bra BB5_192;

add.s32 %r7130, %r26, 896;
mul.lo.s32 %r7050, %r7130, %r537;
add.s32 %r7051, %r7050, %r7275;
add.s32 %r7052, %r7050, %r7276;
ld.local.v2.u32 {%r7053, %r7054}, [%rd3+112];
mul.wide.u32 %rd288, %r7051, 4;
add.s64 %rd289, %rd27, %rd288;
st.global.u32 [%rd289], %r7053;
mul.wide.u32 %rd290, %r7052, 4;
add.s64 %rd291, %rd27, %rd290;
st.global.u32 [%rd291], %r7054;

BB5_192:
add.s32 %r7128, %r26, 960;
setp.ge.u32	%p93, %r7128, %r23;
@%p93 bra BB5_194;

add.s32 %r7129, %r26, 960;
mul.lo.s32 %r7059, %r7129, %r537;
add.s32 %r7060, %r7059, %r7275;
add.s32 %r7061, %r7059, %r7276;
ld.local.v2.u32 {%r7062, %r7063}, [%rd3+120];
mul.wide.u32 %rd292, %r7060, 4;
add.s64 %rd293, %rd27, %rd292;
st.global.u32 [%rd293], %r7062;
mul.wide.u32 %rd294, %r7061, 4;
add.s64 %rd295, %rd27, %rd294;
st.global.u32 [%rd295], %r7063;
bra.uni BB5_194;

BB5_130:
setp.ge.u32	%p62, %r26, %r23;
@%p62 bra BB5_132;

mad.lo.s32 %r6866, %r26, %r536, %r7275;
mul.wide.u32 %rd200, %r6866, 4;
add.s64 %rd201, %rd27, %rd200;
st.global.u32 [%rd201], %r6737;

BB5_132:
add.s32 %r7084, %r26, 64;
setp.ge.u32	%p63, %r7084, %r23;
@%p63 bra BB5_134;

add.s32 %r7113, %r26, 64;
mad.lo.s32 %r6869, %r7113, %r536, %r7275;
ld.local.u32 %r6870, [%rd3+8];
mul.wide.u32 %rd202, %r6869, 4;
add.s64 %rd203, %rd27, %rd202;
st.global.u32 [%rd203], %r6870;

BB5_134:
add.s32 %r7085, %r26, 128;
setp.ge.u32	%p64, %r7085, %r23;
@%p64 bra BB5_136;

add.s32 %r7112, %r26, 128;
mad.lo.s32 %r6873, %r7112, %r536, %r7275;
ld.local.u32 %r6874, [%rd3+16];
mul.wide.u32 %rd204, %r6873, 4;
add.s64 %rd205, %rd27, %rd204;
st.global.u32 [%rd205], %r6874;

BB5_136:
add.s32 %r7086, %r26, 192;
setp.ge.u32	%p65, %r7086, %r23;
@%p65 bra BB5_138;

add.s32 %r7111, %r26, 192;
mad.lo.s32 %r6877, %r7111, %r536, %r7275;
ld.local.u32 %r6878, [%rd3+24];
mul.wide.u32 %rd206, %r6877, 4;
add.s64 %rd207, %rd27, %rd206;
st.global.u32 [%rd207], %r6878;

BB5_138:
add.s32 %r7087, %r26, 256;
setp.ge.u32	%p66, %r7087, %r23;
@%p66 bra BB5_140;

add.s32 %r7110, %r26, 256;
mad.lo.s32 %r6881, %r7110, %r536, %r7275;
ld.local.u32 %r6882, [%rd3+32];
mul.wide.u32 %rd208, %r6881, 4;
add.s64 %rd209, %rd27, %rd208;
st.global.u32 [%rd209], %r6882;

BB5_140:
add.s32 %r7088, %r26, 320;
setp.ge.u32	%p67, %r7088, %r23;
@%p67 bra BB5_142;

add.s32 %r7109, %r26, 320;
mad.lo.s32 %r6885, %r7109, %r536, %r7275;
ld.local.u32 %r6886, [%rd3+40];
mul.wide.u32 %rd210, %r6885, 4;
add.s64 %rd211, %rd27, %rd210;
st.global.u32 [%rd211], %r6886;

BB5_142:
add.s32 %r7089, %r26, 384;
setp.ge.u32	%p68, %r7089, %r23;
@%p68 bra BB5_144;

add.s32 %r7108, %r26, 384;
mad.lo.s32 %r6889, %r7108, %r536, %r7275;
ld.local.u32 %r6890, [%rd3+48];
mul.wide.u32 %rd212, %r6889, 4;
add.s64 %rd213, %rd27, %rd212;
st.global.u32 [%rd213], %r6890;

BB5_144:
add.s32 %r7090, %r26, 448;
setp.ge.u32	%p69, %r7090, %r23;
@%p69 bra BB5_146;

add.s32 %r7107, %r26, 448;
mad.lo.s32 %r6893, %r7107, %r536, %r7275;
ld.local.u32 %r6894, [%rd3+56];
mul.wide.u32 %rd214, %r6893, 4;
add.s64 %rd215, %rd27, %rd214;
st.global.u32 [%rd215], %r6894;

BB5_146:
add.s32 %r7091, %r26, 512;
setp.ge.u32	%p70, %r7091, %r23;
@%p70 bra BB5_148;

add.s32 %r7106, %r26, 512;
mad.lo.s32 %r6897, %r7106, %r536, %r7275;
ld.local.u32 %r6898, [%rd3+64];
mul.wide.u32 %rd216, %r6897, 4;
add.s64 %rd217, %rd27, %rd216;
st.global.u32 [%rd217], %r6898;

BB5_148:
add.s32 %r7092, %r26, 576;
setp.ge.u32	%p71, %r7092, %r23;
@%p71 bra BB5_150;

add.s32 %r7105, %r26, 576;
mad.lo.s32 %r6901, %r7105, %r536, %r7275;
ld.local.u32 %r6902, [%rd3+72];
mul.wide.u32 %rd218, %r6901, 4;
add.s64 %rd219, %rd27, %rd218;
st.global.u32 [%rd219], %r6902;

BB5_150:
add.s32 %r7093, %r26, 640;
setp.ge.u32	%p72, %r7093, %r23;
@%p72 bra BB5_152;

add.s32 %r7104, %r26, 640;
mad.lo.s32 %r6905, %r7104, %r536, %r7275;
ld.local.u32 %r6906, [%rd3+80];
mul.wide.u32 %rd220, %r6905, 4;
add.s64 %rd221, %rd27, %rd220;
st.global.u32 [%rd221], %r6906;

BB5_152:
add.s32 %r7094, %r26, 704;
setp.ge.u32	%p73, %r7094, %r23;
@%p73 bra BB5_154;

add.s32 %r7103, %r26, 704;
mad.lo.s32 %r6909, %r7103, %r536, %r7275;
ld.local.u32 %r6910, [%rd3+88];
mul.wide.u32 %rd222, %r6909, 4;
add.s64 %rd223, %rd27, %rd222;
st.global.u32 [%rd223], %r6910;

BB5_154:
add.s32 %r7095, %r26, 768;
setp.ge.u32	%p74, %r7095, %r23;
@%p74 bra BB5_156;

add.s32 %r7102, %r26, 768;
mad.lo.s32 %r6913, %r7102, %r536, %r7275;
ld.local.u32 %r6914, [%rd3+96];
mul.wide.u32 %rd224, %r6913, 4;
add.s64 %rd225, %rd27, %rd224;
st.global.u32 [%rd225], %r6914;

BB5_156:
add.s32 %r7096, %r26, 832;
setp.ge.u32	%p75, %r7096, %r23;
@%p75 bra BB5_158;

add.s32 %r7101, %r26, 832;
mad.lo.s32 %r6917, %r7101, %r536, %r7275;
ld.local.u32 %r6918, [%rd3+104];
mul.wide.u32 %rd226, %r6917, 4;
add.s64 %rd227, %rd27, %rd226;
st.global.u32 [%rd227], %r6918;

BB5_158:
add.s32 %r7097, %r26, 896;
setp.ge.u32	%p76, %r7097, %r23;
@%p76 bra BB5_160;

add.s32 %r7100, %r26, 896;
mad.lo.s32 %r6921, %r7100, %r536, %r7275;
ld.local.u32 %r6922, [%rd3+112];
mul.wide.u32 %rd228, %r6921, 4;
add.s64 %rd229, %rd27, %rd228;
st.global.u32 [%rd229], %r6922;

BB5_160:
add.s32 %r7098, %r26, 960;
setp.ge.u32	%p77, %r7098, %r23;
@%p77 bra BB5_194;

add.s32 %r7099, %r26, 960;
mad.lo.s32 %r6925, %r7099, %r536, %r7275;
ld.local.u32 %r6926, [%rd3+120];
mul.wide.u32 %rd230, %r6925, 4;
add.s64 %rd231, %rd27, %rd230;
st.global.u32 [%rd231], %r6926;

BB5_194:
ret;
}


.weak .entry _Z21regular_bluestein_fftILj2048ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E(
.param .align 8 .b8 _Z21regular_bluestein_fftILj2048ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0[144]
)
.maxntid 128, 1, 1
{
.local .align 16 .b8 __local_depot6[128];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<95>;
.reg .b16 %rs<57>;
.reg .f32 %f<846>;
.reg .b32 %r<7593>;
.reg .b64 %rd<329>;


mov.u64 %SPL, __local_depot6;
ld.param.v2.u32 {%r529, %r530}, [_Z21regular_bluestein_fftILj2048ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+16];
ld.param.v2.u32 {%r531, %r532}, [_Z21regular_bluestein_fftILj2048ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+24];
ld.param.v2.u32 {%r533, %r534}, [_Z21regular_bluestein_fftILj2048ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+40];
ld.param.v2.u32 {%r535, %r536}, [_Z21regular_bluestein_fftILj2048ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+48];
ld.param.v2.u32 {%r537, %r538}, [_Z21regular_bluestein_fftILj2048ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+56];
ld.param.u32 %r16, [_Z21regular_bluestein_fftILj2048ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+64];
ld.param.v2.u32 {%r539, %r540}, [_Z21regular_bluestein_fftILj2048ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+72];
ld.param.v2.u32 {%r541, %r542}, [_Z21regular_bluestein_fftILj2048ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+80];
ld.param.u64 %rd2, [_Z21regular_bluestein_fftILj2048ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.u64 %rd3, %SPL, 0;
ld.param.u64 %rd4, [_Z21regular_bluestein_fftILj2048ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0];
ld.param.u32 %r21, [_Z21regular_bluestein_fftILj2048ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+136];
mov.u32 %r22, %tid.x;
mov.u32 %r23, %ctaid.x;
shl.b32 %r543, %r23, 1;
add.s32 %r24, %r543, 1;
rem.u32 %r25, %r543, %r530;
div.u32 %r26, %r543, %r530;
setp.eq.s32	%p2, %r532, 1;
ld.param.u32 %r27, [_Z21regular_bluestein_fftILj2048ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+32];
setp.eq.s32	%p3, %r27, 1;
and.pred %p1, %p2, %p3;
mul.lo.s32 %r28, %r25, %r536;
@%p1 bra BB6_2;
bra.uni BB6_1;

BB6_2:
mad.lo.s32 %r31, %r26, %r537, %r28;
bra.uni BB6_3;

BB6_1:
rem.u32 %r544, %r26, %r531;
div.u32 %r545, %r26, %r531;
rem.u32 %r546, %r545, %r532;
div.u32 %r547, %r545, %r532;
mad.lo.s32 %r548, %r544, %r537, %r28;
mad.lo.s32 %r549, %r546, %r538, %r548;
mad.lo.s32 %r31, %r547, %r16, %r549;

BB6_3:
div.u32 %r32, %r24, %r530;
rem.u32 %r33, %r24, %r530;
mul.lo.s32 %r34, %r33, %r536;
@%p1 bra BB6_5;
bra.uni BB6_4;

BB6_5:
mad.lo.s32 %r7476, %r32, %r537, %r34;
bra.uni BB6_6;

BB6_4:
rem.u32 %r550, %r32, %r531;
div.u32 %r551, %r32, %r531;
rem.u32 %r552, %r551, %r532;
div.u32 %r553, %r551, %r532;
mad.lo.s32 %r554, %r550, %r537, %r34;
mad.lo.s32 %r555, %r552, %r538, %r554;
mad.lo.s32 %r7476, %r553, %r16, %r555;

BB6_6:
mov.u32 %r556, %nctaid.x;
add.s32 %r557, %r556, -1;
setp.lt.u32	%p4, %r23, %r557;
setp.lt.u32	%p5, %r24, %r533;
or.pred %p6, %p4, %p5;
cvta.to.global.u64 %rd6, %rd4;
@%p6 bra BB6_56;
bra.uni BB6_7;

BB6_56:
setp.lt.u32	%p23, %r22, %r21;
@%p23 bra BB6_58;
bra.uni BB6_57;

BB6_58:
mul.lo.s32 %r593, %r22, %r534;
add.s32 %r594, %r593, %r7476;
add.s32 %r595, %r593, %r31;
mul.wide.u32 %rd78, %r595, 4;
add.s64 %rd79, %rd6, %rd78;
ld.global.u32 %r7556, [%rd79];
st.local.u32 [%rd3], %r7556;
mul.wide.u32 %rd80, %r594, 4;
add.s64 %rd81, %rd6, %rd80;
ld.global.u32 %r7555, [%rd81];
bra.uni BB6_59;

BB6_7:
setp.lt.u32	%p7, %r22, %r21;
@%p7 bra BB6_9;
bra.uni BB6_8;

BB6_9:
mad.lo.s32 %r559, %r22, %r534, %r31;
mul.wide.u32 %rd46, %r559, 4;
add.s64 %rd47, %rd6, %rd46;
ld.global.u32 %r7556, [%rd47];
bra.uni BB6_10;

BB6_57:
mov.f32 %f38, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f38;
mov.b32 %r7556, {low,low};}


	st.local.u32 [%rd3], %r7556;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f38;
mov.b32 %r7555, {low,low};}



BB6_59:
st.local.u32 [%rd3+4], %r7555;
add.s32 %r107, %r22, 128;
setp.lt.u32	%p24, %r107, %r21;
add.s64 %rd9, %rd3, 8;
@%p24 bra BB6_61;
bra.uni BB6_60;

BB6_61:
mul.lo.s32 %r598, %r107, %r534;
add.s32 %r599, %r598, %r31;
mul.wide.u32 %rd82, %r599, 4;
add.s64 %rd83, %rd6, %rd82;
ld.global.u32 %r7554, [%rd83];
st.local.u32 [%rd9], %r7554;
add.s32 %r600, %r598, %r7476;
mul.wide.u32 %rd84, %r600, 4;
add.s64 %rd85, %rd6, %rd84;
ld.global.u32 %r7553, [%rd85];
bra.uni BB6_62;

BB6_8:
mov.f32 %f21, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f21;
mov.b32 %r7556, {low,low};}



BB6_10:
st.local.u32 [%rd3], %r7556;
add.s32 %r41, %r22, 128;
setp.lt.u32	%p8, %r41, %r21;
@%p8 bra BB6_12;
bra.uni BB6_11;

BB6_12:
mad.lo.s32 %r561, %r41, %r534, %r31;
mul.wide.u32 %rd48, %r561, 4;
add.s64 %rd49, %rd6, %rd48;
ld.global.u32 %r7554, [%rd49];
bra.uni BB6_13;

BB6_60:
mov.f32 %f40, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f40;
mov.b32 %r7554, {low,low};}


	st.local.u32 [%rd9], %r7554;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f40;
mov.b32 %r7553, {low,low};}



BB6_62:
st.local.u32 [%rd9+4], %r7553;
add.s32 %r114, %r22, 256;
setp.lt.u32	%p25, %r114, %r21;
add.s64 %rd10, %rd3, 16;
@%p25 bra BB6_64;
bra.uni BB6_63;

BB6_64:
mul.lo.s32 %r603, %r114, %r534;
add.s32 %r604, %r603, %r31;
mul.wide.u32 %rd86, %r604, 4;
add.s64 %rd87, %rd6, %rd86;
ld.global.u32 %r7552, [%rd87];
st.local.u32 [%rd10], %r7552;
add.s32 %r605, %r603, %r7476;
mul.wide.u32 %rd88, %r605, 4;
add.s64 %rd89, %rd6, %rd88;
ld.global.u32 %r7551, [%rd89];
bra.uni BB6_65;

BB6_11:
mov.f32 %f22, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f22;
mov.b32 %r7554, {low,low};}



BB6_13:
st.local.u32 [%rd3+8], %r7554;
add.s32 %r45, %r22, 256;
setp.lt.u32	%p9, %r45, %r21;
@%p9 bra BB6_15;
bra.uni BB6_14;

BB6_15:
mad.lo.s32 %r563, %r45, %r534, %r31;
mul.wide.u32 %rd50, %r563, 4;
add.s64 %rd51, %rd6, %rd50;
ld.global.u32 %r7552, [%rd51];
bra.uni BB6_16;

BB6_63:
mov.f32 %f42, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f42;
mov.b32 %r7552, {low,low};}


	st.local.u32 [%rd10], %r7552;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f42;
mov.b32 %r7551, {low,low};}



BB6_65:
st.local.u32 [%rd10+4], %r7551;
add.s32 %r121, %r22, 384;
setp.lt.u32	%p26, %r121, %r21;
add.s64 %rd11, %rd3, 24;
@%p26 bra BB6_67;
bra.uni BB6_66;

BB6_67:
mul.lo.s32 %r608, %r121, %r534;
add.s32 %r609, %r608, %r31;
mul.wide.u32 %rd90, %r609, 4;
add.s64 %rd91, %rd6, %rd90;
ld.global.u32 %r7550, [%rd91];
st.local.u32 [%rd11], %r7550;
add.s32 %r610, %r608, %r7476;
mul.wide.u32 %rd92, %r610, 4;
add.s64 %rd93, %rd6, %rd92;
ld.global.u32 %r7549, [%rd93];
bra.uni BB6_68;

BB6_14:
mov.f32 %f23, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f23;
mov.b32 %r7552, {low,low};}



BB6_16:
st.local.u32 [%rd3+16], %r7552;
add.s32 %r49, %r22, 384;
setp.lt.u32	%p10, %r49, %r21;
@%p10 bra BB6_18;
bra.uni BB6_17;

BB6_18:
mad.lo.s32 %r565, %r49, %r534, %r31;
mul.wide.u32 %rd52, %r565, 4;
add.s64 %rd53, %rd6, %rd52;
ld.global.u32 %r7550, [%rd53];
bra.uni BB6_19;

BB6_66:
mov.f32 %f44, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f44;
mov.b32 %r7550, {low,low};}


	st.local.u32 [%rd11], %r7550;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f44;
mov.b32 %r7549, {low,low};}



BB6_68:
st.local.u32 [%rd11+4], %r7549;
add.s32 %r128, %r22, 512;
setp.lt.u32	%p27, %r128, %r21;
add.s64 %rd12, %rd3, 32;
@%p27 bra BB6_70;
bra.uni BB6_69;

BB6_70:
mul.lo.s32 %r613, %r128, %r534;
add.s32 %r614, %r613, %r31;
mul.wide.u32 %rd94, %r614, 4;
add.s64 %rd95, %rd6, %rd94;
ld.global.u32 %r7548, [%rd95];
st.local.u32 [%rd12], %r7548;
add.s32 %r615, %r613, %r7476;
mul.wide.u32 %rd96, %r615, 4;
add.s64 %rd97, %rd6, %rd96;
ld.global.u32 %r7547, [%rd97];
bra.uni BB6_71;

BB6_17:
mov.f32 %f24, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f24;
mov.b32 %r7550, {low,low};}



BB6_19:
st.local.u32 [%rd3+24], %r7550;
add.s32 %r53, %r22, 512;
setp.lt.u32	%p11, %r53, %r21;
@%p11 bra BB6_21;
bra.uni BB6_20;

BB6_21:
mad.lo.s32 %r567, %r53, %r534, %r31;
mul.wide.u32 %rd54, %r567, 4;
add.s64 %rd55, %rd6, %rd54;
ld.global.u32 %r7548, [%rd55];
bra.uni BB6_22;

BB6_69:
mov.f32 %f46, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f46;
mov.b32 %r7548, {low,low};}


	st.local.u32 [%rd12], %r7548;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f46;
mov.b32 %r7547, {low,low};}



BB6_71:
st.local.u32 [%rd12+4], %r7547;
add.s32 %r135, %r22, 640;
setp.lt.u32	%p28, %r135, %r21;
add.s64 %rd13, %rd3, 40;
@%p28 bra BB6_73;
bra.uni BB6_72;

BB6_73:
mul.lo.s32 %r618, %r135, %r534;
add.s32 %r619, %r618, %r31;
mul.wide.u32 %rd98, %r619, 4;
add.s64 %rd99, %rd6, %rd98;
ld.global.u32 %r7546, [%rd99];
st.local.u32 [%rd13], %r7546;
add.s32 %r620, %r618, %r7476;
mul.wide.u32 %rd100, %r620, 4;
add.s64 %rd101, %rd6, %rd100;
ld.global.u32 %r7545, [%rd101];
bra.uni BB6_74;

BB6_20:
mov.f32 %f25, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f25;
mov.b32 %r7548, {low,low};}



BB6_22:
st.local.u32 [%rd3+32], %r7548;
add.s32 %r57, %r22, 640;
setp.lt.u32	%p12, %r57, %r21;
@%p12 bra BB6_24;
bra.uni BB6_23;

BB6_24:
mad.lo.s32 %r569, %r57, %r534, %r31;
mul.wide.u32 %rd56, %r569, 4;
add.s64 %rd57, %rd6, %rd56;
ld.global.u32 %r7546, [%rd57];
bra.uni BB6_25;

BB6_72:
mov.f32 %f48, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f48;
mov.b32 %r7546, {low,low};}


	st.local.u32 [%rd13], %r7546;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f48;
mov.b32 %r7545, {low,low};}



BB6_74:
st.local.u32 [%rd13+4], %r7545;
add.s32 %r142, %r22, 768;
setp.lt.u32	%p29, %r142, %r21;
add.s64 %rd14, %rd3, 48;
@%p29 bra BB6_76;
bra.uni BB6_75;

BB6_76:
mul.lo.s32 %r623, %r142, %r534;
add.s32 %r624, %r623, %r31;
mul.wide.u32 %rd102, %r624, 4;
add.s64 %rd103, %rd6, %rd102;
ld.global.u32 %r7544, [%rd103];
st.local.u32 [%rd14], %r7544;
add.s32 %r625, %r623, %r7476;
mul.wide.u32 %rd104, %r625, 4;
add.s64 %rd105, %rd6, %rd104;
ld.global.u32 %r7543, [%rd105];
bra.uni BB6_77;

BB6_23:
mov.f32 %f26, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f26;
mov.b32 %r7546, {low,low};}



BB6_25:
st.local.u32 [%rd3+40], %r7546;
add.s32 %r61, %r22, 768;
setp.lt.u32	%p13, %r61, %r21;
@%p13 bra BB6_27;
bra.uni BB6_26;

BB6_27:
mad.lo.s32 %r571, %r61, %r534, %r31;
mul.wide.u32 %rd58, %r571, 4;
add.s64 %rd59, %rd6, %rd58;
ld.global.u32 %r7544, [%rd59];
bra.uni BB6_28;

BB6_75:
mov.f32 %f50, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f50;
mov.b32 %r7544, {low,low};}


	st.local.u32 [%rd14], %r7544;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f50;
mov.b32 %r7543, {low,low};}



BB6_77:
st.local.u32 [%rd14+4], %r7543;
add.s32 %r149, %r22, 896;
setp.lt.u32	%p30, %r149, %r21;
add.s64 %rd15, %rd3, 56;
@%p30 bra BB6_79;
bra.uni BB6_78;

BB6_79:
mul.lo.s32 %r628, %r149, %r534;
add.s32 %r629, %r628, %r31;
mul.wide.u32 %rd106, %r629, 4;
add.s64 %rd107, %rd6, %rd106;
ld.global.u32 %r7542, [%rd107];
st.local.u32 [%rd15], %r7542;
add.s32 %r630, %r628, %r7476;
mul.wide.u32 %rd108, %r630, 4;
add.s64 %rd109, %rd6, %rd108;
ld.global.u32 %r7541, [%rd109];
bra.uni BB6_80;

BB6_26:
mov.f32 %f27, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f27;
mov.b32 %r7544, {low,low};}



BB6_28:
st.local.u32 [%rd3+48], %r7544;
add.s32 %r65, %r22, 896;
setp.lt.u32	%p14, %r65, %r21;
@%p14 bra BB6_30;
bra.uni BB6_29;

BB6_30:
mad.lo.s32 %r573, %r65, %r534, %r31;
mul.wide.u32 %rd60, %r573, 4;
add.s64 %rd61, %rd6, %rd60;
ld.global.u32 %r7542, [%rd61];
bra.uni BB6_31;

BB6_78:
mov.f32 %f52, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f52;
mov.b32 %r7542, {low,low};}


	st.local.u32 [%rd15], %r7542;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f52;
mov.b32 %r7541, {low,low};}



BB6_80:
st.local.u32 [%rd15+4], %r7541;
add.s32 %r156, %r22, 1024;
setp.lt.u32	%p31, %r156, %r21;
add.s64 %rd16, %rd3, 64;
@%p31 bra BB6_82;
bra.uni BB6_81;

BB6_82:
mul.lo.s32 %r633, %r156, %r534;
add.s32 %r634, %r633, %r31;
mul.wide.u32 %rd110, %r634, 4;
add.s64 %rd111, %rd6, %rd110;
ld.global.u32 %r7540, [%rd111];
st.local.u32 [%rd16], %r7540;
add.s32 %r635, %r633, %r7476;
mul.wide.u32 %rd112, %r635, 4;
add.s64 %rd113, %rd6, %rd112;
ld.global.u32 %r7539, [%rd113];
bra.uni BB6_83;

BB6_29:
mov.f32 %f28, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f28;
mov.b32 %r7542, {low,low};}



BB6_31:
st.local.u32 [%rd3+56], %r7542;
add.s32 %r69, %r22, 1024;
setp.lt.u32	%p15, %r69, %r21;
@%p15 bra BB6_33;
bra.uni BB6_32;

BB6_33:
mad.lo.s32 %r575, %r69, %r534, %r31;
mul.wide.u32 %rd62, %r575, 4;
add.s64 %rd63, %rd6, %rd62;
ld.global.u32 %r7540, [%rd63];
bra.uni BB6_34;

BB6_81:
mov.f32 %f54, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f54;
mov.b32 %r7540, {low,low};}


	st.local.u32 [%rd16], %r7540;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f54;
mov.b32 %r7539, {low,low};}



BB6_83:
st.local.u32 [%rd16+4], %r7539;
add.s32 %r163, %r22, 1152;
setp.lt.u32	%p32, %r163, %r21;
add.s64 %rd17, %rd3, 72;
@%p32 bra BB6_85;
bra.uni BB6_84;

BB6_85:
mul.lo.s32 %r638, %r163, %r534;
add.s32 %r639, %r638, %r31;
mul.wide.u32 %rd114, %r639, 4;
add.s64 %rd115, %rd6, %rd114;
ld.global.u32 %r7538, [%rd115];
st.local.u32 [%rd17], %r7538;
add.s32 %r640, %r638, %r7476;
mul.wide.u32 %rd116, %r640, 4;
add.s64 %rd117, %rd6, %rd116;
ld.global.u32 %r7537, [%rd117];
bra.uni BB6_86;

BB6_32:
mov.f32 %f29, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f29;
mov.b32 %r7540, {low,low};}



BB6_34:
st.local.u32 [%rd3+64], %r7540;
add.s32 %r73, %r22, 1152;
setp.lt.u32	%p16, %r73, %r21;
@%p16 bra BB6_36;
bra.uni BB6_35;

BB6_36:
mad.lo.s32 %r577, %r73, %r534, %r31;
mul.wide.u32 %rd64, %r577, 4;
add.s64 %rd65, %rd6, %rd64;
ld.global.u32 %r7538, [%rd65];
bra.uni BB6_37;

BB6_84:
mov.f32 %f56, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f56;
mov.b32 %r7538, {low,low};}


	st.local.u32 [%rd17], %r7538;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f56;
mov.b32 %r7537, {low,low};}



BB6_86:
st.local.u32 [%rd17+4], %r7537;
add.s32 %r170, %r22, 1280;
setp.lt.u32	%p33, %r170, %r21;
add.s64 %rd18, %rd3, 80;
@%p33 bra BB6_88;
bra.uni BB6_87;

BB6_88:
mul.lo.s32 %r643, %r170, %r534;
add.s32 %r644, %r643, %r31;
mul.wide.u32 %rd118, %r644, 4;
add.s64 %rd119, %rd6, %rd118;
ld.global.u32 %r7536, [%rd119];
st.local.u32 [%rd18], %r7536;
add.s32 %r645, %r643, %r7476;
mul.wide.u32 %rd120, %r645, 4;
add.s64 %rd121, %rd6, %rd120;
ld.global.u32 %r7535, [%rd121];
bra.uni BB6_89;

BB6_35:
mov.f32 %f30, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f30;
mov.b32 %r7538, {low,low};}



BB6_37:
st.local.u32 [%rd3+72], %r7538;
add.s32 %r77, %r22, 1280;
setp.lt.u32	%p17, %r77, %r21;
@%p17 bra BB6_39;
bra.uni BB6_38;

BB6_39:
mad.lo.s32 %r579, %r77, %r534, %r31;
mul.wide.u32 %rd66, %r579, 4;
add.s64 %rd67, %rd6, %rd66;
ld.global.u32 %r7536, [%rd67];
bra.uni BB6_40;

BB6_87:
mov.f32 %f58, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f58;
mov.b32 %r7536, {low,low};}


	st.local.u32 [%rd18], %r7536;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f58;
mov.b32 %r7535, {low,low};}



BB6_89:
st.local.u32 [%rd18+4], %r7535;
add.s32 %r177, %r22, 1408;
setp.lt.u32	%p34, %r177, %r21;
add.s64 %rd19, %rd3, 88;
@%p34 bra BB6_91;
bra.uni BB6_90;

BB6_91:
mul.lo.s32 %r648, %r177, %r534;
add.s32 %r649, %r648, %r31;
mul.wide.u32 %rd122, %r649, 4;
add.s64 %rd123, %rd6, %rd122;
ld.global.u32 %r7534, [%rd123];
st.local.u32 [%rd19], %r7534;
add.s32 %r650, %r648, %r7476;
mul.wide.u32 %rd124, %r650, 4;
add.s64 %rd125, %rd6, %rd124;
ld.global.u32 %r7533, [%rd125];
bra.uni BB6_92;

BB6_38:
mov.f32 %f31, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f31;
mov.b32 %r7536, {low,low};}



BB6_40:
st.local.u32 [%rd3+80], %r7536;
add.s32 %r81, %r22, 1408;
setp.lt.u32	%p18, %r81, %r21;
@%p18 bra BB6_42;
bra.uni BB6_41;

BB6_42:
mad.lo.s32 %r581, %r81, %r534, %r31;
mul.wide.u32 %rd68, %r581, 4;
add.s64 %rd69, %rd6, %rd68;
ld.global.u32 %r7534, [%rd69];
bra.uni BB6_43;

BB6_90:
mov.f32 %f60, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f60;
mov.b32 %r7534, {low,low};}


	st.local.u32 [%rd19], %r7534;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f60;
mov.b32 %r7533, {low,low};}



BB6_92:
st.local.u32 [%rd19+4], %r7533;
add.s32 %r651, %r22, 1536;
mul.lo.s32 %r184, %r651, %r534;
setp.lt.u32	%p35, %r651, %r21;
add.s64 %rd20, %rd3, 96;
@%p35 bra BB6_94;
bra.uni BB6_93;

BB6_94:
add.s32 %r654, %r184, %r31;
mul.wide.u32 %rd127, %r654, 4;
add.s64 %rd128, %rd6, %rd127;
ld.global.u32 %r7532, [%rd128];
st.local.u32 [%rd20], %r7532;
add.s32 %r655, %r184, %r7476;
mul.wide.u32 %rd129, %r655, 4;
add.s64 %rd130, %rd6, %rd129;
ld.global.u32 %r7531, [%rd130];
bra.uni BB6_95;

BB6_41:
mov.f32 %f32, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f32;
mov.b32 %r7534, {low,low};}



BB6_43:
st.local.u32 [%rd3+88], %r7534;
add.s32 %r85, %r22, 1536;
setp.lt.u32	%p19, %r85, %r21;
@%p19 bra BB6_45;
bra.uni BB6_44;

BB6_45:
mad.lo.s32 %r583, %r85, %r534, %r31;
mul.wide.u32 %rd70, %r583, 4;
add.s64 %rd71, %rd6, %rd70;
ld.global.u32 %r7532, [%rd71];
bra.uni BB6_46;

BB6_93:
mov.f32 %f62, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f62;
mov.b32 %r7532, {low,low};}


	st.local.u32 [%rd20], %r7532;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f62;
mov.b32 %r7531, {low,low};}



BB6_95:
st.local.u32 [%rd20+4], %r7531;
add.s32 %r657, %r22, 1664;
mul.lo.s32 %r191, %r657, %r534;
setp.lt.u32	%p36, %r657, %r21;
add.s64 %rd21, %rd3, 104;
@%p36 bra BB6_97;
bra.uni BB6_96;

BB6_97:
add.s32 %r660, %r191, %r31;
mul.wide.u32 %rd132, %r660, 4;
add.s64 %rd133, %rd6, %rd132;
ld.global.u32 %r7530, [%rd133];
st.local.u32 [%rd21], %r7530;
add.s32 %r661, %r191, %r7476;
mul.wide.u32 %rd134, %r661, 4;
add.s64 %rd135, %rd6, %rd134;
ld.global.u32 %r7529, [%rd135];
bra.uni BB6_98;

BB6_44:
mov.f32 %f33, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f33;
mov.b32 %r7532, {low,low};}



BB6_46:
st.local.u32 [%rd3+96], %r7532;
add.s32 %r89, %r22, 1664;
setp.lt.u32	%p20, %r89, %r21;
@%p20 bra BB6_48;
bra.uni BB6_47;

BB6_48:
mad.lo.s32 %r585, %r89, %r534, %r31;
mul.wide.u32 %rd72, %r585, 4;
add.s64 %rd73, %rd6, %rd72;
ld.global.u32 %r7530, [%rd73];
bra.uni BB6_49;

BB6_96:
mov.f32 %f64, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f64;
mov.b32 %r7530, {low,low};}


	st.local.u32 [%rd21], %r7530;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f64;
mov.b32 %r7529, {low,low};}



BB6_98:
st.local.u32 [%rd21+4], %r7529;
add.s32 %r663, %r22, 1792;
mul.lo.s32 %r198, %r663, %r534;
setp.lt.u32	%p37, %r663, %r21;
add.s64 %rd22, %rd3, 112;
@%p37 bra BB6_100;
bra.uni BB6_99;

BB6_100:
add.s32 %r666, %r198, %r31;
mul.wide.u32 %rd137, %r666, 4;
add.s64 %rd138, %rd6, %rd137;
ld.global.u32 %r7528, [%rd138];
st.local.u32 [%rd22], %r7528;
add.s32 %r667, %r198, %r7476;
mul.wide.u32 %rd139, %r667, 4;
add.s64 %rd140, %rd6, %rd139;
ld.global.u32 %r7527, [%rd140];
bra.uni BB6_101;

BB6_47:
mov.f32 %f34, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f34;
mov.b32 %r7530, {low,low};}



BB6_49:
st.local.u32 [%rd3+104], %r7530;
add.s32 %r93, %r22, 1792;
setp.lt.u32	%p21, %r93, %r21;
@%p21 bra BB6_51;
bra.uni BB6_50;

BB6_51:
mad.lo.s32 %r587, %r93, %r534, %r31;
mul.wide.u32 %rd74, %r587, 4;
add.s64 %rd75, %rd6, %rd74;
ld.global.u32 %r7528, [%rd75];
bra.uni BB6_52;

BB6_99:
mov.f32 %f66, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f66;
mov.b32 %r7528, {low,low};}


	st.local.u32 [%rd22], %r7528;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f66;
mov.b32 %r7527, {low,low};}



BB6_101:
st.local.u32 [%rd22+4], %r7527;
add.s32 %r669, %r22, 1920;
mul.lo.s32 %r670, %r669, %r534;
add.s32 %r205, %r670, %r31;
add.s32 %r206, %r670, %r7476;
setp.lt.u32	%p38, %r669, %r21;
add.s64 %rd23, %rd3, 120;
@%p38 bra BB6_103;
bra.uni BB6_102;

BB6_103:
mul.wide.u32 %rd142, %r205, 4;
add.s64 %rd143, %rd6, %rd142;
ld.global.u32 %r7526, [%rd143];
st.local.u32 [%rd23], %r7526;
mul.wide.u32 %rd144, %r206, 4;
add.s64 %rd145, %rd6, %rd144;
ld.global.u32 %r7525, [%rd145];
bra.uni BB6_104;

BB6_50:
mov.f32 %f35, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f35;
mov.b32 %r7528, {low,low};}



BB6_52:
st.local.u32 [%rd3+112], %r7528;
add.s32 %r97, %r22, 1920;
setp.lt.u32	%p22, %r97, %r21;
add.s64 %rd8, %rd3, 120;
@%p22 bra BB6_54;
bra.uni BB6_53;

BB6_54:
mad.lo.s32 %r589, %r97, %r534, %r31;
mul.wide.u32 %rd76, %r589, 4;
add.s64 %rd77, %rd6, %rd76;
ld.global.u32 %r7526, [%rd77];
bra.uni BB6_55;

BB6_102:
mov.f32 %f68, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f68;
mov.b32 %r7526, {low,low};}


	st.local.u32 [%rd23], %r7526;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f68;
mov.b32 %r7525, {low,low};}



BB6_104:
st.local.u32 [%rd23+4], %r7525;
bra.uni BB6_105;

BB6_53:
mov.f32 %f36, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f36;
mov.b32 %r7526, {low,low};}



BB6_55:
st.local.u32 [%rd8], %r7526;

BB6_105:
add.s64 %rd24, %rd3, 4;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7556;
mov.b32 {blow,bhigh}, %r7555;
mov.b32 %r673, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7556;
mov.b32 {blow,bhigh}, %r7555;
mov.b32 %r7588, {ahigh,bhigh};}


	st.local.u32 [%rd3], %r673;
st.local.u32 [%rd3+4], %r7588;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7554;
mov.b32 {blow,bhigh}, %r7553;
mov.b32 %r679, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7554;
mov.b32 {blow,bhigh}, %r7553;
mov.b32 %r7586, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+8], {%r679, %r7586};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7552;
mov.b32 {blow,bhigh}, %r7551;
mov.b32 %r685, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7552;
mov.b32 {blow,bhigh}, %r7551;
mov.b32 %r7584, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+16], {%r685, %r7584};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7550;
mov.b32 {blow,bhigh}, %r7549;
mov.b32 %r691, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7550;
mov.b32 {blow,bhigh}, %r7549;
mov.b32 %r7582, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+24], {%r691, %r7582};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7548;
mov.b32 {blow,bhigh}, %r7547;
mov.b32 %r697, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7548;
mov.b32 {blow,bhigh}, %r7547;
mov.b32 %r7580, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+32], {%r697, %r7580};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7546;
mov.b32 {blow,bhigh}, %r7545;
mov.b32 %r703, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7546;
mov.b32 {blow,bhigh}, %r7545;
mov.b32 %r7578, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+40], {%r703, %r7578};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7544;
mov.b32 {blow,bhigh}, %r7543;
mov.b32 %r709, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7544;
mov.b32 {blow,bhigh}, %r7543;
mov.b32 %r7576, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+48], {%r709, %r7576};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7542;
mov.b32 {blow,bhigh}, %r7541;
mov.b32 %r715, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7542;
mov.b32 {blow,bhigh}, %r7541;
mov.b32 %r7574, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+56], {%r715, %r7574};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7540;
mov.b32 {blow,bhigh}, %r7539;
mov.b32 %r721, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7540;
mov.b32 {blow,bhigh}, %r7539;
mov.b32 %r7572, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+64], {%r721, %r7572};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7538;
mov.b32 {blow,bhigh}, %r7537;
mov.b32 %r727, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7538;
mov.b32 {blow,bhigh}, %r7537;
mov.b32 %r7570, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+72], {%r727, %r7570};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7536;
mov.b32 {blow,bhigh}, %r7535;
mov.b32 %r733, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7536;
mov.b32 {blow,bhigh}, %r7535;
mov.b32 %r7568, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+80], {%r733, %r7568};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7534;
mov.b32 {blow,bhigh}, %r7533;
mov.b32 %r739, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7534;
mov.b32 {blow,bhigh}, %r7533;
mov.b32 %r7566, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+88], {%r739, %r7566};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7532;
mov.b32 {blow,bhigh}, %r7531;
mov.b32 %r745, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7532;
mov.b32 {blow,bhigh}, %r7531;
mov.b32 %r7564, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+96], {%r745, %r7564};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7530;
mov.b32 {blow,bhigh}, %r7529;
mov.b32 %r751, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7530;
mov.b32 {blow,bhigh}, %r7529;
mov.b32 %r7562, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+104], {%r751, %r7562};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7528;
mov.b32 {blow,bhigh}, %r7527;
mov.b32 %r757, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7528;
mov.b32 {blow,bhigh}, %r7527;
mov.b32 %r7560, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+112], {%r757, %r7560};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7526;
mov.b32 {blow,bhigh}, %r7525;
mov.b32 %r763, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7526;
mov.b32 {blow,bhigh}, %r7525;
mov.b32 %r7558, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+120], {%r763, %r7558};
setp.ne.s32	%p39, %r529, 1;
@%p39 bra BB6_106;

st.local.u32 [%rd3], %r7588;
st.local.u32 [%rd24], %r673;
st.local.u32 [%rd24+4], %r7586;
st.local.u32 [%rd24+8], %r679;
st.local.v4.u32 [%rd24+12], {%r7584, %r685, %r7582, %r691};
st.local.v4.u32 [%rd24+28], {%r7580, %r697, %r7578, %r703};
st.local.v4.u32 [%rd24+44], {%r7576, %r709, %r7574, %r715};
st.local.v4.u32 [%rd24+60], {%r7572, %r721, %r7570, %r727};
st.local.v4.u32 [%rd24+76], {%r7568, %r733, %r7566, %r739};
st.local.v4.u32 [%rd24+92], {%r7564, %r745, %r7562, %r751};
st.local.v4.u32 [%rd24+108], {%r7560, %r757, %r7558, %r763};
mov.u32 %r7557, %r763;
mov.u32 %r7559, %r757;
mov.u32 %r7561, %r751;
mov.u32 %r7563, %r745;
mov.u32 %r7565, %r739;
mov.u32 %r7567, %r733;
mov.u32 %r7569, %r727;
mov.u32 %r7571, %r721;
mov.u32 %r7573, %r715;
mov.u32 %r7575, %r709;
mov.u32 %r7577, %r703;
mov.u32 %r7579, %r697;
mov.u32 %r7581, %r691;
mov.u32 %r7583, %r685;
mov.u32 %r7585, %r679;
mov.u32 %r7587, %r673;
bra.uni BB6_108;

BB6_106:
mov.u32 %r7557, %r7558;
mov.u32 %r7558, %r763;
mov.u32 %r7559, %r7560;
mov.u32 %r7560, %r757;
mov.u32 %r7561, %r7562;
mov.u32 %r7562, %r751;
mov.u32 %r7563, %r7564;
mov.u32 %r7564, %r745;
mov.u32 %r7565, %r7566;
mov.u32 %r7566, %r739;
mov.u32 %r7567, %r7568;
mov.u32 %r7568, %r733;
mov.u32 %r7569, %r7570;
mov.u32 %r7570, %r727;
mov.u32 %r7571, %r7572;
mov.u32 %r7572, %r721;
mov.u32 %r7573, %r7574;
mov.u32 %r7574, %r715;
mov.u32 %r7575, %r7576;
mov.u32 %r7576, %r709;
mov.u32 %r7577, %r7578;
mov.u32 %r7578, %r703;
mov.u32 %r7579, %r7580;
mov.u32 %r7580, %r697;
mov.u32 %r7581, %r7582;
mov.u32 %r7582, %r691;
mov.u32 %r7583, %r7584;
mov.u32 %r7584, %r685;
mov.u32 %r7585, %r7586;
mov.u32 %r7586, %r679;
mov.u32 %r7587, %r7588;
mov.u32 %r7588, %r673;

BB6_108:
mul.wide.u32 %rd163, %r22, 4;
add.s64 %rd147, %rd2, %rd163;

	ld.global.nc.b32 %r769, [%rd147];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r769;
mov.b32 %r770, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r769;
mov.b32 %r772, {high,high};}


	
	{mul.f16x2 %r774,%r7588,%r770;
}

	
	{mul.f16x2 %r777,%r7587,%r772;
}

	
	{sub.f16x2 %r780,%r774,%r777;
}

	
	{mul.f16x2 %r783,%r7588,%r772;
}

	
	{fma.rn.f16x2 %r786,%r7587,%r770,%r783;
}

	add.s32 %r310, %r22, 128;
mul.wide.u32 %rd164, %r310, 4;
add.s64 %rd148, %rd2, %rd164;

	ld.global.nc.b32 %r790, [%rd148];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r790;
mov.b32 %r791, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r790;
mov.b32 %r793, {high,high};}


	
	{mul.f16x2 %r795,%r7586,%r791;
}

	
	{mul.f16x2 %r798,%r7585,%r793;
}

	
	{sub.f16x2 %r801,%r795,%r798;
}

	
	{mul.f16x2 %r804,%r7586,%r793;
}

	
	{fma.rn.f16x2 %r807,%r7585,%r791,%r804;
}

	add.s32 %r2279, %r22, 256;
mul.wide.u32 %rd165, %r2279, 4;
add.s64 %rd149, %rd2, %rd165;

	ld.global.nc.b32 %r811, [%rd149];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r811;
mov.b32 %r812, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r811;
mov.b32 %r814, {high,high};}


	
	{mul.f16x2 %r816,%r7584,%r812;
}

	
	{mul.f16x2 %r819,%r7583,%r814;
}

	
	{sub.f16x2 %r822,%r816,%r819;
}

	
	{mul.f16x2 %r825,%r7584,%r814;
}

	
	{fma.rn.f16x2 %r828,%r7583,%r812,%r825;
}

	add.s32 %r2280, %r22, 384;
mul.wide.u32 %rd166, %r2280, 4;
add.s64 %rd150, %rd2, %rd166;

	ld.global.nc.b32 %r832, [%rd150];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r832;
mov.b32 %r833, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r832;
mov.b32 %r835, {high,high};}


	
	{mul.f16x2 %r837,%r7582,%r833;
}

	
	{mul.f16x2 %r840,%r7581,%r835;
}

	
	{sub.f16x2 %r843,%r837,%r840;
}

	
	{mul.f16x2 %r846,%r7582,%r835;
}

	
	{fma.rn.f16x2 %r849,%r7581,%r833,%r846;
}

	add.s32 %r2281, %r22, 512;
mul.wide.u32 %rd167, %r2281, 4;
add.s64 %rd151, %rd2, %rd167;

	ld.global.nc.b32 %r853, [%rd151];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r853;
mov.b32 %r854, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r853;
mov.b32 %r856, {high,high};}


	
	{mul.f16x2 %r858,%r7580,%r854;
}

	
	{mul.f16x2 %r861,%r7579,%r856;
}

	
	{sub.f16x2 %r864,%r858,%r861;
}

	
	{mul.f16x2 %r867,%r7580,%r856;
}

	
	{fma.rn.f16x2 %r870,%r7579,%r854,%r867;
}

	add.s32 %r2282, %r22, 640;
mul.wide.u32 %rd168, %r2282, 4;
add.s64 %rd152, %rd2, %rd168;

	ld.global.nc.b32 %r874, [%rd152];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r874;
mov.b32 %r875, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r874;
mov.b32 %r877, {high,high};}


	
	{mul.f16x2 %r879,%r7578,%r875;
}

	
	{mul.f16x2 %r882,%r7577,%r877;
}

	
	{sub.f16x2 %r885,%r879,%r882;
}

	
	{mul.f16x2 %r888,%r7578,%r877;
}

	
	{fma.rn.f16x2 %r891,%r7577,%r875,%r888;
}

	add.s32 %r2283, %r22, 768;
mul.wide.u32 %rd169, %r2283, 4;
add.s64 %rd153, %rd2, %rd169;

	ld.global.nc.b32 %r895, [%rd153];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r895;
mov.b32 %r896, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r895;
mov.b32 %r898, {high,high};}


	
	{mul.f16x2 %r900,%r7576,%r896;
}

	
	{mul.f16x2 %r903,%r7575,%r898;
}

	
	{sub.f16x2 %r906,%r900,%r903;
}

	
	{mul.f16x2 %r909,%r7576,%r898;
}

	
	{fma.rn.f16x2 %r912,%r7575,%r896,%r909;
}

	add.s32 %r2284, %r22, 896;
mul.wide.u32 %rd170, %r2284, 4;
add.s64 %rd154, %rd2, %rd170;

	ld.global.nc.b32 %r916, [%rd154];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r916;
mov.b32 %r917, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r916;
mov.b32 %r919, {high,high};}


	
	{mul.f16x2 %r921,%r7574,%r917;
}

	
	{mul.f16x2 %r924,%r7573,%r919;
}

	
	{sub.f16x2 %r927,%r921,%r924;
}

	
	{mul.f16x2 %r930,%r7574,%r919;
}

	
	{fma.rn.f16x2 %r933,%r7573,%r917,%r930;
}

	add.s32 %r2285, %r22, 1024;
mul.wide.u32 %rd171, %r2285, 4;
add.s64 %rd155, %rd2, %rd171;

	ld.global.nc.b32 %r937, [%rd155];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r937;
mov.b32 %r938, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r937;
mov.b32 %r940, {high,high};}


	
	{mul.f16x2 %r942,%r7572,%r938;
}

	
	{mul.f16x2 %r945,%r7571,%r940;
}

	
	{sub.f16x2 %r948,%r942,%r945;
}

	
	{mul.f16x2 %r951,%r7572,%r940;
}

	
	{fma.rn.f16x2 %r954,%r7571,%r938,%r951;
}

	add.s32 %r2286, %r22, 1152;
mul.wide.u32 %rd172, %r2286, 4;
add.s64 %rd156, %rd2, %rd172;

	ld.global.nc.b32 %r958, [%rd156];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r958;
mov.b32 %r959, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r958;
mov.b32 %r961, {high,high};}


	
	{mul.f16x2 %r963,%r7570,%r959;
}

	
	{mul.f16x2 %r966,%r7569,%r961;
}

	
	{sub.f16x2 %r969,%r963,%r966;
}

	
	{mul.f16x2 %r972,%r7570,%r961;
}

	
	{fma.rn.f16x2 %r975,%r7569,%r959,%r972;
}

	add.s32 %r2287, %r22, 1280;
mul.wide.u32 %rd173, %r2287, 4;
add.s64 %rd157, %rd2, %rd173;

	ld.global.nc.b32 %r979, [%rd157];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r979;
mov.b32 %r980, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r979;
mov.b32 %r982, {high,high};}


	
	{mul.f16x2 %r984,%r7568,%r980;
}

	
	{mul.f16x2 %r987,%r7567,%r982;
}

	
	{sub.f16x2 %r990,%r984,%r987;
}

	
	{mul.f16x2 %r993,%r7568,%r982;
}

	
	{fma.rn.f16x2 %r996,%r7567,%r980,%r993;
}

	add.s32 %r2288, %r22, 1408;
mul.wide.u32 %rd174, %r2288, 4;
add.s64 %rd158, %rd2, %rd174;

	ld.global.nc.b32 %r1000, [%rd158];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1000;
mov.b32 %r1001, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1000;
mov.b32 %r1003, {high,high};}


	
	{mul.f16x2 %r1005,%r7566,%r1001;
}

	
	{mul.f16x2 %r1008,%r7565,%r1003;
}

	
	{sub.f16x2 %r1011,%r1005,%r1008;
}

	
	{mul.f16x2 %r1014,%r7566,%r1003;
}

	
	{fma.rn.f16x2 %r1017,%r7565,%r1001,%r1014;
}

	add.s32 %r2289, %r22, 1536;
mul.wide.u32 %rd175, %r2289, 4;
add.s64 %rd159, %rd2, %rd175;

	ld.global.nc.b32 %r1021, [%rd159];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1021;
mov.b32 %r1022, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1021;
mov.b32 %r1024, {high,high};}


	
	{mul.f16x2 %r1026,%r7564,%r1022;
}

	
	{mul.f16x2 %r1029,%r7563,%r1024;
}

	
	{sub.f16x2 %r1032,%r1026,%r1029;
}

	
	{mul.f16x2 %r1035,%r7564,%r1024;
}

	
	{fma.rn.f16x2 %r1038,%r7563,%r1022,%r1035;
}

	add.s32 %r2290, %r22, 1664;
mul.wide.u32 %rd176, %r2290, 4;
add.s64 %rd160, %rd2, %rd176;

	ld.global.nc.b32 %r1042, [%rd160];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1042;
mov.b32 %r1043, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1042;
mov.b32 %r1045, {high,high};}


	
	{mul.f16x2 %r1047,%r7562,%r1043;
}

	
	{mul.f16x2 %r1050,%r7561,%r1045;
}

	
	{sub.f16x2 %r1053,%r1047,%r1050;
}

	
	{mul.f16x2 %r1056,%r7562,%r1045;
}

	
	{fma.rn.f16x2 %r1059,%r7561,%r1043,%r1056;
}

	add.s32 %r2291, %r22, 1792;
mul.wide.u32 %rd177, %r2291, 4;
add.s64 %rd161, %rd2, %rd177;

	ld.global.nc.b32 %r1063, [%rd161];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1063;
mov.b32 %r1064, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1063;
mov.b32 %r1066, {high,high};}


	
	{mul.f16x2 %r1068,%r7560,%r1064;
}

	
	{mul.f16x2 %r1071,%r7559,%r1066;
}

	
	{sub.f16x2 %r1074,%r1068,%r1071;
}

	
	{mul.f16x2 %r1077,%r7560,%r1066;
}

	
	{fma.rn.f16x2 %r1080,%r7559,%r1064,%r1077;
}

	add.s32 %r2292, %r22, 1920;
mul.wide.u32 %rd178, %r2292, 4;
add.s64 %rd162, %rd2, %rd178;

	ld.global.nc.b32 %r1084, [%rd162];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1084;
mov.b32 %r1085, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1084;
mov.b32 %r1087, {high,high};}


	
	{mul.f16x2 %r1089,%r7558,%r1085;
}

	
	{mul.f16x2 %r1092,%r7557,%r1087;
}

	
	{sub.f16x2 %r1095,%r1089,%r1092;
}

	
	{mul.f16x2 %r1098,%r7558,%r1087;
}

	
	{fma.rn.f16x2 %r1101,%r7557,%r1085,%r1098;
}

	
	{add.f16x2 %r1105,%r780,%r948;
}

	
	{add.f16x2 %r1108,%r786,%r954;
}

	
	{sub.f16x2 %r1111,%r780,%r948;
}

	
	{sub.f16x2 %r1114,%r786,%r954;
}

	
	{add.f16x2 %r1117,%r864,%r1032;
}

	
	{add.f16x2 %r1120,%r870,%r1038;
}

	
	{sub.f16x2 %r1123,%r864,%r1032;
}

	
	{sub.f16x2 %r1126,%r870,%r1038;
}

	
	{xor.b32 %r1129,%r1123,0x80008000;
}

	
	{add.f16x2 %r1131,%r1105,%r1117;
}

	
	{add.f16x2 %r1134,%r1108,%r1120;
}

	
	{sub.f16x2 %r1137,%r1105,%r1117;
}

	
	{sub.f16x2 %r1140,%r1108,%r1120;
}

	
	{add.f16x2 %r1143,%r1111,%r1126;
}

	
	{add.f16x2 %r1146,%r1114,%r1129;
}

	
	{sub.f16x2 %r1149,%r1111,%r1126;
}

	
	{sub.f16x2 %r1152,%r1114,%r1129;
}

	
	{add.f16x2 %r1155,%r822,%r990;
}

	
	{add.f16x2 %r1158,%r828,%r996;
}

	
	{sub.f16x2 %r1161,%r822,%r990;
}

	
	{sub.f16x2 %r1164,%r828,%r996;
}

	
	{add.f16x2 %r1167,%r906,%r1074;
}

	
	{add.f16x2 %r1170,%r912,%r1080;
}

	
	{sub.f16x2 %r1173,%r906,%r1074;
}

	
	{sub.f16x2 %r1176,%r912,%r1080;
}

	
	{xor.b32 %r1179,%r1173,0x80008000;
}

	
	{add.f16x2 %r1181,%r1155,%r1167;
}

	
	{add.f16x2 %r1184,%r1158,%r1170;
}

	
	{sub.f16x2 %r1187,%r1155,%r1167;
}

	
	{sub.f16x2 %r1190,%r1158,%r1170;
}

	
	{add.f16x2 %r1193,%r1161,%r1176;
}

	
	{add.f16x2 %r1196,%r1164,%r1179;
}

	
	{sub.f16x2 %r1199,%r1161,%r1176;
}

	
	{sub.f16x2 %r1202,%r1164,%r1179;
}

	mov.f32 %f130, 0f3F3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f130;
cvt.rn.f16.f32 high, %f130;
mov.b32 %r1205, {low,high};}


	mov.f32 %f148, 0fBF3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1206, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1209, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1210, {low,high};}


	
	{mul.f16x2 %r1219,%r1193,%r1205;
}

	
	{mul.f16x2 %r1222,%r1196,%r1206;
}

	
	{sub.f16x2 %r1225,%r1219,%r1222;
}

	
	{mul.f16x2 %r1228,%r1193,%r1206;
}

	
	{fma.rn.f16x2 %r1231,%r1196,%r1205,%r1228;
}

	
	{xor.b32 %r1235,%r1187,0x80008000;
}

	
	{mul.f16x2 %r1237,%r1199,%r1209;
}

	
	{mul.f16x2 %r1240,%r1202,%r1210;
}

	
	{sub.f16x2 %r1243,%r1237,%r1240;
}

	
	{mul.f16x2 %r1246,%r1199,%r1210;
}

	
	{fma.rn.f16x2 %r1249,%r1202,%r1209,%r1246;
}

	
	{add.f16x2 %r1253,%r1131,%r1181;
}

	
	{add.f16x2 %r1256,%r1134,%r1184;
}

	
	{sub.f16x2 %r1259,%r1131,%r1181;
}

	
	{sub.f16x2 %r1262,%r1134,%r1184;
}

	
	{add.f16x2 %r1265,%r1143,%r1225;
}

	
	{add.f16x2 %r1268,%r1146,%r1231;
}

	
	{sub.f16x2 %r1271,%r1143,%r1225;
}

	
	{sub.f16x2 %r1274,%r1146,%r1231;
}

	
	{add.f16x2 %r1277,%r1137,%r1190;
}

	
	{add.f16x2 %r1280,%r1140,%r1235;
}

	
	{sub.f16x2 %r1283,%r1137,%r1190;
}

	
	{sub.f16x2 %r1286,%r1140,%r1235;
}

	
	{add.f16x2 %r1289,%r1149,%r1243;
}

	
	{add.f16x2 %r1292,%r1152,%r1249;
}

	
	{sub.f16x2 %r1295,%r1149,%r1243;
}

	
	{sub.f16x2 %r1298,%r1152,%r1249;
}

	
	{add.f16x2 %r1301,%r801,%r969;
}

	
	{add.f16x2 %r1304,%r807,%r975;
}

	
	{sub.f16x2 %r1307,%r801,%r969;
}

	
	{sub.f16x2 %r1310,%r807,%r975;
}

	
	{add.f16x2 %r1313,%r885,%r1053;
}

	
	{add.f16x2 %r1316,%r891,%r1059;
}

	
	{sub.f16x2 %r1319,%r885,%r1053;
}

	
	{sub.f16x2 %r1322,%r891,%r1059;
}

	
	{xor.b32 %r1325,%r1319,0x80008000;
}

	
	{add.f16x2 %r1327,%r1301,%r1313;
}

	
	{add.f16x2 %r1330,%r1304,%r1316;
}

	
	{sub.f16x2 %r1333,%r1301,%r1313;
}

	
	{sub.f16x2 %r1336,%r1304,%r1316;
}

	
	{add.f16x2 %r1339,%r1307,%r1322;
}

	
	{add.f16x2 %r1342,%r1310,%r1325;
}

	
	{sub.f16x2 %r1345,%r1307,%r1322;
}

	
	{sub.f16x2 %r1348,%r1310,%r1325;
}

	
	{add.f16x2 %r1351,%r843,%r1011;
}

	
	{add.f16x2 %r1354,%r849,%r1017;
}

	
	{sub.f16x2 %r1357,%r843,%r1011;
}

	
	{sub.f16x2 %r1360,%r849,%r1017;
}

	
	{add.f16x2 %r1363,%r927,%r1095;
}

	
	{add.f16x2 %r1366,%r933,%r1101;
}

	
	{sub.f16x2 %r1369,%r927,%r1095;
}

	
	{sub.f16x2 %r1372,%r933,%r1101;
}

	
	{xor.b32 %r1375,%r1369,0x80008000;
}

	
	{add.f16x2 %r1377,%r1351,%r1363;
}

	
	{add.f16x2 %r1380,%r1354,%r1366;
}

	
	{sub.f16x2 %r1383,%r1351,%r1363;
}

	
	{sub.f16x2 %r1386,%r1354,%r1366;
}

	
	{add.f16x2 %r1389,%r1357,%r1372;
}

	
	{add.f16x2 %r1392,%r1360,%r1375;
}

	
	{sub.f16x2 %r1395,%r1357,%r1372;
}

	
	{sub.f16x2 %r1398,%r1360,%r1375;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f130;
cvt.rn.f16.f32 high, %f130;
mov.b32 %r1401, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1402, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1405, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1406, {low,high};}


	
	{mul.f16x2 %r1415,%r1389,%r1401;
}

	
	{mul.f16x2 %r1418,%r1392,%r1402;
}

	
	{sub.f16x2 %r1421,%r1415,%r1418;
}

	
	{mul.f16x2 %r1424,%r1389,%r1402;
}

	
	{fma.rn.f16x2 %r1427,%r1392,%r1401,%r1424;
}

	
	{xor.b32 %r1431,%r1383,0x80008000;
}

	
	{mul.f16x2 %r1433,%r1395,%r1405;
}

	
	{mul.f16x2 %r1436,%r1398,%r1406;
}

	
	{sub.f16x2 %r1439,%r1433,%r1436;
}

	
	{mul.f16x2 %r1442,%r1395,%r1406;
}

	
	{fma.rn.f16x2 %r1445,%r1398,%r1405,%r1442;
}

	
	{add.f16x2 %r1449,%r1327,%r1377;
}

	
	{add.f16x2 %r1452,%r1330,%r1380;
}

	
	{sub.f16x2 %r1455,%r1327,%r1377;
}

	
	{sub.f16x2 %r1458,%r1330,%r1380;
}

	
	{add.f16x2 %r1461,%r1339,%r1421;
}

	
	{add.f16x2 %r1464,%r1342,%r1427;
}

	
	{sub.f16x2 %r1467,%r1339,%r1421;
}

	
	{sub.f16x2 %r1470,%r1342,%r1427;
}

	
	{add.f16x2 %r1473,%r1333,%r1386;
}

	
	{add.f16x2 %r1476,%r1336,%r1431;
}

	
	{sub.f16x2 %r1479,%r1333,%r1386;
}

	
	{sub.f16x2 %r1482,%r1336,%r1431;
}

	
	{add.f16x2 %r1485,%r1345,%r1439;
}

	
	{add.f16x2 %r1488,%r1348,%r1445;
}

	
	{sub.f16x2 %r1491,%r1345,%r1439;
}

	
	{sub.f16x2 %r1494,%r1348,%r1445;
}

	mov.f32 %f126, 0f3F6C835E;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f126;
cvt.rn.f16.f32 high, %f126;
mov.b32 %r1497, {low,high};}


	mov.f32 %f152, 0fBEC3EF15;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f152;
cvt.rn.f16.f32 high, %f152;
mov.b32 %r1498, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f130;
cvt.rn.f16.f32 high, %f130;
mov.b32 %r1499, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1500, {low,high};}


	mov.f32 %f134, 0f3EC3EF15;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f134;
cvt.rn.f16.f32 high, %f134;
mov.b32 %r1501, {low,high};}


	mov.f32 %f150, 0fBF6C835E;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1502, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f152;
cvt.rn.f16.f32 high, %f152;
mov.b32 %r1505, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1506, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1507, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1508, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1509, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f152;
cvt.rn.f16.f32 high, %f152;
mov.b32 %r1510, {low,high};}


	
	{mul.f16x2 %r1527,%r1461,%r1497;
}

	
	{mul.f16x2 %r1530,%r1464,%r1498;
}

	
	{sub.f16x2 %r1533,%r1527,%r1530;
}

	
	{mul.f16x2 %r1536,%r1461,%r1498;
}

	
	{fma.rn.f16x2 %r1539,%r1464,%r1497,%r1536;
}

	
	{mul.f16x2 %r1543,%r1473,%r1499;
}

	
	{mul.f16x2 %r1546,%r1476,%r1500;
}

	
	{sub.f16x2 %r1549,%r1543,%r1546;
}

	
	{mul.f16x2 %r1552,%r1473,%r1500;
}

	
	{fma.rn.f16x2 %r1555,%r1476,%r1499,%r1552;
}

	
	{mul.f16x2 %r1559,%r1485,%r1501;
}

	
	{mul.f16x2 %r1562,%r1488,%r1502;
}

	
	{sub.f16x2 %r1565,%r1559,%r1562;
}

	
	{mul.f16x2 %r1568,%r1485,%r1502;
}

	
	{fma.rn.f16x2 %r1571,%r1488,%r1501,%r1568;
}

	
	{xor.b32 %r1575,%r1455,0x80008000;
}

	
	{mul.f16x2 %r1577,%r1467,%r1505;
}

	
	{mul.f16x2 %r1580,%r1470,%r1506;
}

	
	{sub.f16x2 %r1583,%r1577,%r1580;
}

	
	{mul.f16x2 %r1586,%r1467,%r1506;
}

	
	{fma.rn.f16x2 %r1589,%r1470,%r1505,%r1586;
}

	
	{mul.f16x2 %r1593,%r1479,%r1507;
}

	
	{mul.f16x2 %r1596,%r1482,%r1508;
}

	
	{sub.f16x2 %r1599,%r1593,%r1596;
}

	
	{mul.f16x2 %r1602,%r1479,%r1508;
}

	
	{fma.rn.f16x2 %r1605,%r1482,%r1507,%r1602;
}

	
	{mul.f16x2 %r1609,%r1491,%r1509;
}

	
	{mul.f16x2 %r1612,%r1494,%r1510;
}

	
	{sub.f16x2 %r1615,%r1609,%r1612;
}

	
	{mul.f16x2 %r1618,%r1491,%r1510;
}

	
	{fma.rn.f16x2 %r1621,%r1494,%r1509,%r1618;
}

	
	{add.f16x2 %r1625,%r1253,%r1449;
}

	
	{add.f16x2 %r1628,%r1256,%r1452;
}

	
	{sub.f16x2 %r1631,%r1253,%r1449;
}

	
	{sub.f16x2 %r1634,%r1256,%r1452;
}

	
	{add.f16x2 %r1637,%r1265,%r1533;
}

	
	{add.f16x2 %r1640,%r1268,%r1539;
}

	
	{sub.f16x2 %r1643,%r1265,%r1533;
}

	
	{sub.f16x2 %r1646,%r1268,%r1539;
}

	
	{add.f16x2 %r1649,%r1277,%r1549;
}

	
	{add.f16x2 %r1652,%r1280,%r1555;
}

	
	{sub.f16x2 %r1655,%r1277,%r1549;
}

	
	{sub.f16x2 %r1658,%r1280,%r1555;
}

	
	{add.f16x2 %r1661,%r1289,%r1565;
}

	
	{add.f16x2 %r1664,%r1292,%r1571;
}

	
	{sub.f16x2 %r1667,%r1289,%r1565;
}

	
	{sub.f16x2 %r1670,%r1292,%r1571;
}

	
	{add.f16x2 %r1673,%r1259,%r1458;
}

	
	{add.f16x2 %r1676,%r1262,%r1575;
}

	
	{sub.f16x2 %r1679,%r1259,%r1458;
}

	
	{sub.f16x2 %r1682,%r1262,%r1575;
}

	
	{add.f16x2 %r1685,%r1271,%r1583;
}

	
	{add.f16x2 %r1688,%r1274,%r1589;
}

	
	{sub.f16x2 %r1691,%r1271,%r1583;
}

	
	{sub.f16x2 %r1694,%r1274,%r1589;
}

	
	{add.f16x2 %r1697,%r1283,%r1599;
}

	
	{add.f16x2 %r1700,%r1286,%r1605;
}

	
	{sub.f16x2 %r1703,%r1283,%r1599;
}

	
	{sub.f16x2 %r1706,%r1286,%r1605;
}

	
	{add.f16x2 %r1709,%r1295,%r1615;
}

	
	{add.f16x2 %r1712,%r1298,%r1621;
}

	
	{sub.f16x2 %r1715,%r1295,%r1615;
}

	
	{sub.f16x2 %r1718,%r1298,%r1621;
}

	and.b32 %r313, %r22, 127;
cvt.rn.f32.u32	%f219, %r313;
mul.f32 %f220, %f219, 0f3B490FDB;
cos.approx.f32 %f185, %f220;
sin.approx.f32 %f221, %f220;
neg.f32 %f186, %f221;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f185;
cvt.rn.f16.f32 high, %f186;
mov.b32 %r1721, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1724, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1726, {high,high};}


	
	{mul.f16x2 %r1728,%r1640,%r1726;
}

	
	{xor.b32 %r1731,%r1728,0x80008000;
}

	
	{fma.rn.f16x2 %r1733,%r1637,%r1724,%r1731;
}

	
	{mul.f16x2 %r1737,%r1637,%r1726;
}

	
	{fma.rn.f16x2 %r1740,%r1640,%r1724,%r1737;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1744, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1746, {high,high};}


	mov.f32 %f215, 0fBF800000;
mov.f32 %f216, 0f3F800000;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1748, {low,high};}


	
	{mul.f16x2 %r1749,%r1746,%r1748;
}

	
	{mul.f16x2 %r1752,%r1721,%r1744;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1755, {high,low};}


	
	{fma.rn.f16x2 %r1757,%r1749,%r1755,%r1752;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1757;
mov.b32 %r1761, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1757;
mov.b32 %r1763, {high,high};}


	
	{mul.f16x2 %r1765,%r1652,%r1763;
}

	
	{xor.b32 %r1768,%r1765,0x80008000;
}

	
	{fma.rn.f16x2 %r1770,%r1649,%r1761,%r1768;
}

	
	{mul.f16x2 %r1774,%r1649,%r1763;
}

	
	{fma.rn.f16x2 %r1777,%r1652,%r1761,%r1774;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1781, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1783, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1785, {low,high};}


	
	{mul.f16x2 %r1786,%r1783,%r1785;
}

	
	{mul.f16x2 %r1789,%r1757,%r1781;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1757;
mov.b32 %r1792, {high,low};}


	
	{fma.rn.f16x2 %r1794,%r1786,%r1792,%r1789;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1794;
mov.b32 %r1798, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1794;
mov.b32 %r1800, {high,high};}


	
	{mul.f16x2 %r1802,%r1664,%r1800;
}

	
	{xor.b32 %r1805,%r1802,0x80008000;
}

	
	{fma.rn.f16x2 %r1807,%r1661,%r1798,%r1805;
}

	
	{mul.f16x2 %r1811,%r1661,%r1800;
}

	
	{fma.rn.f16x2 %r1814,%r1664,%r1798,%r1811;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1818, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1820, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1822, {low,high};}


	
	{mul.f16x2 %r1823,%r1820,%r1822;
}

	
	{mul.f16x2 %r1826,%r1794,%r1818;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1794;
mov.b32 %r1829, {high,low};}


	
	{fma.rn.f16x2 %r1831,%r1823,%r1829,%r1826;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1831;
mov.b32 %r1835, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1831;
mov.b32 %r1837, {high,high};}


	
	{mul.f16x2 %r1839,%r1676,%r1837;
}

	
	{xor.b32 %r1842,%r1839,0x80008000;
}

	
	{fma.rn.f16x2 %r1844,%r1673,%r1835,%r1842;
}

	
	{mul.f16x2 %r1848,%r1673,%r1837;
}

	
	{fma.rn.f16x2 %r1851,%r1676,%r1835,%r1848;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1855, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1857, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1859, {low,high};}


	
	{mul.f16x2 %r1860,%r1857,%r1859;
}

	
	{mul.f16x2 %r1863,%r1831,%r1855;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1831;
mov.b32 %r1866, {high,low};}


	
	{fma.rn.f16x2 %r1868,%r1860,%r1866,%r1863;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1868;
mov.b32 %r1872, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1868;
mov.b32 %r1874, {high,high};}


	
	{mul.f16x2 %r1876,%r1688,%r1874;
}

	
	{xor.b32 %r1879,%r1876,0x80008000;
}

	
	{fma.rn.f16x2 %r1881,%r1685,%r1872,%r1879;
}

	
	{mul.f16x2 %r1885,%r1685,%r1874;
}

	
	{fma.rn.f16x2 %r1888,%r1688,%r1872,%r1885;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1892, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1894, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1896, {low,high};}


	
	{mul.f16x2 %r1897,%r1894,%r1896;
}

	
	{mul.f16x2 %r1900,%r1868,%r1892;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1868;
mov.b32 %r1903, {high,low};}


	
	{fma.rn.f16x2 %r1905,%r1897,%r1903,%r1900;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1905;
mov.b32 %r1909, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1905;
mov.b32 %r1911, {high,high};}


	
	{mul.f16x2 %r1913,%r1700,%r1911;
}

	
	{xor.b32 %r1916,%r1913,0x80008000;
}

	
	{fma.rn.f16x2 %r1918,%r1697,%r1909,%r1916;
}

	
	{mul.f16x2 %r1922,%r1697,%r1911;
}

	
	{fma.rn.f16x2 %r1925,%r1700,%r1909,%r1922;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1929, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1931, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1933, {low,high};}


	
	{mul.f16x2 %r1934,%r1931,%r1933;
}

	
	{mul.f16x2 %r1937,%r1905,%r1929;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1905;
mov.b32 %r1940, {high,low};}


	
	{fma.rn.f16x2 %r1942,%r1934,%r1940,%r1937;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1942;
mov.b32 %r1946, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1942;
mov.b32 %r1948, {high,high};}


	
	{mul.f16x2 %r1950,%r1712,%r1948;
}

	
	{xor.b32 %r1953,%r1950,0x80008000;
}

	
	{fma.rn.f16x2 %r1955,%r1709,%r1946,%r1953;
}

	
	{mul.f16x2 %r1959,%r1709,%r1948;
}

	
	{fma.rn.f16x2 %r1962,%r1712,%r1946,%r1959;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1966, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1968, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1970, {low,high};}


	
	{mul.f16x2 %r1971,%r1968,%r1970;
}

	
	{mul.f16x2 %r1974,%r1942,%r1966;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1942;
mov.b32 %r1977, {high,low};}


	
	{fma.rn.f16x2 %r1979,%r1971,%r1977,%r1974;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1979;
mov.b32 %r1983, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1979;
mov.b32 %r1985, {high,high};}


	
	{mul.f16x2 %r1987,%r1634,%r1985;
}

	
	{xor.b32 %r1990,%r1987,0x80008000;
}

	
	{fma.rn.f16x2 %r1992,%r1631,%r1983,%r1990;
}

	
	{mul.f16x2 %r1996,%r1631,%r1985;
}

	
	{fma.rn.f16x2 %r1999,%r1634,%r1983,%r1996;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2003, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2005, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2007, {low,high};}


	
	{mul.f16x2 %r2008,%r2005,%r2007;
}

	
	{mul.f16x2 %r2011,%r1979,%r2003;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1979;
mov.b32 %r2014, {high,low};}


	
	{fma.rn.f16x2 %r2016,%r2008,%r2014,%r2011;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2016;
mov.b32 %r2020, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2016;
mov.b32 %r2022, {high,high};}


	
	{mul.f16x2 %r2024,%r1646,%r2022;
}

	
	{xor.b32 %r2027,%r2024,0x80008000;
}

	
	{fma.rn.f16x2 %r2029,%r1643,%r2020,%r2027;
}

	
	{mul.f16x2 %r2033,%r1643,%r2022;
}

	
	{fma.rn.f16x2 %r2036,%r1646,%r2020,%r2033;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2040, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2042, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2044, {low,high};}


	
	{mul.f16x2 %r2045,%r2042,%r2044;
}

	
	{mul.f16x2 %r2048,%r2016,%r2040;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2016;
mov.b32 %r2051, {high,low};}


	
	{fma.rn.f16x2 %r2053,%r2045,%r2051,%r2048;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2053;
mov.b32 %r2057, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2053;
mov.b32 %r2059, {high,high};}


	
	{mul.f16x2 %r2061,%r1658,%r2059;
}

	
	{xor.b32 %r2064,%r2061,0x80008000;
}

	
	{fma.rn.f16x2 %r2066,%r1655,%r2057,%r2064;
}

	
	{mul.f16x2 %r2070,%r1655,%r2059;
}

	
	{fma.rn.f16x2 %r2073,%r1658,%r2057,%r2070;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2077, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2079, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2081, {low,high};}


	
	{mul.f16x2 %r2082,%r2079,%r2081;
}

	
	{mul.f16x2 %r2085,%r2053,%r2077;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2053;
mov.b32 %r2088, {high,low};}


	
	{fma.rn.f16x2 %r2090,%r2082,%r2088,%r2085;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2090;
mov.b32 %r2094, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2090;
mov.b32 %r2096, {high,high};}


	
	{mul.f16x2 %r2098,%r1670,%r2096;
}

	
	{xor.b32 %r2101,%r2098,0x80008000;
}

	
	{fma.rn.f16x2 %r2103,%r1667,%r2094,%r2101;
}

	
	{mul.f16x2 %r2107,%r1667,%r2096;
}

	
	{fma.rn.f16x2 %r2110,%r1670,%r2094,%r2107;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2114, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2116, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2118, {low,high};}


	
	{mul.f16x2 %r2119,%r2116,%r2118;
}

	
	{mul.f16x2 %r2122,%r2090,%r2114;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2090;
mov.b32 %r2125, {high,low};}


	
	{fma.rn.f16x2 %r2127,%r2119,%r2125,%r2122;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2127;
mov.b32 %r2131, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2127;
mov.b32 %r2133, {high,high};}


	
	{mul.f16x2 %r2135,%r1682,%r2133;
}

	
	{xor.b32 %r2138,%r2135,0x80008000;
}

	
	{fma.rn.f16x2 %r2140,%r1679,%r2131,%r2138;
}

	
	{mul.f16x2 %r2144,%r1679,%r2133;
}

	
	{fma.rn.f16x2 %r2147,%r1682,%r2131,%r2144;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2151, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2153, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2155, {low,high};}


	
	{mul.f16x2 %r2156,%r2153,%r2155;
}

	
	{mul.f16x2 %r2159,%r2127,%r2151;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2127;
mov.b32 %r2162, {high,low};}


	
	{fma.rn.f16x2 %r2164,%r2156,%r2162,%r2159;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2164;
mov.b32 %r2168, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2164;
mov.b32 %r2170, {high,high};}


	
	{mul.f16x2 %r2172,%r1694,%r2170;
}

	
	{xor.b32 %r2175,%r2172,0x80008000;
}

	
	{fma.rn.f16x2 %r2177,%r1691,%r2168,%r2175;
}

	
	{mul.f16x2 %r2181,%r1691,%r2170;
}

	
	{fma.rn.f16x2 %r2184,%r1694,%r2168,%r2181;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2188, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2190, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2192, {low,high};}


	
	{mul.f16x2 %r2193,%r2190,%r2192;
}

	
	{mul.f16x2 %r2196,%r2164,%r2188;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2164;
mov.b32 %r2199, {high,low};}


	
	{fma.rn.f16x2 %r2201,%r2193,%r2199,%r2196;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2201;
mov.b32 %r2205, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2201;
mov.b32 %r2207, {high,high};}


	
	{mul.f16x2 %r2209,%r1706,%r2207;
}

	
	{xor.b32 %r2212,%r2209,0x80008000;
}

	
	{fma.rn.f16x2 %r2214,%r1703,%r2205,%r2212;
}

	
	{mul.f16x2 %r2218,%r1703,%r2207;
}

	
	{fma.rn.f16x2 %r2221,%r1706,%r2205,%r2218;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2225, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2227, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2229, {low,high};}


	
	{mul.f16x2 %r2230,%r2227,%r2229;
}

	
	{mul.f16x2 %r2233,%r2201,%r2225;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2201;
mov.b32 %r2236, {high,low};}


	
	{fma.rn.f16x2 %r2238,%r2230,%r2236,%r2233;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2238;
mov.b32 %r2242, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2238;
mov.b32 %r2244, {high,high};}


	
	{mul.f16x2 %r2246,%r1718,%r2244;
}

	
	{xor.b32 %r2249,%r2246,0x80008000;
}

	
	{fma.rn.f16x2 %r2251,%r1715,%r2242,%r2249;
}

	
	{mul.f16x2 %r2255,%r1715,%r2244;
}

	
	{fma.rn.f16x2 %r2258,%r1718,%r2242,%r2255;
}

	barrier.sync 0;
shl.b32 %r7470, %r22, 4;
and.b32 %r7469, %r7470, -2048;
and.b32 %r7447, %r22, 127;
shl.b32 %r2294, %r7447, 4;
add.s32 %r2295, %r2294, %r7469;
shl.b32 %r2296, %r2295, 2;
mov.u32 %r2297, smem_full;
add.s32 %r345, %r2297, %r2296;
st.shared.u32 [%r345], %r1625;
st.shared.u32 [%r345+4], %r1733;
st.shared.u32 [%r345+8], %r1770;
st.shared.u32 [%r345+12], %r1807;
st.shared.u32 [%r345+16], %r1844;
st.shared.u32 [%r345+20], %r1881;
st.shared.u32 [%r345+24], %r1918;
st.shared.u32 [%r345+28], %r1955;
st.shared.u32 [%r345+32], %r1992;
st.shared.u32 [%r345+36], %r2029;
st.shared.u32 [%r345+40], %r2066;
st.shared.u32 [%r345+44], %r2103;
st.shared.u32 [%r345+48], %r2140;
st.shared.u32 [%r345+52], %r2177;
st.shared.u32 [%r345+56], %r2214;
st.shared.u32 [%r345+60], %r2251;
barrier.sync 0;
shl.b32 %r7472, %r22, 4;
and.b32 %r7471, %r7472, -2048;
and.b32 %r7448, %r22, 127;
add.s32 %r2298, %r7448, %r7471;
shl.b32 %r2299, %r2298, 2;
add.s32 %r346, %r2297, %r2299;
ld.shared.u32 %r347, [%r346];
ld.shared.u32 %r348, [%r346+512];
ld.shared.u32 %r349, [%r346+1024];
ld.shared.u32 %r350, [%r346+1536];
ld.shared.u32 %r351, [%r346+2048];
ld.shared.u32 %r352, [%r346+2560];
ld.shared.u32 %r353, [%r346+3072];
ld.shared.u32 %r354, [%r346+3584];
ld.shared.u32 %r355, [%r346+4096];
ld.shared.u32 %r356, [%r346+4608];
ld.shared.u32 %r357, [%r346+5120];
ld.shared.u32 %r358, [%r346+5632];
ld.shared.u32 %r359, [%r346+6144];
ld.shared.u32 %r360, [%r346+6656];
ld.shared.u32 %r361, [%r346+7168];
ld.shared.u32 %r362, [%r346+7680];
barrier.sync 0;
st.shared.u32 [%r345], %r1628;
st.shared.u32 [%r345+4], %r1740;
st.shared.u32 [%r345+8], %r1777;
st.shared.u32 [%r345+12], %r1814;
st.shared.u32 [%r345+16], %r1851;
st.shared.u32 [%r345+20], %r1888;
st.shared.u32 [%r345+24], %r1925;
st.shared.u32 [%r345+28], %r1962;
st.shared.u32 [%r345+32], %r1999;
st.shared.u32 [%r345+36], %r2036;
st.shared.u32 [%r345+40], %r2073;
st.shared.u32 [%r345+44], %r2110;
st.shared.u32 [%r345+48], %r2147;
st.shared.u32 [%r345+52], %r2184;
st.shared.u32 [%r345+56], %r2221;
st.shared.u32 [%r345+60], %r2258;
barrier.sync 0;
shl.b32 %r7474, %r22, 4;
and.b32 %r7473, %r7474, -2048;
mov.f32 %f845, 0f3F800000;
mov.f32 %f844, 0fBF800000;
mov.f32 %f843, 0fBF6C835E;
mov.f32 %f842, 0f3EC3EF15;
mov.f32 %f841, 0fBEC3EF15;
mov.f32 %f840, 0f3F6C835E;
mov.f32 %f839, 0fBF3504F3;
mov.f32 %f838, 0f3F3504F3;
ld.shared.u32 %r2305, [%r346];
ld.shared.u32 %r2501, [%r346+512];
ld.shared.u32 %r2355, [%r346+1024];
ld.shared.u32 %r2551, [%r346+1536];
ld.shared.u32 %r2317, [%r346+2048];
ld.shared.u32 %r2513, [%r346+2560];
ld.shared.u32 %r2367, [%r346+3072];
ld.shared.u32 %r2563, [%r346+3584];
ld.shared.u32 %r2306, [%r346+4096];
ld.shared.u32 %r2502, [%r346+4608];
ld.shared.u32 %r2356, [%r346+5120];
ld.shared.u32 %r2552, [%r346+5632];
ld.shared.u32 %r2318, [%r346+6144];
ld.shared.u32 %r2514, [%r346+6656];
ld.shared.u32 %r2368, [%r346+7168];
ld.shared.u32 %r2564, [%r346+7680];

	{add.f16x2 %r2301,%r347,%r355;
}

	
	{add.f16x2 %r2304,%r2305,%r2306;
}

	
	{sub.f16x2 %r2307,%r347,%r355;
}

	
	{sub.f16x2 %r2310,%r2305,%r2306;
}

	
	{add.f16x2 %r2313,%r351,%r359;
}

	
	{add.f16x2 %r2316,%r2317,%r2318;
}

	
	{sub.f16x2 %r2319,%r351,%r359;
}

	
	{sub.f16x2 %r2322,%r2317,%r2318;
}

	
	{xor.b32 %r2325,%r2319,0x80008000;
}

	
	{add.f16x2 %r2327,%r2301,%r2313;
}

	
	{add.f16x2 %r2330,%r2304,%r2316;
}

	
	{sub.f16x2 %r2333,%r2301,%r2313;
}

	
	{sub.f16x2 %r2336,%r2304,%r2316;
}

	
	{add.f16x2 %r2339,%r2307,%r2322;
}

	
	{add.f16x2 %r2342,%r2310,%r2325;
}

	
	{sub.f16x2 %r2345,%r2307,%r2322;
}

	
	{sub.f16x2 %r2348,%r2310,%r2325;
}

	
	{add.f16x2 %r2351,%r349,%r357;
}

	
	{add.f16x2 %r2354,%r2355,%r2356;
}

	
	{sub.f16x2 %r2357,%r349,%r357;
}

	
	{sub.f16x2 %r2360,%r2355,%r2356;
}

	
	{add.f16x2 %r2363,%r353,%r361;
}

	
	{add.f16x2 %r2366,%r2367,%r2368;
}

	
	{sub.f16x2 %r2369,%r353,%r361;
}

	
	{sub.f16x2 %r2372,%r2367,%r2368;
}

	
	{xor.b32 %r2375,%r2369,0x80008000;
}

	
	{add.f16x2 %r2377,%r2351,%r2363;
}

	
	{add.f16x2 %r2380,%r2354,%r2366;
}

	
	{sub.f16x2 %r2383,%r2351,%r2363;
}

	
	{sub.f16x2 %r2386,%r2354,%r2366;
}

	
	{add.f16x2 %r2389,%r2357,%r2372;
}

	
	{add.f16x2 %r2392,%r2360,%r2375;
}

	
	{sub.f16x2 %r2395,%r2357,%r2372;
}

	
	{sub.f16x2 %r2398,%r2360,%r2375;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f838;
cvt.rn.f16.f32 high, %f838;
mov.b32 %r2401, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f839;
cvt.rn.f16.f32 high, %f839;
mov.b32 %r2402, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f839;
cvt.rn.f16.f32 high, %f839;
mov.b32 %r2405, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f839;
cvt.rn.f16.f32 high, %f839;
mov.b32 %r2406, {low,high};}


	
	{mul.f16x2 %r2415,%r2389,%r2401;
}

	
	{mul.f16x2 %r2418,%r2392,%r2402;
}

	
	{sub.f16x2 %r2421,%r2415,%r2418;
}

	
	{mul.f16x2 %r2424,%r2389,%r2402;
}

	
	{fma.rn.f16x2 %r2427,%r2392,%r2401,%r2424;
}

	
	{xor.b32 %r2431,%r2383,0x80008000;
}

	
	{mul.f16x2 %r2433,%r2395,%r2405;
}

	
	{mul.f16x2 %r2436,%r2398,%r2406;
}

	
	{sub.f16x2 %r2439,%r2433,%r2436;
}

	
	{mul.f16x2 %r2442,%r2395,%r2406;
}

	
	{fma.rn.f16x2 %r2445,%r2398,%r2405,%r2442;
}

	
	{add.f16x2 %r2449,%r2327,%r2377;
}

	
	{add.f16x2 %r2452,%r2330,%r2380;
}

	
	{sub.f16x2 %r2455,%r2327,%r2377;
}

	
	{sub.f16x2 %r2458,%r2330,%r2380;
}

	
	{add.f16x2 %r2461,%r2339,%r2421;
}

	
	{add.f16x2 %r2464,%r2342,%r2427;
}

	
	{sub.f16x2 %r2467,%r2339,%r2421;
}

	
	{sub.f16x2 %r2470,%r2342,%r2427;
}

	
	{add.f16x2 %r2473,%r2333,%r2386;
}

	
	{add.f16x2 %r2476,%r2336,%r2431;
}

	
	{sub.f16x2 %r2479,%r2333,%r2386;
}

	
	{sub.f16x2 %r2482,%r2336,%r2431;
}

	
	{add.f16x2 %r2485,%r2345,%r2439;
}

	
	{add.f16x2 %r2488,%r2348,%r2445;
}

	
	{sub.f16x2 %r2491,%r2345,%r2439;
}

	
	{sub.f16x2 %r2494,%r2348,%r2445;
}

	
	{add.f16x2 %r2497,%r348,%r356;
}

	
	{add.f16x2 %r2500,%r2501,%r2502;
}

	
	{sub.f16x2 %r2503,%r348,%r356;
}

	
	{sub.f16x2 %r2506,%r2501,%r2502;
}

	
	{add.f16x2 %r2509,%r352,%r360;
}

	
	{add.f16x2 %r2512,%r2513,%r2514;
}

	
	{sub.f16x2 %r2515,%r352,%r360;
}

	
	{sub.f16x2 %r2518,%r2513,%r2514;
}

	
	{xor.b32 %r2521,%r2515,0x80008000;
}

	
	{add.f16x2 %r2523,%r2497,%r2509;
}

	
	{add.f16x2 %r2526,%r2500,%r2512;
}

	
	{sub.f16x2 %r2529,%r2497,%r2509;
}

	
	{sub.f16x2 %r2532,%r2500,%r2512;
}

	
	{add.f16x2 %r2535,%r2503,%r2518;
}

	
	{add.f16x2 %r2538,%r2506,%r2521;
}

	
	{sub.f16x2 %r2541,%r2503,%r2518;
}

	
	{sub.f16x2 %r2544,%r2506,%r2521;
}

	
	{add.f16x2 %r2547,%r350,%r358;
}

	
	{add.f16x2 %r2550,%r2551,%r2552;
}

	
	{sub.f16x2 %r2553,%r350,%r358;
}

	
	{sub.f16x2 %r2556,%r2551,%r2552;
}

	
	{add.f16x2 %r2559,%r354,%r362;
}

	
	{add.f16x2 %r2562,%r2563,%r2564;
}

	
	{sub.f16x2 %r2565,%r354,%r362;
}

	
	{sub.f16x2 %r2568,%r2563,%r2564;
}

	
	{xor.b32 %r2571,%r2565,0x80008000;
}

	
	{add.f16x2 %r2573,%r2547,%r2559;
}

	
	{add.f16x2 %r2576,%r2550,%r2562;
}

	
	{sub.f16x2 %r2579,%r2547,%r2559;
}

	
	{sub.f16x2 %r2582,%r2550,%r2562;
}

	
	{add.f16x2 %r2585,%r2553,%r2568;
}

	
	{add.f16x2 %r2588,%r2556,%r2571;
}

	
	{sub.f16x2 %r2591,%r2553,%r2568;
}

	
	{sub.f16x2 %r2594,%r2556,%r2571;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f838;
cvt.rn.f16.f32 high, %f838;
mov.b32 %r2597, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f839;
cvt.rn.f16.f32 high, %f839;
mov.b32 %r2598, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f839;
cvt.rn.f16.f32 high, %f839;
mov.b32 %r2601, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f839;
cvt.rn.f16.f32 high, %f839;
mov.b32 %r2602, {low,high};}


	
	{mul.f16x2 %r2611,%r2585,%r2597;
}

	
	{mul.f16x2 %r2614,%r2588,%r2598;
}

	
	{sub.f16x2 %r2617,%r2611,%r2614;
}

	
	{mul.f16x2 %r2620,%r2585,%r2598;
}

	
	{fma.rn.f16x2 %r2623,%r2588,%r2597,%r2620;
}

	
	{xor.b32 %r2627,%r2579,0x80008000;
}

	
	{mul.f16x2 %r2629,%r2591,%r2601;
}

	
	{mul.f16x2 %r2632,%r2594,%r2602;
}

	
	{sub.f16x2 %r2635,%r2629,%r2632;
}

	
	{mul.f16x2 %r2638,%r2591,%r2602;
}

	
	{fma.rn.f16x2 %r2641,%r2594,%r2601,%r2638;
}

	
	{add.f16x2 %r2645,%r2523,%r2573;
}

	
	{add.f16x2 %r2648,%r2526,%r2576;
}

	
	{sub.f16x2 %r2651,%r2523,%r2573;
}

	
	{sub.f16x2 %r2654,%r2526,%r2576;
}

	
	{add.f16x2 %r2657,%r2535,%r2617;
}

	
	{add.f16x2 %r2660,%r2538,%r2623;
}

	
	{sub.f16x2 %r2663,%r2535,%r2617;
}

	
	{sub.f16x2 %r2666,%r2538,%r2623;
}

	
	{add.f16x2 %r2669,%r2529,%r2582;
}

	
	{add.f16x2 %r2672,%r2532,%r2627;
}

	
	{sub.f16x2 %r2675,%r2529,%r2582;
}

	
	{sub.f16x2 %r2678,%r2532,%r2627;
}

	
	{add.f16x2 %r2681,%r2541,%r2635;
}

	
	{add.f16x2 %r2684,%r2544,%r2641;
}

	
	{sub.f16x2 %r2687,%r2541,%r2635;
}

	
	{sub.f16x2 %r2690,%r2544,%r2641;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f840;
cvt.rn.f16.f32 high, %f840;
mov.b32 %r2693, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f841;
cvt.rn.f16.f32 high, %f841;
mov.b32 %r2694, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f838;
cvt.rn.f16.f32 high, %f838;
mov.b32 %r2695, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f839;
cvt.rn.f16.f32 high, %f839;
mov.b32 %r2696, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f842;
cvt.rn.f16.f32 high, %f842;
mov.b32 %r2697, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f843;
cvt.rn.f16.f32 high, %f843;
mov.b32 %r2698, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f841;
cvt.rn.f16.f32 high, %f841;
mov.b32 %r2701, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f843;
cvt.rn.f16.f32 high, %f843;
mov.b32 %r2702, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f839;
cvt.rn.f16.f32 high, %f839;
mov.b32 %r2703, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f839;
cvt.rn.f16.f32 high, %f839;
mov.b32 %r2704, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f843;
cvt.rn.f16.f32 high, %f843;
mov.b32 %r2705, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f841;
cvt.rn.f16.f32 high, %f841;
mov.b32 %r2706, {low,high};}


	
	{mul.f16x2 %r2723,%r2657,%r2693;
}

	
	{mul.f16x2 %r2726,%r2660,%r2694;
}

	
	{sub.f16x2 %r2729,%r2723,%r2726;
}

	
	{mul.f16x2 %r2732,%r2657,%r2694;
}

	
	{fma.rn.f16x2 %r2735,%r2660,%r2693,%r2732;
}

	
	{mul.f16x2 %r2739,%r2669,%r2695;
}

	
	{mul.f16x2 %r2742,%r2672,%r2696;
}

	
	{sub.f16x2 %r2745,%r2739,%r2742;
}

	
	{mul.f16x2 %r2748,%r2669,%r2696;
}

	
	{fma.rn.f16x2 %r2751,%r2672,%r2695,%r2748;
}

	
	{mul.f16x2 %r2755,%r2681,%r2697;
}

	
	{mul.f16x2 %r2758,%r2684,%r2698;
}

	
	{sub.f16x2 %r2761,%r2755,%r2758;
}

	
	{mul.f16x2 %r2764,%r2681,%r2698;
}

	
	{fma.rn.f16x2 %r2767,%r2684,%r2697,%r2764;
}

	
	{xor.b32 %r2771,%r2651,0x80008000;
}

	
	{mul.f16x2 %r2773,%r2663,%r2701;
}

	
	{mul.f16x2 %r2776,%r2666,%r2702;
}

	
	{sub.f16x2 %r2779,%r2773,%r2776;
}

	
	{mul.f16x2 %r2782,%r2663,%r2702;
}

	
	{fma.rn.f16x2 %r2785,%r2666,%r2701,%r2782;
}

	
	{mul.f16x2 %r2789,%r2675,%r2703;
}

	
	{mul.f16x2 %r2792,%r2678,%r2704;
}

	
	{sub.f16x2 %r2795,%r2789,%r2792;
}

	
	{mul.f16x2 %r2798,%r2675,%r2704;
}

	
	{fma.rn.f16x2 %r2801,%r2678,%r2703,%r2798;
}

	
	{mul.f16x2 %r2805,%r2687,%r2705;
}

	
	{mul.f16x2 %r2808,%r2690,%r2706;
}

	
	{sub.f16x2 %r2811,%r2805,%r2808;
}

	
	{mul.f16x2 %r2814,%r2687,%r2706;
}

	
	{fma.rn.f16x2 %r2817,%r2690,%r2705,%r2814;
}

	
	{add.f16x2 %r2821,%r2449,%r2645;
}

	
	{add.f16x2 %r2824,%r2452,%r2648;
}

	
	{sub.f16x2 %r2827,%r2449,%r2645;
}

	
	{sub.f16x2 %r2830,%r2452,%r2648;
}

	
	{add.f16x2 %r2833,%r2461,%r2729;
}

	
	{add.f16x2 %r2836,%r2464,%r2735;
}

	
	{sub.f16x2 %r2839,%r2461,%r2729;
}

	
	{sub.f16x2 %r2842,%r2464,%r2735;
}

	
	{add.f16x2 %r2845,%r2473,%r2745;
}

	
	{add.f16x2 %r2848,%r2476,%r2751;
}

	
	{sub.f16x2 %r2851,%r2473,%r2745;
}

	
	{sub.f16x2 %r2854,%r2476,%r2751;
}

	
	{add.f16x2 %r2857,%r2485,%r2761;
}

	
	{add.f16x2 %r2860,%r2488,%r2767;
}

	
	{sub.f16x2 %r2863,%r2485,%r2761;
}

	
	{sub.f16x2 %r2866,%r2488,%r2767;
}

	
	{add.f16x2 %r2869,%r2455,%r2654;
}

	
	{add.f16x2 %r2872,%r2458,%r2771;
}

	
	{sub.f16x2 %r2875,%r2455,%r2654;
}

	
	{sub.f16x2 %r2878,%r2458,%r2771;
}

	
	{add.f16x2 %r2881,%r2467,%r2779;
}

	
	{add.f16x2 %r2884,%r2470,%r2785;
}

	
	{sub.f16x2 %r2887,%r2467,%r2779;
}

	
	{sub.f16x2 %r2890,%r2470,%r2785;
}

	
	{add.f16x2 %r2893,%r2479,%r2795;
}

	
	{add.f16x2 %r2896,%r2482,%r2801;
}

	
	{sub.f16x2 %r2899,%r2479,%r2795;
}

	
	{sub.f16x2 %r2902,%r2482,%r2801;
}

	
	{add.f16x2 %r2905,%r2491,%r2811;
}

	
	{add.f16x2 %r2908,%r2494,%r2817;
}

	
	{sub.f16x2 %r2911,%r2491,%r2811;
}

	
	{sub.f16x2 %r2914,%r2494,%r2817;
}

	bfe.u32 %r3475, %r22, 4, 3;
cvt.rn.f32.u32	%f372, %r3475;
mul.f32 %f373, %f372, 0f3D490FDB;
cos.approx.f32 %f338, %f373;
sin.approx.f32 %f374, %f373;
neg.f32 %f339, %f374;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f338;
cvt.rn.f16.f32 high, %f339;
mov.b32 %r2917, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r2920, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r2922, {high,high};}


	
	{mul.f16x2 %r2924,%r2836,%r2922;
}

	
	{xor.b32 %r2927,%r2924,0x80008000;
}

	
	{fma.rn.f16x2 %r2929,%r2833,%r2920,%r2927;
}

	
	{mul.f16x2 %r2933,%r2833,%r2922;
}

	
	{fma.rn.f16x2 %r2936,%r2836,%r2920,%r2933;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r2940, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r2942, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f844;
cvt.rn.f16.f32 high, %f845;
mov.b32 %r2944, {low,high};}


	
	{mul.f16x2 %r2945,%r2942,%r2944;
}

	
	{mul.f16x2 %r2948,%r2917,%r2940;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r2951, {high,low};}


	
	{fma.rn.f16x2 %r2953,%r2945,%r2951,%r2948;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2953;
mov.b32 %r2957, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2953;
mov.b32 %r2959, {high,high};}


	
	{mul.f16x2 %r2961,%r2848,%r2959;
}

	
	{xor.b32 %r2964,%r2961,0x80008000;
}

	
	{fma.rn.f16x2 %r2966,%r2845,%r2957,%r2964;
}

	
	{mul.f16x2 %r2970,%r2845,%r2959;
}

	
	{fma.rn.f16x2 %r2973,%r2848,%r2957,%r2970;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r2977, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r2979, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f844;
cvt.rn.f16.f32 high, %f845;
mov.b32 %r2981, {low,high};}


	
	{mul.f16x2 %r2982,%r2979,%r2981;
}

	
	{mul.f16x2 %r2985,%r2953,%r2977;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2953;
mov.b32 %r2988, {high,low};}


	
	{fma.rn.f16x2 %r2990,%r2982,%r2988,%r2985;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2990;
mov.b32 %r2994, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2990;
mov.b32 %r2996, {high,high};}


	
	{mul.f16x2 %r2998,%r2860,%r2996;
}

	
	{xor.b32 %r3001,%r2998,0x80008000;
}

	
	{fma.rn.f16x2 %r3003,%r2857,%r2994,%r3001;
}

	
	{mul.f16x2 %r3007,%r2857,%r2996;
}

	
	{fma.rn.f16x2 %r3010,%r2860,%r2994,%r3007;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3014, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3016, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f844;
cvt.rn.f16.f32 high, %f845;
mov.b32 %r3018, {low,high};}


	
	{mul.f16x2 %r3019,%r3016,%r3018;
}

	
	{mul.f16x2 %r3022,%r2990,%r3014;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2990;
mov.b32 %r3025, {high,low};}


	
	{fma.rn.f16x2 %r3027,%r3019,%r3025,%r3022;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3027;
mov.b32 %r3031, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3027;
mov.b32 %r3033, {high,high};}


	
	{mul.f16x2 %r3035,%r2872,%r3033;
}

	
	{xor.b32 %r3038,%r3035,0x80008000;
}

	
	{fma.rn.f16x2 %r3040,%r2869,%r3031,%r3038;
}

	
	{mul.f16x2 %r3044,%r2869,%r3033;
}

	
	{fma.rn.f16x2 %r3047,%r2872,%r3031,%r3044;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3051, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3053, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f844;
cvt.rn.f16.f32 high, %f845;
mov.b32 %r3055, {low,high};}


	
	{mul.f16x2 %r3056,%r3053,%r3055;
}

	
	{mul.f16x2 %r3059,%r3027,%r3051;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3027;
mov.b32 %r3062, {high,low};}


	
	{fma.rn.f16x2 %r3064,%r3056,%r3062,%r3059;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3064;
mov.b32 %r3068, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3064;
mov.b32 %r3070, {high,high};}


	
	{mul.f16x2 %r3072,%r2884,%r3070;
}

	
	{xor.b32 %r3075,%r3072,0x80008000;
}

	
	{fma.rn.f16x2 %r3077,%r2881,%r3068,%r3075;
}

	
	{mul.f16x2 %r3081,%r2881,%r3070;
}

	
	{fma.rn.f16x2 %r3084,%r2884,%r3068,%r3081;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3088, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3090, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f844;
cvt.rn.f16.f32 high, %f845;
mov.b32 %r3092, {low,high};}


	
	{mul.f16x2 %r3093,%r3090,%r3092;
}

	
	{mul.f16x2 %r3096,%r3064,%r3088;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3064;
mov.b32 %r3099, {high,low};}


	
	{fma.rn.f16x2 %r3101,%r3093,%r3099,%r3096;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3101;
mov.b32 %r3105, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3101;
mov.b32 %r3107, {high,high};}


	
	{mul.f16x2 %r3109,%r2896,%r3107;
}

	
	{xor.b32 %r3112,%r3109,0x80008000;
}

	
	{fma.rn.f16x2 %r3114,%r2893,%r3105,%r3112;
}

	
	{mul.f16x2 %r3118,%r2893,%r3107;
}

	
	{fma.rn.f16x2 %r3121,%r2896,%r3105,%r3118;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3125, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3127, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f844;
cvt.rn.f16.f32 high, %f845;
mov.b32 %r3129, {low,high};}


	
	{mul.f16x2 %r3130,%r3127,%r3129;
}

	
	{mul.f16x2 %r3133,%r3101,%r3125;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3101;
mov.b32 %r3136, {high,low};}


	
	{fma.rn.f16x2 %r3138,%r3130,%r3136,%r3133;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3138;
mov.b32 %r3142, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3138;
mov.b32 %r3144, {high,high};}


	
	{mul.f16x2 %r3146,%r2908,%r3144;
}

	
	{xor.b32 %r3149,%r3146,0x80008000;
}

	
	{fma.rn.f16x2 %r3151,%r2905,%r3142,%r3149;
}

	
	{mul.f16x2 %r3155,%r2905,%r3144;
}

	
	{fma.rn.f16x2 %r3158,%r2908,%r3142,%r3155;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3162, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3164, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f844;
cvt.rn.f16.f32 high, %f845;
mov.b32 %r3166, {low,high};}


	
	{mul.f16x2 %r3167,%r3164,%r3166;
}

	
	{mul.f16x2 %r3170,%r3138,%r3162;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3138;
mov.b32 %r3173, {high,low};}


	
	{fma.rn.f16x2 %r3175,%r3167,%r3173,%r3170;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3175;
mov.b32 %r3179, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3175;
mov.b32 %r3181, {high,high};}


	
	{mul.f16x2 %r3183,%r2830,%r3181;
}

	
	{xor.b32 %r3186,%r3183,0x80008000;
}

	
	{fma.rn.f16x2 %r3188,%r2827,%r3179,%r3186;
}

	
	{mul.f16x2 %r3192,%r2827,%r3181;
}

	
	{fma.rn.f16x2 %r3195,%r2830,%r3179,%r3192;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3199, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3201, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f844;
cvt.rn.f16.f32 high, %f845;
mov.b32 %r3203, {low,high};}


	
	{mul.f16x2 %r3204,%r3201,%r3203;
}

	
	{mul.f16x2 %r3207,%r3175,%r3199;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3175;
mov.b32 %r3210, {high,low};}


	
	{fma.rn.f16x2 %r3212,%r3204,%r3210,%r3207;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3212;
mov.b32 %r3216, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3212;
mov.b32 %r3218, {high,high};}


	
	{mul.f16x2 %r3220,%r2842,%r3218;
}

	
	{xor.b32 %r3223,%r3220,0x80008000;
}

	
	{fma.rn.f16x2 %r3225,%r2839,%r3216,%r3223;
}

	
	{mul.f16x2 %r3229,%r2839,%r3218;
}

	
	{fma.rn.f16x2 %r3232,%r2842,%r3216,%r3229;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3236, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3238, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f844;
cvt.rn.f16.f32 high, %f845;
mov.b32 %r3240, {low,high};}


	
	{mul.f16x2 %r3241,%r3238,%r3240;
}

	
	{mul.f16x2 %r3244,%r3212,%r3236;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3212;
mov.b32 %r3247, {high,low};}


	
	{fma.rn.f16x2 %r3249,%r3241,%r3247,%r3244;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3249;
mov.b32 %r3253, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3249;
mov.b32 %r3255, {high,high};}


	
	{mul.f16x2 %r3257,%r2854,%r3255;
}

	
	{xor.b32 %r3260,%r3257,0x80008000;
}

	
	{fma.rn.f16x2 %r3262,%r2851,%r3253,%r3260;
}

	
	{mul.f16x2 %r3266,%r2851,%r3255;
}

	
	{fma.rn.f16x2 %r3269,%r2854,%r3253,%r3266;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3273, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3275, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f844;
cvt.rn.f16.f32 high, %f845;
mov.b32 %r3277, {low,high};}


	
	{mul.f16x2 %r3278,%r3275,%r3277;
}

	
	{mul.f16x2 %r3281,%r3249,%r3273;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3249;
mov.b32 %r3284, {high,low};}


	
	{fma.rn.f16x2 %r3286,%r3278,%r3284,%r3281;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3286;
mov.b32 %r3290, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3286;
mov.b32 %r3292, {high,high};}


	
	{mul.f16x2 %r3294,%r2866,%r3292;
}

	
	{xor.b32 %r3297,%r3294,0x80008000;
}

	
	{fma.rn.f16x2 %r3299,%r2863,%r3290,%r3297;
}

	
	{mul.f16x2 %r3303,%r2863,%r3292;
}

	
	{fma.rn.f16x2 %r3306,%r2866,%r3290,%r3303;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3310, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3312, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f844;
cvt.rn.f16.f32 high, %f845;
mov.b32 %r3314, {low,high};}


	
	{mul.f16x2 %r3315,%r3312,%r3314;
}

	
	{mul.f16x2 %r3318,%r3286,%r3310;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3286;
mov.b32 %r3321, {high,low};}


	
	{fma.rn.f16x2 %r3323,%r3315,%r3321,%r3318;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3323;
mov.b32 %r3327, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3323;
mov.b32 %r3329, {high,high};}


	
	{mul.f16x2 %r3331,%r2878,%r3329;
}

	
	{xor.b32 %r3334,%r3331,0x80008000;
}

	
	{fma.rn.f16x2 %r3336,%r2875,%r3327,%r3334;
}

	
	{mul.f16x2 %r3340,%r2875,%r3329;
}

	
	{fma.rn.f16x2 %r3343,%r2878,%r3327,%r3340;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3347, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3349, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f844;
cvt.rn.f16.f32 high, %f845;
mov.b32 %r3351, {low,high};}


	
	{mul.f16x2 %r3352,%r3349,%r3351;
}

	
	{mul.f16x2 %r3355,%r3323,%r3347;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3323;
mov.b32 %r3358, {high,low};}


	
	{fma.rn.f16x2 %r3360,%r3352,%r3358,%r3355;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3360;
mov.b32 %r3364, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3360;
mov.b32 %r3366, {high,high};}


	
	{mul.f16x2 %r3368,%r2890,%r3366;
}

	
	{xor.b32 %r3371,%r3368,0x80008000;
}

	
	{fma.rn.f16x2 %r3373,%r2887,%r3364,%r3371;
}

	
	{mul.f16x2 %r3377,%r2887,%r3366;
}

	
	{fma.rn.f16x2 %r3380,%r2890,%r3364,%r3377;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3384, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3386, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f844;
cvt.rn.f16.f32 high, %f845;
mov.b32 %r3388, {low,high};}


	
	{mul.f16x2 %r3389,%r3386,%r3388;
}

	
	{mul.f16x2 %r3392,%r3360,%r3384;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3360;
mov.b32 %r3395, {high,low};}


	
	{fma.rn.f16x2 %r3397,%r3389,%r3395,%r3392;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3397;
mov.b32 %r3401, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3397;
mov.b32 %r3403, {high,high};}


	
	{mul.f16x2 %r3405,%r2902,%r3403;
}

	
	{xor.b32 %r3408,%r3405,0x80008000;
}

	
	{fma.rn.f16x2 %r3410,%r2899,%r3401,%r3408;
}

	
	{mul.f16x2 %r3414,%r2899,%r3403;
}

	
	{fma.rn.f16x2 %r3417,%r2902,%r3401,%r3414;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3421, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3423, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f844;
cvt.rn.f16.f32 high, %f845;
mov.b32 %r3425, {low,high};}


	
	{mul.f16x2 %r3426,%r3423,%r3425;
}

	
	{mul.f16x2 %r3429,%r3397,%r3421;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3397;
mov.b32 %r3432, {high,low};}


	
	{fma.rn.f16x2 %r3434,%r3426,%r3432,%r3429;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3434;
mov.b32 %r3438, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3434;
mov.b32 %r3440, {high,high};}


	
	{mul.f16x2 %r3442,%r2914,%r3440;
}

	
	{xor.b32 %r3445,%r3442,0x80008000;
}

	
	{fma.rn.f16x2 %r3447,%r2911,%r3438,%r3445;
}

	
	{mul.f16x2 %r3451,%r2911,%r3440;
}

	
	{fma.rn.f16x2 %r3454,%r2914,%r3438,%r3451;
}

	and.b32 %r3476, %r22, 15;
add.s32 %r396, %r7473, %r3476;
barrier.sync 0;
and.b32 %r7428, %r22, 112;
mov.u32 %r7427, smem_full;
shl.b32 %r3477, %r7428, 4;
add.s32 %r3478, %r3477, %r396;
shl.b32 %r3479, %r3478, 2;
add.s32 %r397, %r7427, %r3479;
st.shared.u32 [%r397], %r2821;
st.shared.u32 [%r397+64], %r2929;
st.shared.u32 [%r397+128], %r2966;
st.shared.u32 [%r397+192], %r3003;
st.shared.u32 [%r397+256], %r3040;
st.shared.u32 [%r397+320], %r3077;
st.shared.u32 [%r397+384], %r3114;
st.shared.u32 [%r397+448], %r3151;
st.shared.u32 [%r397+512], %r3188;
st.shared.u32 [%r397+576], %r3225;
st.shared.u32 [%r397+640], %r3262;
st.shared.u32 [%r397+704], %r3299;
st.shared.u32 [%r397+768], %r3336;
st.shared.u32 [%r397+832], %r3373;
st.shared.u32 [%r397+896], %r3410;
st.shared.u32 [%r397+960], %r3447;
barrier.sync 0;
and.b32 %r7430, %r22, 112;
mov.u32 %r7429, smem_full;
add.s32 %r3481, %r7430, %r396;
shl.b32 %r3482, %r3481, 2;
add.s32 %r398, %r7429, %r3482;
ld.shared.u32 %r399, [%r398];
ld.shared.u32 %r400, [%r398+512];
ld.shared.u32 %r401, [%r398+1024];
ld.shared.u32 %r402, [%r398+1536];
ld.shared.u32 %r403, [%r398+2048];
ld.shared.u32 %r404, [%r398+2560];
ld.shared.u32 %r405, [%r398+3072];
ld.shared.u32 %r406, [%r398+3584];
ld.shared.u32 %r407, [%r398+4096];
ld.shared.u32 %r408, [%r398+4608];
ld.shared.u32 %r409, [%r398+5120];
ld.shared.u32 %r410, [%r398+5632];
ld.shared.u32 %r411, [%r398+6144];
ld.shared.u32 %r412, [%r398+6656];
ld.shared.u32 %r413, [%r398+7168];
ld.shared.u32 %r414, [%r398+7680];
barrier.sync 0;
st.shared.u32 [%r397], %r2824;
st.shared.u32 [%r397+64], %r2936;
st.shared.u32 [%r397+128], %r2973;
st.shared.u32 [%r397+192], %r3010;
st.shared.u32 [%r397+256], %r3047;
st.shared.u32 [%r397+320], %r3084;
st.shared.u32 [%r397+384], %r3121;
st.shared.u32 [%r397+448], %r3158;
st.shared.u32 [%r397+512], %r3195;
st.shared.u32 [%r397+576], %r3232;
st.shared.u32 [%r397+640], %r3269;
st.shared.u32 [%r397+704], %r3306;
st.shared.u32 [%r397+768], %r3343;
st.shared.u32 [%r397+832], %r3380;
st.shared.u32 [%r397+896], %r3417;
st.shared.u32 [%r397+960], %r3454;
barrier.sync 0;
add.s32 %r7454, %r22, 1920;
cvt.u64.u32	%rd328, %r7454;
add.s32 %r7453, %r22, 1792;
cvt.u64.u32	%rd327, %r7453;
add.s32 %r7452, %r22, 1664;
cvt.u64.u32	%rd326, %r7452;
add.s32 %r7451, %r22, 384;
cvt.u64.u32	%rd325, %r7451;
add.s32 %r7450, %r22, 256;
cvt.u64.u32	%rd324, %r7450;
add.s32 %r7449, %r22, 128;
cvt.u64.u32	%rd323, %r7449;
add.s32 %r7439, %r22, 1536;
cvt.u64.u32	%rd321, %r7439;
add.s32 %r7438, %r22, 1408;
cvt.u64.u32	%rd320, %r7438;
add.s32 %r7437, %r22, 1280;
cvt.u64.u32	%rd319, %r7437;
add.s32 %r7436, %r22, 1152;
cvt.u64.u32	%rd318, %r7436;
add.s32 %r7435, %r22, 1024;
cvt.u64.u32	%rd317, %r7435;
add.s32 %r7434, %r22, 896;
cvt.u64.u32	%rd316, %r7434;
add.s32 %r7433, %r22, 768;
cvt.u64.u32	%rd315, %r7433;
add.s32 %r7432, %r22, 640;
cvt.u64.u32	%rd314, %r7432;
add.s32 %r7431, %r22, 512;
cvt.u64.u32	%rd313, %r7431;
ld.param.u64 %rd312, [_Z21regular_bluestein_fftILj2048ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+120];
cvt.u64.u32	%rd311, %r22;
mov.f32 %f827, 0f3F800000;
mov.f32 %f826, 0fBF800000;
mov.f32 %f825, 0fBF6C835E;
mov.f32 %f824, 0f3EC3EF15;
mov.f32 %f823, 0fBEC3EF15;
mov.f32 %f822, 0f3F6C835E;
mov.f32 %f821, 0fBF3504F3;
mov.f32 %f820, 0f3F3504F3;
ld.shared.u32 %r3488, [%r398];
ld.shared.u32 %r3684, [%r398+512];
ld.shared.u32 %r3538, [%r398+1024];
ld.shared.u32 %r3734, [%r398+1536];
ld.shared.u32 %r3500, [%r398+2048];
ld.shared.u32 %r3696, [%r398+2560];
ld.shared.u32 %r3550, [%r398+3072];
ld.shared.u32 %r3746, [%r398+3584];
ld.shared.u32 %r3489, [%r398+4096];
ld.shared.u32 %r3685, [%r398+4608];
ld.shared.u32 %r3539, [%r398+5120];
ld.shared.u32 %r3735, [%r398+5632];
ld.shared.u32 %r3501, [%r398+6144];
ld.shared.u32 %r3697, [%r398+6656];
ld.shared.u32 %r3551, [%r398+7168];
ld.shared.u32 %r3747, [%r398+7680];

	{add.f16x2 %r3484,%r399,%r407;
}

	
	{add.f16x2 %r3487,%r3488,%r3489;
}

	
	{sub.f16x2 %r3490,%r399,%r407;
}

	
	{sub.f16x2 %r3493,%r3488,%r3489;
}

	
	{add.f16x2 %r3496,%r403,%r411;
}

	
	{add.f16x2 %r3499,%r3500,%r3501;
}

	
	{sub.f16x2 %r3502,%r403,%r411;
}

	
	{sub.f16x2 %r3505,%r3500,%r3501;
}

	
	{xor.b32 %r3508,%r3502,0x80008000;
}

	
	{add.f16x2 %r3510,%r3484,%r3496;
}

	
	{add.f16x2 %r3513,%r3487,%r3499;
}

	
	{sub.f16x2 %r3516,%r3484,%r3496;
}

	
	{sub.f16x2 %r3519,%r3487,%r3499;
}

	
	{add.f16x2 %r3522,%r3490,%r3505;
}

	
	{add.f16x2 %r3525,%r3493,%r3508;
}

	
	{sub.f16x2 %r3528,%r3490,%r3505;
}

	
	{sub.f16x2 %r3531,%r3493,%r3508;
}

	
	{add.f16x2 %r3534,%r401,%r409;
}

	
	{add.f16x2 %r3537,%r3538,%r3539;
}

	
	{sub.f16x2 %r3540,%r401,%r409;
}

	
	{sub.f16x2 %r3543,%r3538,%r3539;
}

	
	{add.f16x2 %r3546,%r405,%r413;
}

	
	{add.f16x2 %r3549,%r3550,%r3551;
}

	
	{sub.f16x2 %r3552,%r405,%r413;
}

	
	{sub.f16x2 %r3555,%r3550,%r3551;
}

	
	{xor.b32 %r3558,%r3552,0x80008000;
}

	
	{add.f16x2 %r3560,%r3534,%r3546;
}

	
	{add.f16x2 %r3563,%r3537,%r3549;
}

	
	{sub.f16x2 %r3566,%r3534,%r3546;
}

	
	{sub.f16x2 %r3569,%r3537,%r3549;
}

	
	{add.f16x2 %r3572,%r3540,%r3555;
}

	
	{add.f16x2 %r3575,%r3543,%r3558;
}

	
	{sub.f16x2 %r3578,%r3540,%r3555;
}

	
	{sub.f16x2 %r3581,%r3543,%r3558;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f820;
cvt.rn.f16.f32 high, %f820;
mov.b32 %r3584, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f821;
cvt.rn.f16.f32 high, %f821;
mov.b32 %r3585, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f821;
cvt.rn.f16.f32 high, %f821;
mov.b32 %r3588, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f821;
cvt.rn.f16.f32 high, %f821;
mov.b32 %r3589, {low,high};}


	
	{mul.f16x2 %r3598,%r3572,%r3584;
}

	
	{mul.f16x2 %r3601,%r3575,%r3585;
}

	
	{sub.f16x2 %r3604,%r3598,%r3601;
}

	
	{mul.f16x2 %r3607,%r3572,%r3585;
}

	
	{fma.rn.f16x2 %r3610,%r3575,%r3584,%r3607;
}

	
	{xor.b32 %r3614,%r3566,0x80008000;
}

	
	{mul.f16x2 %r3616,%r3578,%r3588;
}

	
	{mul.f16x2 %r3619,%r3581,%r3589;
}

	
	{sub.f16x2 %r3622,%r3616,%r3619;
}

	
	{mul.f16x2 %r3625,%r3578,%r3589;
}

	
	{fma.rn.f16x2 %r3628,%r3581,%r3588,%r3625;
}

	
	{add.f16x2 %r3632,%r3510,%r3560;
}

	
	{add.f16x2 %r3635,%r3513,%r3563;
}

	
	{sub.f16x2 %r3638,%r3510,%r3560;
}

	
	{sub.f16x2 %r3641,%r3513,%r3563;
}

	
	{add.f16x2 %r3644,%r3522,%r3604;
}

	
	{add.f16x2 %r3647,%r3525,%r3610;
}

	
	{sub.f16x2 %r3650,%r3522,%r3604;
}

	
	{sub.f16x2 %r3653,%r3525,%r3610;
}

	
	{add.f16x2 %r3656,%r3516,%r3569;
}

	
	{add.f16x2 %r3659,%r3519,%r3614;
}

	
	{sub.f16x2 %r3662,%r3516,%r3569;
}

	
	{sub.f16x2 %r3665,%r3519,%r3614;
}

	
	{add.f16x2 %r3668,%r3528,%r3622;
}

	
	{add.f16x2 %r3671,%r3531,%r3628;
}

	
	{sub.f16x2 %r3674,%r3528,%r3622;
}

	
	{sub.f16x2 %r3677,%r3531,%r3628;
}

	
	{add.f16x2 %r3680,%r400,%r408;
}

	
	{add.f16x2 %r3683,%r3684,%r3685;
}

	
	{sub.f16x2 %r3686,%r400,%r408;
}

	
	{sub.f16x2 %r3689,%r3684,%r3685;
}

	
	{add.f16x2 %r3692,%r404,%r412;
}

	
	{add.f16x2 %r3695,%r3696,%r3697;
}

	
	{sub.f16x2 %r3698,%r404,%r412;
}

	
	{sub.f16x2 %r3701,%r3696,%r3697;
}

	
	{xor.b32 %r3704,%r3698,0x80008000;
}

	
	{add.f16x2 %r3706,%r3680,%r3692;
}

	
	{add.f16x2 %r3709,%r3683,%r3695;
}

	
	{sub.f16x2 %r3712,%r3680,%r3692;
}

	
	{sub.f16x2 %r3715,%r3683,%r3695;
}

	
	{add.f16x2 %r3718,%r3686,%r3701;
}

	
	{add.f16x2 %r3721,%r3689,%r3704;
}

	
	{sub.f16x2 %r3724,%r3686,%r3701;
}

	
	{sub.f16x2 %r3727,%r3689,%r3704;
}

	
	{add.f16x2 %r3730,%r402,%r410;
}

	
	{add.f16x2 %r3733,%r3734,%r3735;
}

	
	{sub.f16x2 %r3736,%r402,%r410;
}

	
	{sub.f16x2 %r3739,%r3734,%r3735;
}

	
	{add.f16x2 %r3742,%r406,%r414;
}

	
	{add.f16x2 %r3745,%r3746,%r3747;
}

	
	{sub.f16x2 %r3748,%r406,%r414;
}

	
	{sub.f16x2 %r3751,%r3746,%r3747;
}

	
	{xor.b32 %r3754,%r3748,0x80008000;
}

	
	{add.f16x2 %r3756,%r3730,%r3742;
}

	
	{add.f16x2 %r3759,%r3733,%r3745;
}

	
	{sub.f16x2 %r3762,%r3730,%r3742;
}

	
	{sub.f16x2 %r3765,%r3733,%r3745;
}

	
	{add.f16x2 %r3768,%r3736,%r3751;
}

	
	{add.f16x2 %r3771,%r3739,%r3754;
}

	
	{sub.f16x2 %r3774,%r3736,%r3751;
}

	
	{sub.f16x2 %r3777,%r3739,%r3754;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f820;
cvt.rn.f16.f32 high, %f820;
mov.b32 %r3780, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f821;
cvt.rn.f16.f32 high, %f821;
mov.b32 %r3781, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f821;
cvt.rn.f16.f32 high, %f821;
mov.b32 %r3784, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f821;
cvt.rn.f16.f32 high, %f821;
mov.b32 %r3785, {low,high};}


	
	{mul.f16x2 %r3794,%r3768,%r3780;
}

	
	{mul.f16x2 %r3797,%r3771,%r3781;
}

	
	{sub.f16x2 %r3800,%r3794,%r3797;
}

	
	{mul.f16x2 %r3803,%r3768,%r3781;
}

	
	{fma.rn.f16x2 %r3806,%r3771,%r3780,%r3803;
}

	
	{xor.b32 %r3810,%r3762,0x80008000;
}

	
	{mul.f16x2 %r3812,%r3774,%r3784;
}

	
	{mul.f16x2 %r3815,%r3777,%r3785;
}

	
	{sub.f16x2 %r3818,%r3812,%r3815;
}

	
	{mul.f16x2 %r3821,%r3774,%r3785;
}

	
	{fma.rn.f16x2 %r3824,%r3777,%r3784,%r3821;
}

	
	{add.f16x2 %r3828,%r3706,%r3756;
}

	
	{add.f16x2 %r3831,%r3709,%r3759;
}

	
	{sub.f16x2 %r3834,%r3706,%r3756;
}

	
	{sub.f16x2 %r3837,%r3709,%r3759;
}

	
	{add.f16x2 %r3840,%r3718,%r3800;
}

	
	{add.f16x2 %r3843,%r3721,%r3806;
}

	
	{sub.f16x2 %r3846,%r3718,%r3800;
}

	
	{sub.f16x2 %r3849,%r3721,%r3806;
}

	
	{add.f16x2 %r3852,%r3712,%r3765;
}

	
	{add.f16x2 %r3855,%r3715,%r3810;
}

	
	{sub.f16x2 %r3858,%r3712,%r3765;
}

	
	{sub.f16x2 %r3861,%r3715,%r3810;
}

	
	{add.f16x2 %r3864,%r3724,%r3818;
}

	
	{add.f16x2 %r3867,%r3727,%r3824;
}

	
	{sub.f16x2 %r3870,%r3724,%r3818;
}

	
	{sub.f16x2 %r3873,%r3727,%r3824;
}

	shl.b64 %rd195, %rd311, 2;
add.s64 %rd179, %rd312, %rd195;

	ld.global.nc.b32 %r3876, [%rd179];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3876;
mov.b32 %r3877, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3876;
mov.b32 %r3879, {high,high};}


	
	{mul.f16x2 %r3881,%r3632,%r3877;
}

	
	{mul.f16x2 %r3884,%r3635,%r3879;
}

	
	{sub.f16x2 %r3887,%r3881,%r3884;
}

	
	{mul.f16x2 %r3890,%r3632,%r3879;
}

	
	{fma.rn.f16x2 %r3893,%r3635,%r3877,%r3890;
}

	
	{xor.b32 %r3897,%r3893,0x80008000;
}

	shl.b64 %rd196, %rd323, 2;
add.s64 %rd180, %rd312, %rd196;

	ld.global.nc.b32 %r3899, [%rd180];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3899;
mov.b32 %r3900, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3899;
mov.b32 %r3902, {high,high};}


	
	{mul.f16x2 %r3904,%r3828,%r3900;
}

	
	{mul.f16x2 %r3907,%r3831,%r3902;
}

	
	{sub.f16x2 %r3910,%r3904,%r3907;
}

	
	{mul.f16x2 %r3913,%r3828,%r3902;
}

	
	{fma.rn.f16x2 %r3916,%r3831,%r3900,%r3913;
}

	
	{xor.b32 %r3920,%r3916,0x80008000;
}

	shl.b64 %rd197, %rd324, 2;
add.s64 %rd181, %rd312, %rd197;

	ld.global.nc.b32 %r3922, [%rd181];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3922;
mov.b32 %r3923, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3922;
mov.b32 %r3925, {high,high};}


	
	{mul.f16x2 %r3927,%r3644,%r3923;
}

	
	{mul.f16x2 %r3930,%r3647,%r3925;
}

	
	{sub.f16x2 %r3933,%r3927,%r3930;
}

	
	{mul.f16x2 %r3936,%r3644,%r3925;
}

	
	{fma.rn.f16x2 %r3939,%r3647,%r3923,%r3936;
}

	
	{xor.b32 %r3943,%r3939,0x80008000;
}

	shl.b64 %rd198, %rd325, 2;
add.s64 %rd182, %rd312, %rd198;

	ld.global.nc.b32 %r3945, [%rd182];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3945;
mov.b32 %r3946, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3945;
mov.b32 %r3948, {high,high};}


	
	{mul.f16x2 %r3950,%r3840,%r3946;
}

	
	{mul.f16x2 %r3953,%r3843,%r3948;
}

	
	{sub.f16x2 %r3956,%r3950,%r3953;
}

	
	{mul.f16x2 %r3959,%r3840,%r3948;
}

	
	{fma.rn.f16x2 %r3962,%r3843,%r3946,%r3959;
}

	
	{xor.b32 %r3966,%r3962,0x80008000;
}

	shl.b64 %rd199, %rd313, 2;
add.s64 %rd183, %rd312, %rd199;

	ld.global.nc.b32 %r3968, [%rd183];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3968;
mov.b32 %r3969, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3968;
mov.b32 %r3971, {high,high};}


	
	{mul.f16x2 %r3973,%r3656,%r3969;
}

	
	{mul.f16x2 %r3976,%r3659,%r3971;
}

	
	{sub.f16x2 %r3979,%r3973,%r3976;
}

	
	{mul.f16x2 %r3982,%r3656,%r3971;
}

	
	{fma.rn.f16x2 %r3985,%r3659,%r3969,%r3982;
}

	
	{xor.b32 %r3989,%r3985,0x80008000;
}

	shl.b64 %rd200, %rd314, 2;
add.s64 %rd184, %rd312, %rd200;

	ld.global.nc.b32 %r3991, [%rd184];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3991;
mov.b32 %r3992, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3991;
mov.b32 %r3994, {high,high};}


	
	{mul.f16x2 %r3996,%r3852,%r3992;
}

	
	{mul.f16x2 %r3999,%r3855,%r3994;
}

	
	{sub.f16x2 %r4002,%r3996,%r3999;
}

	
	{mul.f16x2 %r4005,%r3852,%r3994;
}

	
	{fma.rn.f16x2 %r4008,%r3855,%r3992,%r4005;
}

	
	{xor.b32 %r4012,%r4008,0x80008000;
}

	shl.b64 %rd201, %rd315, 2;
add.s64 %rd185, %rd312, %rd201;

	ld.global.nc.b32 %r4014, [%rd185];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4014;
mov.b32 %r4015, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4014;
mov.b32 %r4017, {high,high};}


	
	{mul.f16x2 %r4019,%r3668,%r4015;
}

	
	{mul.f16x2 %r4022,%r3671,%r4017;
}

	
	{sub.f16x2 %r4025,%r4019,%r4022;
}

	
	{mul.f16x2 %r4028,%r3668,%r4017;
}

	
	{fma.rn.f16x2 %r4031,%r3671,%r4015,%r4028;
}

	
	{xor.b32 %r4035,%r4031,0x80008000;
}

	shl.b64 %rd202, %rd316, 2;
add.s64 %rd186, %rd312, %rd202;

	ld.global.nc.b32 %r4037, [%rd186];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4037;
mov.b32 %r4038, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4037;
mov.b32 %r4040, {high,high};}


	
	{mul.f16x2 %r4042,%r3864,%r4038;
}

	
	{mul.f16x2 %r4045,%r3867,%r4040;
}

	
	{sub.f16x2 %r4048,%r4042,%r4045;
}

	
	{mul.f16x2 %r4051,%r3864,%r4040;
}

	
	{fma.rn.f16x2 %r4054,%r3867,%r4038,%r4051;
}

	
	{xor.b32 %r4058,%r4054,0x80008000;
}

	shl.b64 %rd203, %rd317, 2;
add.s64 %rd187, %rd312, %rd203;

	ld.global.nc.b32 %r4060, [%rd187];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4060;
mov.b32 %r4061, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4060;
mov.b32 %r4063, {high,high};}


	
	{mul.f16x2 %r4065,%r3638,%r4061;
}

	
	{mul.f16x2 %r4068,%r3641,%r4063;
}

	
	{sub.f16x2 %r4071,%r4065,%r4068;
}

	
	{mul.f16x2 %r4074,%r3638,%r4063;
}

	
	{fma.rn.f16x2 %r4077,%r3641,%r4061,%r4074;
}

	
	{xor.b32 %r4081,%r4077,0x80008000;
}

	shl.b64 %rd204, %rd318, 2;
add.s64 %rd188, %rd312, %rd204;

	ld.global.nc.b32 %r4083, [%rd188];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4083;
mov.b32 %r4084, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4083;
mov.b32 %r4086, {high,high};}


	
	{mul.f16x2 %r4088,%r3834,%r4084;
}

	
	{mul.f16x2 %r4091,%r3837,%r4086;
}

	
	{sub.f16x2 %r4094,%r4088,%r4091;
}

	
	{mul.f16x2 %r4097,%r3834,%r4086;
}

	
	{fma.rn.f16x2 %r4100,%r3837,%r4084,%r4097;
}

	
	{xor.b32 %r4104,%r4100,0x80008000;
}

	shl.b64 %rd205, %rd319, 2;
add.s64 %rd189, %rd312, %rd205;

	ld.global.nc.b32 %r4106, [%rd189];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4106;
mov.b32 %r4107, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4106;
mov.b32 %r4109, {high,high};}


	
	{mul.f16x2 %r4111,%r3650,%r4107;
}

	
	{mul.f16x2 %r4114,%r3653,%r4109;
}

	
	{sub.f16x2 %r4117,%r4111,%r4114;
}

	
	{mul.f16x2 %r4120,%r3650,%r4109;
}

	
	{fma.rn.f16x2 %r4123,%r3653,%r4107,%r4120;
}

	
	{xor.b32 %r4127,%r4123,0x80008000;
}

	shl.b64 %rd206, %rd320, 2;
add.s64 %rd190, %rd312, %rd206;

	ld.global.nc.b32 %r4129, [%rd190];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4129;
mov.b32 %r4130, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4129;
mov.b32 %r4132, {high,high};}


	
	{mul.f16x2 %r4134,%r3846,%r4130;
}

	
	{mul.f16x2 %r4137,%r3849,%r4132;
}

	
	{sub.f16x2 %r4140,%r4134,%r4137;
}

	
	{mul.f16x2 %r4143,%r3846,%r4132;
}

	
	{fma.rn.f16x2 %r4146,%r3849,%r4130,%r4143;
}

	
	{xor.b32 %r4150,%r4146,0x80008000;
}

	shl.b64 %rd207, %rd321, 2;
add.s64 %rd191, %rd312, %rd207;

	ld.global.nc.b32 %r4152, [%rd191];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4152;
mov.b32 %r4153, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4152;
mov.b32 %r4155, {high,high};}


	
	{mul.f16x2 %r4157,%r3662,%r4153;
}

	
	{mul.f16x2 %r4160,%r3665,%r4155;
}

	
	{sub.f16x2 %r4163,%r4157,%r4160;
}

	
	{mul.f16x2 %r4166,%r3662,%r4155;
}

	
	{fma.rn.f16x2 %r4169,%r3665,%r4153,%r4166;
}

	
	{xor.b32 %r4173,%r4169,0x80008000;
}

	shl.b64 %rd208, %rd326, 2;
add.s64 %rd192, %rd312, %rd208;

	ld.global.nc.b32 %r4175, [%rd192];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4175;
mov.b32 %r4176, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4175;
mov.b32 %r4178, {high,high};}


	
	{mul.f16x2 %r4180,%r3858,%r4176;
}

	
	{mul.f16x2 %r4183,%r3861,%r4178;
}

	
	{sub.f16x2 %r4186,%r4180,%r4183;
}

	
	{mul.f16x2 %r4189,%r3858,%r4178;
}

	
	{fma.rn.f16x2 %r4192,%r3861,%r4176,%r4189;
}

	
	{xor.b32 %r4196,%r4192,0x80008000;
}

	shl.b64 %rd209, %rd327, 2;
add.s64 %rd193, %rd312, %rd209;

	ld.global.nc.b32 %r4198, [%rd193];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4198;
mov.b32 %r4199, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4198;
mov.b32 %r4201, {high,high};}


	
	{mul.f16x2 %r4203,%r3674,%r4199;
}

	
	{mul.f16x2 %r4206,%r3677,%r4201;
}

	
	{sub.f16x2 %r4209,%r4203,%r4206;
}

	
	{mul.f16x2 %r4212,%r3674,%r4201;
}

	
	{fma.rn.f16x2 %r4215,%r3677,%r4199,%r4212;
}

	
	{xor.b32 %r4219,%r4215,0x80008000;
}

	shl.b64 %rd210, %rd328, 2;
add.s64 %rd194, %rd312, %rd210;

	ld.global.nc.b32 %r4221, [%rd194];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4221;
mov.b32 %r4222, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4221;
mov.b32 %r4224, {high,high};}


	
	{mul.f16x2 %r4226,%r3870,%r4222;
}

	
	{mul.f16x2 %r4229,%r3873,%r4224;
}

	
	{sub.f16x2 %r4232,%r4226,%r4229;
}

	
	{mul.f16x2 %r4235,%r3870,%r4224;
}

	
	{fma.rn.f16x2 %r4238,%r3873,%r4222,%r4235;
}

	
	{xor.b32 %r4242,%r4238,0x80008000;
}

	
	{add.f16x2 %r4244,%r3887,%r4071;
}

	
	{add.f16x2 %r4247,%r3897,%r4081;
}

	
	{sub.f16x2 %r4250,%r3887,%r4071;
}

	
	{sub.f16x2 %r4253,%r3897,%r4081;
}

	
	{add.f16x2 %r4256,%r3979,%r4163;
}

	
	{add.f16x2 %r4259,%r3989,%r4173;
}

	
	{sub.f16x2 %r4262,%r3979,%r4163;
}

	
	{sub.f16x2 %r4265,%r3989,%r4173;
}

	
	{xor.b32 %r4268,%r4262,0x80008000;
}

	
	{add.f16x2 %r4270,%r4244,%r4256;
}

	
	{add.f16x2 %r4273,%r4247,%r4259;
}

	
	{sub.f16x2 %r4276,%r4244,%r4256;
}

	
	{sub.f16x2 %r4279,%r4247,%r4259;
}

	
	{add.f16x2 %r4282,%r4250,%r4265;
}

	
	{add.f16x2 %r4285,%r4253,%r4268;
}

	
	{sub.f16x2 %r4288,%r4250,%r4265;
}

	
	{sub.f16x2 %r4291,%r4253,%r4268;
}

	
	{add.f16x2 %r4294,%r3933,%r4117;
}

	
	{add.f16x2 %r4297,%r3943,%r4127;
}

	
	{sub.f16x2 %r4300,%r3933,%r4117;
}

	
	{sub.f16x2 %r4303,%r3943,%r4127;
}

	
	{add.f16x2 %r4306,%r4025,%r4209;
}

	
	{add.f16x2 %r4309,%r4035,%r4219;
}

	
	{sub.f16x2 %r4312,%r4025,%r4209;
}

	
	{sub.f16x2 %r4315,%r4035,%r4219;
}

	
	{xor.b32 %r4318,%r4312,0x80008000;
}

	
	{add.f16x2 %r4320,%r4294,%r4306;
}

	
	{add.f16x2 %r4323,%r4297,%r4309;
}

	
	{sub.f16x2 %r4326,%r4294,%r4306;
}

	
	{sub.f16x2 %r4329,%r4297,%r4309;
}

	
	{add.f16x2 %r4332,%r4300,%r4315;
}

	
	{add.f16x2 %r4335,%r4303,%r4318;
}

	
	{sub.f16x2 %r4338,%r4300,%r4315;
}

	
	{sub.f16x2 %r4341,%r4303,%r4318;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f820;
cvt.rn.f16.f32 high, %f820;
mov.b32 %r4344, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f821;
cvt.rn.f16.f32 high, %f821;
mov.b32 %r4345, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f821;
cvt.rn.f16.f32 high, %f821;
mov.b32 %r4348, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f821;
cvt.rn.f16.f32 high, %f821;
mov.b32 %r4349, {low,high};}


	
	{mul.f16x2 %r4358,%r4332,%r4344;
}

	
	{mul.f16x2 %r4361,%r4335,%r4345;
}

	
	{sub.f16x2 %r4364,%r4358,%r4361;
}

	
	{mul.f16x2 %r4367,%r4332,%r4345;
}

	
	{fma.rn.f16x2 %r4370,%r4335,%r4344,%r4367;
}

	
	{xor.b32 %r4374,%r4326,0x80008000;
}

	
	{mul.f16x2 %r4376,%r4338,%r4348;
}

	
	{mul.f16x2 %r4379,%r4341,%r4349;
}

	
	{sub.f16x2 %r4382,%r4376,%r4379;
}

	
	{mul.f16x2 %r4385,%r4338,%r4349;
}

	
	{fma.rn.f16x2 %r4388,%r4341,%r4348,%r4385;
}

	
	{add.f16x2 %r4392,%r4270,%r4320;
}

	
	{add.f16x2 %r4395,%r4273,%r4323;
}

	
	{sub.f16x2 %r4398,%r4270,%r4320;
}

	
	{sub.f16x2 %r4401,%r4273,%r4323;
}

	
	{add.f16x2 %r4404,%r4282,%r4364;
}

	
	{add.f16x2 %r4407,%r4285,%r4370;
}

	
	{sub.f16x2 %r4410,%r4282,%r4364;
}

	
	{sub.f16x2 %r4413,%r4285,%r4370;
}

	
	{add.f16x2 %r4416,%r4276,%r4329;
}

	
	{add.f16x2 %r4419,%r4279,%r4374;
}

	
	{sub.f16x2 %r4422,%r4276,%r4329;
}

	
	{sub.f16x2 %r4425,%r4279,%r4374;
}

	
	{add.f16x2 %r4428,%r4288,%r4382;
}

	
	{add.f16x2 %r4431,%r4291,%r4388;
}

	
	{sub.f16x2 %r4434,%r4288,%r4382;
}

	
	{sub.f16x2 %r4437,%r4291,%r4388;
}

	
	{add.f16x2 %r4440,%r3910,%r4094;
}

	
	{add.f16x2 %r4443,%r3920,%r4104;
}

	
	{sub.f16x2 %r4446,%r3910,%r4094;
}

	
	{sub.f16x2 %r4449,%r3920,%r4104;
}

	
	{add.f16x2 %r4452,%r4002,%r4186;
}

	
	{add.f16x2 %r4455,%r4012,%r4196;
}

	
	{sub.f16x2 %r4458,%r4002,%r4186;
}

	
	{sub.f16x2 %r4461,%r4012,%r4196;
}

	
	{xor.b32 %r4464,%r4458,0x80008000;
}

	
	{add.f16x2 %r4466,%r4440,%r4452;
}

	
	{add.f16x2 %r4469,%r4443,%r4455;
}

	
	{sub.f16x2 %r4472,%r4440,%r4452;
}

	
	{sub.f16x2 %r4475,%r4443,%r4455;
}

	
	{add.f16x2 %r4478,%r4446,%r4461;
}

	
	{add.f16x2 %r4481,%r4449,%r4464;
}

	
	{sub.f16x2 %r4484,%r4446,%r4461;
}

	
	{sub.f16x2 %r4487,%r4449,%r4464;
}

	
	{add.f16x2 %r4490,%r3956,%r4140;
}

	
	{add.f16x2 %r4493,%r3966,%r4150;
}

	
	{sub.f16x2 %r4496,%r3956,%r4140;
}

	
	{sub.f16x2 %r4499,%r3966,%r4150;
}

	
	{add.f16x2 %r4502,%r4048,%r4232;
}

	
	{add.f16x2 %r4505,%r4058,%r4242;
}

	
	{sub.f16x2 %r4508,%r4048,%r4232;
}

	
	{sub.f16x2 %r4511,%r4058,%r4242;
}

	
	{xor.b32 %r4514,%r4508,0x80008000;
}

	
	{add.f16x2 %r4516,%r4490,%r4502;
}

	
	{add.f16x2 %r4519,%r4493,%r4505;
}

	
	{sub.f16x2 %r4522,%r4490,%r4502;
}

	
	{sub.f16x2 %r4525,%r4493,%r4505;
}

	
	{add.f16x2 %r4528,%r4496,%r4511;
}

	
	{add.f16x2 %r4531,%r4499,%r4514;
}

	
	{sub.f16x2 %r4534,%r4496,%r4511;
}

	
	{sub.f16x2 %r4537,%r4499,%r4514;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f820;
cvt.rn.f16.f32 high, %f820;
mov.b32 %r4540, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f821;
cvt.rn.f16.f32 high, %f821;
mov.b32 %r4541, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f821;
cvt.rn.f16.f32 high, %f821;
mov.b32 %r4544, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f821;
cvt.rn.f16.f32 high, %f821;
mov.b32 %r4545, {low,high};}


	
	{mul.f16x2 %r4554,%r4528,%r4540;
}

	
	{mul.f16x2 %r4557,%r4531,%r4541;
}

	
	{sub.f16x2 %r4560,%r4554,%r4557;
}

	
	{mul.f16x2 %r4563,%r4528,%r4541;
}

	
	{fma.rn.f16x2 %r4566,%r4531,%r4540,%r4563;
}

	
	{xor.b32 %r4570,%r4522,0x80008000;
}

	
	{mul.f16x2 %r4572,%r4534,%r4544;
}

	
	{mul.f16x2 %r4575,%r4537,%r4545;
}

	
	{sub.f16x2 %r4578,%r4572,%r4575;
}

	
	{mul.f16x2 %r4581,%r4534,%r4545;
}

	
	{fma.rn.f16x2 %r4584,%r4537,%r4544,%r4581;
}

	
	{add.f16x2 %r4588,%r4466,%r4516;
}

	
	{add.f16x2 %r4591,%r4469,%r4519;
}

	
	{sub.f16x2 %r4594,%r4466,%r4516;
}

	
	{sub.f16x2 %r4597,%r4469,%r4519;
}

	
	{add.f16x2 %r4600,%r4478,%r4560;
}

	
	{add.f16x2 %r4603,%r4481,%r4566;
}

	
	{sub.f16x2 %r4606,%r4478,%r4560;
}

	
	{sub.f16x2 %r4609,%r4481,%r4566;
}

	
	{add.f16x2 %r4612,%r4472,%r4525;
}

	
	{add.f16x2 %r4615,%r4475,%r4570;
}

	
	{sub.f16x2 %r4618,%r4472,%r4525;
}

	
	{sub.f16x2 %r4621,%r4475,%r4570;
}

	
	{add.f16x2 %r4624,%r4484,%r4578;
}

	
	{add.f16x2 %r4627,%r4487,%r4584;
}

	
	{sub.f16x2 %r4630,%r4484,%r4578;
}

	
	{sub.f16x2 %r4633,%r4487,%r4584;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f822;
cvt.rn.f16.f32 high, %f822;
mov.b32 %r4636, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f823;
cvt.rn.f16.f32 high, %f823;
mov.b32 %r4637, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f820;
cvt.rn.f16.f32 high, %f820;
mov.b32 %r4638, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f821;
cvt.rn.f16.f32 high, %f821;
mov.b32 %r4639, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f824;
cvt.rn.f16.f32 high, %f824;
mov.b32 %r4640, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f825;
cvt.rn.f16.f32 high, %f825;
mov.b32 %r4641, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f823;
cvt.rn.f16.f32 high, %f823;
mov.b32 %r4644, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f825;
cvt.rn.f16.f32 high, %f825;
mov.b32 %r4645, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f821;
cvt.rn.f16.f32 high, %f821;
mov.b32 %r4646, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f821;
cvt.rn.f16.f32 high, %f821;
mov.b32 %r4647, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f825;
cvt.rn.f16.f32 high, %f825;
mov.b32 %r4648, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f823;
cvt.rn.f16.f32 high, %f823;
mov.b32 %r4649, {low,high};}


	
	{mul.f16x2 %r4666,%r4600,%r4636;
}

	
	{mul.f16x2 %r4669,%r4603,%r4637;
}

	
	{sub.f16x2 %r4672,%r4666,%r4669;
}

	
	{mul.f16x2 %r4675,%r4600,%r4637;
}

	
	{fma.rn.f16x2 %r4678,%r4603,%r4636,%r4675;
}

	
	{mul.f16x2 %r4682,%r4612,%r4638;
}

	
	{mul.f16x2 %r4685,%r4615,%r4639;
}

	
	{sub.f16x2 %r4688,%r4682,%r4685;
}

	
	{mul.f16x2 %r4691,%r4612,%r4639;
}

	
	{fma.rn.f16x2 %r4694,%r4615,%r4638,%r4691;
}

	
	{mul.f16x2 %r4698,%r4624,%r4640;
}

	
	{mul.f16x2 %r4701,%r4627,%r4641;
}

	
	{sub.f16x2 %r4704,%r4698,%r4701;
}

	
	{mul.f16x2 %r4707,%r4624,%r4641;
}

	
	{fma.rn.f16x2 %r4710,%r4627,%r4640,%r4707;
}

	
	{xor.b32 %r4714,%r4594,0x80008000;
}

	
	{mul.f16x2 %r4716,%r4606,%r4644;
}

	
	{mul.f16x2 %r4719,%r4609,%r4645;
}

	
	{sub.f16x2 %r4722,%r4716,%r4719;
}

	
	{mul.f16x2 %r4725,%r4606,%r4645;
}

	
	{fma.rn.f16x2 %r4728,%r4609,%r4644,%r4725;
}

	
	{mul.f16x2 %r4732,%r4618,%r4646;
}

	
	{mul.f16x2 %r4735,%r4621,%r4647;
}

	
	{sub.f16x2 %r4738,%r4732,%r4735;
}

	
	{mul.f16x2 %r4741,%r4618,%r4647;
}

	
	{fma.rn.f16x2 %r4744,%r4621,%r4646,%r4741;
}

	
	{mul.f16x2 %r4748,%r4630,%r4648;
}

	
	{mul.f16x2 %r4751,%r4633,%r4649;
}

	
	{sub.f16x2 %r4754,%r4748,%r4751;
}

	
	{mul.f16x2 %r4757,%r4630,%r4649;
}

	
	{fma.rn.f16x2 %r4760,%r4633,%r4648,%r4757;
}

	
	{add.f16x2 %r4764,%r4392,%r4588;
}

	
	{add.f16x2 %r4767,%r4395,%r4591;
}

	
	{sub.f16x2 %r4770,%r4392,%r4588;
}

	
	{sub.f16x2 %r4773,%r4395,%r4591;
}

	
	{add.f16x2 %r4776,%r4404,%r4672;
}

	
	{add.f16x2 %r4779,%r4407,%r4678;
}

	
	{sub.f16x2 %r4782,%r4404,%r4672;
}

	
	{sub.f16x2 %r4785,%r4407,%r4678;
}

	
	{add.f16x2 %r4788,%r4416,%r4688;
}

	
	{add.f16x2 %r4791,%r4419,%r4694;
}

	
	{sub.f16x2 %r4794,%r4416,%r4688;
}

	
	{sub.f16x2 %r4797,%r4419,%r4694;
}

	
	{add.f16x2 %r4800,%r4428,%r4704;
}

	
	{add.f16x2 %r4803,%r4431,%r4710;
}

	
	{sub.f16x2 %r4806,%r4428,%r4704;
}

	
	{sub.f16x2 %r4809,%r4431,%r4710;
}

	
	{add.f16x2 %r4812,%r4398,%r4597;
}

	
	{add.f16x2 %r4815,%r4401,%r4714;
}

	
	{sub.f16x2 %r4818,%r4398,%r4597;
}

	
	{sub.f16x2 %r4821,%r4401,%r4714;
}

	
	{add.f16x2 %r4824,%r4410,%r4722;
}

	
	{add.f16x2 %r4827,%r4413,%r4728;
}

	
	{sub.f16x2 %r4830,%r4410,%r4722;
}

	
	{sub.f16x2 %r4833,%r4413,%r4728;
}

	
	{add.f16x2 %r4836,%r4422,%r4738;
}

	
	{add.f16x2 %r4839,%r4425,%r4744;
}

	
	{sub.f16x2 %r4842,%r4422,%r4738;
}

	
	{sub.f16x2 %r4845,%r4425,%r4744;
}

	
	{add.f16x2 %r4848,%r4434,%r4754;
}

	
	{add.f16x2 %r4851,%r4437,%r4760;
}

	
	{sub.f16x2 %r4854,%r4434,%r4754;
}

	
	{sub.f16x2 %r4857,%r4437,%r4760;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f185;
cvt.rn.f16.f32 high, %f186;
mov.b32 %r4860, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r4863, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r4865, {high,high};}


	
	{mul.f16x2 %r4867,%r4779,%r4865;
}

	
	{xor.b32 %r4870,%r4867,0x80008000;
}

	
	{fma.rn.f16x2 %r4872,%r4776,%r4863,%r4870;
}

	
	{mul.f16x2 %r4876,%r4776,%r4865;
}

	
	{fma.rn.f16x2 %r4879,%r4779,%r4863,%r4876;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r4883, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r4885, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f826;
cvt.rn.f16.f32 high, %f827;
mov.b32 %r4887, {low,high};}


	
	{mul.f16x2 %r4888,%r4885,%r4887;
}

	
	{mul.f16x2 %r4891,%r4860,%r4883;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r4894, {high,low};}


	
	{fma.rn.f16x2 %r4896,%r4888,%r4894,%r4891;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4896;
mov.b32 %r4900, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4896;
mov.b32 %r4902, {high,high};}


	
	{mul.f16x2 %r4904,%r4791,%r4902;
}

	
	{xor.b32 %r4907,%r4904,0x80008000;
}

	
	{fma.rn.f16x2 %r4909,%r4788,%r4900,%r4907;
}

	
	{mul.f16x2 %r4913,%r4788,%r4902;
}

	
	{fma.rn.f16x2 %r4916,%r4791,%r4900,%r4913;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r4920, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r4922, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f826;
cvt.rn.f16.f32 high, %f827;
mov.b32 %r4924, {low,high};}


	
	{mul.f16x2 %r4925,%r4922,%r4924;
}

	
	{mul.f16x2 %r4928,%r4896,%r4920;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4896;
mov.b32 %r4931, {high,low};}


	
	{fma.rn.f16x2 %r4933,%r4925,%r4931,%r4928;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4933;
mov.b32 %r4937, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4933;
mov.b32 %r4939, {high,high};}


	
	{mul.f16x2 %r4941,%r4803,%r4939;
}

	
	{xor.b32 %r4944,%r4941,0x80008000;
}

	
	{fma.rn.f16x2 %r4946,%r4800,%r4937,%r4944;
}

	
	{mul.f16x2 %r4950,%r4800,%r4939;
}

	
	{fma.rn.f16x2 %r4953,%r4803,%r4937,%r4950;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r4957, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r4959, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f826;
cvt.rn.f16.f32 high, %f827;
mov.b32 %r4961, {low,high};}


	
	{mul.f16x2 %r4962,%r4959,%r4961;
}

	
	{mul.f16x2 %r4965,%r4933,%r4957;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4933;
mov.b32 %r4968, {high,low};}


	
	{fma.rn.f16x2 %r4970,%r4962,%r4968,%r4965;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4970;
mov.b32 %r4974, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4970;
mov.b32 %r4976, {high,high};}


	
	{mul.f16x2 %r4978,%r4815,%r4976;
}

	
	{xor.b32 %r4981,%r4978,0x80008000;
}

	
	{fma.rn.f16x2 %r4983,%r4812,%r4974,%r4981;
}

	
	{mul.f16x2 %r4987,%r4812,%r4976;
}

	
	{fma.rn.f16x2 %r4990,%r4815,%r4974,%r4987;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r4994, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r4996, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f826;
cvt.rn.f16.f32 high, %f827;
mov.b32 %r4998, {low,high};}


	
	{mul.f16x2 %r4999,%r4996,%r4998;
}

	
	{mul.f16x2 %r5002,%r4970,%r4994;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4970;
mov.b32 %r5005, {high,low};}


	
	{fma.rn.f16x2 %r5007,%r4999,%r5005,%r5002;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5007;
mov.b32 %r5011, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5007;
mov.b32 %r5013, {high,high};}


	
	{mul.f16x2 %r5015,%r4827,%r5013;
}

	
	{xor.b32 %r5018,%r5015,0x80008000;
}

	
	{fma.rn.f16x2 %r5020,%r4824,%r5011,%r5018;
}

	
	{mul.f16x2 %r5024,%r4824,%r5013;
}

	
	{fma.rn.f16x2 %r5027,%r4827,%r5011,%r5024;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5031, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5033, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f826;
cvt.rn.f16.f32 high, %f827;
mov.b32 %r5035, {low,high};}


	
	{mul.f16x2 %r5036,%r5033,%r5035;
}

	
	{mul.f16x2 %r5039,%r5007,%r5031;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5007;
mov.b32 %r5042, {high,low};}


	
	{fma.rn.f16x2 %r5044,%r5036,%r5042,%r5039;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5044;
mov.b32 %r5048, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5044;
mov.b32 %r5050, {high,high};}


	
	{mul.f16x2 %r5052,%r4839,%r5050;
}

	
	{xor.b32 %r5055,%r5052,0x80008000;
}

	
	{fma.rn.f16x2 %r5057,%r4836,%r5048,%r5055;
}

	
	{mul.f16x2 %r5061,%r4836,%r5050;
}

	
	{fma.rn.f16x2 %r5064,%r4839,%r5048,%r5061;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5068, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5070, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f826;
cvt.rn.f16.f32 high, %f827;
mov.b32 %r5072, {low,high};}


	
	{mul.f16x2 %r5073,%r5070,%r5072;
}

	
	{mul.f16x2 %r5076,%r5044,%r5068;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5044;
mov.b32 %r5079, {high,low};}


	
	{fma.rn.f16x2 %r5081,%r5073,%r5079,%r5076;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5081;
mov.b32 %r5085, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5081;
mov.b32 %r5087, {high,high};}


	
	{mul.f16x2 %r5089,%r4851,%r5087;
}

	
	{xor.b32 %r5092,%r5089,0x80008000;
}

	
	{fma.rn.f16x2 %r5094,%r4848,%r5085,%r5092;
}

	
	{mul.f16x2 %r5098,%r4848,%r5087;
}

	
	{fma.rn.f16x2 %r5101,%r4851,%r5085,%r5098;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5105, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5107, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f826;
cvt.rn.f16.f32 high, %f827;
mov.b32 %r5109, {low,high};}


	
	{mul.f16x2 %r5110,%r5107,%r5109;
}

	
	{mul.f16x2 %r5113,%r5081,%r5105;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5081;
mov.b32 %r5116, {high,low};}


	
	{fma.rn.f16x2 %r5118,%r5110,%r5116,%r5113;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5118;
mov.b32 %r5122, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5118;
mov.b32 %r5124, {high,high};}


	
	{mul.f16x2 %r5126,%r4773,%r5124;
}

	
	{xor.b32 %r5129,%r5126,0x80008000;
}

	
	{fma.rn.f16x2 %r5131,%r4770,%r5122,%r5129;
}

	
	{mul.f16x2 %r5135,%r4770,%r5124;
}

	
	{fma.rn.f16x2 %r5138,%r4773,%r5122,%r5135;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5142, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5144, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f826;
cvt.rn.f16.f32 high, %f827;
mov.b32 %r5146, {low,high};}


	
	{mul.f16x2 %r5147,%r5144,%r5146;
}

	
	{mul.f16x2 %r5150,%r5118,%r5142;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5118;
mov.b32 %r5153, {high,low};}


	
	{fma.rn.f16x2 %r5155,%r5147,%r5153,%r5150;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5155;
mov.b32 %r5159, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5155;
mov.b32 %r5161, {high,high};}


	
	{mul.f16x2 %r5163,%r4785,%r5161;
}

	
	{xor.b32 %r5166,%r5163,0x80008000;
}

	
	{fma.rn.f16x2 %r5168,%r4782,%r5159,%r5166;
}

	
	{mul.f16x2 %r5172,%r4782,%r5161;
}

	
	{fma.rn.f16x2 %r5175,%r4785,%r5159,%r5172;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5179, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5181, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f826;
cvt.rn.f16.f32 high, %f827;
mov.b32 %r5183, {low,high};}


	
	{mul.f16x2 %r5184,%r5181,%r5183;
}

	
	{mul.f16x2 %r5187,%r5155,%r5179;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5155;
mov.b32 %r5190, {high,low};}


	
	{fma.rn.f16x2 %r5192,%r5184,%r5190,%r5187;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5192;
mov.b32 %r5196, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5192;
mov.b32 %r5198, {high,high};}


	
	{mul.f16x2 %r5200,%r4797,%r5198;
}

	
	{xor.b32 %r5203,%r5200,0x80008000;
}

	
	{fma.rn.f16x2 %r5205,%r4794,%r5196,%r5203;
}

	
	{mul.f16x2 %r5209,%r4794,%r5198;
}

	
	{fma.rn.f16x2 %r5212,%r4797,%r5196,%r5209;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5216, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5218, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f826;
cvt.rn.f16.f32 high, %f827;
mov.b32 %r5220, {low,high};}


	
	{mul.f16x2 %r5221,%r5218,%r5220;
}

	
	{mul.f16x2 %r5224,%r5192,%r5216;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5192;
mov.b32 %r5227, {high,low};}


	
	{fma.rn.f16x2 %r5229,%r5221,%r5227,%r5224;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5229;
mov.b32 %r5233, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5229;
mov.b32 %r5235, {high,high};}


	
	{mul.f16x2 %r5237,%r4809,%r5235;
}

	
	{xor.b32 %r5240,%r5237,0x80008000;
}

	
	{fma.rn.f16x2 %r5242,%r4806,%r5233,%r5240;
}

	
	{mul.f16x2 %r5246,%r4806,%r5235;
}

	
	{fma.rn.f16x2 %r5249,%r4809,%r5233,%r5246;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5253, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5255, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f826;
cvt.rn.f16.f32 high, %f827;
mov.b32 %r5257, {low,high};}


	
	{mul.f16x2 %r5258,%r5255,%r5257;
}

	
	{mul.f16x2 %r5261,%r5229,%r5253;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5229;
mov.b32 %r5264, {high,low};}


	
	{fma.rn.f16x2 %r5266,%r5258,%r5264,%r5261;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5266;
mov.b32 %r5270, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5266;
mov.b32 %r5272, {high,high};}


	
	{mul.f16x2 %r5274,%r4821,%r5272;
}

	
	{xor.b32 %r5277,%r5274,0x80008000;
}

	
	{fma.rn.f16x2 %r5279,%r4818,%r5270,%r5277;
}

	
	{mul.f16x2 %r5283,%r4818,%r5272;
}

	
	{fma.rn.f16x2 %r5286,%r4821,%r5270,%r5283;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5290, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5292, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f826;
cvt.rn.f16.f32 high, %f827;
mov.b32 %r5294, {low,high};}


	
	{mul.f16x2 %r5295,%r5292,%r5294;
}

	
	{mul.f16x2 %r5298,%r5266,%r5290;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5266;
mov.b32 %r5301, {high,low};}


	
	{fma.rn.f16x2 %r5303,%r5295,%r5301,%r5298;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5303;
mov.b32 %r5307, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5303;
mov.b32 %r5309, {high,high};}


	
	{mul.f16x2 %r5311,%r4833,%r5309;
}

	
	{xor.b32 %r5314,%r5311,0x80008000;
}

	
	{fma.rn.f16x2 %r5316,%r4830,%r5307,%r5314;
}

	
	{mul.f16x2 %r5320,%r4830,%r5309;
}

	
	{fma.rn.f16x2 %r5323,%r4833,%r5307,%r5320;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5327, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5329, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f826;
cvt.rn.f16.f32 high, %f827;
mov.b32 %r5331, {low,high};}


	
	{mul.f16x2 %r5332,%r5329,%r5331;
}

	
	{mul.f16x2 %r5335,%r5303,%r5327;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5303;
mov.b32 %r5338, {high,low};}


	
	{fma.rn.f16x2 %r5340,%r5332,%r5338,%r5335;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5340;
mov.b32 %r5344, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5340;
mov.b32 %r5346, {high,high};}


	
	{mul.f16x2 %r5348,%r4845,%r5346;
}

	
	{xor.b32 %r5351,%r5348,0x80008000;
}

	
	{fma.rn.f16x2 %r5353,%r4842,%r5344,%r5351;
}

	
	{mul.f16x2 %r5357,%r4842,%r5346;
}

	
	{fma.rn.f16x2 %r5360,%r4845,%r5344,%r5357;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5364, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4860;
mov.b32 %r5366, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f826;
cvt.rn.f16.f32 high, %f827;
mov.b32 %r5368, {low,high};}


	
	{mul.f16x2 %r5369,%r5366,%r5368;
}

	
	{mul.f16x2 %r5372,%r5340,%r5364;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5340;
mov.b32 %r5375, {high,low};}


	
	{fma.rn.f16x2 %r5377,%r5369,%r5375,%r5372;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5377;
mov.b32 %r5381, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5377;
mov.b32 %r5383, {high,high};}


	
	{mul.f16x2 %r5385,%r4857,%r5383;
}

	
	{xor.b32 %r5388,%r5385,0x80008000;
}

	
	{fma.rn.f16x2 %r5390,%r4854,%r5381,%r5388;
}

	
	{mul.f16x2 %r5394,%r4854,%r5383;
}

	
	{fma.rn.f16x2 %r5397,%r4857,%r5381,%r5394;
}

	barrier.sync 0;
st.shared.u32 [%r345], %r4764;
st.shared.u32 [%r345+4], %r4872;
st.shared.u32 [%r345+8], %r4909;
st.shared.u32 [%r345+12], %r4946;
st.shared.u32 [%r345+16], %r4983;
st.shared.u32 [%r345+20], %r5020;
st.shared.u32 [%r345+24], %r5057;
st.shared.u32 [%r345+28], %r5094;
st.shared.u32 [%r345+32], %r5131;
st.shared.u32 [%r345+36], %r5168;
st.shared.u32 [%r345+40], %r5205;
st.shared.u32 [%r345+44], %r5242;
st.shared.u32 [%r345+48], %r5279;
st.shared.u32 [%r345+52], %r5316;
st.shared.u32 [%r345+56], %r5353;
st.shared.u32 [%r345+60], %r5390;
barrier.sync 0;
ld.shared.u32 %r447, [%r346];
ld.shared.u32 %r448, [%r346+512];
ld.shared.u32 %r449, [%r346+1024];
ld.shared.u32 %r450, [%r346+1536];
ld.shared.u32 %r451, [%r346+2048];
ld.shared.u32 %r452, [%r346+2560];
ld.shared.u32 %r453, [%r346+3072];
ld.shared.u32 %r454, [%r346+3584];
ld.shared.u32 %r455, [%r346+4096];
ld.shared.u32 %r456, [%r346+4608];
ld.shared.u32 %r457, [%r346+5120];
ld.shared.u32 %r458, [%r346+5632];
ld.shared.u32 %r459, [%r346+6144];
ld.shared.u32 %r460, [%r346+6656];
ld.shared.u32 %r461, [%r346+7168];
ld.shared.u32 %r462, [%r346+7680];
barrier.sync 0;
st.shared.u32 [%r345], %r4767;
st.shared.u32 [%r345+4], %r4879;
st.shared.u32 [%r345+8], %r4916;
st.shared.u32 [%r345+12], %r4953;
st.shared.u32 [%r345+16], %r4990;
st.shared.u32 [%r345+20], %r5027;
st.shared.u32 [%r345+24], %r5064;
st.shared.u32 [%r345+28], %r5101;
st.shared.u32 [%r345+32], %r5138;
st.shared.u32 [%r345+36], %r5175;
st.shared.u32 [%r345+40], %r5212;
st.shared.u32 [%r345+44], %r5249;
st.shared.u32 [%r345+48], %r5286;
st.shared.u32 [%r345+52], %r5323;
st.shared.u32 [%r345+56], %r5360;
st.shared.u32 [%r345+60], %r5397;
barrier.sync 0;
mov.f32 %f835, 0f3F800000;
mov.f32 %f834, 0fBF800000;
mov.f32 %f833, 0fBF6C835E;
mov.f32 %f832, 0f3EC3EF15;
mov.f32 %f831, 0fBEC3EF15;
mov.f32 %f830, 0f3F6C835E;
mov.f32 %f829, 0fBF3504F3;
mov.f32 %f828, 0f3F3504F3;
ld.shared.u32 %r5422, [%r346];
ld.shared.u32 %r5618, [%r346+512];
ld.shared.u32 %r5472, [%r346+1024];
ld.shared.u32 %r5668, [%r346+1536];
ld.shared.u32 %r5434, [%r346+2048];
ld.shared.u32 %r5630, [%r346+2560];
ld.shared.u32 %r5484, [%r346+3072];
ld.shared.u32 %r5680, [%r346+3584];
ld.shared.u32 %r5423, [%r346+4096];
ld.shared.u32 %r5619, [%r346+4608];
ld.shared.u32 %r5473, [%r346+5120];
ld.shared.u32 %r5669, [%r346+5632];
ld.shared.u32 %r5435, [%r346+6144];
ld.shared.u32 %r5631, [%r346+6656];
ld.shared.u32 %r5485, [%r346+7168];
ld.shared.u32 %r5681, [%r346+7680];

	{add.f16x2 %r5418,%r447,%r455;
}

	
	{add.f16x2 %r5421,%r5422,%r5423;
}

	
	{sub.f16x2 %r5424,%r447,%r455;
}

	
	{sub.f16x2 %r5427,%r5422,%r5423;
}

	
	{add.f16x2 %r5430,%r451,%r459;
}

	
	{add.f16x2 %r5433,%r5434,%r5435;
}

	
	{sub.f16x2 %r5436,%r451,%r459;
}

	
	{sub.f16x2 %r5439,%r5434,%r5435;
}

	
	{xor.b32 %r5442,%r5436,0x80008000;
}

	
	{add.f16x2 %r5444,%r5418,%r5430;
}

	
	{add.f16x2 %r5447,%r5421,%r5433;
}

	
	{sub.f16x2 %r5450,%r5418,%r5430;
}

	
	{sub.f16x2 %r5453,%r5421,%r5433;
}

	
	{add.f16x2 %r5456,%r5424,%r5439;
}

	
	{add.f16x2 %r5459,%r5427,%r5442;
}

	
	{sub.f16x2 %r5462,%r5424,%r5439;
}

	
	{sub.f16x2 %r5465,%r5427,%r5442;
}

	
	{add.f16x2 %r5468,%r449,%r457;
}

	
	{add.f16x2 %r5471,%r5472,%r5473;
}

	
	{sub.f16x2 %r5474,%r449,%r457;
}

	
	{sub.f16x2 %r5477,%r5472,%r5473;
}

	
	{add.f16x2 %r5480,%r453,%r461;
}

	
	{add.f16x2 %r5483,%r5484,%r5485;
}

	
	{sub.f16x2 %r5486,%r453,%r461;
}

	
	{sub.f16x2 %r5489,%r5484,%r5485;
}

	
	{xor.b32 %r5492,%r5486,0x80008000;
}

	
	{add.f16x2 %r5494,%r5468,%r5480;
}

	
	{add.f16x2 %r5497,%r5471,%r5483;
}

	
	{sub.f16x2 %r5500,%r5468,%r5480;
}

	
	{sub.f16x2 %r5503,%r5471,%r5483;
}

	
	{add.f16x2 %r5506,%r5474,%r5489;
}

	
	{add.f16x2 %r5509,%r5477,%r5492;
}

	
	{sub.f16x2 %r5512,%r5474,%r5489;
}

	
	{sub.f16x2 %r5515,%r5477,%r5492;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f828;
cvt.rn.f16.f32 high, %f828;
mov.b32 %r5518, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f829;
cvt.rn.f16.f32 high, %f829;
mov.b32 %r5519, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f829;
cvt.rn.f16.f32 high, %f829;
mov.b32 %r5522, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f829;
cvt.rn.f16.f32 high, %f829;
mov.b32 %r5523, {low,high};}


	
	{mul.f16x2 %r5532,%r5506,%r5518;
}

	
	{mul.f16x2 %r5535,%r5509,%r5519;
}

	
	{sub.f16x2 %r5538,%r5532,%r5535;
}

	
	{mul.f16x2 %r5541,%r5506,%r5519;
}

	
	{fma.rn.f16x2 %r5544,%r5509,%r5518,%r5541;
}

	
	{xor.b32 %r5548,%r5500,0x80008000;
}

	
	{mul.f16x2 %r5550,%r5512,%r5522;
}

	
	{mul.f16x2 %r5553,%r5515,%r5523;
}

	
	{sub.f16x2 %r5556,%r5550,%r5553;
}

	
	{mul.f16x2 %r5559,%r5512,%r5523;
}

	
	{fma.rn.f16x2 %r5562,%r5515,%r5522,%r5559;
}

	
	{add.f16x2 %r5566,%r5444,%r5494;
}

	
	{add.f16x2 %r5569,%r5447,%r5497;
}

	
	{sub.f16x2 %r5572,%r5444,%r5494;
}

	
	{sub.f16x2 %r5575,%r5447,%r5497;
}

	
	{add.f16x2 %r5578,%r5456,%r5538;
}

	
	{add.f16x2 %r5581,%r5459,%r5544;
}

	
	{sub.f16x2 %r5584,%r5456,%r5538;
}

	
	{sub.f16x2 %r5587,%r5459,%r5544;
}

	
	{add.f16x2 %r5590,%r5450,%r5503;
}

	
	{add.f16x2 %r5593,%r5453,%r5548;
}

	
	{sub.f16x2 %r5596,%r5450,%r5503;
}

	
	{sub.f16x2 %r5599,%r5453,%r5548;
}

	
	{add.f16x2 %r5602,%r5462,%r5556;
}

	
	{add.f16x2 %r5605,%r5465,%r5562;
}

	
	{sub.f16x2 %r5608,%r5462,%r5556;
}

	
	{sub.f16x2 %r5611,%r5465,%r5562;
}

	
	{add.f16x2 %r5614,%r448,%r456;
}

	
	{add.f16x2 %r5617,%r5618,%r5619;
}

	
	{sub.f16x2 %r5620,%r448,%r456;
}

	
	{sub.f16x2 %r5623,%r5618,%r5619;
}

	
	{add.f16x2 %r5626,%r452,%r460;
}

	
	{add.f16x2 %r5629,%r5630,%r5631;
}

	
	{sub.f16x2 %r5632,%r452,%r460;
}

	
	{sub.f16x2 %r5635,%r5630,%r5631;
}

	
	{xor.b32 %r5638,%r5632,0x80008000;
}

	
	{add.f16x2 %r5640,%r5614,%r5626;
}

	
	{add.f16x2 %r5643,%r5617,%r5629;
}

	
	{sub.f16x2 %r5646,%r5614,%r5626;
}

	
	{sub.f16x2 %r5649,%r5617,%r5629;
}

	
	{add.f16x2 %r5652,%r5620,%r5635;
}

	
	{add.f16x2 %r5655,%r5623,%r5638;
}

	
	{sub.f16x2 %r5658,%r5620,%r5635;
}

	
	{sub.f16x2 %r5661,%r5623,%r5638;
}

	
	{add.f16x2 %r5664,%r450,%r458;
}

	
	{add.f16x2 %r5667,%r5668,%r5669;
}

	
	{sub.f16x2 %r5670,%r450,%r458;
}

	
	{sub.f16x2 %r5673,%r5668,%r5669;
}

	
	{add.f16x2 %r5676,%r454,%r462;
}

	
	{add.f16x2 %r5679,%r5680,%r5681;
}

	
	{sub.f16x2 %r5682,%r454,%r462;
}

	
	{sub.f16x2 %r5685,%r5680,%r5681;
}

	
	{xor.b32 %r5688,%r5682,0x80008000;
}

	
	{add.f16x2 %r5690,%r5664,%r5676;
}

	
	{add.f16x2 %r5693,%r5667,%r5679;
}

	
	{sub.f16x2 %r5696,%r5664,%r5676;
}

	
	{sub.f16x2 %r5699,%r5667,%r5679;
}

	
	{add.f16x2 %r5702,%r5670,%r5685;
}

	
	{add.f16x2 %r5705,%r5673,%r5688;
}

	
	{sub.f16x2 %r5708,%r5670,%r5685;
}

	
	{sub.f16x2 %r5711,%r5673,%r5688;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f828;
cvt.rn.f16.f32 high, %f828;
mov.b32 %r5714, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f829;
cvt.rn.f16.f32 high, %f829;
mov.b32 %r5715, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f829;
cvt.rn.f16.f32 high, %f829;
mov.b32 %r5718, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f829;
cvt.rn.f16.f32 high, %f829;
mov.b32 %r5719, {low,high};}


	
	{mul.f16x2 %r5728,%r5702,%r5714;
}

	
	{mul.f16x2 %r5731,%r5705,%r5715;
}

	
	{sub.f16x2 %r5734,%r5728,%r5731;
}

	
	{mul.f16x2 %r5737,%r5702,%r5715;
}

	
	{fma.rn.f16x2 %r5740,%r5705,%r5714,%r5737;
}

	
	{xor.b32 %r5744,%r5696,0x80008000;
}

	
	{mul.f16x2 %r5746,%r5708,%r5718;
}

	
	{mul.f16x2 %r5749,%r5711,%r5719;
}

	
	{sub.f16x2 %r5752,%r5746,%r5749;
}

	
	{mul.f16x2 %r5755,%r5708,%r5719;
}

	
	{fma.rn.f16x2 %r5758,%r5711,%r5718,%r5755;
}

	
	{add.f16x2 %r5762,%r5640,%r5690;
}

	
	{add.f16x2 %r5765,%r5643,%r5693;
}

	
	{sub.f16x2 %r5768,%r5640,%r5690;
}

	
	{sub.f16x2 %r5771,%r5643,%r5693;
}

	
	{add.f16x2 %r5774,%r5652,%r5734;
}

	
	{add.f16x2 %r5777,%r5655,%r5740;
}

	
	{sub.f16x2 %r5780,%r5652,%r5734;
}

	
	{sub.f16x2 %r5783,%r5655,%r5740;
}

	
	{add.f16x2 %r5786,%r5646,%r5699;
}

	
	{add.f16x2 %r5789,%r5649,%r5744;
}

	
	{sub.f16x2 %r5792,%r5646,%r5699;
}

	
	{sub.f16x2 %r5795,%r5649,%r5744;
}

	
	{add.f16x2 %r5798,%r5658,%r5752;
}

	
	{add.f16x2 %r5801,%r5661,%r5758;
}

	
	{sub.f16x2 %r5804,%r5658,%r5752;
}

	
	{sub.f16x2 %r5807,%r5661,%r5758;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f830;
cvt.rn.f16.f32 high, %f830;
mov.b32 %r5810, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f831;
cvt.rn.f16.f32 high, %f831;
mov.b32 %r5811, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f828;
cvt.rn.f16.f32 high, %f828;
mov.b32 %r5812, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f829;
cvt.rn.f16.f32 high, %f829;
mov.b32 %r5813, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f832;
cvt.rn.f16.f32 high, %f832;
mov.b32 %r5814, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f833;
cvt.rn.f16.f32 high, %f833;
mov.b32 %r5815, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f831;
cvt.rn.f16.f32 high, %f831;
mov.b32 %r5818, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f833;
cvt.rn.f16.f32 high, %f833;
mov.b32 %r5819, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f829;
cvt.rn.f16.f32 high, %f829;
mov.b32 %r5820, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f829;
cvt.rn.f16.f32 high, %f829;
mov.b32 %r5821, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f833;
cvt.rn.f16.f32 high, %f833;
mov.b32 %r5822, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f831;
cvt.rn.f16.f32 high, %f831;
mov.b32 %r5823, {low,high};}


	
	{mul.f16x2 %r5840,%r5774,%r5810;
}

	
	{mul.f16x2 %r5843,%r5777,%r5811;
}

	
	{sub.f16x2 %r5846,%r5840,%r5843;
}

	
	{mul.f16x2 %r5849,%r5774,%r5811;
}

	
	{fma.rn.f16x2 %r5852,%r5777,%r5810,%r5849;
}

	
	{mul.f16x2 %r5856,%r5786,%r5812;
}

	
	{mul.f16x2 %r5859,%r5789,%r5813;
}

	
	{sub.f16x2 %r5862,%r5856,%r5859;
}

	
	{mul.f16x2 %r5865,%r5786,%r5813;
}

	
	{fma.rn.f16x2 %r5868,%r5789,%r5812,%r5865;
}

	
	{mul.f16x2 %r5872,%r5798,%r5814;
}

	
	{mul.f16x2 %r5875,%r5801,%r5815;
}

	
	{sub.f16x2 %r5878,%r5872,%r5875;
}

	
	{mul.f16x2 %r5881,%r5798,%r5815;
}

	
	{fma.rn.f16x2 %r5884,%r5801,%r5814,%r5881;
}

	
	{xor.b32 %r5888,%r5768,0x80008000;
}

	
	{mul.f16x2 %r5890,%r5780,%r5818;
}

	
	{mul.f16x2 %r5893,%r5783,%r5819;
}

	
	{sub.f16x2 %r5896,%r5890,%r5893;
}

	
	{mul.f16x2 %r5899,%r5780,%r5819;
}

	
	{fma.rn.f16x2 %r5902,%r5783,%r5818,%r5899;
}

	
	{mul.f16x2 %r5906,%r5792,%r5820;
}

	
	{mul.f16x2 %r5909,%r5795,%r5821;
}

	
	{sub.f16x2 %r5912,%r5906,%r5909;
}

	
	{mul.f16x2 %r5915,%r5792,%r5821;
}

	
	{fma.rn.f16x2 %r5918,%r5795,%r5820,%r5915;
}

	
	{mul.f16x2 %r5922,%r5804,%r5822;
}

	
	{mul.f16x2 %r5925,%r5807,%r5823;
}

	
	{sub.f16x2 %r5928,%r5922,%r5925;
}

	
	{mul.f16x2 %r5931,%r5804,%r5823;
}

	
	{fma.rn.f16x2 %r5934,%r5807,%r5822,%r5931;
}

	
	{add.f16x2 %r5938,%r5566,%r5762;
}

	
	{add.f16x2 %r5941,%r5569,%r5765;
}

	
	{sub.f16x2 %r5944,%r5566,%r5762;
}

	
	{sub.f16x2 %r5947,%r5569,%r5765;
}

	
	{add.f16x2 %r5950,%r5578,%r5846;
}

	
	{add.f16x2 %r5953,%r5581,%r5852;
}

	
	{sub.f16x2 %r5956,%r5578,%r5846;
}

	
	{sub.f16x2 %r5959,%r5581,%r5852;
}

	
	{add.f16x2 %r5962,%r5590,%r5862;
}

	
	{add.f16x2 %r5965,%r5593,%r5868;
}

	
	{sub.f16x2 %r5968,%r5590,%r5862;
}

	
	{sub.f16x2 %r5971,%r5593,%r5868;
}

	
	{add.f16x2 %r5974,%r5602,%r5878;
}

	
	{add.f16x2 %r5977,%r5605,%r5884;
}

	
	{sub.f16x2 %r5980,%r5602,%r5878;
}

	
	{sub.f16x2 %r5983,%r5605,%r5884;
}

	
	{add.f16x2 %r5986,%r5572,%r5771;
}

	
	{add.f16x2 %r5989,%r5575,%r5888;
}

	
	{sub.f16x2 %r5992,%r5572,%r5771;
}

	
	{sub.f16x2 %r5995,%r5575,%r5888;
}

	
	{add.f16x2 %r5998,%r5584,%r5896;
}

	
	{add.f16x2 %r6001,%r5587,%r5902;
}

	
	{sub.f16x2 %r6004,%r5584,%r5896;
}

	
	{sub.f16x2 %r6007,%r5587,%r5902;
}

	
	{add.f16x2 %r6010,%r5596,%r5912;
}

	
	{add.f16x2 %r6013,%r5599,%r5918;
}

	
	{sub.f16x2 %r6016,%r5596,%r5912;
}

	
	{sub.f16x2 %r6019,%r5599,%r5918;
}

	
	{add.f16x2 %r6022,%r5608,%r5928;
}

	
	{add.f16x2 %r6025,%r5611,%r5934;
}

	
	{sub.f16x2 %r6028,%r5608,%r5928;
}

	
	{sub.f16x2 %r6031,%r5611,%r5934;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f338;
cvt.rn.f16.f32 high, %f339;
mov.b32 %r6034, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6037, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6039, {high,high};}


	
	{mul.f16x2 %r6041,%r5953,%r6039;
}

	
	{xor.b32 %r6044,%r6041,0x80008000;
}

	
	{fma.rn.f16x2 %r6046,%r5950,%r6037,%r6044;
}

	
	{mul.f16x2 %r6050,%r5950,%r6039;
}

	
	{fma.rn.f16x2 %r6053,%r5953,%r6037,%r6050;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6057, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6059, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f834;
cvt.rn.f16.f32 high, %f835;
mov.b32 %r6061, {low,high};}


	
	{mul.f16x2 %r6062,%r6059,%r6061;
}

	
	{mul.f16x2 %r6065,%r6034,%r6057;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6068, {high,low};}


	
	{fma.rn.f16x2 %r6070,%r6062,%r6068,%r6065;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6070;
mov.b32 %r6074, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6070;
mov.b32 %r6076, {high,high};}


	
	{mul.f16x2 %r6078,%r5965,%r6076;
}

	
	{xor.b32 %r6081,%r6078,0x80008000;
}

	
	{fma.rn.f16x2 %r6083,%r5962,%r6074,%r6081;
}

	
	{mul.f16x2 %r6087,%r5962,%r6076;
}

	
	{fma.rn.f16x2 %r6090,%r5965,%r6074,%r6087;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6094, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6096, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f834;
cvt.rn.f16.f32 high, %f835;
mov.b32 %r6098, {low,high};}


	
	{mul.f16x2 %r6099,%r6096,%r6098;
}

	
	{mul.f16x2 %r6102,%r6070,%r6094;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6070;
mov.b32 %r6105, {high,low};}


	
	{fma.rn.f16x2 %r6107,%r6099,%r6105,%r6102;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6107;
mov.b32 %r6111, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6107;
mov.b32 %r6113, {high,high};}


	
	{mul.f16x2 %r6115,%r5977,%r6113;
}

	
	{xor.b32 %r6118,%r6115,0x80008000;
}

	
	{fma.rn.f16x2 %r6120,%r5974,%r6111,%r6118;
}

	
	{mul.f16x2 %r6124,%r5974,%r6113;
}

	
	{fma.rn.f16x2 %r6127,%r5977,%r6111,%r6124;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6131, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6133, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f834;
cvt.rn.f16.f32 high, %f835;
mov.b32 %r6135, {low,high};}


	
	{mul.f16x2 %r6136,%r6133,%r6135;
}

	
	{mul.f16x2 %r6139,%r6107,%r6131;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6107;
mov.b32 %r6142, {high,low};}


	
	{fma.rn.f16x2 %r6144,%r6136,%r6142,%r6139;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6144;
mov.b32 %r6148, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6144;
mov.b32 %r6150, {high,high};}


	
	{mul.f16x2 %r6152,%r5989,%r6150;
}

	
	{xor.b32 %r6155,%r6152,0x80008000;
}

	
	{fma.rn.f16x2 %r6157,%r5986,%r6148,%r6155;
}

	
	{mul.f16x2 %r6161,%r5986,%r6150;
}

	
	{fma.rn.f16x2 %r6164,%r5989,%r6148,%r6161;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6168, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6170, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f834;
cvt.rn.f16.f32 high, %f835;
mov.b32 %r6172, {low,high};}


	
	{mul.f16x2 %r6173,%r6170,%r6172;
}

	
	{mul.f16x2 %r6176,%r6144,%r6168;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6144;
mov.b32 %r6179, {high,low};}


	
	{fma.rn.f16x2 %r6181,%r6173,%r6179,%r6176;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6181;
mov.b32 %r6185, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6181;
mov.b32 %r6187, {high,high};}


	
	{mul.f16x2 %r6189,%r6001,%r6187;
}

	
	{xor.b32 %r6192,%r6189,0x80008000;
}

	
	{fma.rn.f16x2 %r6194,%r5998,%r6185,%r6192;
}

	
	{mul.f16x2 %r6198,%r5998,%r6187;
}

	
	{fma.rn.f16x2 %r6201,%r6001,%r6185,%r6198;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6205, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6207, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f834;
cvt.rn.f16.f32 high, %f835;
mov.b32 %r6209, {low,high};}


	
	{mul.f16x2 %r6210,%r6207,%r6209;
}

	
	{mul.f16x2 %r6213,%r6181,%r6205;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6181;
mov.b32 %r6216, {high,low};}


	
	{fma.rn.f16x2 %r6218,%r6210,%r6216,%r6213;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6218;
mov.b32 %r6222, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6218;
mov.b32 %r6224, {high,high};}


	
	{mul.f16x2 %r6226,%r6013,%r6224;
}

	
	{xor.b32 %r6229,%r6226,0x80008000;
}

	
	{fma.rn.f16x2 %r6231,%r6010,%r6222,%r6229;
}

	
	{mul.f16x2 %r6235,%r6010,%r6224;
}

	
	{fma.rn.f16x2 %r6238,%r6013,%r6222,%r6235;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6242, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6244, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f834;
cvt.rn.f16.f32 high, %f835;
mov.b32 %r6246, {low,high};}


	
	{mul.f16x2 %r6247,%r6244,%r6246;
}

	
	{mul.f16x2 %r6250,%r6218,%r6242;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6218;
mov.b32 %r6253, {high,low};}


	
	{fma.rn.f16x2 %r6255,%r6247,%r6253,%r6250;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6255;
mov.b32 %r6259, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6255;
mov.b32 %r6261, {high,high};}


	
	{mul.f16x2 %r6263,%r6025,%r6261;
}

	
	{xor.b32 %r6266,%r6263,0x80008000;
}

	
	{fma.rn.f16x2 %r6268,%r6022,%r6259,%r6266;
}

	
	{mul.f16x2 %r6272,%r6022,%r6261;
}

	
	{fma.rn.f16x2 %r6275,%r6025,%r6259,%r6272;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6279, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6281, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f834;
cvt.rn.f16.f32 high, %f835;
mov.b32 %r6283, {low,high};}


	
	{mul.f16x2 %r6284,%r6281,%r6283;
}

	
	{mul.f16x2 %r6287,%r6255,%r6279;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6255;
mov.b32 %r6290, {high,low};}


	
	{fma.rn.f16x2 %r6292,%r6284,%r6290,%r6287;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6292;
mov.b32 %r6296, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6292;
mov.b32 %r6298, {high,high};}


	
	{mul.f16x2 %r6300,%r5947,%r6298;
}

	
	{xor.b32 %r6303,%r6300,0x80008000;
}

	
	{fma.rn.f16x2 %r6305,%r5944,%r6296,%r6303;
}

	
	{mul.f16x2 %r6309,%r5944,%r6298;
}

	
	{fma.rn.f16x2 %r6312,%r5947,%r6296,%r6309;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6316, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6318, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f834;
cvt.rn.f16.f32 high, %f835;
mov.b32 %r6320, {low,high};}


	
	{mul.f16x2 %r6321,%r6318,%r6320;
}

	
	{mul.f16x2 %r6324,%r6292,%r6316;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6292;
mov.b32 %r6327, {high,low};}


	
	{fma.rn.f16x2 %r6329,%r6321,%r6327,%r6324;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6329;
mov.b32 %r6333, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6329;
mov.b32 %r6335, {high,high};}


	
	{mul.f16x2 %r6337,%r5959,%r6335;
}

	
	{xor.b32 %r6340,%r6337,0x80008000;
}

	
	{fma.rn.f16x2 %r6342,%r5956,%r6333,%r6340;
}

	
	{mul.f16x2 %r6346,%r5956,%r6335;
}

	
	{fma.rn.f16x2 %r6349,%r5959,%r6333,%r6346;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6353, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6355, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f834;
cvt.rn.f16.f32 high, %f835;
mov.b32 %r6357, {low,high};}


	
	{mul.f16x2 %r6358,%r6355,%r6357;
}

	
	{mul.f16x2 %r6361,%r6329,%r6353;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6329;
mov.b32 %r6364, {high,low};}


	
	{fma.rn.f16x2 %r6366,%r6358,%r6364,%r6361;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6366;
mov.b32 %r6370, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6366;
mov.b32 %r6372, {high,high};}


	
	{mul.f16x2 %r6374,%r5971,%r6372;
}

	
	{xor.b32 %r6377,%r6374,0x80008000;
}

	
	{fma.rn.f16x2 %r6379,%r5968,%r6370,%r6377;
}

	
	{mul.f16x2 %r6383,%r5968,%r6372;
}

	
	{fma.rn.f16x2 %r6386,%r5971,%r6370,%r6383;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6390, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6392, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f834;
cvt.rn.f16.f32 high, %f835;
mov.b32 %r6394, {low,high};}


	
	{mul.f16x2 %r6395,%r6392,%r6394;
}

	
	{mul.f16x2 %r6398,%r6366,%r6390;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6366;
mov.b32 %r6401, {high,low};}


	
	{fma.rn.f16x2 %r6403,%r6395,%r6401,%r6398;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6403;
mov.b32 %r6407, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6403;
mov.b32 %r6409, {high,high};}


	
	{mul.f16x2 %r6411,%r5983,%r6409;
}

	
	{xor.b32 %r6414,%r6411,0x80008000;
}

	
	{fma.rn.f16x2 %r6416,%r5980,%r6407,%r6414;
}

	
	{mul.f16x2 %r6420,%r5980,%r6409;
}

	
	{fma.rn.f16x2 %r6423,%r5983,%r6407,%r6420;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6427, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6429, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f834;
cvt.rn.f16.f32 high, %f835;
mov.b32 %r6431, {low,high};}


	
	{mul.f16x2 %r6432,%r6429,%r6431;
}

	
	{mul.f16x2 %r6435,%r6403,%r6427;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6403;
mov.b32 %r6438, {high,low};}


	
	{fma.rn.f16x2 %r6440,%r6432,%r6438,%r6435;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6440;
mov.b32 %r6444, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6440;
mov.b32 %r6446, {high,high};}


	
	{mul.f16x2 %r6448,%r5995,%r6446;
}

	
	{xor.b32 %r6451,%r6448,0x80008000;
}

	
	{fma.rn.f16x2 %r6453,%r5992,%r6444,%r6451;
}

	
	{mul.f16x2 %r6457,%r5992,%r6446;
}

	
	{fma.rn.f16x2 %r6460,%r5995,%r6444,%r6457;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6464, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6466, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f834;
cvt.rn.f16.f32 high, %f835;
mov.b32 %r6468, {low,high};}


	
	{mul.f16x2 %r6469,%r6466,%r6468;
}

	
	{mul.f16x2 %r6472,%r6440,%r6464;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6440;
mov.b32 %r6475, {high,low};}


	
	{fma.rn.f16x2 %r6477,%r6469,%r6475,%r6472;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6477;
mov.b32 %r6481, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6477;
mov.b32 %r6483, {high,high};}


	
	{mul.f16x2 %r6485,%r6007,%r6483;
}

	
	{xor.b32 %r6488,%r6485,0x80008000;
}

	
	{fma.rn.f16x2 %r6490,%r6004,%r6481,%r6488;
}

	
	{mul.f16x2 %r6494,%r6004,%r6483;
}

	
	{fma.rn.f16x2 %r6497,%r6007,%r6481,%r6494;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6501, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6503, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f834;
cvt.rn.f16.f32 high, %f835;
mov.b32 %r6505, {low,high};}


	
	{mul.f16x2 %r6506,%r6503,%r6505;
}

	
	{mul.f16x2 %r6509,%r6477,%r6501;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6477;
mov.b32 %r6512, {high,low};}


	
	{fma.rn.f16x2 %r6514,%r6506,%r6512,%r6509;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6514;
mov.b32 %r6518, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6514;
mov.b32 %r6520, {high,high};}


	
	{mul.f16x2 %r6522,%r6019,%r6520;
}

	
	{xor.b32 %r6525,%r6522,0x80008000;
}

	
	{fma.rn.f16x2 %r6527,%r6016,%r6518,%r6525;
}

	
	{mul.f16x2 %r6531,%r6016,%r6520;
}

	
	{fma.rn.f16x2 %r6534,%r6019,%r6518,%r6531;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6538, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6034;
mov.b32 %r6540, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f834;
cvt.rn.f16.f32 high, %f835;
mov.b32 %r6542, {low,high};}


	
	{mul.f16x2 %r6543,%r6540,%r6542;
}

	
	{mul.f16x2 %r6546,%r6514,%r6538;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6514;
mov.b32 %r6549, {high,low};}


	
	{fma.rn.f16x2 %r6551,%r6543,%r6549,%r6546;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6551;
mov.b32 %r6555, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6551;
mov.b32 %r6557, {high,high};}


	
	{mul.f16x2 %r6559,%r6031,%r6557;
}

	
	{xor.b32 %r6562,%r6559,0x80008000;
}

	
	{fma.rn.f16x2 %r6564,%r6028,%r6555,%r6562;
}

	
	{mul.f16x2 %r6568,%r6028,%r6557;
}

	
	{fma.rn.f16x2 %r6571,%r6031,%r6555,%r6568;
}

	barrier.sync 0;
st.shared.u32 [%r397], %r5938;
st.shared.u32 [%r397+64], %r6046;
st.shared.u32 [%r397+128], %r6083;
st.shared.u32 [%r397+192], %r6120;
st.shared.u32 [%r397+256], %r6157;
st.shared.u32 [%r397+320], %r6194;
st.shared.u32 [%r397+384], %r6231;
st.shared.u32 [%r397+448], %r6268;
st.shared.u32 [%r397+512], %r6305;
st.shared.u32 [%r397+576], %r6342;
st.shared.u32 [%r397+640], %r6379;
st.shared.u32 [%r397+704], %r6416;
st.shared.u32 [%r397+768], %r6453;
st.shared.u32 [%r397+832], %r6490;
st.shared.u32 [%r397+896], %r6527;
st.shared.u32 [%r397+960], %r6564;
barrier.sync 0;
ld.shared.u32 %r495, [%r398];
ld.shared.u32 %r496, [%r398+512];
ld.shared.u32 %r497, [%r398+1024];
ld.shared.u32 %r498, [%r398+1536];
ld.shared.u32 %r499, [%r398+2048];
ld.shared.u32 %r500, [%r398+2560];
ld.shared.u32 %r501, [%r398+3072];
ld.shared.u32 %r502, [%r398+3584];
ld.shared.u32 %r503, [%r398+4096];
ld.shared.u32 %r504, [%r398+4608];
ld.shared.u32 %r505, [%r398+5120];
ld.shared.u32 %r506, [%r398+5632];
ld.shared.u32 %r507, [%r398+6144];
ld.shared.u32 %r508, [%r398+6656];
ld.shared.u32 %r509, [%r398+7168];
ld.shared.u32 %r510, [%r398+7680];
barrier.sync 0;
st.shared.u32 [%r397], %r5941;
st.shared.u32 [%r397+64], %r6053;
st.shared.u32 [%r397+128], %r6090;
st.shared.u32 [%r397+192], %r6127;
st.shared.u32 [%r397+256], %r6164;
st.shared.u32 [%r397+320], %r6201;
st.shared.u32 [%r397+384], %r6238;
st.shared.u32 [%r397+448], %r6275;
st.shared.u32 [%r397+512], %r6312;
st.shared.u32 [%r397+576], %r6349;
st.shared.u32 [%r397+640], %r6386;
st.shared.u32 [%r397+704], %r6423;
st.shared.u32 [%r397+768], %r6460;
st.shared.u32 [%r397+832], %r6497;
st.shared.u32 [%r397+896], %r6534;
st.shared.u32 [%r397+960], %r6571;
barrier.sync 0;
mov.f32 %f837, 0fBF3504F3;
mov.f32 %f836, 0f3F3504F3;
ld.shared.u32 %r6596, [%r398];
ld.shared.u32 %r6792, [%r398+512];
ld.shared.u32 %r6646, [%r398+1024];
ld.shared.u32 %r6842, [%r398+1536];
ld.shared.u32 %r6608, [%r398+2048];
ld.shared.u32 %r6804, [%r398+2560];
ld.shared.u32 %r6658, [%r398+3072];
ld.shared.u32 %r6854, [%r398+3584];
ld.shared.u32 %r6597, [%r398+4096];
ld.shared.u32 %r6793, [%r398+4608];
ld.shared.u32 %r6647, [%r398+5120];
ld.shared.u32 %r6843, [%r398+5632];
ld.shared.u32 %r6609, [%r398+6144];
ld.shared.u32 %r6805, [%r398+6656];
ld.shared.u32 %r6659, [%r398+7168];
ld.shared.u32 %r6855, [%r398+7680];

	{add.f16x2 %r6592,%r495,%r503;
}

	
	{add.f16x2 %r6595,%r6596,%r6597;
}

	
	{sub.f16x2 %r6598,%r495,%r503;
}

	
	{sub.f16x2 %r6601,%r6596,%r6597;
}

	
	{add.f16x2 %r6604,%r499,%r507;
}

	
	{add.f16x2 %r6607,%r6608,%r6609;
}

	
	{sub.f16x2 %r6610,%r499,%r507;
}

	
	{sub.f16x2 %r6613,%r6608,%r6609;
}

	
	{xor.b32 %r6616,%r6610,0x80008000;
}

	
	{add.f16x2 %r6618,%r6592,%r6604;
}

	
	{add.f16x2 %r6621,%r6595,%r6607;
}

	
	{sub.f16x2 %r6624,%r6592,%r6604;
}

	
	{sub.f16x2 %r6627,%r6595,%r6607;
}

	
	{add.f16x2 %r6630,%r6598,%r6613;
}

	
	{add.f16x2 %r6633,%r6601,%r6616;
}

	
	{sub.f16x2 %r6636,%r6598,%r6613;
}

	
	{sub.f16x2 %r6639,%r6601,%r6616;
}

	
	{add.f16x2 %r6642,%r497,%r505;
}

	
	{add.f16x2 %r6645,%r6646,%r6647;
}

	
	{sub.f16x2 %r6648,%r497,%r505;
}

	
	{sub.f16x2 %r6651,%r6646,%r6647;
}

	
	{add.f16x2 %r6654,%r501,%r509;
}

	
	{add.f16x2 %r6657,%r6658,%r6659;
}

	
	{sub.f16x2 %r6660,%r501,%r509;
}

	
	{sub.f16x2 %r6663,%r6658,%r6659;
}

	
	{xor.b32 %r6666,%r6660,0x80008000;
}

	
	{add.f16x2 %r6668,%r6642,%r6654;
}

	
	{add.f16x2 %r6671,%r6645,%r6657;
}

	
	{sub.f16x2 %r6674,%r6642,%r6654;
}

	
	{sub.f16x2 %r6677,%r6645,%r6657;
}

	
	{add.f16x2 %r6680,%r6648,%r6663;
}

	
	{add.f16x2 %r6683,%r6651,%r6666;
}

	
	{sub.f16x2 %r6686,%r6648,%r6663;
}

	
	{sub.f16x2 %r6689,%r6651,%r6666;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f836;
cvt.rn.f16.f32 high, %f836;
mov.b32 %r6692, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f837;
cvt.rn.f16.f32 high, %f837;
mov.b32 %r6693, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f837;
cvt.rn.f16.f32 high, %f837;
mov.b32 %r6696, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f837;
cvt.rn.f16.f32 high, %f837;
mov.b32 %r6697, {low,high};}


	
	{mul.f16x2 %r6706,%r6680,%r6692;
}

	
	{mul.f16x2 %r6709,%r6683,%r6693;
}

	
	{sub.f16x2 %r6712,%r6706,%r6709;
}

	
	{mul.f16x2 %r6715,%r6680,%r6693;
}

	
	{fma.rn.f16x2 %r6718,%r6683,%r6692,%r6715;
}

	
	{xor.b32 %r6722,%r6674,0x80008000;
}

	
	{mul.f16x2 %r6724,%r6686,%r6696;
}

	
	{mul.f16x2 %r6727,%r6689,%r6697;
}

	
	{sub.f16x2 %r6730,%r6724,%r6727;
}

	
	{mul.f16x2 %r6733,%r6686,%r6697;
}

	
	{fma.rn.f16x2 %r6736,%r6689,%r6696,%r6733;
}

	
	{add.f16x2 %r6740,%r6618,%r6668;
}

	
	{add.f16x2 %r7589,%r6621,%r6671;
}

	st.local.u32 [%rd3], %r6740;
st.local.u32 [%rd24], %r7589;

	{sub.f16x2 %r6749,%r6621,%r6671;
}

	
	{sub.f16x2 %r6746,%r6618,%r6668;
}

	st.local.v2.u32 [%rd24+60], {%r6746, %r6749};

	{add.f16x2 %r6755,%r6633,%r6718;
}

	
	{add.f16x2 %r6752,%r6630,%r6712;
}

	st.local.v2.u32 [%rd24+12], {%r6752, %r6755};

	{sub.f16x2 %r6761,%r6633,%r6718;
}

	
	{sub.f16x2 %r6758,%r6630,%r6712;
}

	st.local.v2.u32 [%rd24+76], {%r6758, %r6761};

	{add.f16x2 %r6767,%r6627,%r6722;
}

	
	{add.f16x2 %r6764,%r6624,%r6677;
}

	st.local.v2.u32 [%rd24+28], {%r6764, %r6767};

	{sub.f16x2 %r6773,%r6627,%r6722;
}

	
	{sub.f16x2 %r6770,%r6624,%r6677;
}

	st.local.v2.u32 [%rd24+92], {%r6770, %r6773};

	{add.f16x2 %r6779,%r6639,%r6736;
}

	
	{add.f16x2 %r6776,%r6636,%r6730;
}

	st.local.v2.u32 [%rd24+44], {%r6776, %r6779};

	{sub.f16x2 %r6785,%r6639,%r6736;
}

	
	{sub.f16x2 %r6782,%r6636,%r6730;
}

	st.local.v2.u32 [%rd24+108], {%r6782, %r6785};

	{add.f16x2 %r6788,%r496,%r504;
}

	
	{add.f16x2 %r6791,%r6792,%r6793;
}

	
	{sub.f16x2 %r6794,%r496,%r504;
}

	
	{sub.f16x2 %r6797,%r6792,%r6793;
}

	
	{add.f16x2 %r6800,%r500,%r508;
}

	
	{add.f16x2 %r6803,%r6804,%r6805;
}

	
	{sub.f16x2 %r6806,%r500,%r508;
}

	
	{sub.f16x2 %r6809,%r6804,%r6805;
}

	
	{xor.b32 %r6812,%r6806,0x80008000;
}

	
	{add.f16x2 %r6814,%r6788,%r6800;
}

	
	{add.f16x2 %r6817,%r6791,%r6803;
}

	
	{sub.f16x2 %r6820,%r6788,%r6800;
}

	
	{sub.f16x2 %r6823,%r6791,%r6803;
}

	
	{add.f16x2 %r6826,%r6794,%r6809;
}

	
	{add.f16x2 %r6829,%r6797,%r6812;
}

	
	{sub.f16x2 %r6832,%r6794,%r6809;
}

	
	{sub.f16x2 %r6835,%r6797,%r6812;
}

	
	{add.f16x2 %r6838,%r498,%r506;
}

	
	{add.f16x2 %r6841,%r6842,%r6843;
}

	
	{sub.f16x2 %r6844,%r498,%r506;
}

	
	{sub.f16x2 %r6847,%r6842,%r6843;
}

	
	{add.f16x2 %r6850,%r502,%r510;
}

	
	{add.f16x2 %r6853,%r6854,%r6855;
}

	
	{sub.f16x2 %r6856,%r502,%r510;
}

	
	{sub.f16x2 %r6859,%r6854,%r6855;
}

	
	{xor.b32 %r6862,%r6856,0x80008000;
}

	
	{add.f16x2 %r6864,%r6838,%r6850;
}

	
	{add.f16x2 %r6867,%r6841,%r6853;
}

	
	{sub.f16x2 %r6870,%r6838,%r6850;
}

	
	{sub.f16x2 %r6873,%r6841,%r6853;
}

	
	{add.f16x2 %r6876,%r6844,%r6859;
}

	
	{add.f16x2 %r6879,%r6847,%r6862;
}

	
	{sub.f16x2 %r6882,%r6844,%r6859;
}

	
	{sub.f16x2 %r6885,%r6847,%r6862;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f836;
cvt.rn.f16.f32 high, %f836;
mov.b32 %r6888, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f837;
cvt.rn.f16.f32 high, %f837;
mov.b32 %r6889, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f837;
cvt.rn.f16.f32 high, %f837;
mov.b32 %r6892, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f837;
cvt.rn.f16.f32 high, %f837;
mov.b32 %r6893, {low,high};}


	
	{mul.f16x2 %r6902,%r6876,%r6888;
}

	
	{mul.f16x2 %r6905,%r6879,%r6889;
}

	
	{sub.f16x2 %r6908,%r6902,%r6905;
}

	
	{mul.f16x2 %r6911,%r6876,%r6889;
}

	
	{fma.rn.f16x2 %r6914,%r6879,%r6888,%r6911;
}

	
	{xor.b32 %r6918,%r6870,0x80008000;
}

	
	{mul.f16x2 %r6920,%r6882,%r6892;
}

	
	{mul.f16x2 %r6923,%r6885,%r6893;
}

	
	{sub.f16x2 %r6926,%r6920,%r6923;
}

	
	{mul.f16x2 %r6929,%r6882,%r6893;
}

	
	{fma.rn.f16x2 %r6932,%r6885,%r6892,%r6929;
}

	
	{add.f16x2 %r6939,%r6817,%r6867;
}

	
	{add.f16x2 %r6936,%r6814,%r6864;
}

	st.local.v2.u32 [%rd24+4], {%r6936, %r6939};

	{sub.f16x2 %r6945,%r6817,%r6867;
}

	
	{sub.f16x2 %r6942,%r6814,%r6864;
}

	st.local.v2.u32 [%rd24+68], {%r6942, %r6945};

	{add.f16x2 %r6951,%r6829,%r6914;
}

	
	{add.f16x2 %r6948,%r6826,%r6908;
}

	st.local.v2.u32 [%rd24+20], {%r6948, %r6951};

	{sub.f16x2 %r6957,%r6829,%r6914;
}

	
	{sub.f16x2 %r6954,%r6826,%r6908;
}

	st.local.v2.u32 [%rd24+84], {%r6954, %r6957};

	{add.f16x2 %r6963,%r6823,%r6918;
}

	
	{add.f16x2 %r6960,%r6820,%r6873;
}

	st.local.v2.u32 [%rd24+36], {%r6960, %r6963};

	{sub.f16x2 %r6969,%r6823,%r6918;
}

	
	{sub.f16x2 %r6966,%r6820,%r6873;
}

	st.local.v2.u32 [%rd24+100], {%r6966, %r6969};

	{add.f16x2 %r6975,%r6835,%r6932;
}

	
	{add.f16x2 %r6972,%r6832,%r6926;
}

	st.local.v2.u32 [%rd24+52], {%r6972, %r6975};

	{sub.f16x2 %r6981,%r6835,%r6932;
}

	
	{sub.f16x2 %r6978,%r6832,%r6926;
}

	st.local.v2.u32 [%rd24+116], {%r6978, %r6981};
mov.u32 %r7590, 0;
bra.uni BB6_109;

BB6_118:
ld.local.u32 %r7589, [%rd42+8];

BB6_109:
mul.wide.s32 %rd211, %r7590, 8;
add.s64 %rd212, %rd3, %rd211;
add.s64 %rd42, %rd212, 4;

	{xor.b32 %r6985,%r7589,0x80008000;
}

	st.local.u32 [%rd212+4], %r6985;
mov.f32 %f787, 0f45000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f787;
mov.b32 %r6987, {low,low};}


	ld.local.u32 %r516, [%rd212];

	{.reg .f16 low,high;
mov.b32 {low,high}, %r516;
mov.b16 %rs13, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6987;
mov.b16 %rs14, low;}

	
	{ cvt.f32.f16 %f788, %rs13;}


	
	{ cvt.f32.f16 %f789, %rs14;}


	
	{rcp.approx.ftz.f32 %f790, %f789;
}

	mul.f32 %f792, %f788, %f790;

	{ cvt.rn.f16.f32 %rs53, %f792;}


	and.b16 %rs19, %rs53, 32767;
mov.u16 %rs20, 143;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs19, %rs20;
selp.u16 %rs18, 1, 0, __$temp3;}

	setp.ne.s16	%p40, %rs18, 0;
setp.ne.s16	%p41, %rs19, 0;
and.pred %p42, %p41, %p40;
@!%p42 bra BB6_111;
bra.uni BB6_110;

BB6_110:
neg.f32 %f794, %f789;
fma.rn.f32 %f795, %f794, %f792, %f788;
fma.rn.f32 %f793, %f790, %f795, %f792;

	{ cvt.rn.f16.f32 %rs53, %f793;}



BB6_111:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r516;
mov.b16 %rs22, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6987;
mov.b16 %rs23, high;}

	
	{ cvt.f32.f16 %f796, %rs22;}


	
	{ cvt.f32.f16 %f797, %rs23;}


	
	{rcp.approx.ftz.f32 %f798, %f797;
}

	mul.f32 %f800, %f796, %f798;

	{ cvt.rn.f16.f32 %rs54, %f800;}


	and.b16 %rs28, %rs54, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs28, %rs20;
selp.u16 %rs27, 1, 0, __$temp3;}

	setp.ne.s16	%p43, %rs27, 0;
setp.ne.s16	%p44, %rs28, 0;
and.pred %p45, %p44, %p43;
@!%p45 bra BB6_113;
bra.uni BB6_112;

BB6_112:
neg.f32 %f802, %f797;
fma.rn.f32 %f803, %f802, %f800, %f796;
fma.rn.f32 %f801, %f798, %f803, %f800;

	{ cvt.rn.f16.f32 %rs54, %f801;}



BB6_113:

	{ mov.b32 %r6992, {%rs53,%rs54};}


	st.local.u32 [%rd42+-4], %r6992;

	{.reg .f16 low,high;
mov.b32 {low,high}, %r6985;
mov.b16 %rs33, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6987;
mov.b16 %rs34, low;}

	
	{ cvt.f32.f16 %f804, %rs33;}


	
	{ cvt.f32.f16 %f805, %rs34;}


	
	{rcp.approx.ftz.f32 %f806, %f805;
}

	mul.f32 %f808, %f804, %f806;

	{ cvt.rn.f16.f32 %rs55, %f808;}


	and.b16 %rs39, %rs55, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs39, %rs20;
selp.u16 %rs38, 1, 0, __$temp3;}

	setp.ne.s16	%p46, %rs38, 0;
setp.ne.s16	%p47, %rs39, 0;
and.pred %p48, %p47, %p46;
@!%p48 bra BB6_115;
bra.uni BB6_114;

BB6_114:
neg.f32 %f810, %f805;
fma.rn.f32 %f811, %f810, %f808, %f804;
fma.rn.f32 %f809, %f806, %f811, %f808;

	{ cvt.rn.f16.f32 %rs55, %f809;}



BB6_115:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r6985;
mov.b16 %rs42, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6987;
mov.b16 %rs43, high;}

	
	{ cvt.f32.f16 %f812, %rs42;}


	
	{ cvt.f32.f16 %f813, %rs43;}


	
	{rcp.approx.ftz.f32 %f814, %f813;
}

	mul.f32 %f816, %f812, %f814;

	{ cvt.rn.f16.f32 %rs56, %f816;}


	and.b16 %rs48, %rs56, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs48, %rs20;
selp.u16 %rs47, 1, 0, __$temp3;}

	setp.ne.s16	%p49, %rs47, 0;
setp.ne.s16	%p50, %rs48, 0;
and.pred %p51, %p50, %p49;
@!%p51 bra BB6_117;
bra.uni BB6_116;

BB6_116:
neg.f32 %f818, %f813;
fma.rn.f32 %f819, %f818, %f816, %f812;
fma.rn.f32 %f817, %f814, %f819, %f816;

	{ cvt.rn.f16.f32 %rs56, %f817;}



BB6_117:

	{ mov.b32 %r6997, {%rs55,%rs56};}


	shl.b32 %r7019, %r7590, 7;
and.b32 %r7020, %r7019, 268435328;
add.s32 %r7021, %r7020, %r22;
mul.wide.u32 %rd214, %r7021, 4;
add.s64 %rd213, %rd2, %rd214;

	ld.global.nc.b32 %r6998, [%rd213];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6998;
mov.b32 %r6999, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6998;
mov.b32 %r7001, {high,high};}


	
	{mul.f16x2 %r7003,%r6992,%r6999;
}

	
	{mul.f16x2 %r7006,%r6997,%r7001;
}

	
	{sub.f16x2 %r7009,%r7003,%r7006;
}

	st.local.u32 [%rd42+-4], %r7009;

	{mul.f16x2 %r7012,%r6992,%r7001;
}

	
	{fma.rn.f16x2 %r7015,%r6997,%r6999,%r7012;
}

	st.local.u32 [%rd42], %r7015;
add.s32 %r7590, %r7590, 1;
setp.eq.s32	%p52, %r7590, 16;
@%p52 bra BB6_119;
bra.uni BB6_118;

BB6_119:
@%p39 bra BB6_121;

ld.local.u32 %r7022, [%rd3];
ld.local.u32 %r7023, [%rd24];
st.local.u32 [%rd3], %r7023;
st.local.u32 [%rd24], %r7022;
ld.local.v2.u32 {%r7024, %r7025}, [%rd24+4];
st.local.u32 [%rd24+4], %r7025;
st.local.u32 [%rd24+8], %r7024;
ld.local.v4.u32 {%r7028, %r7029, %r7030, %r7031}, [%rd24+12];
st.local.v4.u32 [%rd24+12], {%r7029, %r7028, %r7031, %r7030};
ld.local.v4.u32 {%r7036, %r7037, %r7038, %r7039}, [%rd24+28];
st.local.v4.u32 [%rd24+28], {%r7037, %r7036, %r7039, %r7038};
ld.local.v4.u32 {%r7044, %r7045, %r7046, %r7047}, [%rd24+44];
st.local.v4.u32 [%rd24+44], {%r7045, %r7044, %r7047, %r7046};
ld.local.v4.u32 {%r7052, %r7053, %r7054, %r7055}, [%rd24+60];
st.local.v4.u32 [%rd24+60], {%r7053, %r7052, %r7055, %r7054};
ld.local.v4.u32 {%r7060, %r7061, %r7062, %r7063}, [%rd24+76];
st.local.v4.u32 [%rd24+76], {%r7061, %r7060, %r7063, %r7062};
ld.local.v4.u32 {%r7068, %r7069, %r7070, %r7071}, [%rd24+92];
st.local.v4.u32 [%rd24+92], {%r7069, %r7068, %r7071, %r7070};
ld.local.v4.u32 {%r7076, %r7077, %r7078, %r7079}, [%rd24+108];
st.local.v4.u32 [%rd24+108], {%r7077, %r7076, %r7079, %r7078};

BB6_121:
mov.u32 %r7442, %ctaid.x;
shl.b32 %r7441, %r7442, 1;
rem.u32 %r7440, %r7441, %r530;
mul.lo.s32 %r520, %r7440, %r539;
@%p1 bra BB6_123;
bra.uni BB6_122;

BB6_123:
mov.u32 %r7468, %ctaid.x;
shl.b32 %r7467, %r7468, 1;
div.u32 %r7466, %r7467, %r530;
mad.lo.s32 %r7591, %r7466, %r540, %r520;
bra.uni BB6_124;

BB6_122:
mov.u32 %r7457, %ctaid.x;
shl.b32 %r7456, %r7457, 1;
div.u32 %r7455, %r7456, %r530;
rem.u32 %r7084, %r7455, %r531;
div.u32 %r7085, %r7455, %r531;
rem.u32 %r7086, %r7085, %r532;
div.u32 %r7087, %r7085, %r532;
mad.lo.s32 %r7088, %r7084, %r540, %r520;
mad.lo.s32 %r7089, %r7086, %r541, %r7088;
mad.lo.s32 %r7591, %r7087, %r542, %r7089;

BB6_124:
mov.u32 %r7446, %ctaid.x;
shl.b32 %r7445, %r7446, 1;
add.s32 %r7444, %r7445, 1;
rem.u32 %r7443, %r7444, %r530;
mul.lo.s32 %r524, %r7443, %r539;
@%p1 bra BB6_126;
bra.uni BB6_125;

BB6_126:
mov.u32 %r7465, %ctaid.x;
shl.b32 %r7464, %r7465, 1;
add.s32 %r7463, %r7464, 1;
div.u32 %r7462, %r7463, %r530;
mad.lo.s32 %r7592, %r7462, %r540, %r524;
bra.uni BB6_127;

BB6_125:
mov.u32 %r7461, %ctaid.x;
shl.b32 %r7460, %r7461, 1;
add.s32 %r7459, %r7460, 1;
div.u32 %r7458, %r7459, %r530;
rem.u32 %r7090, %r7458, %r531;
div.u32 %r7091, %r7458, %r531;
rem.u32 %r7092, %r7091, %r532;
div.u32 %r7093, %r7091, %r532;
mad.lo.s32 %r7094, %r7090, %r540, %r524;
mad.lo.s32 %r7095, %r7092, %r541, %r7094;
mad.lo.s32 %r7592, %r7093, %r542, %r7095;

BB6_127:
ld.param.u64 %rd322, [_Z21regular_bluestein_fftILj2048ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+8];
ld.local.u32 %r7097, [%rd3];
ld.local.u32 %r7098, [%rd24];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7097;
mov.b32 {blow,bhigh}, %r7098;
mov.b32 %r7096, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7097;
mov.b32 {blow,bhigh}, %r7098;
mov.b32 %r7099, {ahigh,bhigh};}


	st.local.u32 [%rd3], %r7096;
st.local.u32 [%rd24], %r7099;
ld.local.v2.u32 {%r7192, %r7193}, [%rd24+4];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7192;
mov.b32 {blow,bhigh}, %r7193;
mov.b32 %r7105, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7192;
mov.b32 {blow,bhigh}, %r7193;
mov.b32 %r7102, {alow,blow};}


	st.local.v2.u32 [%rd24+4], {%r7102, %r7105};
ld.local.v2.u32 {%r7194, %r7195}, [%rd24+12];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7194;
mov.b32 {blow,bhigh}, %r7195;
mov.b32 %r7111, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7194;
mov.b32 {blow,bhigh}, %r7195;
mov.b32 %r7108, {alow,blow};}


	st.local.v2.u32 [%rd24+12], {%r7108, %r7111};
ld.local.v2.u32 {%r7196, %r7197}, [%rd24+20];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7196;
mov.b32 {blow,bhigh}, %r7197;
mov.b32 %r7117, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7196;
mov.b32 {blow,bhigh}, %r7197;
mov.b32 %r7114, {alow,blow};}


	st.local.v2.u32 [%rd24+20], {%r7114, %r7117};
ld.local.v2.u32 {%r7198, %r7199}, [%rd24+28];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7198;
mov.b32 {blow,bhigh}, %r7199;
mov.b32 %r7123, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7198;
mov.b32 {blow,bhigh}, %r7199;
mov.b32 %r7120, {alow,blow};}


	st.local.v2.u32 [%rd24+28], {%r7120, %r7123};
ld.local.v2.u32 {%r7200, %r7201}, [%rd24+36];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7200;
mov.b32 {blow,bhigh}, %r7201;
mov.b32 %r7129, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7200;
mov.b32 {blow,bhigh}, %r7201;
mov.b32 %r7126, {alow,blow};}


	st.local.v2.u32 [%rd24+36], {%r7126, %r7129};
ld.local.v2.u32 {%r7202, %r7203}, [%rd24+44];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7202;
mov.b32 {blow,bhigh}, %r7203;
mov.b32 %r7135, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7202;
mov.b32 {blow,bhigh}, %r7203;
mov.b32 %r7132, {alow,blow};}


	st.local.v2.u32 [%rd24+44], {%r7132, %r7135};
ld.local.v2.u32 {%r7204, %r7205}, [%rd24+52];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7204;
mov.b32 {blow,bhigh}, %r7205;
mov.b32 %r7141, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7204;
mov.b32 {blow,bhigh}, %r7205;
mov.b32 %r7138, {alow,blow};}


	st.local.v2.u32 [%rd24+52], {%r7138, %r7141};
ld.local.v2.u32 {%r7206, %r7207}, [%rd24+60];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7206;
mov.b32 {blow,bhigh}, %r7207;
mov.b32 %r7147, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7206;
mov.b32 {blow,bhigh}, %r7207;
mov.b32 %r7144, {alow,blow};}


	st.local.v2.u32 [%rd24+60], {%r7144, %r7147};
ld.local.v2.u32 {%r7208, %r7209}, [%rd24+68];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7208;
mov.b32 {blow,bhigh}, %r7209;
mov.b32 %r7153, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7208;
mov.b32 {blow,bhigh}, %r7209;
mov.b32 %r7150, {alow,blow};}


	st.local.v2.u32 [%rd24+68], {%r7150, %r7153};
ld.local.v2.u32 {%r7210, %r7211}, [%rd24+76];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7210;
mov.b32 {blow,bhigh}, %r7211;
mov.b32 %r7159, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7210;
mov.b32 {blow,bhigh}, %r7211;
mov.b32 %r7156, {alow,blow};}


	st.local.v2.u32 [%rd24+76], {%r7156, %r7159};
ld.local.v2.u32 {%r7212, %r7213}, [%rd24+84];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7212;
mov.b32 {blow,bhigh}, %r7213;
mov.b32 %r7165, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7212;
mov.b32 {blow,bhigh}, %r7213;
mov.b32 %r7162, {alow,blow};}


	st.local.v2.u32 [%rd24+84], {%r7162, %r7165};
ld.local.v2.u32 {%r7214, %r7215}, [%rd24+92];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7214;
mov.b32 {blow,bhigh}, %r7215;
mov.b32 %r7171, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7214;
mov.b32 {blow,bhigh}, %r7215;
mov.b32 %r7168, {alow,blow};}


	st.local.v2.u32 [%rd24+92], {%r7168, %r7171};
ld.local.v2.u32 {%r7216, %r7217}, [%rd24+100];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7216;
mov.b32 {blow,bhigh}, %r7217;
mov.b32 %r7177, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7216;
mov.b32 {blow,bhigh}, %r7217;
mov.b32 %r7174, {alow,blow};}


	st.local.v2.u32 [%rd24+100], {%r7174, %r7177};
ld.local.v2.u32 {%r7218, %r7219}, [%rd24+108];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7218;
mov.b32 {blow,bhigh}, %r7219;
mov.b32 %r7183, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7218;
mov.b32 {blow,bhigh}, %r7219;
mov.b32 %r7180, {alow,blow};}


	st.local.v2.u32 [%rd24+108], {%r7180, %r7183};
ld.local.v2.u32 {%r7220, %r7221}, [%rd24+116];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7220;
mov.b32 {blow,bhigh}, %r7221;
mov.b32 %r7189, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7220;
mov.b32 {blow,bhigh}, %r7221;
mov.b32 %r7186, {alow,blow};}


	st.local.v2.u32 [%rd24+116], {%r7186, %r7189};
cvta.to.global.u64 %rd43, %rd322;
@%p6 bra BB6_160;
bra.uni BB6_128;

BB6_160:
setp.ge.u32	%p79, %r22, %r21;
@%p79 bra BB6_162;

mul.lo.s32 %r7290, %r22, %r535;
add.s32 %r7291, %r7290, %r7591;
add.s32 %r7292, %r7290, %r7592;
mul.wide.u32 %rd247, %r7291, 4;
add.s64 %rd248, %rd43, %rd247;
st.global.u32 [%rd248], %r7096;
ld.local.u32 %r7293, [%rd24];
mul.wide.u32 %rd249, %r7292, 4;
add.s64 %rd250, %rd43, %rd249;
st.global.u32 [%rd250], %r7293;

BB6_162:
setp.ge.u32	%p80, %r310, %r21;
@%p80 bra BB6_164;

mul.lo.s32 %r7294, %r310, %r535;
add.s32 %r7295, %r7294, %r7591;
add.s32 %r7296, %r7294, %r7592;
ld.local.v2.u32 {%r7297, %r7298}, [%rd24+4];
mul.wide.u32 %rd251, %r7295, 4;
add.s64 %rd252, %rd43, %rd251;
st.global.u32 [%rd252], %r7297;
mul.wide.u32 %rd253, %r7296, 4;
add.s64 %rd254, %rd43, %rd253;
st.global.u32 [%rd254], %r7298;

BB6_164:
add.s32 %r7301, %r310, 128;
setp.ge.u32	%p81, %r7301, %r21;
@%p81 bra BB6_166;

mul.lo.s32 %r7303, %r7301, %r535;
add.s32 %r7304, %r7303, %r7591;
add.s32 %r7305, %r7303, %r7592;
ld.local.v2.u32 {%r7306, %r7307}, [%rd24+12];
mul.wide.u32 %rd255, %r7304, 4;
add.s64 %rd256, %rd43, %rd255;
st.global.u32 [%rd256], %r7306;
mul.wide.u32 %rd257, %r7305, 4;
add.s64 %rd258, %rd43, %rd257;
st.global.u32 [%rd258], %r7307;

BB6_166:
add.s32 %r7310, %r310, 256;
setp.ge.u32	%p82, %r7310, %r21;
@%p82 bra BB6_168;

mul.lo.s32 %r7312, %r7310, %r535;
add.s32 %r7313, %r7312, %r7591;
add.s32 %r7314, %r7312, %r7592;
ld.local.v2.u32 {%r7315, %r7316}, [%rd24+20];
mul.wide.u32 %rd259, %r7313, 4;
add.s64 %rd260, %rd43, %rd259;
st.global.u32 [%rd260], %r7315;
mul.wide.u32 %rd261, %r7314, 4;
add.s64 %rd262, %rd43, %rd261;
st.global.u32 [%rd262], %r7316;

BB6_168:
add.s32 %r7319, %r310, 384;
setp.ge.u32	%p83, %r7319, %r21;
@%p83 bra BB6_170;

mul.lo.s32 %r7321, %r7319, %r535;
add.s32 %r7322, %r7321, %r7591;
add.s32 %r7323, %r7321, %r7592;
ld.local.v2.u32 {%r7324, %r7325}, [%rd24+28];
mul.wide.u32 %rd263, %r7322, 4;
add.s64 %rd264, %rd43, %rd263;
st.global.u32 [%rd264], %r7324;
mul.wide.u32 %rd265, %r7323, 4;
add.s64 %rd266, %rd43, %rd265;
st.global.u32 [%rd266], %r7325;

BB6_170:
add.s32 %r7328, %r310, 512;
setp.ge.u32	%p84, %r7328, %r21;
@%p84 bra BB6_172;

mul.lo.s32 %r7330, %r7328, %r535;
add.s32 %r7331, %r7330, %r7591;
add.s32 %r7332, %r7330, %r7592;
ld.local.v2.u32 {%r7333, %r7334}, [%rd24+36];
mul.wide.u32 %rd267, %r7331, 4;
add.s64 %rd268, %rd43, %rd267;
st.global.u32 [%rd268], %r7333;
mul.wide.u32 %rd269, %r7332, 4;
add.s64 %rd270, %rd43, %rd269;
st.global.u32 [%rd270], %r7334;

BB6_172:
add.s32 %r7337, %r310, 640;
setp.ge.u32	%p85, %r7337, %r21;
@%p85 bra BB6_174;

mul.lo.s32 %r7339, %r7337, %r535;
add.s32 %r7340, %r7339, %r7591;
add.s32 %r7341, %r7339, %r7592;
ld.local.v2.u32 {%r7342, %r7343}, [%rd24+44];
mul.wide.u32 %rd271, %r7340, 4;
add.s64 %rd272, %rd43, %rd271;
st.global.u32 [%rd272], %r7342;
mul.wide.u32 %rd273, %r7341, 4;
add.s64 %rd274, %rd43, %rd273;
st.global.u32 [%rd274], %r7343;

BB6_174:
add.s32 %r7346, %r310, 768;
setp.ge.u32	%p86, %r7346, %r21;
@%p86 bra BB6_176;

mul.lo.s32 %r7348, %r7346, %r535;
add.s32 %r7349, %r7348, %r7591;
add.s32 %r7350, %r7348, %r7592;
ld.local.v2.u32 {%r7351, %r7352}, [%rd24+52];
mul.wide.u32 %rd275, %r7349, 4;
add.s64 %rd276, %rd43, %rd275;
st.global.u32 [%rd276], %r7351;
mul.wide.u32 %rd277, %r7350, 4;
add.s64 %rd278, %rd43, %rd277;
st.global.u32 [%rd278], %r7352;

BB6_176:
add.s32 %r7355, %r310, 896;
setp.ge.u32	%p87, %r7355, %r21;
@%p87 bra BB6_178;

mul.lo.s32 %r7357, %r7355, %r535;
add.s32 %r7358, %r7357, %r7591;
add.s32 %r7359, %r7357, %r7592;
ld.local.v2.u32 {%r7360, %r7361}, [%rd24+60];
mul.wide.u32 %rd279, %r7358, 4;
add.s64 %rd280, %rd43, %rd279;
st.global.u32 [%rd280], %r7360;
mul.wide.u32 %rd281, %r7359, 4;
add.s64 %rd282, %rd43, %rd281;
st.global.u32 [%rd282], %r7361;

BB6_178:
add.s32 %r7364, %r310, 1024;
setp.ge.u32	%p88, %r7364, %r21;
@%p88 bra BB6_180;

mul.lo.s32 %r7366, %r7364, %r535;
add.s32 %r7367, %r7366, %r7591;
add.s32 %r7368, %r7366, %r7592;
ld.local.v2.u32 {%r7369, %r7370}, [%rd24+68];
mul.wide.u32 %rd283, %r7367, 4;
add.s64 %rd284, %rd43, %rd283;
st.global.u32 [%rd284], %r7369;
mul.wide.u32 %rd285, %r7368, 4;
add.s64 %rd286, %rd43, %rd285;
st.global.u32 [%rd286], %r7370;

BB6_180:
add.s32 %r7373, %r310, 1152;
setp.ge.u32	%p89, %r7373, %r21;
@%p89 bra BB6_182;

mul.lo.s32 %r7375, %r7373, %r535;
add.s32 %r7376, %r7375, %r7591;
add.s32 %r7377, %r7375, %r7592;
ld.local.v2.u32 {%r7378, %r7379}, [%rd24+76];
mul.wide.u32 %rd287, %r7376, 4;
add.s64 %rd288, %rd43, %rd287;
st.global.u32 [%rd288], %r7378;
mul.wide.u32 %rd289, %r7377, 4;
add.s64 %rd290, %rd43, %rd289;
st.global.u32 [%rd290], %r7379;

BB6_182:
add.s32 %r7382, %r310, 1280;
setp.ge.u32	%p90, %r7382, %r21;
@%p90 bra BB6_184;

mul.lo.s32 %r7384, %r7382, %r535;
add.s32 %r7385, %r7384, %r7591;
add.s32 %r7386, %r7384, %r7592;
ld.local.v2.u32 {%r7387, %r7388}, [%rd24+84];
mul.wide.u32 %rd291, %r7385, 4;
add.s64 %rd292, %rd43, %rd291;
st.global.u32 [%rd292], %r7387;
mul.wide.u32 %rd293, %r7386, 4;
add.s64 %rd294, %rd43, %rd293;
st.global.u32 [%rd294], %r7388;

BB6_184:
add.s32 %r7391, %r310, 1408;
setp.ge.u32	%p91, %r7391, %r21;
@%p91 bra BB6_186;

mul.lo.s32 %r7393, %r7391, %r535;
add.s32 %r7394, %r7393, %r7591;
add.s32 %r7395, %r7393, %r7592;
ld.local.v2.u32 {%r7396, %r7397}, [%rd24+92];
mul.wide.u32 %rd295, %r7394, 4;
add.s64 %rd296, %rd43, %rd295;
st.global.u32 [%rd296], %r7396;
mul.wide.u32 %rd297, %r7395, 4;
add.s64 %rd298, %rd43, %rd297;
st.global.u32 [%rd298], %r7397;

BB6_186:
add.s32 %r7400, %r310, 1536;
setp.ge.u32	%p92, %r7400, %r21;
@%p92 bra BB6_188;

mul.lo.s32 %r7402, %r7400, %r535;
add.s32 %r7403, %r7402, %r7591;
add.s32 %r7404, %r7402, %r7592;
ld.local.v2.u32 {%r7405, %r7406}, [%rd24+100];
mul.wide.u32 %rd299, %r7403, 4;
add.s64 %rd300, %rd43, %rd299;
st.global.u32 [%rd300], %r7405;
mul.wide.u32 %rd301, %r7404, 4;
add.s64 %rd302, %rd43, %rd301;
st.global.u32 [%rd302], %r7406;

BB6_188:
add.s32 %r7409, %r310, 1664;
setp.ge.u32	%p93, %r7409, %r21;
@%p93 bra BB6_190;

mul.lo.s32 %r7411, %r7409, %r535;
add.s32 %r7412, %r7411, %r7591;
add.s32 %r7413, %r7411, %r7592;
ld.local.v2.u32 {%r7414, %r7415}, [%rd24+108];
mul.wide.u32 %rd303, %r7412, 4;
add.s64 %rd304, %rd43, %rd303;
st.global.u32 [%rd304], %r7414;
mul.wide.u32 %rd305, %r7413, 4;
add.s64 %rd306, %rd43, %rd305;
st.global.u32 [%rd306], %r7415;

BB6_190:
add.s32 %r7418, %r310, 1792;
setp.ge.u32	%p94, %r7418, %r21;
@%p94 bra BB6_192;

mul.lo.s32 %r7420, %r7418, %r535;
add.s32 %r7421, %r7420, %r7591;
add.s32 %r7422, %r7420, %r7592;
ld.local.v2.u32 {%r7423, %r7424}, [%rd24+116];
mul.wide.u32 %rd307, %r7421, 4;
add.s64 %rd308, %rd43, %rd307;
st.global.u32 [%rd308], %r7423;
mul.wide.u32 %rd309, %r7422, 4;
add.s64 %rd310, %rd43, %rd309;
st.global.u32 [%rd310], %r7424;
bra.uni BB6_192;

BB6_128:
setp.ge.u32	%p63, %r22, %r21;
@%p63 bra BB6_130;

mad.lo.s32 %r7229, %r22, %r534, %r7591;
mul.wide.u32 %rd215, %r7229, 4;
add.s64 %rd216, %rd43, %rd215;
st.global.u32 [%rd216], %r7096;

BB6_130:
setp.ge.u32	%p64, %r310, %r21;
@%p64 bra BB6_132;

mad.lo.s32 %r7230, %r310, %r534, %r7591;
ld.local.u32 %r7231, [%rd24+4];
mul.wide.u32 %rd217, %r7230, 4;
add.s64 %rd218, %rd43, %rd217;
st.global.u32 [%rd218], %r7231;

BB6_132:
add.s32 %r7232, %r310, 128;
setp.ge.u32	%p65, %r7232, %r21;
@%p65 bra BB6_134;

mad.lo.s32 %r7234, %r7232, %r534, %r7591;
ld.local.u32 %r7235, [%rd24+12];
mul.wide.u32 %rd219, %r7234, 4;
add.s64 %rd220, %rd43, %rd219;
st.global.u32 [%rd220], %r7235;

BB6_134:
add.s32 %r7236, %r310, 256;
setp.ge.u32	%p66, %r7236, %r21;
@%p66 bra BB6_136;

mad.lo.s32 %r7238, %r7236, %r534, %r7591;
ld.local.u32 %r7239, [%rd24+20];
mul.wide.u32 %rd221, %r7238, 4;
add.s64 %rd222, %rd43, %rd221;
st.global.u32 [%rd222], %r7239;

BB6_136:
add.s32 %r7240, %r310, 384;
setp.ge.u32	%p67, %r7240, %r21;
@%p67 bra BB6_138;

mad.lo.s32 %r7242, %r7240, %r534, %r7591;
ld.local.u32 %r7243, [%rd24+28];
mul.wide.u32 %rd223, %r7242, 4;
add.s64 %rd224, %rd43, %rd223;
st.global.u32 [%rd224], %r7243;

BB6_138:
add.s32 %r7244, %r310, 512;
setp.ge.u32	%p68, %r7244, %r21;
@%p68 bra BB6_140;

mad.lo.s32 %r7246, %r7244, %r534, %r7591;
ld.local.u32 %r7247, [%rd24+36];
mul.wide.u32 %rd225, %r7246, 4;
add.s64 %rd226, %rd43, %rd225;
st.global.u32 [%rd226], %r7247;

BB6_140:
add.s32 %r7248, %r310, 640;
setp.ge.u32	%p69, %r7248, %r21;
@%p69 bra BB6_142;

mad.lo.s32 %r7250, %r7248, %r534, %r7591;
ld.local.u32 %r7251, [%rd24+44];
mul.wide.u32 %rd227, %r7250, 4;
add.s64 %rd228, %rd43, %rd227;
st.global.u32 [%rd228], %r7251;

BB6_142:
add.s32 %r7252, %r310, 768;
setp.ge.u32	%p70, %r7252, %r21;
@%p70 bra BB6_144;

mad.lo.s32 %r7254, %r7252, %r534, %r7591;
ld.local.u32 %r7255, [%rd24+52];
mul.wide.u32 %rd229, %r7254, 4;
add.s64 %rd230, %rd43, %rd229;
st.global.u32 [%rd230], %r7255;

BB6_144:
add.s32 %r7256, %r310, 896;
setp.ge.u32	%p71, %r7256, %r21;
@%p71 bra BB6_146;

mad.lo.s32 %r7258, %r7256, %r534, %r7591;
ld.local.u32 %r7259, [%rd24+60];
mul.wide.u32 %rd231, %r7258, 4;
add.s64 %rd232, %rd43, %rd231;
st.global.u32 [%rd232], %r7259;

BB6_146:
add.s32 %r7260, %r310, 1024;
setp.ge.u32	%p72, %r7260, %r21;
@%p72 bra BB6_148;

mad.lo.s32 %r7262, %r7260, %r534, %r7591;
ld.local.u32 %r7263, [%rd24+68];
mul.wide.u32 %rd233, %r7262, 4;
add.s64 %rd234, %rd43, %rd233;
st.global.u32 [%rd234], %r7263;

BB6_148:
add.s32 %r7264, %r310, 1152;
setp.ge.u32	%p73, %r7264, %r21;
@%p73 bra BB6_150;

mad.lo.s32 %r7266, %r7264, %r534, %r7591;
ld.local.u32 %r7267, [%rd24+76];
mul.wide.u32 %rd235, %r7266, 4;
add.s64 %rd236, %rd43, %rd235;
st.global.u32 [%rd236], %r7267;

BB6_150:
add.s32 %r7268, %r310, 1280;
setp.ge.u32	%p74, %r7268, %r21;
@%p74 bra BB6_152;

mad.lo.s32 %r7270, %r7268, %r534, %r7591;
ld.local.u32 %r7271, [%rd24+84];
mul.wide.u32 %rd237, %r7270, 4;
add.s64 %rd238, %rd43, %rd237;
st.global.u32 [%rd238], %r7271;

BB6_152:
add.s32 %r7272, %r310, 1408;
setp.ge.u32	%p75, %r7272, %r21;
@%p75 bra BB6_154;

mad.lo.s32 %r7274, %r7272, %r534, %r7591;
ld.local.u32 %r7275, [%rd24+92];
mul.wide.u32 %rd239, %r7274, 4;
add.s64 %rd240, %rd43, %rd239;
st.global.u32 [%rd240], %r7275;

BB6_154:
add.s32 %r7276, %r310, 1536;
setp.ge.u32	%p76, %r7276, %r21;
@%p76 bra BB6_156;

mad.lo.s32 %r7278, %r7276, %r534, %r7591;
ld.local.u32 %r7279, [%rd24+100];
mul.wide.u32 %rd241, %r7278, 4;
add.s64 %rd242, %rd43, %rd241;
st.global.u32 [%rd242], %r7279;

BB6_156:
add.s32 %r7280, %r310, 1664;
setp.ge.u32	%p77, %r7280, %r21;
@%p77 bra BB6_158;

mad.lo.s32 %r7282, %r7280, %r534, %r7591;
ld.local.u32 %r7283, [%rd24+108];
mul.wide.u32 %rd243, %r7282, 4;
add.s64 %rd244, %rd43, %rd243;
st.global.u32 [%rd244], %r7283;

BB6_158:
add.s32 %r7284, %r310, 1792;
setp.ge.u32	%p78, %r7284, %r21;
@%p78 bra BB6_192;

mad.lo.s32 %r7286, %r7284, %r534, %r7591;
ld.local.u32 %r7287, [%rd24+116];
mul.wide.u32 %rd245, %r7286, 4;
add.s64 %rd246, %rd43, %rd245;
st.global.u32 [%rd246], %r7287;

BB6_192:
ret;
}


.weak .entry _Z21regular_bluestein_fftILj4096ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E(
.param .align 8 .b8 _Z21regular_bluestein_fftILj4096ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0[144]
)
.maxntid 256, 1, 1
{
.local .align 16 .b8 __local_depot7[128];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<95>;
.reg .b16 %rs<57>;
.reg .f32 %f<970>;
.reg .b32 %r<8041>;
.reg .b64 %rd<329>;


mov.u64 %SPL, __local_depot7;
ld.param.v2.u32 {%r529, %r530}, [_Z21regular_bluestein_fftILj4096ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+16];
ld.param.v2.u32 {%r531, %r532}, [_Z21regular_bluestein_fftILj4096ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+24];
ld.param.v2.u32 {%r533, %r534}, [_Z21regular_bluestein_fftILj4096ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+40];
ld.param.v2.u32 {%r535, %r536}, [_Z21regular_bluestein_fftILj4096ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+48];
ld.param.v2.u32 {%r537, %r538}, [_Z21regular_bluestein_fftILj4096ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+56];
ld.param.u32 %r16, [_Z21regular_bluestein_fftILj4096ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+64];
ld.param.v2.u32 {%r539, %r540}, [_Z21regular_bluestein_fftILj4096ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+72];
ld.param.v2.u32 {%r541, %r542}, [_Z21regular_bluestein_fftILj4096ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+80];
ld.param.u64 %rd2, [_Z21regular_bluestein_fftILj4096ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.u64 %rd3, %SPL, 0;
ld.param.u64 %rd4, [_Z21regular_bluestein_fftILj4096ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0];
ld.param.u32 %r21, [_Z21regular_bluestein_fftILj4096ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+136];
mov.u32 %r22, %tid.x;
mov.u32 %r23, %ctaid.x;
shl.b32 %r543, %r23, 1;
add.s32 %r24, %r543, 1;
rem.u32 %r25, %r543, %r530;
div.u32 %r26, %r543, %r530;
setp.eq.s32	%p2, %r532, 1;
ld.param.u32 %r27, [_Z21regular_bluestein_fftILj4096ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+32];
setp.eq.s32	%p3, %r27, 1;
and.pred %p1, %p2, %p3;
mul.lo.s32 %r28, %r25, %r536;
@%p1 bra BB7_2;
bra.uni BB7_1;

BB7_2:
mad.lo.s32 %r31, %r26, %r537, %r28;
bra.uni BB7_3;

BB7_1:
rem.u32 %r544, %r26, %r531;
div.u32 %r545, %r26, %r531;
rem.u32 %r546, %r545, %r532;
div.u32 %r547, %r545, %r532;
mad.lo.s32 %r548, %r544, %r537, %r28;
mad.lo.s32 %r549, %r546, %r538, %r548;
mad.lo.s32 %r31, %r547, %r16, %r549;

BB7_3:
div.u32 %r32, %r24, %r530;
rem.u32 %r33, %r24, %r530;
mul.lo.s32 %r34, %r33, %r536;
@%p1 bra BB7_5;
bra.uni BB7_4;

BB7_5:
mad.lo.s32 %r7924, %r32, %r537, %r34;
bra.uni BB7_6;

BB7_4:
rem.u32 %r550, %r32, %r531;
div.u32 %r551, %r32, %r531;
rem.u32 %r552, %r551, %r532;
div.u32 %r553, %r551, %r532;
mad.lo.s32 %r554, %r550, %r537, %r34;
mad.lo.s32 %r555, %r552, %r538, %r554;
mad.lo.s32 %r7924, %r553, %r16, %r555;

BB7_6:
mov.u32 %r556, %nctaid.x;
add.s32 %r557, %r556, -1;
setp.lt.u32	%p4, %r23, %r557;
setp.lt.u32	%p5, %r24, %r533;
or.pred %p6, %p4, %p5;
cvta.to.global.u64 %rd6, %rd4;
@%p6 bra BB7_56;
bra.uni BB7_7;

BB7_56:
setp.lt.u32	%p23, %r22, %r21;
@%p23 bra BB7_58;
bra.uni BB7_57;

BB7_58:
mul.lo.s32 %r593, %r22, %r534;
add.s32 %r594, %r593, %r7924;
add.s32 %r595, %r593, %r31;
mul.wide.u32 %rd78, %r595, 4;
add.s64 %rd79, %rd6, %rd78;
ld.global.u32 %r8004, [%rd79];
st.local.u32 [%rd3], %r8004;
mul.wide.u32 %rd80, %r594, 4;
add.s64 %rd81, %rd6, %rd80;
ld.global.u32 %r8003, [%rd81];
bra.uni BB7_59;

BB7_7:
setp.lt.u32	%p7, %r22, %r21;
@%p7 bra BB7_9;
bra.uni BB7_8;

BB7_9:
mad.lo.s32 %r559, %r22, %r534, %r31;
mul.wide.u32 %rd46, %r559, 4;
add.s64 %rd47, %rd6, %rd46;
ld.global.u32 %r8004, [%rd47];
bra.uni BB7_10;

BB7_57:
mov.f32 %f38, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f38;
mov.b32 %r8004, {low,low};}


	st.local.u32 [%rd3], %r8004;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f38;
mov.b32 %r8003, {low,low};}



BB7_59:
st.local.u32 [%rd3+4], %r8003;
add.s32 %r107, %r22, 256;
setp.lt.u32	%p24, %r107, %r21;
add.s64 %rd9, %rd3, 8;
@%p24 bra BB7_61;
bra.uni BB7_60;

BB7_61:
mul.lo.s32 %r598, %r107, %r534;
add.s32 %r599, %r598, %r31;
mul.wide.u32 %rd82, %r599, 4;
add.s64 %rd83, %rd6, %rd82;
ld.global.u32 %r8002, [%rd83];
st.local.u32 [%rd9], %r8002;
add.s32 %r600, %r598, %r7924;
mul.wide.u32 %rd84, %r600, 4;
add.s64 %rd85, %rd6, %rd84;
ld.global.u32 %r8001, [%rd85];
bra.uni BB7_62;

BB7_8:
mov.f32 %f21, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f21;
mov.b32 %r8004, {low,low};}



BB7_10:
st.local.u32 [%rd3], %r8004;
add.s32 %r41, %r22, 256;
setp.lt.u32	%p8, %r41, %r21;
@%p8 bra BB7_12;
bra.uni BB7_11;

BB7_12:
mad.lo.s32 %r561, %r41, %r534, %r31;
mul.wide.u32 %rd48, %r561, 4;
add.s64 %rd49, %rd6, %rd48;
ld.global.u32 %r8002, [%rd49];
bra.uni BB7_13;

BB7_60:
mov.f32 %f40, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f40;
mov.b32 %r8002, {low,low};}


	st.local.u32 [%rd9], %r8002;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f40;
mov.b32 %r8001, {low,low};}



BB7_62:
st.local.u32 [%rd9+4], %r8001;
add.s32 %r114, %r22, 512;
setp.lt.u32	%p25, %r114, %r21;
add.s64 %rd10, %rd3, 16;
@%p25 bra BB7_64;
bra.uni BB7_63;

BB7_64:
mul.lo.s32 %r603, %r114, %r534;
add.s32 %r604, %r603, %r31;
mul.wide.u32 %rd86, %r604, 4;
add.s64 %rd87, %rd6, %rd86;
ld.global.u32 %r8000, [%rd87];
st.local.u32 [%rd10], %r8000;
add.s32 %r605, %r603, %r7924;
mul.wide.u32 %rd88, %r605, 4;
add.s64 %rd89, %rd6, %rd88;
ld.global.u32 %r7999, [%rd89];
bra.uni BB7_65;

BB7_11:
mov.f32 %f22, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f22;
mov.b32 %r8002, {low,low};}



BB7_13:
st.local.u32 [%rd3+8], %r8002;
add.s32 %r45, %r22, 512;
setp.lt.u32	%p9, %r45, %r21;
@%p9 bra BB7_15;
bra.uni BB7_14;

BB7_15:
mad.lo.s32 %r563, %r45, %r534, %r31;
mul.wide.u32 %rd50, %r563, 4;
add.s64 %rd51, %rd6, %rd50;
ld.global.u32 %r8000, [%rd51];
bra.uni BB7_16;

BB7_63:
mov.f32 %f42, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f42;
mov.b32 %r8000, {low,low};}


	st.local.u32 [%rd10], %r8000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f42;
mov.b32 %r7999, {low,low};}



BB7_65:
st.local.u32 [%rd10+4], %r7999;
add.s32 %r121, %r22, 768;
setp.lt.u32	%p26, %r121, %r21;
add.s64 %rd11, %rd3, 24;
@%p26 bra BB7_67;
bra.uni BB7_66;

BB7_67:
mul.lo.s32 %r608, %r121, %r534;
add.s32 %r609, %r608, %r31;
mul.wide.u32 %rd90, %r609, 4;
add.s64 %rd91, %rd6, %rd90;
ld.global.u32 %r7998, [%rd91];
st.local.u32 [%rd11], %r7998;
add.s32 %r610, %r608, %r7924;
mul.wide.u32 %rd92, %r610, 4;
add.s64 %rd93, %rd6, %rd92;
ld.global.u32 %r7997, [%rd93];
bra.uni BB7_68;

BB7_14:
mov.f32 %f23, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f23;
mov.b32 %r8000, {low,low};}



BB7_16:
st.local.u32 [%rd3+16], %r8000;
add.s32 %r49, %r22, 768;
setp.lt.u32	%p10, %r49, %r21;
@%p10 bra BB7_18;
bra.uni BB7_17;

BB7_18:
mad.lo.s32 %r565, %r49, %r534, %r31;
mul.wide.u32 %rd52, %r565, 4;
add.s64 %rd53, %rd6, %rd52;
ld.global.u32 %r7998, [%rd53];
bra.uni BB7_19;

BB7_66:
mov.f32 %f44, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f44;
mov.b32 %r7998, {low,low};}


	st.local.u32 [%rd11], %r7998;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f44;
mov.b32 %r7997, {low,low};}



BB7_68:
st.local.u32 [%rd11+4], %r7997;
add.s32 %r128, %r22, 1024;
setp.lt.u32	%p27, %r128, %r21;
add.s64 %rd12, %rd3, 32;
@%p27 bra BB7_70;
bra.uni BB7_69;

BB7_70:
mul.lo.s32 %r613, %r128, %r534;
add.s32 %r614, %r613, %r31;
mul.wide.u32 %rd94, %r614, 4;
add.s64 %rd95, %rd6, %rd94;
ld.global.u32 %r7996, [%rd95];
st.local.u32 [%rd12], %r7996;
add.s32 %r615, %r613, %r7924;
mul.wide.u32 %rd96, %r615, 4;
add.s64 %rd97, %rd6, %rd96;
ld.global.u32 %r7995, [%rd97];
bra.uni BB7_71;

BB7_17:
mov.f32 %f24, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f24;
mov.b32 %r7998, {low,low};}



BB7_19:
st.local.u32 [%rd3+24], %r7998;
add.s32 %r53, %r22, 1024;
setp.lt.u32	%p11, %r53, %r21;
@%p11 bra BB7_21;
bra.uni BB7_20;

BB7_21:
mad.lo.s32 %r567, %r53, %r534, %r31;
mul.wide.u32 %rd54, %r567, 4;
add.s64 %rd55, %rd6, %rd54;
ld.global.u32 %r7996, [%rd55];
bra.uni BB7_22;

BB7_69:
mov.f32 %f46, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f46;
mov.b32 %r7996, {low,low};}


	st.local.u32 [%rd12], %r7996;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f46;
mov.b32 %r7995, {low,low};}



BB7_71:
st.local.u32 [%rd12+4], %r7995;
add.s32 %r135, %r22, 1280;
setp.lt.u32	%p28, %r135, %r21;
add.s64 %rd13, %rd3, 40;
@%p28 bra BB7_73;
bra.uni BB7_72;

BB7_73:
mul.lo.s32 %r618, %r135, %r534;
add.s32 %r619, %r618, %r31;
mul.wide.u32 %rd98, %r619, 4;
add.s64 %rd99, %rd6, %rd98;
ld.global.u32 %r7994, [%rd99];
st.local.u32 [%rd13], %r7994;
add.s32 %r620, %r618, %r7924;
mul.wide.u32 %rd100, %r620, 4;
add.s64 %rd101, %rd6, %rd100;
ld.global.u32 %r7993, [%rd101];
bra.uni BB7_74;

BB7_20:
mov.f32 %f25, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f25;
mov.b32 %r7996, {low,low};}



BB7_22:
st.local.u32 [%rd3+32], %r7996;
add.s32 %r57, %r22, 1280;
setp.lt.u32	%p12, %r57, %r21;
@%p12 bra BB7_24;
bra.uni BB7_23;

BB7_24:
mad.lo.s32 %r569, %r57, %r534, %r31;
mul.wide.u32 %rd56, %r569, 4;
add.s64 %rd57, %rd6, %rd56;
ld.global.u32 %r7994, [%rd57];
bra.uni BB7_25;

BB7_72:
mov.f32 %f48, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f48;
mov.b32 %r7994, {low,low};}


	st.local.u32 [%rd13], %r7994;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f48;
mov.b32 %r7993, {low,low};}



BB7_74:
st.local.u32 [%rd13+4], %r7993;
add.s32 %r142, %r22, 1536;
setp.lt.u32	%p29, %r142, %r21;
add.s64 %rd14, %rd3, 48;
@%p29 bra BB7_76;
bra.uni BB7_75;

BB7_76:
mul.lo.s32 %r623, %r142, %r534;
add.s32 %r624, %r623, %r31;
mul.wide.u32 %rd102, %r624, 4;
add.s64 %rd103, %rd6, %rd102;
ld.global.u32 %r7992, [%rd103];
st.local.u32 [%rd14], %r7992;
add.s32 %r625, %r623, %r7924;
mul.wide.u32 %rd104, %r625, 4;
add.s64 %rd105, %rd6, %rd104;
ld.global.u32 %r7991, [%rd105];
bra.uni BB7_77;

BB7_23:
mov.f32 %f26, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f26;
mov.b32 %r7994, {low,low};}



BB7_25:
st.local.u32 [%rd3+40], %r7994;
add.s32 %r61, %r22, 1536;
setp.lt.u32	%p13, %r61, %r21;
@%p13 bra BB7_27;
bra.uni BB7_26;

BB7_27:
mad.lo.s32 %r571, %r61, %r534, %r31;
mul.wide.u32 %rd58, %r571, 4;
add.s64 %rd59, %rd6, %rd58;
ld.global.u32 %r7992, [%rd59];
bra.uni BB7_28;

BB7_75:
mov.f32 %f50, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f50;
mov.b32 %r7992, {low,low};}


	st.local.u32 [%rd14], %r7992;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f50;
mov.b32 %r7991, {low,low};}



BB7_77:
st.local.u32 [%rd14+4], %r7991;
add.s32 %r149, %r22, 1792;
setp.lt.u32	%p30, %r149, %r21;
add.s64 %rd15, %rd3, 56;
@%p30 bra BB7_79;
bra.uni BB7_78;

BB7_79:
mul.lo.s32 %r628, %r149, %r534;
add.s32 %r629, %r628, %r31;
mul.wide.u32 %rd106, %r629, 4;
add.s64 %rd107, %rd6, %rd106;
ld.global.u32 %r7990, [%rd107];
st.local.u32 [%rd15], %r7990;
add.s32 %r630, %r628, %r7924;
mul.wide.u32 %rd108, %r630, 4;
add.s64 %rd109, %rd6, %rd108;
ld.global.u32 %r7989, [%rd109];
bra.uni BB7_80;

BB7_26:
mov.f32 %f27, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f27;
mov.b32 %r7992, {low,low};}



BB7_28:
st.local.u32 [%rd3+48], %r7992;
add.s32 %r65, %r22, 1792;
setp.lt.u32	%p14, %r65, %r21;
@%p14 bra BB7_30;
bra.uni BB7_29;

BB7_30:
mad.lo.s32 %r573, %r65, %r534, %r31;
mul.wide.u32 %rd60, %r573, 4;
add.s64 %rd61, %rd6, %rd60;
ld.global.u32 %r7990, [%rd61];
bra.uni BB7_31;

BB7_78:
mov.f32 %f52, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f52;
mov.b32 %r7990, {low,low};}


	st.local.u32 [%rd15], %r7990;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f52;
mov.b32 %r7989, {low,low};}



BB7_80:
st.local.u32 [%rd15+4], %r7989;
add.s32 %r156, %r22, 2048;
setp.lt.u32	%p31, %r156, %r21;
add.s64 %rd16, %rd3, 64;
@%p31 bra BB7_82;
bra.uni BB7_81;

BB7_82:
mul.lo.s32 %r633, %r156, %r534;
add.s32 %r634, %r633, %r31;
mul.wide.u32 %rd110, %r634, 4;
add.s64 %rd111, %rd6, %rd110;
ld.global.u32 %r7988, [%rd111];
st.local.u32 [%rd16], %r7988;
add.s32 %r635, %r633, %r7924;
mul.wide.u32 %rd112, %r635, 4;
add.s64 %rd113, %rd6, %rd112;
ld.global.u32 %r7987, [%rd113];
bra.uni BB7_83;

BB7_29:
mov.f32 %f28, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f28;
mov.b32 %r7990, {low,low};}



BB7_31:
st.local.u32 [%rd3+56], %r7990;
add.s32 %r69, %r22, 2048;
setp.lt.u32	%p15, %r69, %r21;
@%p15 bra BB7_33;
bra.uni BB7_32;

BB7_33:
mad.lo.s32 %r575, %r69, %r534, %r31;
mul.wide.u32 %rd62, %r575, 4;
add.s64 %rd63, %rd6, %rd62;
ld.global.u32 %r7988, [%rd63];
bra.uni BB7_34;

BB7_81:
mov.f32 %f54, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f54;
mov.b32 %r7988, {low,low};}


	st.local.u32 [%rd16], %r7988;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f54;
mov.b32 %r7987, {low,low};}



BB7_83:
st.local.u32 [%rd16+4], %r7987;
add.s32 %r163, %r22, 2304;
setp.lt.u32	%p32, %r163, %r21;
add.s64 %rd17, %rd3, 72;
@%p32 bra BB7_85;
bra.uni BB7_84;

BB7_85:
mul.lo.s32 %r638, %r163, %r534;
add.s32 %r639, %r638, %r31;
mul.wide.u32 %rd114, %r639, 4;
add.s64 %rd115, %rd6, %rd114;
ld.global.u32 %r7986, [%rd115];
st.local.u32 [%rd17], %r7986;
add.s32 %r640, %r638, %r7924;
mul.wide.u32 %rd116, %r640, 4;
add.s64 %rd117, %rd6, %rd116;
ld.global.u32 %r7985, [%rd117];
bra.uni BB7_86;

BB7_32:
mov.f32 %f29, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f29;
mov.b32 %r7988, {low,low};}



BB7_34:
st.local.u32 [%rd3+64], %r7988;
add.s32 %r73, %r22, 2304;
setp.lt.u32	%p16, %r73, %r21;
@%p16 bra BB7_36;
bra.uni BB7_35;

BB7_36:
mad.lo.s32 %r577, %r73, %r534, %r31;
mul.wide.u32 %rd64, %r577, 4;
add.s64 %rd65, %rd6, %rd64;
ld.global.u32 %r7986, [%rd65];
bra.uni BB7_37;

BB7_84:
mov.f32 %f56, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f56;
mov.b32 %r7986, {low,low};}


	st.local.u32 [%rd17], %r7986;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f56;
mov.b32 %r7985, {low,low};}



BB7_86:
st.local.u32 [%rd17+4], %r7985;
add.s32 %r170, %r22, 2560;
setp.lt.u32	%p33, %r170, %r21;
add.s64 %rd18, %rd3, 80;
@%p33 bra BB7_88;
bra.uni BB7_87;

BB7_88:
mul.lo.s32 %r643, %r170, %r534;
add.s32 %r644, %r643, %r31;
mul.wide.u32 %rd118, %r644, 4;
add.s64 %rd119, %rd6, %rd118;
ld.global.u32 %r7984, [%rd119];
st.local.u32 [%rd18], %r7984;
add.s32 %r645, %r643, %r7924;
mul.wide.u32 %rd120, %r645, 4;
add.s64 %rd121, %rd6, %rd120;
ld.global.u32 %r7983, [%rd121];
bra.uni BB7_89;

BB7_35:
mov.f32 %f30, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f30;
mov.b32 %r7986, {low,low};}



BB7_37:
st.local.u32 [%rd3+72], %r7986;
add.s32 %r77, %r22, 2560;
setp.lt.u32	%p17, %r77, %r21;
@%p17 bra BB7_39;
bra.uni BB7_38;

BB7_39:
mad.lo.s32 %r579, %r77, %r534, %r31;
mul.wide.u32 %rd66, %r579, 4;
add.s64 %rd67, %rd6, %rd66;
ld.global.u32 %r7984, [%rd67];
bra.uni BB7_40;

BB7_87:
mov.f32 %f58, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f58;
mov.b32 %r7984, {low,low};}


	st.local.u32 [%rd18], %r7984;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f58;
mov.b32 %r7983, {low,low};}



BB7_89:
st.local.u32 [%rd18+4], %r7983;
add.s32 %r177, %r22, 2816;
setp.lt.u32	%p34, %r177, %r21;
add.s64 %rd19, %rd3, 88;
@%p34 bra BB7_91;
bra.uni BB7_90;

BB7_91:
mul.lo.s32 %r648, %r177, %r534;
add.s32 %r649, %r648, %r31;
mul.wide.u32 %rd122, %r649, 4;
add.s64 %rd123, %rd6, %rd122;
ld.global.u32 %r7982, [%rd123];
st.local.u32 [%rd19], %r7982;
add.s32 %r650, %r648, %r7924;
mul.wide.u32 %rd124, %r650, 4;
add.s64 %rd125, %rd6, %rd124;
ld.global.u32 %r7981, [%rd125];
bra.uni BB7_92;

BB7_38:
mov.f32 %f31, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f31;
mov.b32 %r7984, {low,low};}



BB7_40:
st.local.u32 [%rd3+80], %r7984;
add.s32 %r81, %r22, 2816;
setp.lt.u32	%p18, %r81, %r21;
@%p18 bra BB7_42;
bra.uni BB7_41;

BB7_42:
mad.lo.s32 %r581, %r81, %r534, %r31;
mul.wide.u32 %rd68, %r581, 4;
add.s64 %rd69, %rd6, %rd68;
ld.global.u32 %r7982, [%rd69];
bra.uni BB7_43;

BB7_90:
mov.f32 %f60, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f60;
mov.b32 %r7982, {low,low};}


	st.local.u32 [%rd19], %r7982;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f60;
mov.b32 %r7981, {low,low};}



BB7_92:
st.local.u32 [%rd19+4], %r7981;
add.s32 %r651, %r22, 3072;
mul.lo.s32 %r184, %r651, %r534;
setp.lt.u32	%p35, %r651, %r21;
add.s64 %rd20, %rd3, 96;
@%p35 bra BB7_94;
bra.uni BB7_93;

BB7_94:
add.s32 %r654, %r184, %r31;
mul.wide.u32 %rd127, %r654, 4;
add.s64 %rd128, %rd6, %rd127;
ld.global.u32 %r7980, [%rd128];
st.local.u32 [%rd20], %r7980;
add.s32 %r655, %r184, %r7924;
mul.wide.u32 %rd129, %r655, 4;
add.s64 %rd130, %rd6, %rd129;
ld.global.u32 %r7979, [%rd130];
bra.uni BB7_95;

BB7_41:
mov.f32 %f32, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f32;
mov.b32 %r7982, {low,low};}



BB7_43:
st.local.u32 [%rd3+88], %r7982;
add.s32 %r85, %r22, 3072;
setp.lt.u32	%p19, %r85, %r21;
@%p19 bra BB7_45;
bra.uni BB7_44;

BB7_45:
mad.lo.s32 %r583, %r85, %r534, %r31;
mul.wide.u32 %rd70, %r583, 4;
add.s64 %rd71, %rd6, %rd70;
ld.global.u32 %r7980, [%rd71];
bra.uni BB7_46;

BB7_93:
mov.f32 %f62, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f62;
mov.b32 %r7980, {low,low};}


	st.local.u32 [%rd20], %r7980;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f62;
mov.b32 %r7979, {low,low};}



BB7_95:
st.local.u32 [%rd20+4], %r7979;
add.s32 %r657, %r22, 3328;
mul.lo.s32 %r191, %r657, %r534;
setp.lt.u32	%p36, %r657, %r21;
add.s64 %rd21, %rd3, 104;
@%p36 bra BB7_97;
bra.uni BB7_96;

BB7_97:
add.s32 %r660, %r191, %r31;
mul.wide.u32 %rd132, %r660, 4;
add.s64 %rd133, %rd6, %rd132;
ld.global.u32 %r7978, [%rd133];
st.local.u32 [%rd21], %r7978;
add.s32 %r661, %r191, %r7924;
mul.wide.u32 %rd134, %r661, 4;
add.s64 %rd135, %rd6, %rd134;
ld.global.u32 %r7977, [%rd135];
bra.uni BB7_98;

BB7_44:
mov.f32 %f33, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f33;
mov.b32 %r7980, {low,low};}



BB7_46:
st.local.u32 [%rd3+96], %r7980;
add.s32 %r89, %r22, 3328;
setp.lt.u32	%p20, %r89, %r21;
@%p20 bra BB7_48;
bra.uni BB7_47;

BB7_48:
mad.lo.s32 %r585, %r89, %r534, %r31;
mul.wide.u32 %rd72, %r585, 4;
add.s64 %rd73, %rd6, %rd72;
ld.global.u32 %r7978, [%rd73];
bra.uni BB7_49;

BB7_96:
mov.f32 %f64, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f64;
mov.b32 %r7978, {low,low};}


	st.local.u32 [%rd21], %r7978;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f64;
mov.b32 %r7977, {low,low};}



BB7_98:
st.local.u32 [%rd21+4], %r7977;
add.s32 %r663, %r22, 3584;
mul.lo.s32 %r198, %r663, %r534;
setp.lt.u32	%p37, %r663, %r21;
add.s64 %rd22, %rd3, 112;
@%p37 bra BB7_100;
bra.uni BB7_99;

BB7_100:
add.s32 %r666, %r198, %r31;
mul.wide.u32 %rd137, %r666, 4;
add.s64 %rd138, %rd6, %rd137;
ld.global.u32 %r7976, [%rd138];
st.local.u32 [%rd22], %r7976;
add.s32 %r667, %r198, %r7924;
mul.wide.u32 %rd139, %r667, 4;
add.s64 %rd140, %rd6, %rd139;
ld.global.u32 %r7975, [%rd140];
bra.uni BB7_101;

BB7_47:
mov.f32 %f34, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f34;
mov.b32 %r7978, {low,low};}



BB7_49:
st.local.u32 [%rd3+104], %r7978;
add.s32 %r93, %r22, 3584;
setp.lt.u32	%p21, %r93, %r21;
@%p21 bra BB7_51;
bra.uni BB7_50;

BB7_51:
mad.lo.s32 %r587, %r93, %r534, %r31;
mul.wide.u32 %rd74, %r587, 4;
add.s64 %rd75, %rd6, %rd74;
ld.global.u32 %r7976, [%rd75];
bra.uni BB7_52;

BB7_99:
mov.f32 %f66, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f66;
mov.b32 %r7976, {low,low};}


	st.local.u32 [%rd22], %r7976;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f66;
mov.b32 %r7975, {low,low};}



BB7_101:
st.local.u32 [%rd22+4], %r7975;
add.s32 %r669, %r22, 3840;
mul.lo.s32 %r670, %r669, %r534;
add.s32 %r205, %r670, %r31;
add.s32 %r206, %r670, %r7924;
setp.lt.u32	%p38, %r669, %r21;
add.s64 %rd23, %rd3, 120;
@%p38 bra BB7_103;
bra.uni BB7_102;

BB7_103:
mul.wide.u32 %rd142, %r205, 4;
add.s64 %rd143, %rd6, %rd142;
ld.global.u32 %r7974, [%rd143];
st.local.u32 [%rd23], %r7974;
mul.wide.u32 %rd144, %r206, 4;
add.s64 %rd145, %rd6, %rd144;
ld.global.u32 %r7973, [%rd145];
bra.uni BB7_104;

BB7_50:
mov.f32 %f35, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f35;
mov.b32 %r7976, {low,low};}



BB7_52:
st.local.u32 [%rd3+112], %r7976;
add.s32 %r97, %r22, 3840;
setp.lt.u32	%p22, %r97, %r21;
add.s64 %rd8, %rd3, 120;
@%p22 bra BB7_54;
bra.uni BB7_53;

BB7_54:
mad.lo.s32 %r589, %r97, %r534, %r31;
mul.wide.u32 %rd76, %r589, 4;
add.s64 %rd77, %rd6, %rd76;
ld.global.u32 %r7974, [%rd77];
bra.uni BB7_55;

BB7_102:
mov.f32 %f68, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f68;
mov.b32 %r7974, {low,low};}


	st.local.u32 [%rd23], %r7974;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f68;
mov.b32 %r7973, {low,low};}



BB7_104:
st.local.u32 [%rd23+4], %r7973;
bra.uni BB7_105;

BB7_53:
mov.f32 %f36, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f36;
mov.b32 %r7974, {low,low};}



BB7_55:
st.local.u32 [%rd8], %r7974;

BB7_105:
add.s64 %rd24, %rd3, 4;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r8004;
mov.b32 {blow,bhigh}, %r8003;
mov.b32 %r673, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r8004;
mov.b32 {blow,bhigh}, %r8003;
mov.b32 %r8036, {ahigh,bhigh};}


	st.local.u32 [%rd3], %r673;
st.local.u32 [%rd3+4], %r8036;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r8002;
mov.b32 {blow,bhigh}, %r8001;
mov.b32 %r679, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r8002;
mov.b32 {blow,bhigh}, %r8001;
mov.b32 %r8034, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+8], {%r679, %r8034};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r8000;
mov.b32 {blow,bhigh}, %r7999;
mov.b32 %r685, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r8000;
mov.b32 {blow,bhigh}, %r7999;
mov.b32 %r8032, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+16], {%r685, %r8032};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7998;
mov.b32 {blow,bhigh}, %r7997;
mov.b32 %r691, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7998;
mov.b32 {blow,bhigh}, %r7997;
mov.b32 %r8030, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+24], {%r691, %r8030};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7996;
mov.b32 {blow,bhigh}, %r7995;
mov.b32 %r697, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7996;
mov.b32 {blow,bhigh}, %r7995;
mov.b32 %r8028, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+32], {%r697, %r8028};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7994;
mov.b32 {blow,bhigh}, %r7993;
mov.b32 %r703, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7994;
mov.b32 {blow,bhigh}, %r7993;
mov.b32 %r8026, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+40], {%r703, %r8026};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7992;
mov.b32 {blow,bhigh}, %r7991;
mov.b32 %r709, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7992;
mov.b32 {blow,bhigh}, %r7991;
mov.b32 %r8024, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+48], {%r709, %r8024};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7990;
mov.b32 {blow,bhigh}, %r7989;
mov.b32 %r715, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7990;
mov.b32 {blow,bhigh}, %r7989;
mov.b32 %r8022, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+56], {%r715, %r8022};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7988;
mov.b32 {blow,bhigh}, %r7987;
mov.b32 %r721, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7988;
mov.b32 {blow,bhigh}, %r7987;
mov.b32 %r8020, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+64], {%r721, %r8020};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7986;
mov.b32 {blow,bhigh}, %r7985;
mov.b32 %r727, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7986;
mov.b32 {blow,bhigh}, %r7985;
mov.b32 %r8018, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+72], {%r727, %r8018};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7984;
mov.b32 {blow,bhigh}, %r7983;
mov.b32 %r733, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7984;
mov.b32 {blow,bhigh}, %r7983;
mov.b32 %r8016, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+80], {%r733, %r8016};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7982;
mov.b32 {blow,bhigh}, %r7981;
mov.b32 %r739, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7982;
mov.b32 {blow,bhigh}, %r7981;
mov.b32 %r8014, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+88], {%r739, %r8014};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7980;
mov.b32 {blow,bhigh}, %r7979;
mov.b32 %r745, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7980;
mov.b32 {blow,bhigh}, %r7979;
mov.b32 %r8012, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+96], {%r745, %r8012};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7978;
mov.b32 {blow,bhigh}, %r7977;
mov.b32 %r751, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7978;
mov.b32 {blow,bhigh}, %r7977;
mov.b32 %r8010, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+104], {%r751, %r8010};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7976;
mov.b32 {blow,bhigh}, %r7975;
mov.b32 %r757, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7976;
mov.b32 {blow,bhigh}, %r7975;
mov.b32 %r8008, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+112], {%r757, %r8008};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7974;
mov.b32 {blow,bhigh}, %r7973;
mov.b32 %r763, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7974;
mov.b32 {blow,bhigh}, %r7973;
mov.b32 %r8006, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+120], {%r763, %r8006};
setp.ne.s32	%p39, %r529, 1;
@%p39 bra BB7_106;

st.local.u32 [%rd3], %r8036;
st.local.u32 [%rd24], %r673;
st.local.u32 [%rd24+4], %r8034;
st.local.u32 [%rd24+8], %r679;
st.local.v4.u32 [%rd24+12], {%r8032, %r685, %r8030, %r691};
st.local.v4.u32 [%rd24+28], {%r8028, %r697, %r8026, %r703};
st.local.v4.u32 [%rd24+44], {%r8024, %r709, %r8022, %r715};
st.local.v4.u32 [%rd24+60], {%r8020, %r721, %r8018, %r727};
st.local.v4.u32 [%rd24+76], {%r8016, %r733, %r8014, %r739};
st.local.v4.u32 [%rd24+92], {%r8012, %r745, %r8010, %r751};
st.local.v4.u32 [%rd24+108], {%r8008, %r757, %r8006, %r763};
mov.u32 %r8005, %r763;
mov.u32 %r8007, %r757;
mov.u32 %r8009, %r751;
mov.u32 %r8011, %r745;
mov.u32 %r8013, %r739;
mov.u32 %r8015, %r733;
mov.u32 %r8017, %r727;
mov.u32 %r8019, %r721;
mov.u32 %r8021, %r715;
mov.u32 %r8023, %r709;
mov.u32 %r8025, %r703;
mov.u32 %r8027, %r697;
mov.u32 %r8029, %r691;
mov.u32 %r8031, %r685;
mov.u32 %r8033, %r679;
mov.u32 %r8035, %r673;
bra.uni BB7_108;

BB7_106:
mov.u32 %r8005, %r8006;
mov.u32 %r8006, %r763;
mov.u32 %r8007, %r8008;
mov.u32 %r8008, %r757;
mov.u32 %r8009, %r8010;
mov.u32 %r8010, %r751;
mov.u32 %r8011, %r8012;
mov.u32 %r8012, %r745;
mov.u32 %r8013, %r8014;
mov.u32 %r8014, %r739;
mov.u32 %r8015, %r8016;
mov.u32 %r8016, %r733;
mov.u32 %r8017, %r8018;
mov.u32 %r8018, %r727;
mov.u32 %r8019, %r8020;
mov.u32 %r8020, %r721;
mov.u32 %r8021, %r8022;
mov.u32 %r8022, %r715;
mov.u32 %r8023, %r8024;
mov.u32 %r8024, %r709;
mov.u32 %r8025, %r8026;
mov.u32 %r8026, %r703;
mov.u32 %r8027, %r8028;
mov.u32 %r8028, %r697;
mov.u32 %r8029, %r8030;
mov.u32 %r8030, %r691;
mov.u32 %r8031, %r8032;
mov.u32 %r8032, %r685;
mov.u32 %r8033, %r8034;
mov.u32 %r8034, %r679;
mov.u32 %r8035, %r8036;
mov.u32 %r8036, %r673;

BB7_108:
mul.wide.u32 %rd163, %r22, 4;
add.s64 %rd147, %rd2, %rd163;

	ld.global.nc.b32 %r769, [%rd147];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r769;
mov.b32 %r770, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r769;
mov.b32 %r772, {high,high};}


	
	{mul.f16x2 %r774,%r8036,%r770;
}

	
	{mul.f16x2 %r777,%r8035,%r772;
}

	
	{sub.f16x2 %r780,%r774,%r777;
}

	
	{mul.f16x2 %r783,%r8036,%r772;
}

	
	{fma.rn.f16x2 %r786,%r8035,%r770,%r783;
}

	add.s32 %r310, %r22, 256;
mul.wide.u32 %rd164, %r310, 4;
add.s64 %rd148, %rd2, %rd164;

	ld.global.nc.b32 %r790, [%rd148];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r790;
mov.b32 %r791, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r790;
mov.b32 %r793, {high,high};}


	
	{mul.f16x2 %r795,%r8034,%r791;
}

	
	{mul.f16x2 %r798,%r8033,%r793;
}

	
	{sub.f16x2 %r801,%r795,%r798;
}

	
	{mul.f16x2 %r804,%r8034,%r793;
}

	
	{fma.rn.f16x2 %r807,%r8033,%r791,%r804;
}

	add.s32 %r2279, %r22, 512;
mul.wide.u32 %rd165, %r2279, 4;
add.s64 %rd149, %rd2, %rd165;

	ld.global.nc.b32 %r811, [%rd149];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r811;
mov.b32 %r812, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r811;
mov.b32 %r814, {high,high};}


	
	{mul.f16x2 %r816,%r8032,%r812;
}

	
	{mul.f16x2 %r819,%r8031,%r814;
}

	
	{sub.f16x2 %r822,%r816,%r819;
}

	
	{mul.f16x2 %r825,%r8032,%r814;
}

	
	{fma.rn.f16x2 %r828,%r8031,%r812,%r825;
}

	add.s32 %r2280, %r22, 768;
mul.wide.u32 %rd166, %r2280, 4;
add.s64 %rd150, %rd2, %rd166;

	ld.global.nc.b32 %r832, [%rd150];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r832;
mov.b32 %r833, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r832;
mov.b32 %r835, {high,high};}


	
	{mul.f16x2 %r837,%r8030,%r833;
}

	
	{mul.f16x2 %r840,%r8029,%r835;
}

	
	{sub.f16x2 %r843,%r837,%r840;
}

	
	{mul.f16x2 %r846,%r8030,%r835;
}

	
	{fma.rn.f16x2 %r849,%r8029,%r833,%r846;
}

	add.s32 %r2281, %r22, 1024;
mul.wide.u32 %rd167, %r2281, 4;
add.s64 %rd151, %rd2, %rd167;

	ld.global.nc.b32 %r853, [%rd151];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r853;
mov.b32 %r854, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r853;
mov.b32 %r856, {high,high};}


	
	{mul.f16x2 %r858,%r8028,%r854;
}

	
	{mul.f16x2 %r861,%r8027,%r856;
}

	
	{sub.f16x2 %r864,%r858,%r861;
}

	
	{mul.f16x2 %r867,%r8028,%r856;
}

	
	{fma.rn.f16x2 %r870,%r8027,%r854,%r867;
}

	add.s32 %r2282, %r22, 1280;
mul.wide.u32 %rd168, %r2282, 4;
add.s64 %rd152, %rd2, %rd168;

	ld.global.nc.b32 %r874, [%rd152];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r874;
mov.b32 %r875, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r874;
mov.b32 %r877, {high,high};}


	
	{mul.f16x2 %r879,%r8026,%r875;
}

	
	{mul.f16x2 %r882,%r8025,%r877;
}

	
	{sub.f16x2 %r885,%r879,%r882;
}

	
	{mul.f16x2 %r888,%r8026,%r877;
}

	
	{fma.rn.f16x2 %r891,%r8025,%r875,%r888;
}

	add.s32 %r2283, %r22, 1536;
mul.wide.u32 %rd169, %r2283, 4;
add.s64 %rd153, %rd2, %rd169;

	ld.global.nc.b32 %r895, [%rd153];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r895;
mov.b32 %r896, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r895;
mov.b32 %r898, {high,high};}


	
	{mul.f16x2 %r900,%r8024,%r896;
}

	
	{mul.f16x2 %r903,%r8023,%r898;
}

	
	{sub.f16x2 %r906,%r900,%r903;
}

	
	{mul.f16x2 %r909,%r8024,%r898;
}

	
	{fma.rn.f16x2 %r912,%r8023,%r896,%r909;
}

	add.s32 %r2284, %r22, 1792;
mul.wide.u32 %rd170, %r2284, 4;
add.s64 %rd154, %rd2, %rd170;

	ld.global.nc.b32 %r916, [%rd154];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r916;
mov.b32 %r917, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r916;
mov.b32 %r919, {high,high};}


	
	{mul.f16x2 %r921,%r8022,%r917;
}

	
	{mul.f16x2 %r924,%r8021,%r919;
}

	
	{sub.f16x2 %r927,%r921,%r924;
}

	
	{mul.f16x2 %r930,%r8022,%r919;
}

	
	{fma.rn.f16x2 %r933,%r8021,%r917,%r930;
}

	add.s32 %r2285, %r22, 2048;
mul.wide.u32 %rd171, %r2285, 4;
add.s64 %rd155, %rd2, %rd171;

	ld.global.nc.b32 %r937, [%rd155];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r937;
mov.b32 %r938, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r937;
mov.b32 %r940, {high,high};}


	
	{mul.f16x2 %r942,%r8020,%r938;
}

	
	{mul.f16x2 %r945,%r8019,%r940;
}

	
	{sub.f16x2 %r948,%r942,%r945;
}

	
	{mul.f16x2 %r951,%r8020,%r940;
}

	
	{fma.rn.f16x2 %r954,%r8019,%r938,%r951;
}

	add.s32 %r2286, %r22, 2304;
mul.wide.u32 %rd172, %r2286, 4;
add.s64 %rd156, %rd2, %rd172;

	ld.global.nc.b32 %r958, [%rd156];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r958;
mov.b32 %r959, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r958;
mov.b32 %r961, {high,high};}


	
	{mul.f16x2 %r963,%r8018,%r959;
}

	
	{mul.f16x2 %r966,%r8017,%r961;
}

	
	{sub.f16x2 %r969,%r963,%r966;
}

	
	{mul.f16x2 %r972,%r8018,%r961;
}

	
	{fma.rn.f16x2 %r975,%r8017,%r959,%r972;
}

	add.s32 %r2287, %r22, 2560;
mul.wide.u32 %rd173, %r2287, 4;
add.s64 %rd157, %rd2, %rd173;

	ld.global.nc.b32 %r979, [%rd157];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r979;
mov.b32 %r980, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r979;
mov.b32 %r982, {high,high};}


	
	{mul.f16x2 %r984,%r8016,%r980;
}

	
	{mul.f16x2 %r987,%r8015,%r982;
}

	
	{sub.f16x2 %r990,%r984,%r987;
}

	
	{mul.f16x2 %r993,%r8016,%r982;
}

	
	{fma.rn.f16x2 %r996,%r8015,%r980,%r993;
}

	add.s32 %r2288, %r22, 2816;
mul.wide.u32 %rd174, %r2288, 4;
add.s64 %rd158, %rd2, %rd174;

	ld.global.nc.b32 %r1000, [%rd158];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1000;
mov.b32 %r1001, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1000;
mov.b32 %r1003, {high,high};}


	
	{mul.f16x2 %r1005,%r8014,%r1001;
}

	
	{mul.f16x2 %r1008,%r8013,%r1003;
}

	
	{sub.f16x2 %r1011,%r1005,%r1008;
}

	
	{mul.f16x2 %r1014,%r8014,%r1003;
}

	
	{fma.rn.f16x2 %r1017,%r8013,%r1001,%r1014;
}

	add.s32 %r2289, %r22, 3072;
mul.wide.u32 %rd175, %r2289, 4;
add.s64 %rd159, %rd2, %rd175;

	ld.global.nc.b32 %r1021, [%rd159];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1021;
mov.b32 %r1022, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1021;
mov.b32 %r1024, {high,high};}


	
	{mul.f16x2 %r1026,%r8012,%r1022;
}

	
	{mul.f16x2 %r1029,%r8011,%r1024;
}

	
	{sub.f16x2 %r1032,%r1026,%r1029;
}

	
	{mul.f16x2 %r1035,%r8012,%r1024;
}

	
	{fma.rn.f16x2 %r1038,%r8011,%r1022,%r1035;
}

	add.s32 %r2290, %r22, 3328;
mul.wide.u32 %rd176, %r2290, 4;
add.s64 %rd160, %rd2, %rd176;

	ld.global.nc.b32 %r1042, [%rd160];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1042;
mov.b32 %r1043, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1042;
mov.b32 %r1045, {high,high};}


	
	{mul.f16x2 %r1047,%r8010,%r1043;
}

	
	{mul.f16x2 %r1050,%r8009,%r1045;
}

	
	{sub.f16x2 %r1053,%r1047,%r1050;
}

	
	{mul.f16x2 %r1056,%r8010,%r1045;
}

	
	{fma.rn.f16x2 %r1059,%r8009,%r1043,%r1056;
}

	add.s32 %r2291, %r22, 3584;
mul.wide.u32 %rd177, %r2291, 4;
add.s64 %rd161, %rd2, %rd177;

	ld.global.nc.b32 %r1063, [%rd161];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1063;
mov.b32 %r1064, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1063;
mov.b32 %r1066, {high,high};}


	
	{mul.f16x2 %r1068,%r8008,%r1064;
}

	
	{mul.f16x2 %r1071,%r8007,%r1066;
}

	
	{sub.f16x2 %r1074,%r1068,%r1071;
}

	
	{mul.f16x2 %r1077,%r8008,%r1066;
}

	
	{fma.rn.f16x2 %r1080,%r8007,%r1064,%r1077;
}

	add.s32 %r2292, %r22, 3840;
mul.wide.u32 %rd178, %r2292, 4;
add.s64 %rd162, %rd2, %rd178;

	ld.global.nc.b32 %r1084, [%rd162];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1084;
mov.b32 %r1085, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1084;
mov.b32 %r1087, {high,high};}


	
	{mul.f16x2 %r1089,%r8006,%r1085;
}

	
	{mul.f16x2 %r1092,%r8005,%r1087;
}

	
	{sub.f16x2 %r1095,%r1089,%r1092;
}

	
	{mul.f16x2 %r1098,%r8006,%r1087;
}

	
	{fma.rn.f16x2 %r1101,%r8005,%r1085,%r1098;
}

	
	{add.f16x2 %r1105,%r780,%r948;
}

	
	{add.f16x2 %r1108,%r786,%r954;
}

	
	{sub.f16x2 %r1111,%r780,%r948;
}

	
	{sub.f16x2 %r1114,%r786,%r954;
}

	
	{add.f16x2 %r1117,%r864,%r1032;
}

	
	{add.f16x2 %r1120,%r870,%r1038;
}

	
	{sub.f16x2 %r1123,%r864,%r1032;
}

	
	{sub.f16x2 %r1126,%r870,%r1038;
}

	
	{xor.b32 %r1129,%r1123,0x80008000;
}

	
	{add.f16x2 %r1131,%r1105,%r1117;
}

	
	{add.f16x2 %r1134,%r1108,%r1120;
}

	
	{sub.f16x2 %r1137,%r1105,%r1117;
}

	
	{sub.f16x2 %r1140,%r1108,%r1120;
}

	
	{add.f16x2 %r1143,%r1111,%r1126;
}

	
	{add.f16x2 %r1146,%r1114,%r1129;
}

	
	{sub.f16x2 %r1149,%r1111,%r1126;
}

	
	{sub.f16x2 %r1152,%r1114,%r1129;
}

	
	{add.f16x2 %r1155,%r822,%r990;
}

	
	{add.f16x2 %r1158,%r828,%r996;
}

	
	{sub.f16x2 %r1161,%r822,%r990;
}

	
	{sub.f16x2 %r1164,%r828,%r996;
}

	
	{add.f16x2 %r1167,%r906,%r1074;
}

	
	{add.f16x2 %r1170,%r912,%r1080;
}

	
	{sub.f16x2 %r1173,%r906,%r1074;
}

	
	{sub.f16x2 %r1176,%r912,%r1080;
}

	
	{xor.b32 %r1179,%r1173,0x80008000;
}

	
	{add.f16x2 %r1181,%r1155,%r1167;
}

	
	{add.f16x2 %r1184,%r1158,%r1170;
}

	
	{sub.f16x2 %r1187,%r1155,%r1167;
}

	
	{sub.f16x2 %r1190,%r1158,%r1170;
}

	
	{add.f16x2 %r1193,%r1161,%r1176;
}

	
	{add.f16x2 %r1196,%r1164,%r1179;
}

	
	{sub.f16x2 %r1199,%r1161,%r1176;
}

	
	{sub.f16x2 %r1202,%r1164,%r1179;
}

	mov.f32 %f130, 0f3F3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f130;
cvt.rn.f16.f32 high, %f130;
mov.b32 %r1205, {low,high};}


	mov.f32 %f148, 0fBF3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1206, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1209, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1210, {low,high};}


	
	{mul.f16x2 %r1219,%r1193,%r1205;
}

	
	{mul.f16x2 %r1222,%r1196,%r1206;
}

	
	{sub.f16x2 %r1225,%r1219,%r1222;
}

	
	{mul.f16x2 %r1228,%r1193,%r1206;
}

	
	{fma.rn.f16x2 %r1231,%r1196,%r1205,%r1228;
}

	
	{xor.b32 %r1235,%r1187,0x80008000;
}

	
	{mul.f16x2 %r1237,%r1199,%r1209;
}

	
	{mul.f16x2 %r1240,%r1202,%r1210;
}

	
	{sub.f16x2 %r1243,%r1237,%r1240;
}

	
	{mul.f16x2 %r1246,%r1199,%r1210;
}

	
	{fma.rn.f16x2 %r1249,%r1202,%r1209,%r1246;
}

	
	{add.f16x2 %r1253,%r1131,%r1181;
}

	
	{add.f16x2 %r1256,%r1134,%r1184;
}

	
	{sub.f16x2 %r1259,%r1131,%r1181;
}

	
	{sub.f16x2 %r1262,%r1134,%r1184;
}

	
	{add.f16x2 %r1265,%r1143,%r1225;
}

	
	{add.f16x2 %r1268,%r1146,%r1231;
}

	
	{sub.f16x2 %r1271,%r1143,%r1225;
}

	
	{sub.f16x2 %r1274,%r1146,%r1231;
}

	
	{add.f16x2 %r1277,%r1137,%r1190;
}

	
	{add.f16x2 %r1280,%r1140,%r1235;
}

	
	{sub.f16x2 %r1283,%r1137,%r1190;
}

	
	{sub.f16x2 %r1286,%r1140,%r1235;
}

	
	{add.f16x2 %r1289,%r1149,%r1243;
}

	
	{add.f16x2 %r1292,%r1152,%r1249;
}

	
	{sub.f16x2 %r1295,%r1149,%r1243;
}

	
	{sub.f16x2 %r1298,%r1152,%r1249;
}

	
	{add.f16x2 %r1301,%r801,%r969;
}

	
	{add.f16x2 %r1304,%r807,%r975;
}

	
	{sub.f16x2 %r1307,%r801,%r969;
}

	
	{sub.f16x2 %r1310,%r807,%r975;
}

	
	{add.f16x2 %r1313,%r885,%r1053;
}

	
	{add.f16x2 %r1316,%r891,%r1059;
}

	
	{sub.f16x2 %r1319,%r885,%r1053;
}

	
	{sub.f16x2 %r1322,%r891,%r1059;
}

	
	{xor.b32 %r1325,%r1319,0x80008000;
}

	
	{add.f16x2 %r1327,%r1301,%r1313;
}

	
	{add.f16x2 %r1330,%r1304,%r1316;
}

	
	{sub.f16x2 %r1333,%r1301,%r1313;
}

	
	{sub.f16x2 %r1336,%r1304,%r1316;
}

	
	{add.f16x2 %r1339,%r1307,%r1322;
}

	
	{add.f16x2 %r1342,%r1310,%r1325;
}

	
	{sub.f16x2 %r1345,%r1307,%r1322;
}

	
	{sub.f16x2 %r1348,%r1310,%r1325;
}

	
	{add.f16x2 %r1351,%r843,%r1011;
}

	
	{add.f16x2 %r1354,%r849,%r1017;
}

	
	{sub.f16x2 %r1357,%r843,%r1011;
}

	
	{sub.f16x2 %r1360,%r849,%r1017;
}

	
	{add.f16x2 %r1363,%r927,%r1095;
}

	
	{add.f16x2 %r1366,%r933,%r1101;
}

	
	{sub.f16x2 %r1369,%r927,%r1095;
}

	
	{sub.f16x2 %r1372,%r933,%r1101;
}

	
	{xor.b32 %r1375,%r1369,0x80008000;
}

	
	{add.f16x2 %r1377,%r1351,%r1363;
}

	
	{add.f16x2 %r1380,%r1354,%r1366;
}

	
	{sub.f16x2 %r1383,%r1351,%r1363;
}

	
	{sub.f16x2 %r1386,%r1354,%r1366;
}

	
	{add.f16x2 %r1389,%r1357,%r1372;
}

	
	{add.f16x2 %r1392,%r1360,%r1375;
}

	
	{sub.f16x2 %r1395,%r1357,%r1372;
}

	
	{sub.f16x2 %r1398,%r1360,%r1375;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f130;
cvt.rn.f16.f32 high, %f130;
mov.b32 %r1401, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1402, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1405, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1406, {low,high};}


	
	{mul.f16x2 %r1415,%r1389,%r1401;
}

	
	{mul.f16x2 %r1418,%r1392,%r1402;
}

	
	{sub.f16x2 %r1421,%r1415,%r1418;
}

	
	{mul.f16x2 %r1424,%r1389,%r1402;
}

	
	{fma.rn.f16x2 %r1427,%r1392,%r1401,%r1424;
}

	
	{xor.b32 %r1431,%r1383,0x80008000;
}

	
	{mul.f16x2 %r1433,%r1395,%r1405;
}

	
	{mul.f16x2 %r1436,%r1398,%r1406;
}

	
	{sub.f16x2 %r1439,%r1433,%r1436;
}

	
	{mul.f16x2 %r1442,%r1395,%r1406;
}

	
	{fma.rn.f16x2 %r1445,%r1398,%r1405,%r1442;
}

	
	{add.f16x2 %r1449,%r1327,%r1377;
}

	
	{add.f16x2 %r1452,%r1330,%r1380;
}

	
	{sub.f16x2 %r1455,%r1327,%r1377;
}

	
	{sub.f16x2 %r1458,%r1330,%r1380;
}

	
	{add.f16x2 %r1461,%r1339,%r1421;
}

	
	{add.f16x2 %r1464,%r1342,%r1427;
}

	
	{sub.f16x2 %r1467,%r1339,%r1421;
}

	
	{sub.f16x2 %r1470,%r1342,%r1427;
}

	
	{add.f16x2 %r1473,%r1333,%r1386;
}

	
	{add.f16x2 %r1476,%r1336,%r1431;
}

	
	{sub.f16x2 %r1479,%r1333,%r1386;
}

	
	{sub.f16x2 %r1482,%r1336,%r1431;
}

	
	{add.f16x2 %r1485,%r1345,%r1439;
}

	
	{add.f16x2 %r1488,%r1348,%r1445;
}

	
	{sub.f16x2 %r1491,%r1345,%r1439;
}

	
	{sub.f16x2 %r1494,%r1348,%r1445;
}

	mov.f32 %f126, 0f3F6C835E;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f126;
cvt.rn.f16.f32 high, %f126;
mov.b32 %r1497, {low,high};}


	mov.f32 %f152, 0fBEC3EF15;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f152;
cvt.rn.f16.f32 high, %f152;
mov.b32 %r1498, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f130;
cvt.rn.f16.f32 high, %f130;
mov.b32 %r1499, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1500, {low,high};}


	mov.f32 %f134, 0f3EC3EF15;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f134;
cvt.rn.f16.f32 high, %f134;
mov.b32 %r1501, {low,high};}


	mov.f32 %f150, 0fBF6C835E;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1502, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f152;
cvt.rn.f16.f32 high, %f152;
mov.b32 %r1505, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1506, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1507, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f148;
mov.b32 %r1508, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1509, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f152;
cvt.rn.f16.f32 high, %f152;
mov.b32 %r1510, {low,high};}


	
	{mul.f16x2 %r1527,%r1461,%r1497;
}

	
	{mul.f16x2 %r1530,%r1464,%r1498;
}

	
	{sub.f16x2 %r1533,%r1527,%r1530;
}

	
	{mul.f16x2 %r1536,%r1461,%r1498;
}

	
	{fma.rn.f16x2 %r1539,%r1464,%r1497,%r1536;
}

	
	{mul.f16x2 %r1543,%r1473,%r1499;
}

	
	{mul.f16x2 %r1546,%r1476,%r1500;
}

	
	{sub.f16x2 %r1549,%r1543,%r1546;
}

	
	{mul.f16x2 %r1552,%r1473,%r1500;
}

	
	{fma.rn.f16x2 %r1555,%r1476,%r1499,%r1552;
}

	
	{mul.f16x2 %r1559,%r1485,%r1501;
}

	
	{mul.f16x2 %r1562,%r1488,%r1502;
}

	
	{sub.f16x2 %r1565,%r1559,%r1562;
}

	
	{mul.f16x2 %r1568,%r1485,%r1502;
}

	
	{fma.rn.f16x2 %r1571,%r1488,%r1501,%r1568;
}

	
	{xor.b32 %r1575,%r1455,0x80008000;
}

	
	{mul.f16x2 %r1577,%r1467,%r1505;
}

	
	{mul.f16x2 %r1580,%r1470,%r1506;
}

	
	{sub.f16x2 %r1583,%r1577,%r1580;
}

	
	{mul.f16x2 %r1586,%r1467,%r1506;
}

	
	{fma.rn.f16x2 %r1589,%r1470,%r1505,%r1586;
}

	
	{mul.f16x2 %r1593,%r1479,%r1507;
}

	
	{mul.f16x2 %r1596,%r1482,%r1508;
}

	
	{sub.f16x2 %r1599,%r1593,%r1596;
}

	
	{mul.f16x2 %r1602,%r1479,%r1508;
}

	
	{fma.rn.f16x2 %r1605,%r1482,%r1507,%r1602;
}

	
	{mul.f16x2 %r1609,%r1491,%r1509;
}

	
	{mul.f16x2 %r1612,%r1494,%r1510;
}

	
	{sub.f16x2 %r1615,%r1609,%r1612;
}

	
	{mul.f16x2 %r1618,%r1491,%r1510;
}

	
	{fma.rn.f16x2 %r1621,%r1494,%r1509,%r1618;
}

	
	{add.f16x2 %r1625,%r1253,%r1449;
}

	
	{add.f16x2 %r1628,%r1256,%r1452;
}

	
	{sub.f16x2 %r1631,%r1253,%r1449;
}

	
	{sub.f16x2 %r1634,%r1256,%r1452;
}

	
	{add.f16x2 %r1637,%r1265,%r1533;
}

	
	{add.f16x2 %r1640,%r1268,%r1539;
}

	
	{sub.f16x2 %r1643,%r1265,%r1533;
}

	
	{sub.f16x2 %r1646,%r1268,%r1539;
}

	
	{add.f16x2 %r1649,%r1277,%r1549;
}

	
	{add.f16x2 %r1652,%r1280,%r1555;
}

	
	{sub.f16x2 %r1655,%r1277,%r1549;
}

	
	{sub.f16x2 %r1658,%r1280,%r1555;
}

	
	{add.f16x2 %r1661,%r1289,%r1565;
}

	
	{add.f16x2 %r1664,%r1292,%r1571;
}

	
	{sub.f16x2 %r1667,%r1289,%r1565;
}

	
	{sub.f16x2 %r1670,%r1292,%r1571;
}

	
	{add.f16x2 %r1673,%r1259,%r1458;
}

	
	{add.f16x2 %r1676,%r1262,%r1575;
}

	
	{sub.f16x2 %r1679,%r1259,%r1458;
}

	
	{sub.f16x2 %r1682,%r1262,%r1575;
}

	
	{add.f16x2 %r1685,%r1271,%r1583;
}

	
	{add.f16x2 %r1688,%r1274,%r1589;
}

	
	{sub.f16x2 %r1691,%r1271,%r1583;
}

	
	{sub.f16x2 %r1694,%r1274,%r1589;
}

	
	{add.f16x2 %r1697,%r1283,%r1599;
}

	
	{add.f16x2 %r1700,%r1286,%r1605;
}

	
	{sub.f16x2 %r1703,%r1283,%r1599;
}

	
	{sub.f16x2 %r1706,%r1286,%r1605;
}

	
	{add.f16x2 %r1709,%r1295,%r1615;
}

	
	{add.f16x2 %r1712,%r1298,%r1621;
}

	
	{sub.f16x2 %r1715,%r1295,%r1615;
}

	
	{sub.f16x2 %r1718,%r1298,%r1621;
}

	and.b32 %r313, %r22, 255;
cvt.rn.f32.u32	%f219, %r313;
mul.f32 %f220, %f219, 0f3AC90FDB;
cos.approx.f32 %f185, %f220;
sin.approx.f32 %f221, %f220;
neg.f32 %f186, %f221;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f185;
cvt.rn.f16.f32 high, %f186;
mov.b32 %r1721, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1724, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1726, {high,high};}


	
	{mul.f16x2 %r1728,%r1640,%r1726;
}

	
	{xor.b32 %r1731,%r1728,0x80008000;
}

	
	{fma.rn.f16x2 %r1733,%r1637,%r1724,%r1731;
}

	
	{mul.f16x2 %r1737,%r1637,%r1726;
}

	
	{fma.rn.f16x2 %r1740,%r1640,%r1724,%r1737;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1744, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1746, {high,high};}


	mov.f32 %f215, 0fBF800000;
mov.f32 %f216, 0f3F800000;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1748, {low,high};}


	
	{mul.f16x2 %r1749,%r1746,%r1748;
}

	
	{mul.f16x2 %r1752,%r1721,%r1744;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1755, {high,low};}


	
	{fma.rn.f16x2 %r1757,%r1749,%r1755,%r1752;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1757;
mov.b32 %r1761, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1757;
mov.b32 %r1763, {high,high};}


	
	{mul.f16x2 %r1765,%r1652,%r1763;
}

	
	{xor.b32 %r1768,%r1765,0x80008000;
}

	
	{fma.rn.f16x2 %r1770,%r1649,%r1761,%r1768;
}

	
	{mul.f16x2 %r1774,%r1649,%r1763;
}

	
	{fma.rn.f16x2 %r1777,%r1652,%r1761,%r1774;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1781, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1783, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1785, {low,high};}


	
	{mul.f16x2 %r1786,%r1783,%r1785;
}

	
	{mul.f16x2 %r1789,%r1757,%r1781;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1757;
mov.b32 %r1792, {high,low};}


	
	{fma.rn.f16x2 %r1794,%r1786,%r1792,%r1789;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1794;
mov.b32 %r1798, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1794;
mov.b32 %r1800, {high,high};}


	
	{mul.f16x2 %r1802,%r1664,%r1800;
}

	
	{xor.b32 %r1805,%r1802,0x80008000;
}

	
	{fma.rn.f16x2 %r1807,%r1661,%r1798,%r1805;
}

	
	{mul.f16x2 %r1811,%r1661,%r1800;
}

	
	{fma.rn.f16x2 %r1814,%r1664,%r1798,%r1811;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1818, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1820, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1822, {low,high};}


	
	{mul.f16x2 %r1823,%r1820,%r1822;
}

	
	{mul.f16x2 %r1826,%r1794,%r1818;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1794;
mov.b32 %r1829, {high,low};}


	
	{fma.rn.f16x2 %r1831,%r1823,%r1829,%r1826;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1831;
mov.b32 %r1835, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1831;
mov.b32 %r1837, {high,high};}


	
	{mul.f16x2 %r1839,%r1676,%r1837;
}

	
	{xor.b32 %r1842,%r1839,0x80008000;
}

	
	{fma.rn.f16x2 %r1844,%r1673,%r1835,%r1842;
}

	
	{mul.f16x2 %r1848,%r1673,%r1837;
}

	
	{fma.rn.f16x2 %r1851,%r1676,%r1835,%r1848;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1855, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1857, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1859, {low,high};}


	
	{mul.f16x2 %r1860,%r1857,%r1859;
}

	
	{mul.f16x2 %r1863,%r1831,%r1855;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1831;
mov.b32 %r1866, {high,low};}


	
	{fma.rn.f16x2 %r1868,%r1860,%r1866,%r1863;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1868;
mov.b32 %r1872, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1868;
mov.b32 %r1874, {high,high};}


	
	{mul.f16x2 %r1876,%r1688,%r1874;
}

	
	{xor.b32 %r1879,%r1876,0x80008000;
}

	
	{fma.rn.f16x2 %r1881,%r1685,%r1872,%r1879;
}

	
	{mul.f16x2 %r1885,%r1685,%r1874;
}

	
	{fma.rn.f16x2 %r1888,%r1688,%r1872,%r1885;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1892, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1894, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1896, {low,high};}


	
	{mul.f16x2 %r1897,%r1894,%r1896;
}

	
	{mul.f16x2 %r1900,%r1868,%r1892;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1868;
mov.b32 %r1903, {high,low};}


	
	{fma.rn.f16x2 %r1905,%r1897,%r1903,%r1900;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1905;
mov.b32 %r1909, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1905;
mov.b32 %r1911, {high,high};}


	
	{mul.f16x2 %r1913,%r1700,%r1911;
}

	
	{xor.b32 %r1916,%r1913,0x80008000;
}

	
	{fma.rn.f16x2 %r1918,%r1697,%r1909,%r1916;
}

	
	{mul.f16x2 %r1922,%r1697,%r1911;
}

	
	{fma.rn.f16x2 %r1925,%r1700,%r1909,%r1922;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1929, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1931, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1933, {low,high};}


	
	{mul.f16x2 %r1934,%r1931,%r1933;
}

	
	{mul.f16x2 %r1937,%r1905,%r1929;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1905;
mov.b32 %r1940, {high,low};}


	
	{fma.rn.f16x2 %r1942,%r1934,%r1940,%r1937;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1942;
mov.b32 %r1946, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1942;
mov.b32 %r1948, {high,high};}


	
	{mul.f16x2 %r1950,%r1712,%r1948;
}

	
	{xor.b32 %r1953,%r1950,0x80008000;
}

	
	{fma.rn.f16x2 %r1955,%r1709,%r1946,%r1953;
}

	
	{mul.f16x2 %r1959,%r1709,%r1948;
}

	
	{fma.rn.f16x2 %r1962,%r1712,%r1946,%r1959;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1966, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r1968, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r1970, {low,high};}


	
	{mul.f16x2 %r1971,%r1968,%r1970;
}

	
	{mul.f16x2 %r1974,%r1942,%r1966;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1942;
mov.b32 %r1977, {high,low};}


	
	{fma.rn.f16x2 %r1979,%r1971,%r1977,%r1974;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1979;
mov.b32 %r1983, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1979;
mov.b32 %r1985, {high,high};}


	
	{mul.f16x2 %r1987,%r1634,%r1985;
}

	
	{xor.b32 %r1990,%r1987,0x80008000;
}

	
	{fma.rn.f16x2 %r1992,%r1631,%r1983,%r1990;
}

	
	{mul.f16x2 %r1996,%r1631,%r1985;
}

	
	{fma.rn.f16x2 %r1999,%r1634,%r1983,%r1996;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2003, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2005, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2007, {low,high};}


	
	{mul.f16x2 %r2008,%r2005,%r2007;
}

	
	{mul.f16x2 %r2011,%r1979,%r2003;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1979;
mov.b32 %r2014, {high,low};}


	
	{fma.rn.f16x2 %r2016,%r2008,%r2014,%r2011;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2016;
mov.b32 %r2020, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2016;
mov.b32 %r2022, {high,high};}


	
	{mul.f16x2 %r2024,%r1646,%r2022;
}

	
	{xor.b32 %r2027,%r2024,0x80008000;
}

	
	{fma.rn.f16x2 %r2029,%r1643,%r2020,%r2027;
}

	
	{mul.f16x2 %r2033,%r1643,%r2022;
}

	
	{fma.rn.f16x2 %r2036,%r1646,%r2020,%r2033;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2040, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2042, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2044, {low,high};}


	
	{mul.f16x2 %r2045,%r2042,%r2044;
}

	
	{mul.f16x2 %r2048,%r2016,%r2040;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2016;
mov.b32 %r2051, {high,low};}


	
	{fma.rn.f16x2 %r2053,%r2045,%r2051,%r2048;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2053;
mov.b32 %r2057, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2053;
mov.b32 %r2059, {high,high};}


	
	{mul.f16x2 %r2061,%r1658,%r2059;
}

	
	{xor.b32 %r2064,%r2061,0x80008000;
}

	
	{fma.rn.f16x2 %r2066,%r1655,%r2057,%r2064;
}

	
	{mul.f16x2 %r2070,%r1655,%r2059;
}

	
	{fma.rn.f16x2 %r2073,%r1658,%r2057,%r2070;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2077, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2079, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2081, {low,high};}


	
	{mul.f16x2 %r2082,%r2079,%r2081;
}

	
	{mul.f16x2 %r2085,%r2053,%r2077;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2053;
mov.b32 %r2088, {high,low};}


	
	{fma.rn.f16x2 %r2090,%r2082,%r2088,%r2085;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2090;
mov.b32 %r2094, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2090;
mov.b32 %r2096, {high,high};}


	
	{mul.f16x2 %r2098,%r1670,%r2096;
}

	
	{xor.b32 %r2101,%r2098,0x80008000;
}

	
	{fma.rn.f16x2 %r2103,%r1667,%r2094,%r2101;
}

	
	{mul.f16x2 %r2107,%r1667,%r2096;
}

	
	{fma.rn.f16x2 %r2110,%r1670,%r2094,%r2107;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2114, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2116, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2118, {low,high};}


	
	{mul.f16x2 %r2119,%r2116,%r2118;
}

	
	{mul.f16x2 %r2122,%r2090,%r2114;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2090;
mov.b32 %r2125, {high,low};}


	
	{fma.rn.f16x2 %r2127,%r2119,%r2125,%r2122;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2127;
mov.b32 %r2131, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2127;
mov.b32 %r2133, {high,high};}


	
	{mul.f16x2 %r2135,%r1682,%r2133;
}

	
	{xor.b32 %r2138,%r2135,0x80008000;
}

	
	{fma.rn.f16x2 %r2140,%r1679,%r2131,%r2138;
}

	
	{mul.f16x2 %r2144,%r1679,%r2133;
}

	
	{fma.rn.f16x2 %r2147,%r1682,%r2131,%r2144;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2151, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2153, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2155, {low,high};}


	
	{mul.f16x2 %r2156,%r2153,%r2155;
}

	
	{mul.f16x2 %r2159,%r2127,%r2151;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2127;
mov.b32 %r2162, {high,low};}


	
	{fma.rn.f16x2 %r2164,%r2156,%r2162,%r2159;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2164;
mov.b32 %r2168, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2164;
mov.b32 %r2170, {high,high};}


	
	{mul.f16x2 %r2172,%r1694,%r2170;
}

	
	{xor.b32 %r2175,%r2172,0x80008000;
}

	
	{fma.rn.f16x2 %r2177,%r1691,%r2168,%r2175;
}

	
	{mul.f16x2 %r2181,%r1691,%r2170;
}

	
	{fma.rn.f16x2 %r2184,%r1694,%r2168,%r2181;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2188, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2190, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2192, {low,high};}


	
	{mul.f16x2 %r2193,%r2190,%r2192;
}

	
	{mul.f16x2 %r2196,%r2164,%r2188;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2164;
mov.b32 %r2199, {high,low};}


	
	{fma.rn.f16x2 %r2201,%r2193,%r2199,%r2196;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2201;
mov.b32 %r2205, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2201;
mov.b32 %r2207, {high,high};}


	
	{mul.f16x2 %r2209,%r1706,%r2207;
}

	
	{xor.b32 %r2212,%r2209,0x80008000;
}

	
	{fma.rn.f16x2 %r2214,%r1703,%r2205,%r2212;
}

	
	{mul.f16x2 %r2218,%r1703,%r2207;
}

	
	{fma.rn.f16x2 %r2221,%r1706,%r2205,%r2218;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2225, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1721;
mov.b32 %r2227, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f215;
cvt.rn.f16.f32 high, %f216;
mov.b32 %r2229, {low,high};}


	
	{mul.f16x2 %r2230,%r2227,%r2229;
}

	
	{mul.f16x2 %r2233,%r2201,%r2225;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2201;
mov.b32 %r2236, {high,low};}


	
	{fma.rn.f16x2 %r2238,%r2230,%r2236,%r2233;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2238;
mov.b32 %r2242, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2238;
mov.b32 %r2244, {high,high};}


	
	{mul.f16x2 %r2246,%r1718,%r2244;
}

	
	{xor.b32 %r2249,%r2246,0x80008000;
}

	
	{fma.rn.f16x2 %r2251,%r1715,%r2242,%r2249;
}

	
	{mul.f16x2 %r2255,%r1715,%r2244;
}

	
	{fma.rn.f16x2 %r2258,%r1718,%r2242,%r2255;
}

	barrier.sync 0;
shl.b32 %r7918, %r22, 4;
and.b32 %r7917, %r7918, -4096;
and.b32 %r7895, %r22, 255;
shl.b32 %r2294, %r7895, 4;
add.s32 %r2295, %r2294, %r7917;
shl.b32 %r2296, %r2295, 2;
mov.u32 %r2297, smem_full;
add.s32 %r345, %r2297, %r2296;
st.shared.u32 [%r345], %r1625;
st.shared.u32 [%r345+4], %r1733;
st.shared.u32 [%r345+8], %r1770;
st.shared.u32 [%r345+12], %r1807;
st.shared.u32 [%r345+16], %r1844;
st.shared.u32 [%r345+20], %r1881;
st.shared.u32 [%r345+24], %r1918;
st.shared.u32 [%r345+28], %r1955;
st.shared.u32 [%r345+32], %r1992;
st.shared.u32 [%r345+36], %r2029;
st.shared.u32 [%r345+40], %r2066;
st.shared.u32 [%r345+44], %r2103;
st.shared.u32 [%r345+48], %r2140;
st.shared.u32 [%r345+52], %r2177;
st.shared.u32 [%r345+56], %r2214;
st.shared.u32 [%r345+60], %r2251;
barrier.sync 0;
shl.b32 %r7920, %r22, 4;
and.b32 %r7919, %r7920, -4096;
and.b32 %r7896, %r22, 255;
add.s32 %r2298, %r7896, %r7919;
shl.b32 %r2299, %r2298, 2;
add.s32 %r346, %r2297, %r2299;
ld.shared.u32 %r347, [%r346];
ld.shared.u32 %r348, [%r346+1024];
ld.shared.u32 %r349, [%r346+2048];
ld.shared.u32 %r350, [%r346+3072];
ld.shared.u32 %r351, [%r346+4096];
ld.shared.u32 %r352, [%r346+5120];
ld.shared.u32 %r353, [%r346+6144];
ld.shared.u32 %r354, [%r346+7168];
ld.shared.u32 %r355, [%r346+8192];
ld.shared.u32 %r356, [%r346+9216];
ld.shared.u32 %r357, [%r346+10240];
ld.shared.u32 %r358, [%r346+11264];
ld.shared.u32 %r359, [%r346+12288];
ld.shared.u32 %r360, [%r346+13312];
ld.shared.u32 %r361, [%r346+14336];
ld.shared.u32 %r362, [%r346+15360];
barrier.sync 0;
st.shared.u32 [%r345], %r1628;
st.shared.u32 [%r345+4], %r1740;
st.shared.u32 [%r345+8], %r1777;
st.shared.u32 [%r345+12], %r1814;
st.shared.u32 [%r345+16], %r1851;
st.shared.u32 [%r345+20], %r1888;
st.shared.u32 [%r345+24], %r1925;
st.shared.u32 [%r345+28], %r1962;
st.shared.u32 [%r345+32], %r1999;
st.shared.u32 [%r345+36], %r2036;
st.shared.u32 [%r345+40], %r2073;
st.shared.u32 [%r345+44], %r2110;
st.shared.u32 [%r345+48], %r2147;
st.shared.u32 [%r345+52], %r2184;
st.shared.u32 [%r345+56], %r2221;
st.shared.u32 [%r345+60], %r2258;
barrier.sync 0;
shl.b32 %r7922, %r22, 4;
and.b32 %r7921, %r7922, -4096;
mov.f32 %f969, 0f3F800000;
mov.f32 %f968, 0fBF800000;
mov.f32 %f967, 0fBF6C835E;
mov.f32 %f966, 0f3EC3EF15;
mov.f32 %f965, 0fBEC3EF15;
mov.f32 %f964, 0f3F6C835E;
mov.f32 %f963, 0fBF3504F3;
mov.f32 %f962, 0f3F3504F3;
ld.shared.u32 %r2305, [%r346];
ld.shared.u32 %r2501, [%r346+1024];
ld.shared.u32 %r2355, [%r346+2048];
ld.shared.u32 %r2551, [%r346+3072];
ld.shared.u32 %r2317, [%r346+4096];
ld.shared.u32 %r2513, [%r346+5120];
ld.shared.u32 %r2367, [%r346+6144];
ld.shared.u32 %r2563, [%r346+7168];
ld.shared.u32 %r2306, [%r346+8192];
ld.shared.u32 %r2502, [%r346+9216];
ld.shared.u32 %r2356, [%r346+10240];
ld.shared.u32 %r2552, [%r346+11264];
ld.shared.u32 %r2318, [%r346+12288];
ld.shared.u32 %r2514, [%r346+13312];
ld.shared.u32 %r2368, [%r346+14336];
ld.shared.u32 %r2564, [%r346+15360];

	{add.f16x2 %r2301,%r347,%r355;
}

	
	{add.f16x2 %r2304,%r2305,%r2306;
}

	
	{sub.f16x2 %r2307,%r347,%r355;
}

	
	{sub.f16x2 %r2310,%r2305,%r2306;
}

	
	{add.f16x2 %r2313,%r351,%r359;
}

	
	{add.f16x2 %r2316,%r2317,%r2318;
}

	
	{sub.f16x2 %r2319,%r351,%r359;
}

	
	{sub.f16x2 %r2322,%r2317,%r2318;
}

	
	{xor.b32 %r2325,%r2319,0x80008000;
}

	
	{add.f16x2 %r2327,%r2301,%r2313;
}

	
	{add.f16x2 %r2330,%r2304,%r2316;
}

	
	{sub.f16x2 %r2333,%r2301,%r2313;
}

	
	{sub.f16x2 %r2336,%r2304,%r2316;
}

	
	{add.f16x2 %r2339,%r2307,%r2322;
}

	
	{add.f16x2 %r2342,%r2310,%r2325;
}

	
	{sub.f16x2 %r2345,%r2307,%r2322;
}

	
	{sub.f16x2 %r2348,%r2310,%r2325;
}

	
	{add.f16x2 %r2351,%r349,%r357;
}

	
	{add.f16x2 %r2354,%r2355,%r2356;
}

	
	{sub.f16x2 %r2357,%r349,%r357;
}

	
	{sub.f16x2 %r2360,%r2355,%r2356;
}

	
	{add.f16x2 %r2363,%r353,%r361;
}

	
	{add.f16x2 %r2366,%r2367,%r2368;
}

	
	{sub.f16x2 %r2369,%r353,%r361;
}

	
	{sub.f16x2 %r2372,%r2367,%r2368;
}

	
	{xor.b32 %r2375,%r2369,0x80008000;
}

	
	{add.f16x2 %r2377,%r2351,%r2363;
}

	
	{add.f16x2 %r2380,%r2354,%r2366;
}

	
	{sub.f16x2 %r2383,%r2351,%r2363;
}

	
	{sub.f16x2 %r2386,%r2354,%r2366;
}

	
	{add.f16x2 %r2389,%r2357,%r2372;
}

	
	{add.f16x2 %r2392,%r2360,%r2375;
}

	
	{sub.f16x2 %r2395,%r2357,%r2372;
}

	
	{sub.f16x2 %r2398,%r2360,%r2375;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f962;
cvt.rn.f16.f32 high, %f962;
mov.b32 %r2401, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f963;
cvt.rn.f16.f32 high, %f963;
mov.b32 %r2402, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f963;
cvt.rn.f16.f32 high, %f963;
mov.b32 %r2405, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f963;
cvt.rn.f16.f32 high, %f963;
mov.b32 %r2406, {low,high};}


	
	{mul.f16x2 %r2415,%r2389,%r2401;
}

	
	{mul.f16x2 %r2418,%r2392,%r2402;
}

	
	{sub.f16x2 %r2421,%r2415,%r2418;
}

	
	{mul.f16x2 %r2424,%r2389,%r2402;
}

	
	{fma.rn.f16x2 %r2427,%r2392,%r2401,%r2424;
}

	
	{xor.b32 %r2431,%r2383,0x80008000;
}

	
	{mul.f16x2 %r2433,%r2395,%r2405;
}

	
	{mul.f16x2 %r2436,%r2398,%r2406;
}

	
	{sub.f16x2 %r2439,%r2433,%r2436;
}

	
	{mul.f16x2 %r2442,%r2395,%r2406;
}

	
	{fma.rn.f16x2 %r2445,%r2398,%r2405,%r2442;
}

	
	{add.f16x2 %r2449,%r2327,%r2377;
}

	
	{add.f16x2 %r2452,%r2330,%r2380;
}

	
	{sub.f16x2 %r2455,%r2327,%r2377;
}

	
	{sub.f16x2 %r2458,%r2330,%r2380;
}

	
	{add.f16x2 %r2461,%r2339,%r2421;
}

	
	{add.f16x2 %r2464,%r2342,%r2427;
}

	
	{sub.f16x2 %r2467,%r2339,%r2421;
}

	
	{sub.f16x2 %r2470,%r2342,%r2427;
}

	
	{add.f16x2 %r2473,%r2333,%r2386;
}

	
	{add.f16x2 %r2476,%r2336,%r2431;
}

	
	{sub.f16x2 %r2479,%r2333,%r2386;
}

	
	{sub.f16x2 %r2482,%r2336,%r2431;
}

	
	{add.f16x2 %r2485,%r2345,%r2439;
}

	
	{add.f16x2 %r2488,%r2348,%r2445;
}

	
	{sub.f16x2 %r2491,%r2345,%r2439;
}

	
	{sub.f16x2 %r2494,%r2348,%r2445;
}

	
	{add.f16x2 %r2497,%r348,%r356;
}

	
	{add.f16x2 %r2500,%r2501,%r2502;
}

	
	{sub.f16x2 %r2503,%r348,%r356;
}

	
	{sub.f16x2 %r2506,%r2501,%r2502;
}

	
	{add.f16x2 %r2509,%r352,%r360;
}

	
	{add.f16x2 %r2512,%r2513,%r2514;
}

	
	{sub.f16x2 %r2515,%r352,%r360;
}

	
	{sub.f16x2 %r2518,%r2513,%r2514;
}

	
	{xor.b32 %r2521,%r2515,0x80008000;
}

	
	{add.f16x2 %r2523,%r2497,%r2509;
}

	
	{add.f16x2 %r2526,%r2500,%r2512;
}

	
	{sub.f16x2 %r2529,%r2497,%r2509;
}

	
	{sub.f16x2 %r2532,%r2500,%r2512;
}

	
	{add.f16x2 %r2535,%r2503,%r2518;
}

	
	{add.f16x2 %r2538,%r2506,%r2521;
}

	
	{sub.f16x2 %r2541,%r2503,%r2518;
}

	
	{sub.f16x2 %r2544,%r2506,%r2521;
}

	
	{add.f16x2 %r2547,%r350,%r358;
}

	
	{add.f16x2 %r2550,%r2551,%r2552;
}

	
	{sub.f16x2 %r2553,%r350,%r358;
}

	
	{sub.f16x2 %r2556,%r2551,%r2552;
}

	
	{add.f16x2 %r2559,%r354,%r362;
}

	
	{add.f16x2 %r2562,%r2563,%r2564;
}

	
	{sub.f16x2 %r2565,%r354,%r362;
}

	
	{sub.f16x2 %r2568,%r2563,%r2564;
}

	
	{xor.b32 %r2571,%r2565,0x80008000;
}

	
	{add.f16x2 %r2573,%r2547,%r2559;
}

	
	{add.f16x2 %r2576,%r2550,%r2562;
}

	
	{sub.f16x2 %r2579,%r2547,%r2559;
}

	
	{sub.f16x2 %r2582,%r2550,%r2562;
}

	
	{add.f16x2 %r2585,%r2553,%r2568;
}

	
	{add.f16x2 %r2588,%r2556,%r2571;
}

	
	{sub.f16x2 %r2591,%r2553,%r2568;
}

	
	{sub.f16x2 %r2594,%r2556,%r2571;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f962;
cvt.rn.f16.f32 high, %f962;
mov.b32 %r2597, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f963;
cvt.rn.f16.f32 high, %f963;
mov.b32 %r2598, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f963;
cvt.rn.f16.f32 high, %f963;
mov.b32 %r2601, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f963;
cvt.rn.f16.f32 high, %f963;
mov.b32 %r2602, {low,high};}


	
	{mul.f16x2 %r2611,%r2585,%r2597;
}

	
	{mul.f16x2 %r2614,%r2588,%r2598;
}

	
	{sub.f16x2 %r2617,%r2611,%r2614;
}

	
	{mul.f16x2 %r2620,%r2585,%r2598;
}

	
	{fma.rn.f16x2 %r2623,%r2588,%r2597,%r2620;
}

	
	{xor.b32 %r2627,%r2579,0x80008000;
}

	
	{mul.f16x2 %r2629,%r2591,%r2601;
}

	
	{mul.f16x2 %r2632,%r2594,%r2602;
}

	
	{sub.f16x2 %r2635,%r2629,%r2632;
}

	
	{mul.f16x2 %r2638,%r2591,%r2602;
}

	
	{fma.rn.f16x2 %r2641,%r2594,%r2601,%r2638;
}

	
	{add.f16x2 %r2645,%r2523,%r2573;
}

	
	{add.f16x2 %r2648,%r2526,%r2576;
}

	
	{sub.f16x2 %r2651,%r2523,%r2573;
}

	
	{sub.f16x2 %r2654,%r2526,%r2576;
}

	
	{add.f16x2 %r2657,%r2535,%r2617;
}

	
	{add.f16x2 %r2660,%r2538,%r2623;
}

	
	{sub.f16x2 %r2663,%r2535,%r2617;
}

	
	{sub.f16x2 %r2666,%r2538,%r2623;
}

	
	{add.f16x2 %r2669,%r2529,%r2582;
}

	
	{add.f16x2 %r2672,%r2532,%r2627;
}

	
	{sub.f16x2 %r2675,%r2529,%r2582;
}

	
	{sub.f16x2 %r2678,%r2532,%r2627;
}

	
	{add.f16x2 %r2681,%r2541,%r2635;
}

	
	{add.f16x2 %r2684,%r2544,%r2641;
}

	
	{sub.f16x2 %r2687,%r2541,%r2635;
}

	
	{sub.f16x2 %r2690,%r2544,%r2641;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f964;
cvt.rn.f16.f32 high, %f964;
mov.b32 %r2693, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f965;
cvt.rn.f16.f32 high, %f965;
mov.b32 %r2694, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f962;
cvt.rn.f16.f32 high, %f962;
mov.b32 %r2695, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f963;
cvt.rn.f16.f32 high, %f963;
mov.b32 %r2696, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f966;
cvt.rn.f16.f32 high, %f966;
mov.b32 %r2697, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f967;
cvt.rn.f16.f32 high, %f967;
mov.b32 %r2698, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f965;
cvt.rn.f16.f32 high, %f965;
mov.b32 %r2701, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f967;
cvt.rn.f16.f32 high, %f967;
mov.b32 %r2702, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f963;
cvt.rn.f16.f32 high, %f963;
mov.b32 %r2703, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f963;
cvt.rn.f16.f32 high, %f963;
mov.b32 %r2704, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f967;
cvt.rn.f16.f32 high, %f967;
mov.b32 %r2705, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f965;
cvt.rn.f16.f32 high, %f965;
mov.b32 %r2706, {low,high};}


	
	{mul.f16x2 %r2723,%r2657,%r2693;
}

	
	{mul.f16x2 %r2726,%r2660,%r2694;
}

	
	{sub.f16x2 %r2729,%r2723,%r2726;
}

	
	{mul.f16x2 %r2732,%r2657,%r2694;
}

	
	{fma.rn.f16x2 %r2735,%r2660,%r2693,%r2732;
}

	
	{mul.f16x2 %r2739,%r2669,%r2695;
}

	
	{mul.f16x2 %r2742,%r2672,%r2696;
}

	
	{sub.f16x2 %r2745,%r2739,%r2742;
}

	
	{mul.f16x2 %r2748,%r2669,%r2696;
}

	
	{fma.rn.f16x2 %r2751,%r2672,%r2695,%r2748;
}

	
	{mul.f16x2 %r2755,%r2681,%r2697;
}

	
	{mul.f16x2 %r2758,%r2684,%r2698;
}

	
	{sub.f16x2 %r2761,%r2755,%r2758;
}

	
	{mul.f16x2 %r2764,%r2681,%r2698;
}

	
	{fma.rn.f16x2 %r2767,%r2684,%r2697,%r2764;
}

	
	{xor.b32 %r2771,%r2651,0x80008000;
}

	
	{mul.f16x2 %r2773,%r2663,%r2701;
}

	
	{mul.f16x2 %r2776,%r2666,%r2702;
}

	
	{sub.f16x2 %r2779,%r2773,%r2776;
}

	
	{mul.f16x2 %r2782,%r2663,%r2702;
}

	
	{fma.rn.f16x2 %r2785,%r2666,%r2701,%r2782;
}

	
	{mul.f16x2 %r2789,%r2675,%r2703;
}

	
	{mul.f16x2 %r2792,%r2678,%r2704;
}

	
	{sub.f16x2 %r2795,%r2789,%r2792;
}

	
	{mul.f16x2 %r2798,%r2675,%r2704;
}

	
	{fma.rn.f16x2 %r2801,%r2678,%r2703,%r2798;
}

	
	{mul.f16x2 %r2805,%r2687,%r2705;
}

	
	{mul.f16x2 %r2808,%r2690,%r2706;
}

	
	{sub.f16x2 %r2811,%r2805,%r2808;
}

	
	{mul.f16x2 %r2814,%r2687,%r2706;
}

	
	{fma.rn.f16x2 %r2817,%r2690,%r2705,%r2814;
}

	
	{add.f16x2 %r2821,%r2449,%r2645;
}

	
	{add.f16x2 %r2824,%r2452,%r2648;
}

	
	{sub.f16x2 %r2827,%r2449,%r2645;
}

	
	{sub.f16x2 %r2830,%r2452,%r2648;
}

	
	{add.f16x2 %r2833,%r2461,%r2729;
}

	
	{add.f16x2 %r2836,%r2464,%r2735;
}

	
	{sub.f16x2 %r2839,%r2461,%r2729;
}

	
	{sub.f16x2 %r2842,%r2464,%r2735;
}

	
	{add.f16x2 %r2845,%r2473,%r2745;
}

	
	{add.f16x2 %r2848,%r2476,%r2751;
}

	
	{sub.f16x2 %r2851,%r2473,%r2745;
}

	
	{sub.f16x2 %r2854,%r2476,%r2751;
}

	
	{add.f16x2 %r2857,%r2485,%r2761;
}

	
	{add.f16x2 %r2860,%r2488,%r2767;
}

	
	{sub.f16x2 %r2863,%r2485,%r2761;
}

	
	{sub.f16x2 %r2866,%r2488,%r2767;
}

	
	{add.f16x2 %r2869,%r2455,%r2654;
}

	
	{add.f16x2 %r2872,%r2458,%r2771;
}

	
	{sub.f16x2 %r2875,%r2455,%r2654;
}

	
	{sub.f16x2 %r2878,%r2458,%r2771;
}

	
	{add.f16x2 %r2881,%r2467,%r2779;
}

	
	{add.f16x2 %r2884,%r2470,%r2785;
}

	
	{sub.f16x2 %r2887,%r2467,%r2779;
}

	
	{sub.f16x2 %r2890,%r2470,%r2785;
}

	
	{add.f16x2 %r2893,%r2479,%r2795;
}

	
	{add.f16x2 %r2896,%r2482,%r2801;
}

	
	{sub.f16x2 %r2899,%r2479,%r2795;
}

	
	{sub.f16x2 %r2902,%r2482,%r2801;
}

	
	{add.f16x2 %r2905,%r2491,%r2811;
}

	
	{add.f16x2 %r2908,%r2494,%r2817;
}

	
	{sub.f16x2 %r2911,%r2491,%r2811;
}

	
	{sub.f16x2 %r2914,%r2494,%r2817;
}

	bfe.u32 %r3475, %r22, 4, 4;
cvt.rn.f32.u32	%f372, %r3475;
mul.f32 %f373, %f372, 0f3CC90FDB;
cos.approx.f32 %f338, %f373;
sin.approx.f32 %f374, %f373;
neg.f32 %f339, %f374;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f338;
cvt.rn.f16.f32 high, %f339;
mov.b32 %r2917, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r2920, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r2922, {high,high};}


	
	{mul.f16x2 %r2924,%r2836,%r2922;
}

	
	{xor.b32 %r2927,%r2924,0x80008000;
}

	
	{fma.rn.f16x2 %r2929,%r2833,%r2920,%r2927;
}

	
	{mul.f16x2 %r2933,%r2833,%r2922;
}

	
	{fma.rn.f16x2 %r2936,%r2836,%r2920,%r2933;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r2940, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r2942, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f968;
cvt.rn.f16.f32 high, %f969;
mov.b32 %r2944, {low,high};}


	
	{mul.f16x2 %r2945,%r2942,%r2944;
}

	
	{mul.f16x2 %r2948,%r2917,%r2940;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r2951, {high,low};}


	
	{fma.rn.f16x2 %r2953,%r2945,%r2951,%r2948;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2953;
mov.b32 %r2957, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2953;
mov.b32 %r2959, {high,high};}


	
	{mul.f16x2 %r2961,%r2848,%r2959;
}

	
	{xor.b32 %r2964,%r2961,0x80008000;
}

	
	{fma.rn.f16x2 %r2966,%r2845,%r2957,%r2964;
}

	
	{mul.f16x2 %r2970,%r2845,%r2959;
}

	
	{fma.rn.f16x2 %r2973,%r2848,%r2957,%r2970;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r2977, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r2979, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f968;
cvt.rn.f16.f32 high, %f969;
mov.b32 %r2981, {low,high};}


	
	{mul.f16x2 %r2982,%r2979,%r2981;
}

	
	{mul.f16x2 %r2985,%r2953,%r2977;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2953;
mov.b32 %r2988, {high,low};}


	
	{fma.rn.f16x2 %r2990,%r2982,%r2988,%r2985;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2990;
mov.b32 %r2994, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2990;
mov.b32 %r2996, {high,high};}


	
	{mul.f16x2 %r2998,%r2860,%r2996;
}

	
	{xor.b32 %r3001,%r2998,0x80008000;
}

	
	{fma.rn.f16x2 %r3003,%r2857,%r2994,%r3001;
}

	
	{mul.f16x2 %r3007,%r2857,%r2996;
}

	
	{fma.rn.f16x2 %r3010,%r2860,%r2994,%r3007;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3014, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3016, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f968;
cvt.rn.f16.f32 high, %f969;
mov.b32 %r3018, {low,high};}


	
	{mul.f16x2 %r3019,%r3016,%r3018;
}

	
	{mul.f16x2 %r3022,%r2990,%r3014;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2990;
mov.b32 %r3025, {high,low};}


	
	{fma.rn.f16x2 %r3027,%r3019,%r3025,%r3022;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3027;
mov.b32 %r3031, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3027;
mov.b32 %r3033, {high,high};}


	
	{mul.f16x2 %r3035,%r2872,%r3033;
}

	
	{xor.b32 %r3038,%r3035,0x80008000;
}

	
	{fma.rn.f16x2 %r3040,%r2869,%r3031,%r3038;
}

	
	{mul.f16x2 %r3044,%r2869,%r3033;
}

	
	{fma.rn.f16x2 %r3047,%r2872,%r3031,%r3044;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3051, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3053, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f968;
cvt.rn.f16.f32 high, %f969;
mov.b32 %r3055, {low,high};}


	
	{mul.f16x2 %r3056,%r3053,%r3055;
}

	
	{mul.f16x2 %r3059,%r3027,%r3051;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3027;
mov.b32 %r3062, {high,low};}


	
	{fma.rn.f16x2 %r3064,%r3056,%r3062,%r3059;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3064;
mov.b32 %r3068, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3064;
mov.b32 %r3070, {high,high};}


	
	{mul.f16x2 %r3072,%r2884,%r3070;
}

	
	{xor.b32 %r3075,%r3072,0x80008000;
}

	
	{fma.rn.f16x2 %r3077,%r2881,%r3068,%r3075;
}

	
	{mul.f16x2 %r3081,%r2881,%r3070;
}

	
	{fma.rn.f16x2 %r3084,%r2884,%r3068,%r3081;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3088, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3090, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f968;
cvt.rn.f16.f32 high, %f969;
mov.b32 %r3092, {low,high};}


	
	{mul.f16x2 %r3093,%r3090,%r3092;
}

	
	{mul.f16x2 %r3096,%r3064,%r3088;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3064;
mov.b32 %r3099, {high,low};}


	
	{fma.rn.f16x2 %r3101,%r3093,%r3099,%r3096;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3101;
mov.b32 %r3105, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3101;
mov.b32 %r3107, {high,high};}


	
	{mul.f16x2 %r3109,%r2896,%r3107;
}

	
	{xor.b32 %r3112,%r3109,0x80008000;
}

	
	{fma.rn.f16x2 %r3114,%r2893,%r3105,%r3112;
}

	
	{mul.f16x2 %r3118,%r2893,%r3107;
}

	
	{fma.rn.f16x2 %r3121,%r2896,%r3105,%r3118;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3125, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3127, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f968;
cvt.rn.f16.f32 high, %f969;
mov.b32 %r3129, {low,high};}


	
	{mul.f16x2 %r3130,%r3127,%r3129;
}

	
	{mul.f16x2 %r3133,%r3101,%r3125;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3101;
mov.b32 %r3136, {high,low};}


	
	{fma.rn.f16x2 %r3138,%r3130,%r3136,%r3133;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3138;
mov.b32 %r3142, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3138;
mov.b32 %r3144, {high,high};}


	
	{mul.f16x2 %r3146,%r2908,%r3144;
}

	
	{xor.b32 %r3149,%r3146,0x80008000;
}

	
	{fma.rn.f16x2 %r3151,%r2905,%r3142,%r3149;
}

	
	{mul.f16x2 %r3155,%r2905,%r3144;
}

	
	{fma.rn.f16x2 %r3158,%r2908,%r3142,%r3155;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3162, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3164, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f968;
cvt.rn.f16.f32 high, %f969;
mov.b32 %r3166, {low,high};}


	
	{mul.f16x2 %r3167,%r3164,%r3166;
}

	
	{mul.f16x2 %r3170,%r3138,%r3162;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3138;
mov.b32 %r3173, {high,low};}


	
	{fma.rn.f16x2 %r3175,%r3167,%r3173,%r3170;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3175;
mov.b32 %r3179, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3175;
mov.b32 %r3181, {high,high};}


	
	{mul.f16x2 %r3183,%r2830,%r3181;
}

	
	{xor.b32 %r3186,%r3183,0x80008000;
}

	
	{fma.rn.f16x2 %r3188,%r2827,%r3179,%r3186;
}

	
	{mul.f16x2 %r3192,%r2827,%r3181;
}

	
	{fma.rn.f16x2 %r3195,%r2830,%r3179,%r3192;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3199, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3201, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f968;
cvt.rn.f16.f32 high, %f969;
mov.b32 %r3203, {low,high};}


	
	{mul.f16x2 %r3204,%r3201,%r3203;
}

	
	{mul.f16x2 %r3207,%r3175,%r3199;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3175;
mov.b32 %r3210, {high,low};}


	
	{fma.rn.f16x2 %r3212,%r3204,%r3210,%r3207;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3212;
mov.b32 %r3216, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3212;
mov.b32 %r3218, {high,high};}


	
	{mul.f16x2 %r3220,%r2842,%r3218;
}

	
	{xor.b32 %r3223,%r3220,0x80008000;
}

	
	{fma.rn.f16x2 %r3225,%r2839,%r3216,%r3223;
}

	
	{mul.f16x2 %r3229,%r2839,%r3218;
}

	
	{fma.rn.f16x2 %r3232,%r2842,%r3216,%r3229;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3236, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3238, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f968;
cvt.rn.f16.f32 high, %f969;
mov.b32 %r3240, {low,high};}


	
	{mul.f16x2 %r3241,%r3238,%r3240;
}

	
	{mul.f16x2 %r3244,%r3212,%r3236;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3212;
mov.b32 %r3247, {high,low};}


	
	{fma.rn.f16x2 %r3249,%r3241,%r3247,%r3244;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3249;
mov.b32 %r3253, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3249;
mov.b32 %r3255, {high,high};}


	
	{mul.f16x2 %r3257,%r2854,%r3255;
}

	
	{xor.b32 %r3260,%r3257,0x80008000;
}

	
	{fma.rn.f16x2 %r3262,%r2851,%r3253,%r3260;
}

	
	{mul.f16x2 %r3266,%r2851,%r3255;
}

	
	{fma.rn.f16x2 %r3269,%r2854,%r3253,%r3266;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3273, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3275, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f968;
cvt.rn.f16.f32 high, %f969;
mov.b32 %r3277, {low,high};}


	
	{mul.f16x2 %r3278,%r3275,%r3277;
}

	
	{mul.f16x2 %r3281,%r3249,%r3273;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3249;
mov.b32 %r3284, {high,low};}


	
	{fma.rn.f16x2 %r3286,%r3278,%r3284,%r3281;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3286;
mov.b32 %r3290, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3286;
mov.b32 %r3292, {high,high};}


	
	{mul.f16x2 %r3294,%r2866,%r3292;
}

	
	{xor.b32 %r3297,%r3294,0x80008000;
}

	
	{fma.rn.f16x2 %r3299,%r2863,%r3290,%r3297;
}

	
	{mul.f16x2 %r3303,%r2863,%r3292;
}

	
	{fma.rn.f16x2 %r3306,%r2866,%r3290,%r3303;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3310, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3312, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f968;
cvt.rn.f16.f32 high, %f969;
mov.b32 %r3314, {low,high};}


	
	{mul.f16x2 %r3315,%r3312,%r3314;
}

	
	{mul.f16x2 %r3318,%r3286,%r3310;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3286;
mov.b32 %r3321, {high,low};}


	
	{fma.rn.f16x2 %r3323,%r3315,%r3321,%r3318;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3323;
mov.b32 %r3327, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3323;
mov.b32 %r3329, {high,high};}


	
	{mul.f16x2 %r3331,%r2878,%r3329;
}

	
	{xor.b32 %r3334,%r3331,0x80008000;
}

	
	{fma.rn.f16x2 %r3336,%r2875,%r3327,%r3334;
}

	
	{mul.f16x2 %r3340,%r2875,%r3329;
}

	
	{fma.rn.f16x2 %r3343,%r2878,%r3327,%r3340;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3347, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3349, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f968;
cvt.rn.f16.f32 high, %f969;
mov.b32 %r3351, {low,high};}


	
	{mul.f16x2 %r3352,%r3349,%r3351;
}

	
	{mul.f16x2 %r3355,%r3323,%r3347;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3323;
mov.b32 %r3358, {high,low};}


	
	{fma.rn.f16x2 %r3360,%r3352,%r3358,%r3355;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3360;
mov.b32 %r3364, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3360;
mov.b32 %r3366, {high,high};}


	
	{mul.f16x2 %r3368,%r2890,%r3366;
}

	
	{xor.b32 %r3371,%r3368,0x80008000;
}

	
	{fma.rn.f16x2 %r3373,%r2887,%r3364,%r3371;
}

	
	{mul.f16x2 %r3377,%r2887,%r3366;
}

	
	{fma.rn.f16x2 %r3380,%r2890,%r3364,%r3377;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3384, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3386, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f968;
cvt.rn.f16.f32 high, %f969;
mov.b32 %r3388, {low,high};}


	
	{mul.f16x2 %r3389,%r3386,%r3388;
}

	
	{mul.f16x2 %r3392,%r3360,%r3384;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3360;
mov.b32 %r3395, {high,low};}


	
	{fma.rn.f16x2 %r3397,%r3389,%r3395,%r3392;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3397;
mov.b32 %r3401, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3397;
mov.b32 %r3403, {high,high};}


	
	{mul.f16x2 %r3405,%r2902,%r3403;
}

	
	{xor.b32 %r3408,%r3405,0x80008000;
}

	
	{fma.rn.f16x2 %r3410,%r2899,%r3401,%r3408;
}

	
	{mul.f16x2 %r3414,%r2899,%r3403;
}

	
	{fma.rn.f16x2 %r3417,%r2902,%r3401,%r3414;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3421, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2917;
mov.b32 %r3423, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f968;
cvt.rn.f16.f32 high, %f969;
mov.b32 %r3425, {low,high};}


	
	{mul.f16x2 %r3426,%r3423,%r3425;
}

	
	{mul.f16x2 %r3429,%r3397,%r3421;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3397;
mov.b32 %r3432, {high,low};}


	
	{fma.rn.f16x2 %r3434,%r3426,%r3432,%r3429;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3434;
mov.b32 %r3438, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3434;
mov.b32 %r3440, {high,high};}


	
	{mul.f16x2 %r3442,%r2914,%r3440;
}

	
	{xor.b32 %r3445,%r3442,0x80008000;
}

	
	{fma.rn.f16x2 %r3447,%r2911,%r3438,%r3445;
}

	
	{mul.f16x2 %r3451,%r2911,%r3440;
}

	
	{fma.rn.f16x2 %r3454,%r2914,%r3438,%r3451;
}

	and.b32 %r3476, %r22, 15;
add.s32 %r396, %r7921, %r3476;
barrier.sync 0;
and.b32 %r7876, %r22, 240;
mov.u32 %r7875, smem_full;
shl.b32 %r3477, %r7876, 4;
add.s32 %r3478, %r3477, %r396;
shl.b32 %r3479, %r3478, 2;
add.s32 %r397, %r7875, %r3479;
st.shared.u32 [%r397], %r2821;
st.shared.u32 [%r397+64], %r2929;
st.shared.u32 [%r397+128], %r2966;
st.shared.u32 [%r397+192], %r3003;
st.shared.u32 [%r397+256], %r3040;
st.shared.u32 [%r397+320], %r3077;
st.shared.u32 [%r397+384], %r3114;
st.shared.u32 [%r397+448], %r3151;
st.shared.u32 [%r397+512], %r3188;
st.shared.u32 [%r397+576], %r3225;
st.shared.u32 [%r397+640], %r3262;
st.shared.u32 [%r397+704], %r3299;
st.shared.u32 [%r397+768], %r3336;
st.shared.u32 [%r397+832], %r3373;
st.shared.u32 [%r397+896], %r3410;
st.shared.u32 [%r397+960], %r3447;
barrier.sync 0;
and.b32 %r7878, %r22, 240;
mov.u32 %r7877, smem_full;
add.s32 %r3481, %r7878, %r396;
shl.b32 %r3482, %r3481, 2;
add.s32 %r398, %r7877, %r3482;
ld.shared.u32 %r399, [%r398];
ld.shared.u32 %r400, [%r398+1024];
ld.shared.u32 %r401, [%r398+2048];
ld.shared.u32 %r402, [%r398+3072];
ld.shared.u32 %r403, [%r398+4096];
ld.shared.u32 %r404, [%r398+5120];
ld.shared.u32 %r405, [%r398+6144];
ld.shared.u32 %r406, [%r398+7168];
ld.shared.u32 %r407, [%r398+8192];
ld.shared.u32 %r408, [%r398+9216];
ld.shared.u32 %r409, [%r398+10240];
ld.shared.u32 %r410, [%r398+11264];
ld.shared.u32 %r411, [%r398+12288];
ld.shared.u32 %r412, [%r398+13312];
ld.shared.u32 %r413, [%r398+14336];
ld.shared.u32 %r414, [%r398+15360];
barrier.sync 0;
st.shared.u32 [%r397], %r2824;
st.shared.u32 [%r397+64], %r2936;
st.shared.u32 [%r397+128], %r2973;
st.shared.u32 [%r397+192], %r3010;
st.shared.u32 [%r397+256], %r3047;
st.shared.u32 [%r397+320], %r3084;
st.shared.u32 [%r397+384], %r3121;
st.shared.u32 [%r397+448], %r3158;
st.shared.u32 [%r397+512], %r3195;
st.shared.u32 [%r397+576], %r3232;
st.shared.u32 [%r397+640], %r3269;
st.shared.u32 [%r397+704], %r3306;
st.shared.u32 [%r397+768], %r3343;
st.shared.u32 [%r397+832], %r3380;
st.shared.u32 [%r397+896], %r3417;
st.shared.u32 [%r397+960], %r3454;
barrier.sync 0;
add.s32 %r7902, %r22, 3840;
cvt.u64.u32	%rd328, %r7902;
add.s32 %r7901, %r22, 3584;
cvt.u64.u32	%rd327, %r7901;
add.s32 %r7900, %r22, 3328;
cvt.u64.u32	%rd326, %r7900;
add.s32 %r7899, %r22, 768;
cvt.u64.u32	%rd325, %r7899;
add.s32 %r7898, %r22, 512;
cvt.u64.u32	%rd324, %r7898;
add.s32 %r7897, %r22, 256;
cvt.u64.u32	%rd323, %r7897;
add.s32 %r7887, %r22, 3072;
cvt.u64.u32	%rd321, %r7887;
add.s32 %r7886, %r22, 2816;
cvt.u64.u32	%rd320, %r7886;
add.s32 %r7885, %r22, 2560;
cvt.u64.u32	%rd319, %r7885;
add.s32 %r7884, %r22, 2304;
cvt.u64.u32	%rd318, %r7884;
add.s32 %r7883, %r22, 2048;
cvt.u64.u32	%rd317, %r7883;
add.s32 %r7882, %r22, 1792;
cvt.u64.u32	%rd316, %r7882;
add.s32 %r7881, %r22, 1536;
cvt.u64.u32	%rd315, %r7881;
add.s32 %r7880, %r22, 1280;
cvt.u64.u32	%rd314, %r7880;
add.s32 %r7879, %r22, 1024;
cvt.u64.u32	%rd313, %r7879;
ld.param.u64 %rd312, [_Z21regular_bluestein_fftILj4096ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+120];
cvt.u64.u32	%rd311, %r22;
mov.f32 %f947, 0f3F800000;
mov.f32 %f946, 0fBF800000;
mov.f32 %f945, 0fBF6C835E;
mov.f32 %f944, 0f3EC3EF15;
mov.f32 %f943, 0fBEC3EF15;
mov.f32 %f942, 0f3F6C835E;
mov.f32 %f941, 0fBF3504F3;
mov.f32 %f940, 0f3F3504F3;
ld.shared.u32 %r3488, [%r398];
ld.shared.u32 %r3684, [%r398+1024];
ld.shared.u32 %r3538, [%r398+2048];
ld.shared.u32 %r3734, [%r398+3072];
ld.shared.u32 %r3500, [%r398+4096];
ld.shared.u32 %r3696, [%r398+5120];
ld.shared.u32 %r3550, [%r398+6144];
ld.shared.u32 %r3746, [%r398+7168];
ld.shared.u32 %r3489, [%r398+8192];
ld.shared.u32 %r3685, [%r398+9216];
ld.shared.u32 %r3539, [%r398+10240];
ld.shared.u32 %r3735, [%r398+11264];
ld.shared.u32 %r3501, [%r398+12288];
ld.shared.u32 %r3697, [%r398+13312];
ld.shared.u32 %r3551, [%r398+14336];
ld.shared.u32 %r3747, [%r398+15360];

	{add.f16x2 %r3484,%r399,%r407;
}

	
	{add.f16x2 %r3487,%r3488,%r3489;
}

	
	{sub.f16x2 %r3490,%r399,%r407;
}

	
	{sub.f16x2 %r3493,%r3488,%r3489;
}

	
	{add.f16x2 %r3496,%r403,%r411;
}

	
	{add.f16x2 %r3499,%r3500,%r3501;
}

	
	{sub.f16x2 %r3502,%r403,%r411;
}

	
	{sub.f16x2 %r3505,%r3500,%r3501;
}

	
	{xor.b32 %r3508,%r3502,0x80008000;
}

	
	{add.f16x2 %r3510,%r3484,%r3496;
}

	
	{add.f16x2 %r3513,%r3487,%r3499;
}

	
	{sub.f16x2 %r3516,%r3484,%r3496;
}

	
	{sub.f16x2 %r3519,%r3487,%r3499;
}

	
	{add.f16x2 %r3522,%r3490,%r3505;
}

	
	{add.f16x2 %r3525,%r3493,%r3508;
}

	
	{sub.f16x2 %r3528,%r3490,%r3505;
}

	
	{sub.f16x2 %r3531,%r3493,%r3508;
}

	
	{add.f16x2 %r3534,%r401,%r409;
}

	
	{add.f16x2 %r3537,%r3538,%r3539;
}

	
	{sub.f16x2 %r3540,%r401,%r409;
}

	
	{sub.f16x2 %r3543,%r3538,%r3539;
}

	
	{add.f16x2 %r3546,%r405,%r413;
}

	
	{add.f16x2 %r3549,%r3550,%r3551;
}

	
	{sub.f16x2 %r3552,%r405,%r413;
}

	
	{sub.f16x2 %r3555,%r3550,%r3551;
}

	
	{xor.b32 %r3558,%r3552,0x80008000;
}

	
	{add.f16x2 %r3560,%r3534,%r3546;
}

	
	{add.f16x2 %r3563,%r3537,%r3549;
}

	
	{sub.f16x2 %r3566,%r3534,%r3546;
}

	
	{sub.f16x2 %r3569,%r3537,%r3549;
}

	
	{add.f16x2 %r3572,%r3540,%r3555;
}

	
	{add.f16x2 %r3575,%r3543,%r3558;
}

	
	{sub.f16x2 %r3578,%r3540,%r3555;
}

	
	{sub.f16x2 %r3581,%r3543,%r3558;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f940;
cvt.rn.f16.f32 high, %f940;
mov.b32 %r3584, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f941;
cvt.rn.f16.f32 high, %f941;
mov.b32 %r3585, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f941;
cvt.rn.f16.f32 high, %f941;
mov.b32 %r3588, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f941;
cvt.rn.f16.f32 high, %f941;
mov.b32 %r3589, {low,high};}


	
	{mul.f16x2 %r3598,%r3572,%r3584;
}

	
	{mul.f16x2 %r3601,%r3575,%r3585;
}

	
	{sub.f16x2 %r3604,%r3598,%r3601;
}

	
	{mul.f16x2 %r3607,%r3572,%r3585;
}

	
	{fma.rn.f16x2 %r3610,%r3575,%r3584,%r3607;
}

	
	{xor.b32 %r3614,%r3566,0x80008000;
}

	
	{mul.f16x2 %r3616,%r3578,%r3588;
}

	
	{mul.f16x2 %r3619,%r3581,%r3589;
}

	
	{sub.f16x2 %r3622,%r3616,%r3619;
}

	
	{mul.f16x2 %r3625,%r3578,%r3589;
}

	
	{fma.rn.f16x2 %r3628,%r3581,%r3588,%r3625;
}

	
	{add.f16x2 %r3632,%r3510,%r3560;
}

	
	{add.f16x2 %r3635,%r3513,%r3563;
}

	
	{sub.f16x2 %r3638,%r3510,%r3560;
}

	
	{sub.f16x2 %r3641,%r3513,%r3563;
}

	
	{add.f16x2 %r3644,%r3522,%r3604;
}

	
	{add.f16x2 %r3647,%r3525,%r3610;
}

	
	{sub.f16x2 %r3650,%r3522,%r3604;
}

	
	{sub.f16x2 %r3653,%r3525,%r3610;
}

	
	{add.f16x2 %r3656,%r3516,%r3569;
}

	
	{add.f16x2 %r3659,%r3519,%r3614;
}

	
	{sub.f16x2 %r3662,%r3516,%r3569;
}

	
	{sub.f16x2 %r3665,%r3519,%r3614;
}

	
	{add.f16x2 %r3668,%r3528,%r3622;
}

	
	{add.f16x2 %r3671,%r3531,%r3628;
}

	
	{sub.f16x2 %r3674,%r3528,%r3622;
}

	
	{sub.f16x2 %r3677,%r3531,%r3628;
}

	
	{add.f16x2 %r3680,%r400,%r408;
}

	
	{add.f16x2 %r3683,%r3684,%r3685;
}

	
	{sub.f16x2 %r3686,%r400,%r408;
}

	
	{sub.f16x2 %r3689,%r3684,%r3685;
}

	
	{add.f16x2 %r3692,%r404,%r412;
}

	
	{add.f16x2 %r3695,%r3696,%r3697;
}

	
	{sub.f16x2 %r3698,%r404,%r412;
}

	
	{sub.f16x2 %r3701,%r3696,%r3697;
}

	
	{xor.b32 %r3704,%r3698,0x80008000;
}

	
	{add.f16x2 %r3706,%r3680,%r3692;
}

	
	{add.f16x2 %r3709,%r3683,%r3695;
}

	
	{sub.f16x2 %r3712,%r3680,%r3692;
}

	
	{sub.f16x2 %r3715,%r3683,%r3695;
}

	
	{add.f16x2 %r3718,%r3686,%r3701;
}

	
	{add.f16x2 %r3721,%r3689,%r3704;
}

	
	{sub.f16x2 %r3724,%r3686,%r3701;
}

	
	{sub.f16x2 %r3727,%r3689,%r3704;
}

	
	{add.f16x2 %r3730,%r402,%r410;
}

	
	{add.f16x2 %r3733,%r3734,%r3735;
}

	
	{sub.f16x2 %r3736,%r402,%r410;
}

	
	{sub.f16x2 %r3739,%r3734,%r3735;
}

	
	{add.f16x2 %r3742,%r406,%r414;
}

	
	{add.f16x2 %r3745,%r3746,%r3747;
}

	
	{sub.f16x2 %r3748,%r406,%r414;
}

	
	{sub.f16x2 %r3751,%r3746,%r3747;
}

	
	{xor.b32 %r3754,%r3748,0x80008000;
}

	
	{add.f16x2 %r3756,%r3730,%r3742;
}

	
	{add.f16x2 %r3759,%r3733,%r3745;
}

	
	{sub.f16x2 %r3762,%r3730,%r3742;
}

	
	{sub.f16x2 %r3765,%r3733,%r3745;
}

	
	{add.f16x2 %r3768,%r3736,%r3751;
}

	
	{add.f16x2 %r3771,%r3739,%r3754;
}

	
	{sub.f16x2 %r3774,%r3736,%r3751;
}

	
	{sub.f16x2 %r3777,%r3739,%r3754;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f940;
cvt.rn.f16.f32 high, %f940;
mov.b32 %r3780, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f941;
cvt.rn.f16.f32 high, %f941;
mov.b32 %r3781, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f941;
cvt.rn.f16.f32 high, %f941;
mov.b32 %r3784, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f941;
cvt.rn.f16.f32 high, %f941;
mov.b32 %r3785, {low,high};}


	
	{mul.f16x2 %r3794,%r3768,%r3780;
}

	
	{mul.f16x2 %r3797,%r3771,%r3781;
}

	
	{sub.f16x2 %r3800,%r3794,%r3797;
}

	
	{mul.f16x2 %r3803,%r3768,%r3781;
}

	
	{fma.rn.f16x2 %r3806,%r3771,%r3780,%r3803;
}

	
	{xor.b32 %r3810,%r3762,0x80008000;
}

	
	{mul.f16x2 %r3812,%r3774,%r3784;
}

	
	{mul.f16x2 %r3815,%r3777,%r3785;
}

	
	{sub.f16x2 %r3818,%r3812,%r3815;
}

	
	{mul.f16x2 %r3821,%r3774,%r3785;
}

	
	{fma.rn.f16x2 %r3824,%r3777,%r3784,%r3821;
}

	
	{add.f16x2 %r3828,%r3706,%r3756;
}

	
	{add.f16x2 %r3831,%r3709,%r3759;
}

	
	{sub.f16x2 %r3834,%r3706,%r3756;
}

	
	{sub.f16x2 %r3837,%r3709,%r3759;
}

	
	{add.f16x2 %r3840,%r3718,%r3800;
}

	
	{add.f16x2 %r3843,%r3721,%r3806;
}

	
	{sub.f16x2 %r3846,%r3718,%r3800;
}

	
	{sub.f16x2 %r3849,%r3721,%r3806;
}

	
	{add.f16x2 %r3852,%r3712,%r3765;
}

	
	{add.f16x2 %r3855,%r3715,%r3810;
}

	
	{sub.f16x2 %r3858,%r3712,%r3765;
}

	
	{sub.f16x2 %r3861,%r3715,%r3810;
}

	
	{add.f16x2 %r3864,%r3724,%r3818;
}

	
	{add.f16x2 %r3867,%r3727,%r3824;
}

	
	{sub.f16x2 %r3870,%r3724,%r3818;
}

	
	{sub.f16x2 %r3873,%r3727,%r3824;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f942;
cvt.rn.f16.f32 high, %f942;
mov.b32 %r3876, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f943;
cvt.rn.f16.f32 high, %f943;
mov.b32 %r3877, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f940;
cvt.rn.f16.f32 high, %f940;
mov.b32 %r3878, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f941;
cvt.rn.f16.f32 high, %f941;
mov.b32 %r3879, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f944;
cvt.rn.f16.f32 high, %f944;
mov.b32 %r3880, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f945;
cvt.rn.f16.f32 high, %f945;
mov.b32 %r3881, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f943;
cvt.rn.f16.f32 high, %f943;
mov.b32 %r3884, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f945;
cvt.rn.f16.f32 high, %f945;
mov.b32 %r3885, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f941;
cvt.rn.f16.f32 high, %f941;
mov.b32 %r3886, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f941;
cvt.rn.f16.f32 high, %f941;
mov.b32 %r3887, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f945;
cvt.rn.f16.f32 high, %f945;
mov.b32 %r3888, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f943;
cvt.rn.f16.f32 high, %f943;
mov.b32 %r3889, {low,high};}


	
	{mul.f16x2 %r3906,%r3840,%r3876;
}

	
	{mul.f16x2 %r3909,%r3843,%r3877;
}

	
	{sub.f16x2 %r3912,%r3906,%r3909;
}

	
	{mul.f16x2 %r3915,%r3840,%r3877;
}

	
	{fma.rn.f16x2 %r3918,%r3843,%r3876,%r3915;
}

	
	{mul.f16x2 %r3922,%r3852,%r3878;
}

	
	{mul.f16x2 %r3925,%r3855,%r3879;
}

	
	{sub.f16x2 %r3928,%r3922,%r3925;
}

	
	{mul.f16x2 %r3931,%r3852,%r3879;
}

	
	{fma.rn.f16x2 %r3934,%r3855,%r3878,%r3931;
}

	
	{mul.f16x2 %r3938,%r3864,%r3880;
}

	
	{mul.f16x2 %r3941,%r3867,%r3881;
}

	
	{sub.f16x2 %r3944,%r3938,%r3941;
}

	
	{mul.f16x2 %r3947,%r3864,%r3881;
}

	
	{fma.rn.f16x2 %r3950,%r3867,%r3880,%r3947;
}

	
	{xor.b32 %r3954,%r3834,0x80008000;
}

	
	{mul.f16x2 %r3956,%r3846,%r3884;
}

	
	{mul.f16x2 %r3959,%r3849,%r3885;
}

	
	{sub.f16x2 %r3962,%r3956,%r3959;
}

	
	{mul.f16x2 %r3965,%r3846,%r3885;
}

	
	{fma.rn.f16x2 %r3968,%r3849,%r3884,%r3965;
}

	
	{mul.f16x2 %r3972,%r3858,%r3886;
}

	
	{mul.f16x2 %r3975,%r3861,%r3887;
}

	
	{sub.f16x2 %r3978,%r3972,%r3975;
}

	
	{mul.f16x2 %r3981,%r3858,%r3887;
}

	
	{fma.rn.f16x2 %r3984,%r3861,%r3886,%r3981;
}

	
	{mul.f16x2 %r3988,%r3870,%r3888;
}

	
	{mul.f16x2 %r3991,%r3873,%r3889;
}

	
	{sub.f16x2 %r3994,%r3988,%r3991;
}

	
	{mul.f16x2 %r3997,%r3870,%r3889;
}

	
	{fma.rn.f16x2 %r4000,%r3873,%r3888,%r3997;
}

	
	{add.f16x2 %r4004,%r3632,%r3828;
}

	
	{add.f16x2 %r4007,%r3635,%r3831;
}

	
	{sub.f16x2 %r4010,%r3632,%r3828;
}

	
	{sub.f16x2 %r4013,%r3635,%r3831;
}

	
	{add.f16x2 %r4016,%r3644,%r3912;
}

	
	{add.f16x2 %r4019,%r3647,%r3918;
}

	
	{sub.f16x2 %r4022,%r3644,%r3912;
}

	
	{sub.f16x2 %r4025,%r3647,%r3918;
}

	
	{add.f16x2 %r4028,%r3656,%r3928;
}

	
	{add.f16x2 %r4031,%r3659,%r3934;
}

	
	{sub.f16x2 %r4034,%r3656,%r3928;
}

	
	{sub.f16x2 %r4037,%r3659,%r3934;
}

	
	{add.f16x2 %r4040,%r3668,%r3944;
}

	
	{add.f16x2 %r4043,%r3671,%r3950;
}

	
	{sub.f16x2 %r4046,%r3668,%r3944;
}

	
	{sub.f16x2 %r4049,%r3671,%r3950;
}

	
	{add.f16x2 %r4052,%r3638,%r3837;
}

	
	{add.f16x2 %r4055,%r3641,%r3954;
}

	
	{sub.f16x2 %r4058,%r3638,%r3837;
}

	
	{sub.f16x2 %r4061,%r3641,%r3954;
}

	
	{add.f16x2 %r4064,%r3650,%r3962;
}

	
	{add.f16x2 %r4067,%r3653,%r3968;
}

	
	{sub.f16x2 %r4070,%r3650,%r3962;
}

	
	{sub.f16x2 %r4073,%r3653,%r3968;
}

	
	{add.f16x2 %r4076,%r3662,%r3978;
}

	
	{add.f16x2 %r4079,%r3665,%r3984;
}

	
	{sub.f16x2 %r4082,%r3662,%r3978;
}

	
	{sub.f16x2 %r4085,%r3665,%r3984;
}

	
	{add.f16x2 %r4088,%r3674,%r3994;
}

	
	{add.f16x2 %r4091,%r3677,%r4000;
}

	
	{sub.f16x2 %r4094,%r3674,%r3994;
}

	
	{sub.f16x2 %r4097,%r3677,%r4000;
}

	shl.b64 %rd195, %rd311, 2;
add.s64 %rd179, %rd312, %rd195;

	ld.global.nc.b32 %r4100, [%rd179];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4100;
mov.b32 %r4101, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4100;
mov.b32 %r4103, {high,high};}


	
	{mul.f16x2 %r4105,%r4004,%r4101;
}

	
	{mul.f16x2 %r4108,%r4007,%r4103;
}

	
	{sub.f16x2 %r4111,%r4105,%r4108;
}

	
	{mul.f16x2 %r4114,%r4004,%r4103;
}

	
	{fma.rn.f16x2 %r4117,%r4007,%r4101,%r4114;
}

	
	{xor.b32 %r4121,%r4117,0x80008000;
}

	shl.b64 %rd196, %rd323, 2;
add.s64 %rd180, %rd312, %rd196;

	ld.global.nc.b32 %r4123, [%rd180];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4123;
mov.b32 %r4124, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4123;
mov.b32 %r4126, {high,high};}


	
	{mul.f16x2 %r4128,%r4016,%r4124;
}

	
	{mul.f16x2 %r4131,%r4019,%r4126;
}

	
	{sub.f16x2 %r4134,%r4128,%r4131;
}

	
	{mul.f16x2 %r4137,%r4016,%r4126;
}

	
	{fma.rn.f16x2 %r4140,%r4019,%r4124,%r4137;
}

	
	{xor.b32 %r4144,%r4140,0x80008000;
}

	shl.b64 %rd197, %rd324, 2;
add.s64 %rd181, %rd312, %rd197;

	ld.global.nc.b32 %r4146, [%rd181];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4146;
mov.b32 %r4147, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4146;
mov.b32 %r4149, {high,high};}


	
	{mul.f16x2 %r4151,%r4028,%r4147;
}

	
	{mul.f16x2 %r4154,%r4031,%r4149;
}

	
	{sub.f16x2 %r4157,%r4151,%r4154;
}

	
	{mul.f16x2 %r4160,%r4028,%r4149;
}

	
	{fma.rn.f16x2 %r4163,%r4031,%r4147,%r4160;
}

	
	{xor.b32 %r4167,%r4163,0x80008000;
}

	shl.b64 %rd198, %rd325, 2;
add.s64 %rd182, %rd312, %rd198;

	ld.global.nc.b32 %r4169, [%rd182];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4169;
mov.b32 %r4170, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4169;
mov.b32 %r4172, {high,high};}


	
	{mul.f16x2 %r4174,%r4040,%r4170;
}

	
	{mul.f16x2 %r4177,%r4043,%r4172;
}

	
	{sub.f16x2 %r4180,%r4174,%r4177;
}

	
	{mul.f16x2 %r4183,%r4040,%r4172;
}

	
	{fma.rn.f16x2 %r4186,%r4043,%r4170,%r4183;
}

	
	{xor.b32 %r4190,%r4186,0x80008000;
}

	shl.b64 %rd199, %rd313, 2;
add.s64 %rd183, %rd312, %rd199;

	ld.global.nc.b32 %r4192, [%rd183];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4192;
mov.b32 %r4193, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4192;
mov.b32 %r4195, {high,high};}


	
	{mul.f16x2 %r4197,%r4052,%r4193;
}

	
	{mul.f16x2 %r4200,%r4055,%r4195;
}

	
	{sub.f16x2 %r4203,%r4197,%r4200;
}

	
	{mul.f16x2 %r4206,%r4052,%r4195;
}

	
	{fma.rn.f16x2 %r4209,%r4055,%r4193,%r4206;
}

	
	{xor.b32 %r4213,%r4209,0x80008000;
}

	shl.b64 %rd200, %rd314, 2;
add.s64 %rd184, %rd312, %rd200;

	ld.global.nc.b32 %r4215, [%rd184];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4215;
mov.b32 %r4216, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4215;
mov.b32 %r4218, {high,high};}


	
	{mul.f16x2 %r4220,%r4064,%r4216;
}

	
	{mul.f16x2 %r4223,%r4067,%r4218;
}

	
	{sub.f16x2 %r4226,%r4220,%r4223;
}

	
	{mul.f16x2 %r4229,%r4064,%r4218;
}

	
	{fma.rn.f16x2 %r4232,%r4067,%r4216,%r4229;
}

	
	{xor.b32 %r4236,%r4232,0x80008000;
}

	shl.b64 %rd201, %rd315, 2;
add.s64 %rd185, %rd312, %rd201;

	ld.global.nc.b32 %r4238, [%rd185];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4238;
mov.b32 %r4239, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4238;
mov.b32 %r4241, {high,high};}


	
	{mul.f16x2 %r4243,%r4076,%r4239;
}

	
	{mul.f16x2 %r4246,%r4079,%r4241;
}

	
	{sub.f16x2 %r4249,%r4243,%r4246;
}

	
	{mul.f16x2 %r4252,%r4076,%r4241;
}

	
	{fma.rn.f16x2 %r4255,%r4079,%r4239,%r4252;
}

	
	{xor.b32 %r4259,%r4255,0x80008000;
}

	shl.b64 %rd202, %rd316, 2;
add.s64 %rd186, %rd312, %rd202;

	ld.global.nc.b32 %r4261, [%rd186];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4261;
mov.b32 %r4262, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4261;
mov.b32 %r4264, {high,high};}


	
	{mul.f16x2 %r4266,%r4088,%r4262;
}

	
	{mul.f16x2 %r4269,%r4091,%r4264;
}

	
	{sub.f16x2 %r4272,%r4266,%r4269;
}

	
	{mul.f16x2 %r4275,%r4088,%r4264;
}

	
	{fma.rn.f16x2 %r4278,%r4091,%r4262,%r4275;
}

	
	{xor.b32 %r4282,%r4278,0x80008000;
}

	shl.b64 %rd203, %rd317, 2;
add.s64 %rd187, %rd312, %rd203;

	ld.global.nc.b32 %r4284, [%rd187];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4284;
mov.b32 %r4285, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4284;
mov.b32 %r4287, {high,high};}


	
	{mul.f16x2 %r4289,%r4010,%r4285;
}

	
	{mul.f16x2 %r4292,%r4013,%r4287;
}

	
	{sub.f16x2 %r4295,%r4289,%r4292;
}

	
	{mul.f16x2 %r4298,%r4010,%r4287;
}

	
	{fma.rn.f16x2 %r4301,%r4013,%r4285,%r4298;
}

	
	{xor.b32 %r4305,%r4301,0x80008000;
}

	shl.b64 %rd204, %rd318, 2;
add.s64 %rd188, %rd312, %rd204;

	ld.global.nc.b32 %r4307, [%rd188];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4307;
mov.b32 %r4308, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4307;
mov.b32 %r4310, {high,high};}


	
	{mul.f16x2 %r4312,%r4022,%r4308;
}

	
	{mul.f16x2 %r4315,%r4025,%r4310;
}

	
	{sub.f16x2 %r4318,%r4312,%r4315;
}

	
	{mul.f16x2 %r4321,%r4022,%r4310;
}

	
	{fma.rn.f16x2 %r4324,%r4025,%r4308,%r4321;
}

	
	{xor.b32 %r4328,%r4324,0x80008000;
}

	shl.b64 %rd205, %rd319, 2;
add.s64 %rd189, %rd312, %rd205;

	ld.global.nc.b32 %r4330, [%rd189];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4330;
mov.b32 %r4331, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4330;
mov.b32 %r4333, {high,high};}


	
	{mul.f16x2 %r4335,%r4034,%r4331;
}

	
	{mul.f16x2 %r4338,%r4037,%r4333;
}

	
	{sub.f16x2 %r4341,%r4335,%r4338;
}

	
	{mul.f16x2 %r4344,%r4034,%r4333;
}

	
	{fma.rn.f16x2 %r4347,%r4037,%r4331,%r4344;
}

	
	{xor.b32 %r4351,%r4347,0x80008000;
}

	shl.b64 %rd206, %rd320, 2;
add.s64 %rd190, %rd312, %rd206;

	ld.global.nc.b32 %r4353, [%rd190];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4353;
mov.b32 %r4354, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4353;
mov.b32 %r4356, {high,high};}


	
	{mul.f16x2 %r4358,%r4046,%r4354;
}

	
	{mul.f16x2 %r4361,%r4049,%r4356;
}

	
	{sub.f16x2 %r4364,%r4358,%r4361;
}

	
	{mul.f16x2 %r4367,%r4046,%r4356;
}

	
	{fma.rn.f16x2 %r4370,%r4049,%r4354,%r4367;
}

	
	{xor.b32 %r4374,%r4370,0x80008000;
}

	shl.b64 %rd207, %rd321, 2;
add.s64 %rd191, %rd312, %rd207;

	ld.global.nc.b32 %r4376, [%rd191];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4376;
mov.b32 %r4377, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4376;
mov.b32 %r4379, {high,high};}


	
	{mul.f16x2 %r4381,%r4058,%r4377;
}

	
	{mul.f16x2 %r4384,%r4061,%r4379;
}

	
	{sub.f16x2 %r4387,%r4381,%r4384;
}

	
	{mul.f16x2 %r4390,%r4058,%r4379;
}

	
	{fma.rn.f16x2 %r4393,%r4061,%r4377,%r4390;
}

	
	{xor.b32 %r4397,%r4393,0x80008000;
}

	shl.b64 %rd208, %rd326, 2;
add.s64 %rd192, %rd312, %rd208;

	ld.global.nc.b32 %r4399, [%rd192];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4399;
mov.b32 %r4400, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4399;
mov.b32 %r4402, {high,high};}


	
	{mul.f16x2 %r4404,%r4070,%r4400;
}

	
	{mul.f16x2 %r4407,%r4073,%r4402;
}

	
	{sub.f16x2 %r4410,%r4404,%r4407;
}

	
	{mul.f16x2 %r4413,%r4070,%r4402;
}

	
	{fma.rn.f16x2 %r4416,%r4073,%r4400,%r4413;
}

	
	{xor.b32 %r4420,%r4416,0x80008000;
}

	shl.b64 %rd209, %rd327, 2;
add.s64 %rd193, %rd312, %rd209;

	ld.global.nc.b32 %r4422, [%rd193];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4422;
mov.b32 %r4423, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4422;
mov.b32 %r4425, {high,high};}


	
	{mul.f16x2 %r4427,%r4082,%r4423;
}

	
	{mul.f16x2 %r4430,%r4085,%r4425;
}

	
	{sub.f16x2 %r4433,%r4427,%r4430;
}

	
	{mul.f16x2 %r4436,%r4082,%r4425;
}

	
	{fma.rn.f16x2 %r4439,%r4085,%r4423,%r4436;
}

	
	{xor.b32 %r4443,%r4439,0x80008000;
}

	shl.b64 %rd210, %rd328, 2;
add.s64 %rd194, %rd312, %rd210;

	ld.global.nc.b32 %r4445, [%rd194];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r4446, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r4448, {high,high};}


	
	{mul.f16x2 %r4450,%r4094,%r4446;
}

	
	{mul.f16x2 %r4453,%r4097,%r4448;
}

	
	{sub.f16x2 %r4456,%r4450,%r4453;
}

	
	{mul.f16x2 %r4459,%r4094,%r4448;
}

	
	{fma.rn.f16x2 %r4462,%r4097,%r4446,%r4459;
}

	
	{xor.b32 %r4466,%r4462,0x80008000;
}

	
	{add.f16x2 %r4468,%r4111,%r4295;
}

	
	{add.f16x2 %r4471,%r4121,%r4305;
}

	
	{sub.f16x2 %r4474,%r4111,%r4295;
}

	
	{sub.f16x2 %r4477,%r4121,%r4305;
}

	
	{add.f16x2 %r4480,%r4203,%r4387;
}

	
	{add.f16x2 %r4483,%r4213,%r4397;
}

	
	{sub.f16x2 %r4486,%r4203,%r4387;
}

	
	{sub.f16x2 %r4489,%r4213,%r4397;
}

	
	{xor.b32 %r4492,%r4486,0x80008000;
}

	
	{add.f16x2 %r4494,%r4468,%r4480;
}

	
	{add.f16x2 %r4497,%r4471,%r4483;
}

	
	{sub.f16x2 %r4500,%r4468,%r4480;
}

	
	{sub.f16x2 %r4503,%r4471,%r4483;
}

	
	{add.f16x2 %r4506,%r4474,%r4489;
}

	
	{add.f16x2 %r4509,%r4477,%r4492;
}

	
	{sub.f16x2 %r4512,%r4474,%r4489;
}

	
	{sub.f16x2 %r4515,%r4477,%r4492;
}

	
	{add.f16x2 %r4518,%r4157,%r4341;
}

	
	{add.f16x2 %r4521,%r4167,%r4351;
}

	
	{sub.f16x2 %r4524,%r4157,%r4341;
}

	
	{sub.f16x2 %r4527,%r4167,%r4351;
}

	
	{add.f16x2 %r4530,%r4249,%r4433;
}

	
	{add.f16x2 %r4533,%r4259,%r4443;
}

	
	{sub.f16x2 %r4536,%r4249,%r4433;
}

	
	{sub.f16x2 %r4539,%r4259,%r4443;
}

	
	{xor.b32 %r4542,%r4536,0x80008000;
}

	
	{add.f16x2 %r4544,%r4518,%r4530;
}

	
	{add.f16x2 %r4547,%r4521,%r4533;
}

	
	{sub.f16x2 %r4550,%r4518,%r4530;
}

	
	{sub.f16x2 %r4553,%r4521,%r4533;
}

	
	{add.f16x2 %r4556,%r4524,%r4539;
}

	
	{add.f16x2 %r4559,%r4527,%r4542;
}

	
	{sub.f16x2 %r4562,%r4524,%r4539;
}

	
	{sub.f16x2 %r4565,%r4527,%r4542;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f940;
cvt.rn.f16.f32 high, %f940;
mov.b32 %r4568, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f941;
cvt.rn.f16.f32 high, %f941;
mov.b32 %r4569, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f941;
cvt.rn.f16.f32 high, %f941;
mov.b32 %r4572, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f941;
cvt.rn.f16.f32 high, %f941;
mov.b32 %r4573, {low,high};}


	
	{mul.f16x2 %r4582,%r4556,%r4568;
}

	
	{mul.f16x2 %r4585,%r4559,%r4569;
}

	
	{sub.f16x2 %r4588,%r4582,%r4585;
}

	
	{mul.f16x2 %r4591,%r4556,%r4569;
}

	
	{fma.rn.f16x2 %r4594,%r4559,%r4568,%r4591;
}

	
	{xor.b32 %r4598,%r4550,0x80008000;
}

	
	{mul.f16x2 %r4600,%r4562,%r4572;
}

	
	{mul.f16x2 %r4603,%r4565,%r4573;
}

	
	{sub.f16x2 %r4606,%r4600,%r4603;
}

	
	{mul.f16x2 %r4609,%r4562,%r4573;
}

	
	{fma.rn.f16x2 %r4612,%r4565,%r4572,%r4609;
}

	
	{add.f16x2 %r4616,%r4494,%r4544;
}

	
	{add.f16x2 %r4619,%r4497,%r4547;
}

	
	{sub.f16x2 %r4622,%r4494,%r4544;
}

	
	{sub.f16x2 %r4625,%r4497,%r4547;
}

	
	{add.f16x2 %r4628,%r4506,%r4588;
}

	
	{add.f16x2 %r4631,%r4509,%r4594;
}

	
	{sub.f16x2 %r4634,%r4506,%r4588;
}

	
	{sub.f16x2 %r4637,%r4509,%r4594;
}

	
	{add.f16x2 %r4640,%r4500,%r4553;
}

	
	{add.f16x2 %r4643,%r4503,%r4598;
}

	
	{sub.f16x2 %r4646,%r4500,%r4553;
}

	
	{sub.f16x2 %r4649,%r4503,%r4598;
}

	
	{add.f16x2 %r4652,%r4512,%r4606;
}

	
	{add.f16x2 %r4655,%r4515,%r4612;
}

	
	{sub.f16x2 %r4658,%r4512,%r4606;
}

	
	{sub.f16x2 %r4661,%r4515,%r4612;
}

	
	{add.f16x2 %r4664,%r4134,%r4318;
}

	
	{add.f16x2 %r4667,%r4144,%r4328;
}

	
	{sub.f16x2 %r4670,%r4134,%r4318;
}

	
	{sub.f16x2 %r4673,%r4144,%r4328;
}

	
	{add.f16x2 %r4676,%r4226,%r4410;
}

	
	{add.f16x2 %r4679,%r4236,%r4420;
}

	
	{sub.f16x2 %r4682,%r4226,%r4410;
}

	
	{sub.f16x2 %r4685,%r4236,%r4420;
}

	
	{xor.b32 %r4688,%r4682,0x80008000;
}

	
	{add.f16x2 %r4690,%r4664,%r4676;
}

	
	{add.f16x2 %r4693,%r4667,%r4679;
}

	
	{sub.f16x2 %r4696,%r4664,%r4676;
}

	
	{sub.f16x2 %r4699,%r4667,%r4679;
}

	
	{add.f16x2 %r4702,%r4670,%r4685;
}

	
	{add.f16x2 %r4705,%r4673,%r4688;
}

	
	{sub.f16x2 %r4708,%r4670,%r4685;
}

	
	{sub.f16x2 %r4711,%r4673,%r4688;
}

	
	{add.f16x2 %r4714,%r4180,%r4364;
}

	
	{add.f16x2 %r4717,%r4190,%r4374;
}

	
	{sub.f16x2 %r4720,%r4180,%r4364;
}

	
	{sub.f16x2 %r4723,%r4190,%r4374;
}

	
	{add.f16x2 %r4726,%r4272,%r4456;
}

	
	{add.f16x2 %r4729,%r4282,%r4466;
}

	
	{sub.f16x2 %r4732,%r4272,%r4456;
}

	
	{sub.f16x2 %r4735,%r4282,%r4466;
}

	
	{xor.b32 %r4738,%r4732,0x80008000;
}

	
	{add.f16x2 %r4740,%r4714,%r4726;
}

	
	{add.f16x2 %r4743,%r4717,%r4729;
}

	
	{sub.f16x2 %r4746,%r4714,%r4726;
}

	
	{sub.f16x2 %r4749,%r4717,%r4729;
}

	
	{add.f16x2 %r4752,%r4720,%r4735;
}

	
	{add.f16x2 %r4755,%r4723,%r4738;
}

	
	{sub.f16x2 %r4758,%r4720,%r4735;
}

	
	{sub.f16x2 %r4761,%r4723,%r4738;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f940;
cvt.rn.f16.f32 high, %f940;
mov.b32 %r4764, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f941;
cvt.rn.f16.f32 high, %f941;
mov.b32 %r4765, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f941;
cvt.rn.f16.f32 high, %f941;
mov.b32 %r4768, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f941;
cvt.rn.f16.f32 high, %f941;
mov.b32 %r4769, {low,high};}


	
	{mul.f16x2 %r4778,%r4752,%r4764;
}

	
	{mul.f16x2 %r4781,%r4755,%r4765;
}

	
	{sub.f16x2 %r4784,%r4778,%r4781;
}

	
	{mul.f16x2 %r4787,%r4752,%r4765;
}

	
	{fma.rn.f16x2 %r4790,%r4755,%r4764,%r4787;
}

	
	{xor.b32 %r4794,%r4746,0x80008000;
}

	
	{mul.f16x2 %r4796,%r4758,%r4768;
}

	
	{mul.f16x2 %r4799,%r4761,%r4769;
}

	
	{sub.f16x2 %r4802,%r4796,%r4799;
}

	
	{mul.f16x2 %r4805,%r4758,%r4769;
}

	
	{fma.rn.f16x2 %r4808,%r4761,%r4768,%r4805;
}

	
	{add.f16x2 %r4812,%r4690,%r4740;
}

	
	{add.f16x2 %r4815,%r4693,%r4743;
}

	
	{sub.f16x2 %r4818,%r4690,%r4740;
}

	
	{sub.f16x2 %r4821,%r4693,%r4743;
}

	
	{add.f16x2 %r4824,%r4702,%r4784;
}

	
	{add.f16x2 %r4827,%r4705,%r4790;
}

	
	{sub.f16x2 %r4830,%r4702,%r4784;
}

	
	{sub.f16x2 %r4833,%r4705,%r4790;
}

	
	{add.f16x2 %r4836,%r4696,%r4749;
}

	
	{add.f16x2 %r4839,%r4699,%r4794;
}

	
	{sub.f16x2 %r4842,%r4696,%r4749;
}

	
	{sub.f16x2 %r4845,%r4699,%r4794;
}

	
	{add.f16x2 %r4848,%r4708,%r4802;
}

	
	{add.f16x2 %r4851,%r4711,%r4808;
}

	
	{sub.f16x2 %r4854,%r4708,%r4802;
}

	
	{sub.f16x2 %r4857,%r4711,%r4808;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f942;
cvt.rn.f16.f32 high, %f942;
mov.b32 %r4860, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f943;
cvt.rn.f16.f32 high, %f943;
mov.b32 %r4861, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f940;
cvt.rn.f16.f32 high, %f940;
mov.b32 %r4862, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f941;
cvt.rn.f16.f32 high, %f941;
mov.b32 %r4863, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f944;
cvt.rn.f16.f32 high, %f944;
mov.b32 %r4864, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f945;
cvt.rn.f16.f32 high, %f945;
mov.b32 %r4865, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f943;
cvt.rn.f16.f32 high, %f943;
mov.b32 %r4868, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f945;
cvt.rn.f16.f32 high, %f945;
mov.b32 %r4869, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f941;
cvt.rn.f16.f32 high, %f941;
mov.b32 %r4870, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f941;
cvt.rn.f16.f32 high, %f941;
mov.b32 %r4871, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f945;
cvt.rn.f16.f32 high, %f945;
mov.b32 %r4872, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f943;
cvt.rn.f16.f32 high, %f943;
mov.b32 %r4873, {low,high};}


	
	{mul.f16x2 %r4890,%r4824,%r4860;
}

	
	{mul.f16x2 %r4893,%r4827,%r4861;
}

	
	{sub.f16x2 %r4896,%r4890,%r4893;
}

	
	{mul.f16x2 %r4899,%r4824,%r4861;
}

	
	{fma.rn.f16x2 %r4902,%r4827,%r4860,%r4899;
}

	
	{mul.f16x2 %r4906,%r4836,%r4862;
}

	
	{mul.f16x2 %r4909,%r4839,%r4863;
}

	
	{sub.f16x2 %r4912,%r4906,%r4909;
}

	
	{mul.f16x2 %r4915,%r4836,%r4863;
}

	
	{fma.rn.f16x2 %r4918,%r4839,%r4862,%r4915;
}

	
	{mul.f16x2 %r4922,%r4848,%r4864;
}

	
	{mul.f16x2 %r4925,%r4851,%r4865;
}

	
	{sub.f16x2 %r4928,%r4922,%r4925;
}

	
	{mul.f16x2 %r4931,%r4848,%r4865;
}

	
	{fma.rn.f16x2 %r4934,%r4851,%r4864,%r4931;
}

	
	{xor.b32 %r4938,%r4818,0x80008000;
}

	
	{mul.f16x2 %r4940,%r4830,%r4868;
}

	
	{mul.f16x2 %r4943,%r4833,%r4869;
}

	
	{sub.f16x2 %r4946,%r4940,%r4943;
}

	
	{mul.f16x2 %r4949,%r4830,%r4869;
}

	
	{fma.rn.f16x2 %r4952,%r4833,%r4868,%r4949;
}

	
	{mul.f16x2 %r4956,%r4842,%r4870;
}

	
	{mul.f16x2 %r4959,%r4845,%r4871;
}

	
	{sub.f16x2 %r4962,%r4956,%r4959;
}

	
	{mul.f16x2 %r4965,%r4842,%r4871;
}

	
	{fma.rn.f16x2 %r4968,%r4845,%r4870,%r4965;
}

	
	{mul.f16x2 %r4972,%r4854,%r4872;
}

	
	{mul.f16x2 %r4975,%r4857,%r4873;
}

	
	{sub.f16x2 %r4978,%r4972,%r4975;
}

	
	{mul.f16x2 %r4981,%r4854,%r4873;
}

	
	{fma.rn.f16x2 %r4984,%r4857,%r4872,%r4981;
}

	
	{add.f16x2 %r4988,%r4616,%r4812;
}

	
	{add.f16x2 %r4991,%r4619,%r4815;
}

	
	{sub.f16x2 %r4994,%r4616,%r4812;
}

	
	{sub.f16x2 %r4997,%r4619,%r4815;
}

	
	{add.f16x2 %r5000,%r4628,%r4896;
}

	
	{add.f16x2 %r5003,%r4631,%r4902;
}

	
	{sub.f16x2 %r5006,%r4628,%r4896;
}

	
	{sub.f16x2 %r5009,%r4631,%r4902;
}

	
	{add.f16x2 %r5012,%r4640,%r4912;
}

	
	{add.f16x2 %r5015,%r4643,%r4918;
}

	
	{sub.f16x2 %r5018,%r4640,%r4912;
}

	
	{sub.f16x2 %r5021,%r4643,%r4918;
}

	
	{add.f16x2 %r5024,%r4652,%r4928;
}

	
	{add.f16x2 %r5027,%r4655,%r4934;
}

	
	{sub.f16x2 %r5030,%r4652,%r4928;
}

	
	{sub.f16x2 %r5033,%r4655,%r4934;
}

	
	{add.f16x2 %r5036,%r4622,%r4821;
}

	
	{add.f16x2 %r5039,%r4625,%r4938;
}

	
	{sub.f16x2 %r5042,%r4622,%r4821;
}

	
	{sub.f16x2 %r5045,%r4625,%r4938;
}

	
	{add.f16x2 %r5048,%r4634,%r4946;
}

	
	{add.f16x2 %r5051,%r4637,%r4952;
}

	
	{sub.f16x2 %r5054,%r4634,%r4946;
}

	
	{sub.f16x2 %r5057,%r4637,%r4952;
}

	
	{add.f16x2 %r5060,%r4646,%r4962;
}

	
	{add.f16x2 %r5063,%r4649,%r4968;
}

	
	{sub.f16x2 %r5066,%r4646,%r4962;
}

	
	{sub.f16x2 %r5069,%r4649,%r4968;
}

	
	{add.f16x2 %r5072,%r4658,%r4978;
}

	
	{add.f16x2 %r5075,%r4661,%r4984;
}

	
	{sub.f16x2 %r5078,%r4658,%r4978;
}

	
	{sub.f16x2 %r5081,%r4661,%r4984;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f185;
cvt.rn.f16.f32 high, %f186;
mov.b32 %r5084, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5087, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5089, {high,high};}


	
	{mul.f16x2 %r5091,%r5003,%r5089;
}

	
	{xor.b32 %r5094,%r5091,0x80008000;
}

	
	{fma.rn.f16x2 %r5096,%r5000,%r5087,%r5094;
}

	
	{mul.f16x2 %r5100,%r5000,%r5089;
}

	
	{fma.rn.f16x2 %r5103,%r5003,%r5087,%r5100;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5107, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5109, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f946;
cvt.rn.f16.f32 high, %f947;
mov.b32 %r5111, {low,high};}


	
	{mul.f16x2 %r5112,%r5109,%r5111;
}

	
	{mul.f16x2 %r5115,%r5084,%r5107;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5118, {high,low};}


	
	{fma.rn.f16x2 %r5120,%r5112,%r5118,%r5115;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5120;
mov.b32 %r5124, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5120;
mov.b32 %r5126, {high,high};}


	
	{mul.f16x2 %r5128,%r5015,%r5126;
}

	
	{xor.b32 %r5131,%r5128,0x80008000;
}

	
	{fma.rn.f16x2 %r5133,%r5012,%r5124,%r5131;
}

	
	{mul.f16x2 %r5137,%r5012,%r5126;
}

	
	{fma.rn.f16x2 %r5140,%r5015,%r5124,%r5137;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5144, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5146, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f946;
cvt.rn.f16.f32 high, %f947;
mov.b32 %r5148, {low,high};}


	
	{mul.f16x2 %r5149,%r5146,%r5148;
}

	
	{mul.f16x2 %r5152,%r5120,%r5144;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5120;
mov.b32 %r5155, {high,low};}


	
	{fma.rn.f16x2 %r5157,%r5149,%r5155,%r5152;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5157;
mov.b32 %r5161, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5157;
mov.b32 %r5163, {high,high};}


	
	{mul.f16x2 %r5165,%r5027,%r5163;
}

	
	{xor.b32 %r5168,%r5165,0x80008000;
}

	
	{fma.rn.f16x2 %r5170,%r5024,%r5161,%r5168;
}

	
	{mul.f16x2 %r5174,%r5024,%r5163;
}

	
	{fma.rn.f16x2 %r5177,%r5027,%r5161,%r5174;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5181, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5183, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f946;
cvt.rn.f16.f32 high, %f947;
mov.b32 %r5185, {low,high};}


	
	{mul.f16x2 %r5186,%r5183,%r5185;
}

	
	{mul.f16x2 %r5189,%r5157,%r5181;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5157;
mov.b32 %r5192, {high,low};}


	
	{fma.rn.f16x2 %r5194,%r5186,%r5192,%r5189;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5194;
mov.b32 %r5198, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5194;
mov.b32 %r5200, {high,high};}


	
	{mul.f16x2 %r5202,%r5039,%r5200;
}

	
	{xor.b32 %r5205,%r5202,0x80008000;
}

	
	{fma.rn.f16x2 %r5207,%r5036,%r5198,%r5205;
}

	
	{mul.f16x2 %r5211,%r5036,%r5200;
}

	
	{fma.rn.f16x2 %r5214,%r5039,%r5198,%r5211;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5218, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5220, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f946;
cvt.rn.f16.f32 high, %f947;
mov.b32 %r5222, {low,high};}


	
	{mul.f16x2 %r5223,%r5220,%r5222;
}

	
	{mul.f16x2 %r5226,%r5194,%r5218;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5194;
mov.b32 %r5229, {high,low};}


	
	{fma.rn.f16x2 %r5231,%r5223,%r5229,%r5226;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5231;
mov.b32 %r5235, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5231;
mov.b32 %r5237, {high,high};}


	
	{mul.f16x2 %r5239,%r5051,%r5237;
}

	
	{xor.b32 %r5242,%r5239,0x80008000;
}

	
	{fma.rn.f16x2 %r5244,%r5048,%r5235,%r5242;
}

	
	{mul.f16x2 %r5248,%r5048,%r5237;
}

	
	{fma.rn.f16x2 %r5251,%r5051,%r5235,%r5248;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5255, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5257, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f946;
cvt.rn.f16.f32 high, %f947;
mov.b32 %r5259, {low,high};}


	
	{mul.f16x2 %r5260,%r5257,%r5259;
}

	
	{mul.f16x2 %r5263,%r5231,%r5255;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5231;
mov.b32 %r5266, {high,low};}


	
	{fma.rn.f16x2 %r5268,%r5260,%r5266,%r5263;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5268;
mov.b32 %r5272, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5268;
mov.b32 %r5274, {high,high};}


	
	{mul.f16x2 %r5276,%r5063,%r5274;
}

	
	{xor.b32 %r5279,%r5276,0x80008000;
}

	
	{fma.rn.f16x2 %r5281,%r5060,%r5272,%r5279;
}

	
	{mul.f16x2 %r5285,%r5060,%r5274;
}

	
	{fma.rn.f16x2 %r5288,%r5063,%r5272,%r5285;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5292, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5294, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f946;
cvt.rn.f16.f32 high, %f947;
mov.b32 %r5296, {low,high};}


	
	{mul.f16x2 %r5297,%r5294,%r5296;
}

	
	{mul.f16x2 %r5300,%r5268,%r5292;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5268;
mov.b32 %r5303, {high,low};}


	
	{fma.rn.f16x2 %r5305,%r5297,%r5303,%r5300;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5305;
mov.b32 %r5309, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5305;
mov.b32 %r5311, {high,high};}


	
	{mul.f16x2 %r5313,%r5075,%r5311;
}

	
	{xor.b32 %r5316,%r5313,0x80008000;
}

	
	{fma.rn.f16x2 %r5318,%r5072,%r5309,%r5316;
}

	
	{mul.f16x2 %r5322,%r5072,%r5311;
}

	
	{fma.rn.f16x2 %r5325,%r5075,%r5309,%r5322;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5329, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5331, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f946;
cvt.rn.f16.f32 high, %f947;
mov.b32 %r5333, {low,high};}


	
	{mul.f16x2 %r5334,%r5331,%r5333;
}

	
	{mul.f16x2 %r5337,%r5305,%r5329;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5305;
mov.b32 %r5340, {high,low};}


	
	{fma.rn.f16x2 %r5342,%r5334,%r5340,%r5337;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5342;
mov.b32 %r5346, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5342;
mov.b32 %r5348, {high,high};}


	
	{mul.f16x2 %r5350,%r4997,%r5348;
}

	
	{xor.b32 %r5353,%r5350,0x80008000;
}

	
	{fma.rn.f16x2 %r5355,%r4994,%r5346,%r5353;
}

	
	{mul.f16x2 %r5359,%r4994,%r5348;
}

	
	{fma.rn.f16x2 %r5362,%r4997,%r5346,%r5359;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5366, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5368, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f946;
cvt.rn.f16.f32 high, %f947;
mov.b32 %r5370, {low,high};}


	
	{mul.f16x2 %r5371,%r5368,%r5370;
}

	
	{mul.f16x2 %r5374,%r5342,%r5366;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5342;
mov.b32 %r5377, {high,low};}


	
	{fma.rn.f16x2 %r5379,%r5371,%r5377,%r5374;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5379;
mov.b32 %r5383, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5379;
mov.b32 %r5385, {high,high};}


	
	{mul.f16x2 %r5387,%r5009,%r5385;
}

	
	{xor.b32 %r5390,%r5387,0x80008000;
}

	
	{fma.rn.f16x2 %r5392,%r5006,%r5383,%r5390;
}

	
	{mul.f16x2 %r5396,%r5006,%r5385;
}

	
	{fma.rn.f16x2 %r5399,%r5009,%r5383,%r5396;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5403, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5405, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f946;
cvt.rn.f16.f32 high, %f947;
mov.b32 %r5407, {low,high};}


	
	{mul.f16x2 %r5408,%r5405,%r5407;
}

	
	{mul.f16x2 %r5411,%r5379,%r5403;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5379;
mov.b32 %r5414, {high,low};}


	
	{fma.rn.f16x2 %r5416,%r5408,%r5414,%r5411;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5416;
mov.b32 %r5420, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5416;
mov.b32 %r5422, {high,high};}


	
	{mul.f16x2 %r5424,%r5021,%r5422;
}

	
	{xor.b32 %r5427,%r5424,0x80008000;
}

	
	{fma.rn.f16x2 %r5429,%r5018,%r5420,%r5427;
}

	
	{mul.f16x2 %r5433,%r5018,%r5422;
}

	
	{fma.rn.f16x2 %r5436,%r5021,%r5420,%r5433;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5440, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5442, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f946;
cvt.rn.f16.f32 high, %f947;
mov.b32 %r5444, {low,high};}


	
	{mul.f16x2 %r5445,%r5442,%r5444;
}

	
	{mul.f16x2 %r5448,%r5416,%r5440;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5416;
mov.b32 %r5451, {high,low};}


	
	{fma.rn.f16x2 %r5453,%r5445,%r5451,%r5448;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5453;
mov.b32 %r5457, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5453;
mov.b32 %r5459, {high,high};}


	
	{mul.f16x2 %r5461,%r5033,%r5459;
}

	
	{xor.b32 %r5464,%r5461,0x80008000;
}

	
	{fma.rn.f16x2 %r5466,%r5030,%r5457,%r5464;
}

	
	{mul.f16x2 %r5470,%r5030,%r5459;
}

	
	{fma.rn.f16x2 %r5473,%r5033,%r5457,%r5470;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5477, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5479, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f946;
cvt.rn.f16.f32 high, %f947;
mov.b32 %r5481, {low,high};}


	
	{mul.f16x2 %r5482,%r5479,%r5481;
}

	
	{mul.f16x2 %r5485,%r5453,%r5477;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5453;
mov.b32 %r5488, {high,low};}


	
	{fma.rn.f16x2 %r5490,%r5482,%r5488,%r5485;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5490;
mov.b32 %r5494, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5490;
mov.b32 %r5496, {high,high};}


	
	{mul.f16x2 %r5498,%r5045,%r5496;
}

	
	{xor.b32 %r5501,%r5498,0x80008000;
}

	
	{fma.rn.f16x2 %r5503,%r5042,%r5494,%r5501;
}

	
	{mul.f16x2 %r5507,%r5042,%r5496;
}

	
	{fma.rn.f16x2 %r5510,%r5045,%r5494,%r5507;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5514, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5516, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f946;
cvt.rn.f16.f32 high, %f947;
mov.b32 %r5518, {low,high};}


	
	{mul.f16x2 %r5519,%r5516,%r5518;
}

	
	{mul.f16x2 %r5522,%r5490,%r5514;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5490;
mov.b32 %r5525, {high,low};}


	
	{fma.rn.f16x2 %r5527,%r5519,%r5525,%r5522;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5527;
mov.b32 %r5531, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5527;
mov.b32 %r5533, {high,high};}


	
	{mul.f16x2 %r5535,%r5057,%r5533;
}

	
	{xor.b32 %r5538,%r5535,0x80008000;
}

	
	{fma.rn.f16x2 %r5540,%r5054,%r5531,%r5538;
}

	
	{mul.f16x2 %r5544,%r5054,%r5533;
}

	
	{fma.rn.f16x2 %r5547,%r5057,%r5531,%r5544;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5551, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5553, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f946;
cvt.rn.f16.f32 high, %f947;
mov.b32 %r5555, {low,high};}


	
	{mul.f16x2 %r5556,%r5553,%r5555;
}

	
	{mul.f16x2 %r5559,%r5527,%r5551;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5527;
mov.b32 %r5562, {high,low};}


	
	{fma.rn.f16x2 %r5564,%r5556,%r5562,%r5559;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5564;
mov.b32 %r5568, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5564;
mov.b32 %r5570, {high,high};}


	
	{mul.f16x2 %r5572,%r5069,%r5570;
}

	
	{xor.b32 %r5575,%r5572,0x80008000;
}

	
	{fma.rn.f16x2 %r5577,%r5066,%r5568,%r5575;
}

	
	{mul.f16x2 %r5581,%r5066,%r5570;
}

	
	{fma.rn.f16x2 %r5584,%r5069,%r5568,%r5581;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5588, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5084;
mov.b32 %r5590, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f946;
cvt.rn.f16.f32 high, %f947;
mov.b32 %r5592, {low,high};}


	
	{mul.f16x2 %r5593,%r5590,%r5592;
}

	
	{mul.f16x2 %r5596,%r5564,%r5588;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5564;
mov.b32 %r5599, {high,low};}


	
	{fma.rn.f16x2 %r5601,%r5593,%r5599,%r5596;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5601;
mov.b32 %r5605, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5601;
mov.b32 %r5607, {high,high};}


	
	{mul.f16x2 %r5609,%r5081,%r5607;
}

	
	{xor.b32 %r5612,%r5609,0x80008000;
}

	
	{fma.rn.f16x2 %r5614,%r5078,%r5605,%r5612;
}

	
	{mul.f16x2 %r5618,%r5078,%r5607;
}

	
	{fma.rn.f16x2 %r5621,%r5081,%r5605,%r5618;
}

	barrier.sync 0;
st.shared.u32 [%r345], %r4988;
st.shared.u32 [%r345+4], %r5096;
st.shared.u32 [%r345+8], %r5133;
st.shared.u32 [%r345+12], %r5170;
st.shared.u32 [%r345+16], %r5207;
st.shared.u32 [%r345+20], %r5244;
st.shared.u32 [%r345+24], %r5281;
st.shared.u32 [%r345+28], %r5318;
st.shared.u32 [%r345+32], %r5355;
st.shared.u32 [%r345+36], %r5392;
st.shared.u32 [%r345+40], %r5429;
st.shared.u32 [%r345+44], %r5466;
st.shared.u32 [%r345+48], %r5503;
st.shared.u32 [%r345+52], %r5540;
st.shared.u32 [%r345+56], %r5577;
st.shared.u32 [%r345+60], %r5614;
barrier.sync 0;
ld.shared.u32 %r447, [%r346];
ld.shared.u32 %r448, [%r346+1024];
ld.shared.u32 %r449, [%r346+2048];
ld.shared.u32 %r450, [%r346+3072];
ld.shared.u32 %r451, [%r346+4096];
ld.shared.u32 %r452, [%r346+5120];
ld.shared.u32 %r453, [%r346+6144];
ld.shared.u32 %r454, [%r346+7168];
ld.shared.u32 %r455, [%r346+8192];
ld.shared.u32 %r456, [%r346+9216];
ld.shared.u32 %r457, [%r346+10240];
ld.shared.u32 %r458, [%r346+11264];
ld.shared.u32 %r459, [%r346+12288];
ld.shared.u32 %r460, [%r346+13312];
ld.shared.u32 %r461, [%r346+14336];
ld.shared.u32 %r462, [%r346+15360];
barrier.sync 0;
st.shared.u32 [%r345], %r4991;
st.shared.u32 [%r345+4], %r5103;
st.shared.u32 [%r345+8], %r5140;
st.shared.u32 [%r345+12], %r5177;
st.shared.u32 [%r345+16], %r5214;
st.shared.u32 [%r345+20], %r5251;
st.shared.u32 [%r345+24], %r5288;
st.shared.u32 [%r345+28], %r5325;
st.shared.u32 [%r345+32], %r5362;
st.shared.u32 [%r345+36], %r5399;
st.shared.u32 [%r345+40], %r5436;
st.shared.u32 [%r345+44], %r5473;
st.shared.u32 [%r345+48], %r5510;
st.shared.u32 [%r345+52], %r5547;
st.shared.u32 [%r345+56], %r5584;
st.shared.u32 [%r345+60], %r5621;
barrier.sync 0;
mov.f32 %f955, 0f3F800000;
mov.f32 %f954, 0fBF800000;
mov.f32 %f953, 0fBF6C835E;
mov.f32 %f952, 0f3EC3EF15;
mov.f32 %f951, 0fBEC3EF15;
mov.f32 %f950, 0f3F6C835E;
mov.f32 %f949, 0fBF3504F3;
mov.f32 %f948, 0f3F3504F3;
ld.shared.u32 %r5646, [%r346];
ld.shared.u32 %r5842, [%r346+1024];
ld.shared.u32 %r5696, [%r346+2048];
ld.shared.u32 %r5892, [%r346+3072];
ld.shared.u32 %r5658, [%r346+4096];
ld.shared.u32 %r5854, [%r346+5120];
ld.shared.u32 %r5708, [%r346+6144];
ld.shared.u32 %r5904, [%r346+7168];
ld.shared.u32 %r5647, [%r346+8192];
ld.shared.u32 %r5843, [%r346+9216];
ld.shared.u32 %r5697, [%r346+10240];
ld.shared.u32 %r5893, [%r346+11264];
ld.shared.u32 %r5659, [%r346+12288];
ld.shared.u32 %r5855, [%r346+13312];
ld.shared.u32 %r5709, [%r346+14336];
ld.shared.u32 %r5905, [%r346+15360];

	{add.f16x2 %r5642,%r447,%r455;
}

	
	{add.f16x2 %r5645,%r5646,%r5647;
}

	
	{sub.f16x2 %r5648,%r447,%r455;
}

	
	{sub.f16x2 %r5651,%r5646,%r5647;
}

	
	{add.f16x2 %r5654,%r451,%r459;
}

	
	{add.f16x2 %r5657,%r5658,%r5659;
}

	
	{sub.f16x2 %r5660,%r451,%r459;
}

	
	{sub.f16x2 %r5663,%r5658,%r5659;
}

	
	{xor.b32 %r5666,%r5660,0x80008000;
}

	
	{add.f16x2 %r5668,%r5642,%r5654;
}

	
	{add.f16x2 %r5671,%r5645,%r5657;
}

	
	{sub.f16x2 %r5674,%r5642,%r5654;
}

	
	{sub.f16x2 %r5677,%r5645,%r5657;
}

	
	{add.f16x2 %r5680,%r5648,%r5663;
}

	
	{add.f16x2 %r5683,%r5651,%r5666;
}

	
	{sub.f16x2 %r5686,%r5648,%r5663;
}

	
	{sub.f16x2 %r5689,%r5651,%r5666;
}

	
	{add.f16x2 %r5692,%r449,%r457;
}

	
	{add.f16x2 %r5695,%r5696,%r5697;
}

	
	{sub.f16x2 %r5698,%r449,%r457;
}

	
	{sub.f16x2 %r5701,%r5696,%r5697;
}

	
	{add.f16x2 %r5704,%r453,%r461;
}

	
	{add.f16x2 %r5707,%r5708,%r5709;
}

	
	{sub.f16x2 %r5710,%r453,%r461;
}

	
	{sub.f16x2 %r5713,%r5708,%r5709;
}

	
	{xor.b32 %r5716,%r5710,0x80008000;
}

	
	{add.f16x2 %r5718,%r5692,%r5704;
}

	
	{add.f16x2 %r5721,%r5695,%r5707;
}

	
	{sub.f16x2 %r5724,%r5692,%r5704;
}

	
	{sub.f16x2 %r5727,%r5695,%r5707;
}

	
	{add.f16x2 %r5730,%r5698,%r5713;
}

	
	{add.f16x2 %r5733,%r5701,%r5716;
}

	
	{sub.f16x2 %r5736,%r5698,%r5713;
}

	
	{sub.f16x2 %r5739,%r5701,%r5716;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f948;
cvt.rn.f16.f32 high, %f948;
mov.b32 %r5742, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f949;
cvt.rn.f16.f32 high, %f949;
mov.b32 %r5743, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f949;
cvt.rn.f16.f32 high, %f949;
mov.b32 %r5746, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f949;
cvt.rn.f16.f32 high, %f949;
mov.b32 %r5747, {low,high};}


	
	{mul.f16x2 %r5756,%r5730,%r5742;
}

	
	{mul.f16x2 %r5759,%r5733,%r5743;
}

	
	{sub.f16x2 %r5762,%r5756,%r5759;
}

	
	{mul.f16x2 %r5765,%r5730,%r5743;
}

	
	{fma.rn.f16x2 %r5768,%r5733,%r5742,%r5765;
}

	
	{xor.b32 %r5772,%r5724,0x80008000;
}

	
	{mul.f16x2 %r5774,%r5736,%r5746;
}

	
	{mul.f16x2 %r5777,%r5739,%r5747;
}

	
	{sub.f16x2 %r5780,%r5774,%r5777;
}

	
	{mul.f16x2 %r5783,%r5736,%r5747;
}

	
	{fma.rn.f16x2 %r5786,%r5739,%r5746,%r5783;
}

	
	{add.f16x2 %r5790,%r5668,%r5718;
}

	
	{add.f16x2 %r5793,%r5671,%r5721;
}

	
	{sub.f16x2 %r5796,%r5668,%r5718;
}

	
	{sub.f16x2 %r5799,%r5671,%r5721;
}

	
	{add.f16x2 %r5802,%r5680,%r5762;
}

	
	{add.f16x2 %r5805,%r5683,%r5768;
}

	
	{sub.f16x2 %r5808,%r5680,%r5762;
}

	
	{sub.f16x2 %r5811,%r5683,%r5768;
}

	
	{add.f16x2 %r5814,%r5674,%r5727;
}

	
	{add.f16x2 %r5817,%r5677,%r5772;
}

	
	{sub.f16x2 %r5820,%r5674,%r5727;
}

	
	{sub.f16x2 %r5823,%r5677,%r5772;
}

	
	{add.f16x2 %r5826,%r5686,%r5780;
}

	
	{add.f16x2 %r5829,%r5689,%r5786;
}

	
	{sub.f16x2 %r5832,%r5686,%r5780;
}

	
	{sub.f16x2 %r5835,%r5689,%r5786;
}

	
	{add.f16x2 %r5838,%r448,%r456;
}

	
	{add.f16x2 %r5841,%r5842,%r5843;
}

	
	{sub.f16x2 %r5844,%r448,%r456;
}

	
	{sub.f16x2 %r5847,%r5842,%r5843;
}

	
	{add.f16x2 %r5850,%r452,%r460;
}

	
	{add.f16x2 %r5853,%r5854,%r5855;
}

	
	{sub.f16x2 %r5856,%r452,%r460;
}

	
	{sub.f16x2 %r5859,%r5854,%r5855;
}

	
	{xor.b32 %r5862,%r5856,0x80008000;
}

	
	{add.f16x2 %r5864,%r5838,%r5850;
}

	
	{add.f16x2 %r5867,%r5841,%r5853;
}

	
	{sub.f16x2 %r5870,%r5838,%r5850;
}

	
	{sub.f16x2 %r5873,%r5841,%r5853;
}

	
	{add.f16x2 %r5876,%r5844,%r5859;
}

	
	{add.f16x2 %r5879,%r5847,%r5862;
}

	
	{sub.f16x2 %r5882,%r5844,%r5859;
}

	
	{sub.f16x2 %r5885,%r5847,%r5862;
}

	
	{add.f16x2 %r5888,%r450,%r458;
}

	
	{add.f16x2 %r5891,%r5892,%r5893;
}

	
	{sub.f16x2 %r5894,%r450,%r458;
}

	
	{sub.f16x2 %r5897,%r5892,%r5893;
}

	
	{add.f16x2 %r5900,%r454,%r462;
}

	
	{add.f16x2 %r5903,%r5904,%r5905;
}

	
	{sub.f16x2 %r5906,%r454,%r462;
}

	
	{sub.f16x2 %r5909,%r5904,%r5905;
}

	
	{xor.b32 %r5912,%r5906,0x80008000;
}

	
	{add.f16x2 %r5914,%r5888,%r5900;
}

	
	{add.f16x2 %r5917,%r5891,%r5903;
}

	
	{sub.f16x2 %r5920,%r5888,%r5900;
}

	
	{sub.f16x2 %r5923,%r5891,%r5903;
}

	
	{add.f16x2 %r5926,%r5894,%r5909;
}

	
	{add.f16x2 %r5929,%r5897,%r5912;
}

	
	{sub.f16x2 %r5932,%r5894,%r5909;
}

	
	{sub.f16x2 %r5935,%r5897,%r5912;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f948;
cvt.rn.f16.f32 high, %f948;
mov.b32 %r5938, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f949;
cvt.rn.f16.f32 high, %f949;
mov.b32 %r5939, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f949;
cvt.rn.f16.f32 high, %f949;
mov.b32 %r5942, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f949;
cvt.rn.f16.f32 high, %f949;
mov.b32 %r5943, {low,high};}


	
	{mul.f16x2 %r5952,%r5926,%r5938;
}

	
	{mul.f16x2 %r5955,%r5929,%r5939;
}

	
	{sub.f16x2 %r5958,%r5952,%r5955;
}

	
	{mul.f16x2 %r5961,%r5926,%r5939;
}

	
	{fma.rn.f16x2 %r5964,%r5929,%r5938,%r5961;
}

	
	{xor.b32 %r5968,%r5920,0x80008000;
}

	
	{mul.f16x2 %r5970,%r5932,%r5942;
}

	
	{mul.f16x2 %r5973,%r5935,%r5943;
}

	
	{sub.f16x2 %r5976,%r5970,%r5973;
}

	
	{mul.f16x2 %r5979,%r5932,%r5943;
}

	
	{fma.rn.f16x2 %r5982,%r5935,%r5942,%r5979;
}

	
	{add.f16x2 %r5986,%r5864,%r5914;
}

	
	{add.f16x2 %r5989,%r5867,%r5917;
}

	
	{sub.f16x2 %r5992,%r5864,%r5914;
}

	
	{sub.f16x2 %r5995,%r5867,%r5917;
}

	
	{add.f16x2 %r5998,%r5876,%r5958;
}

	
	{add.f16x2 %r6001,%r5879,%r5964;
}

	
	{sub.f16x2 %r6004,%r5876,%r5958;
}

	
	{sub.f16x2 %r6007,%r5879,%r5964;
}

	
	{add.f16x2 %r6010,%r5870,%r5923;
}

	
	{add.f16x2 %r6013,%r5873,%r5968;
}

	
	{sub.f16x2 %r6016,%r5870,%r5923;
}

	
	{sub.f16x2 %r6019,%r5873,%r5968;
}

	
	{add.f16x2 %r6022,%r5882,%r5976;
}

	
	{add.f16x2 %r6025,%r5885,%r5982;
}

	
	{sub.f16x2 %r6028,%r5882,%r5976;
}

	
	{sub.f16x2 %r6031,%r5885,%r5982;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f950;
cvt.rn.f16.f32 high, %f950;
mov.b32 %r6034, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f951;
cvt.rn.f16.f32 high, %f951;
mov.b32 %r6035, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f948;
cvt.rn.f16.f32 high, %f948;
mov.b32 %r6036, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f949;
cvt.rn.f16.f32 high, %f949;
mov.b32 %r6037, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f952;
cvt.rn.f16.f32 high, %f952;
mov.b32 %r6038, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f953;
cvt.rn.f16.f32 high, %f953;
mov.b32 %r6039, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f951;
cvt.rn.f16.f32 high, %f951;
mov.b32 %r6042, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f953;
cvt.rn.f16.f32 high, %f953;
mov.b32 %r6043, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f949;
cvt.rn.f16.f32 high, %f949;
mov.b32 %r6044, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f949;
cvt.rn.f16.f32 high, %f949;
mov.b32 %r6045, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f953;
cvt.rn.f16.f32 high, %f953;
mov.b32 %r6046, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f951;
cvt.rn.f16.f32 high, %f951;
mov.b32 %r6047, {low,high};}


	
	{mul.f16x2 %r6064,%r5998,%r6034;
}

	
	{mul.f16x2 %r6067,%r6001,%r6035;
}

	
	{sub.f16x2 %r6070,%r6064,%r6067;
}

	
	{mul.f16x2 %r6073,%r5998,%r6035;
}

	
	{fma.rn.f16x2 %r6076,%r6001,%r6034,%r6073;
}

	
	{mul.f16x2 %r6080,%r6010,%r6036;
}

	
	{mul.f16x2 %r6083,%r6013,%r6037;
}

	
	{sub.f16x2 %r6086,%r6080,%r6083;
}

	
	{mul.f16x2 %r6089,%r6010,%r6037;
}

	
	{fma.rn.f16x2 %r6092,%r6013,%r6036,%r6089;
}

	
	{mul.f16x2 %r6096,%r6022,%r6038;
}

	
	{mul.f16x2 %r6099,%r6025,%r6039;
}

	
	{sub.f16x2 %r6102,%r6096,%r6099;
}

	
	{mul.f16x2 %r6105,%r6022,%r6039;
}

	
	{fma.rn.f16x2 %r6108,%r6025,%r6038,%r6105;
}

	
	{xor.b32 %r6112,%r5992,0x80008000;
}

	
	{mul.f16x2 %r6114,%r6004,%r6042;
}

	
	{mul.f16x2 %r6117,%r6007,%r6043;
}

	
	{sub.f16x2 %r6120,%r6114,%r6117;
}

	
	{mul.f16x2 %r6123,%r6004,%r6043;
}

	
	{fma.rn.f16x2 %r6126,%r6007,%r6042,%r6123;
}

	
	{mul.f16x2 %r6130,%r6016,%r6044;
}

	
	{mul.f16x2 %r6133,%r6019,%r6045;
}

	
	{sub.f16x2 %r6136,%r6130,%r6133;
}

	
	{mul.f16x2 %r6139,%r6016,%r6045;
}

	
	{fma.rn.f16x2 %r6142,%r6019,%r6044,%r6139;
}

	
	{mul.f16x2 %r6146,%r6028,%r6046;
}

	
	{mul.f16x2 %r6149,%r6031,%r6047;
}

	
	{sub.f16x2 %r6152,%r6146,%r6149;
}

	
	{mul.f16x2 %r6155,%r6028,%r6047;
}

	
	{fma.rn.f16x2 %r6158,%r6031,%r6046,%r6155;
}

	
	{add.f16x2 %r6162,%r5790,%r5986;
}

	
	{add.f16x2 %r6165,%r5793,%r5989;
}

	
	{sub.f16x2 %r6168,%r5790,%r5986;
}

	
	{sub.f16x2 %r6171,%r5793,%r5989;
}

	
	{add.f16x2 %r6174,%r5802,%r6070;
}

	
	{add.f16x2 %r6177,%r5805,%r6076;
}

	
	{sub.f16x2 %r6180,%r5802,%r6070;
}

	
	{sub.f16x2 %r6183,%r5805,%r6076;
}

	
	{add.f16x2 %r6186,%r5814,%r6086;
}

	
	{add.f16x2 %r6189,%r5817,%r6092;
}

	
	{sub.f16x2 %r6192,%r5814,%r6086;
}

	
	{sub.f16x2 %r6195,%r5817,%r6092;
}

	
	{add.f16x2 %r6198,%r5826,%r6102;
}

	
	{add.f16x2 %r6201,%r5829,%r6108;
}

	
	{sub.f16x2 %r6204,%r5826,%r6102;
}

	
	{sub.f16x2 %r6207,%r5829,%r6108;
}

	
	{add.f16x2 %r6210,%r5796,%r5995;
}

	
	{add.f16x2 %r6213,%r5799,%r6112;
}

	
	{sub.f16x2 %r6216,%r5796,%r5995;
}

	
	{sub.f16x2 %r6219,%r5799,%r6112;
}

	
	{add.f16x2 %r6222,%r5808,%r6120;
}

	
	{add.f16x2 %r6225,%r5811,%r6126;
}

	
	{sub.f16x2 %r6228,%r5808,%r6120;
}

	
	{sub.f16x2 %r6231,%r5811,%r6126;
}

	
	{add.f16x2 %r6234,%r5820,%r6136;
}

	
	{add.f16x2 %r6237,%r5823,%r6142;
}

	
	{sub.f16x2 %r6240,%r5820,%r6136;
}

	
	{sub.f16x2 %r6243,%r5823,%r6142;
}

	
	{add.f16x2 %r6246,%r5832,%r6152;
}

	
	{add.f16x2 %r6249,%r5835,%r6158;
}

	
	{sub.f16x2 %r6252,%r5832,%r6152;
}

	
	{sub.f16x2 %r6255,%r5835,%r6158;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f338;
cvt.rn.f16.f32 high, %f339;
mov.b32 %r6258, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6261, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6263, {high,high};}


	
	{mul.f16x2 %r6265,%r6177,%r6263;
}

	
	{xor.b32 %r6268,%r6265,0x80008000;
}

	
	{fma.rn.f16x2 %r6270,%r6174,%r6261,%r6268;
}

	
	{mul.f16x2 %r6274,%r6174,%r6263;
}

	
	{fma.rn.f16x2 %r6277,%r6177,%r6261,%r6274;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6281, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6283, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f954;
cvt.rn.f16.f32 high, %f955;
mov.b32 %r6285, {low,high};}


	
	{mul.f16x2 %r6286,%r6283,%r6285;
}

	
	{mul.f16x2 %r6289,%r6258,%r6281;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6292, {high,low};}


	
	{fma.rn.f16x2 %r6294,%r6286,%r6292,%r6289;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6294;
mov.b32 %r6298, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6294;
mov.b32 %r6300, {high,high};}


	
	{mul.f16x2 %r6302,%r6189,%r6300;
}

	
	{xor.b32 %r6305,%r6302,0x80008000;
}

	
	{fma.rn.f16x2 %r6307,%r6186,%r6298,%r6305;
}

	
	{mul.f16x2 %r6311,%r6186,%r6300;
}

	
	{fma.rn.f16x2 %r6314,%r6189,%r6298,%r6311;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6318, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6320, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f954;
cvt.rn.f16.f32 high, %f955;
mov.b32 %r6322, {low,high};}


	
	{mul.f16x2 %r6323,%r6320,%r6322;
}

	
	{mul.f16x2 %r6326,%r6294,%r6318;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6294;
mov.b32 %r6329, {high,low};}


	
	{fma.rn.f16x2 %r6331,%r6323,%r6329,%r6326;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6331;
mov.b32 %r6335, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6331;
mov.b32 %r6337, {high,high};}


	
	{mul.f16x2 %r6339,%r6201,%r6337;
}

	
	{xor.b32 %r6342,%r6339,0x80008000;
}

	
	{fma.rn.f16x2 %r6344,%r6198,%r6335,%r6342;
}

	
	{mul.f16x2 %r6348,%r6198,%r6337;
}

	
	{fma.rn.f16x2 %r6351,%r6201,%r6335,%r6348;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6355, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6357, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f954;
cvt.rn.f16.f32 high, %f955;
mov.b32 %r6359, {low,high};}


	
	{mul.f16x2 %r6360,%r6357,%r6359;
}

	
	{mul.f16x2 %r6363,%r6331,%r6355;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6331;
mov.b32 %r6366, {high,low};}


	
	{fma.rn.f16x2 %r6368,%r6360,%r6366,%r6363;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6368;
mov.b32 %r6372, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6368;
mov.b32 %r6374, {high,high};}


	
	{mul.f16x2 %r6376,%r6213,%r6374;
}

	
	{xor.b32 %r6379,%r6376,0x80008000;
}

	
	{fma.rn.f16x2 %r6381,%r6210,%r6372,%r6379;
}

	
	{mul.f16x2 %r6385,%r6210,%r6374;
}

	
	{fma.rn.f16x2 %r6388,%r6213,%r6372,%r6385;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6392, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6394, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f954;
cvt.rn.f16.f32 high, %f955;
mov.b32 %r6396, {low,high};}


	
	{mul.f16x2 %r6397,%r6394,%r6396;
}

	
	{mul.f16x2 %r6400,%r6368,%r6392;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6368;
mov.b32 %r6403, {high,low};}


	
	{fma.rn.f16x2 %r6405,%r6397,%r6403,%r6400;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6405;
mov.b32 %r6409, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6405;
mov.b32 %r6411, {high,high};}


	
	{mul.f16x2 %r6413,%r6225,%r6411;
}

	
	{xor.b32 %r6416,%r6413,0x80008000;
}

	
	{fma.rn.f16x2 %r6418,%r6222,%r6409,%r6416;
}

	
	{mul.f16x2 %r6422,%r6222,%r6411;
}

	
	{fma.rn.f16x2 %r6425,%r6225,%r6409,%r6422;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6429, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6431, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f954;
cvt.rn.f16.f32 high, %f955;
mov.b32 %r6433, {low,high};}


	
	{mul.f16x2 %r6434,%r6431,%r6433;
}

	
	{mul.f16x2 %r6437,%r6405,%r6429;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6405;
mov.b32 %r6440, {high,low};}


	
	{fma.rn.f16x2 %r6442,%r6434,%r6440,%r6437;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6442;
mov.b32 %r6446, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6442;
mov.b32 %r6448, {high,high};}


	
	{mul.f16x2 %r6450,%r6237,%r6448;
}

	
	{xor.b32 %r6453,%r6450,0x80008000;
}

	
	{fma.rn.f16x2 %r6455,%r6234,%r6446,%r6453;
}

	
	{mul.f16x2 %r6459,%r6234,%r6448;
}

	
	{fma.rn.f16x2 %r6462,%r6237,%r6446,%r6459;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6466, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6468, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f954;
cvt.rn.f16.f32 high, %f955;
mov.b32 %r6470, {low,high};}


	
	{mul.f16x2 %r6471,%r6468,%r6470;
}

	
	{mul.f16x2 %r6474,%r6442,%r6466;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6442;
mov.b32 %r6477, {high,low};}


	
	{fma.rn.f16x2 %r6479,%r6471,%r6477,%r6474;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6479;
mov.b32 %r6483, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6479;
mov.b32 %r6485, {high,high};}


	
	{mul.f16x2 %r6487,%r6249,%r6485;
}

	
	{xor.b32 %r6490,%r6487,0x80008000;
}

	
	{fma.rn.f16x2 %r6492,%r6246,%r6483,%r6490;
}

	
	{mul.f16x2 %r6496,%r6246,%r6485;
}

	
	{fma.rn.f16x2 %r6499,%r6249,%r6483,%r6496;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6503, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6505, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f954;
cvt.rn.f16.f32 high, %f955;
mov.b32 %r6507, {low,high};}


	
	{mul.f16x2 %r6508,%r6505,%r6507;
}

	
	{mul.f16x2 %r6511,%r6479,%r6503;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6479;
mov.b32 %r6514, {high,low};}


	
	{fma.rn.f16x2 %r6516,%r6508,%r6514,%r6511;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6516;
mov.b32 %r6520, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6516;
mov.b32 %r6522, {high,high};}


	
	{mul.f16x2 %r6524,%r6171,%r6522;
}

	
	{xor.b32 %r6527,%r6524,0x80008000;
}

	
	{fma.rn.f16x2 %r6529,%r6168,%r6520,%r6527;
}

	
	{mul.f16x2 %r6533,%r6168,%r6522;
}

	
	{fma.rn.f16x2 %r6536,%r6171,%r6520,%r6533;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6540, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6542, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f954;
cvt.rn.f16.f32 high, %f955;
mov.b32 %r6544, {low,high};}


	
	{mul.f16x2 %r6545,%r6542,%r6544;
}

	
	{mul.f16x2 %r6548,%r6516,%r6540;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6516;
mov.b32 %r6551, {high,low};}


	
	{fma.rn.f16x2 %r6553,%r6545,%r6551,%r6548;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6553;
mov.b32 %r6557, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6553;
mov.b32 %r6559, {high,high};}


	
	{mul.f16x2 %r6561,%r6183,%r6559;
}

	
	{xor.b32 %r6564,%r6561,0x80008000;
}

	
	{fma.rn.f16x2 %r6566,%r6180,%r6557,%r6564;
}

	
	{mul.f16x2 %r6570,%r6180,%r6559;
}

	
	{fma.rn.f16x2 %r6573,%r6183,%r6557,%r6570;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6577, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6579, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f954;
cvt.rn.f16.f32 high, %f955;
mov.b32 %r6581, {low,high};}


	
	{mul.f16x2 %r6582,%r6579,%r6581;
}

	
	{mul.f16x2 %r6585,%r6553,%r6577;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6553;
mov.b32 %r6588, {high,low};}


	
	{fma.rn.f16x2 %r6590,%r6582,%r6588,%r6585;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6590;
mov.b32 %r6594, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6590;
mov.b32 %r6596, {high,high};}


	
	{mul.f16x2 %r6598,%r6195,%r6596;
}

	
	{xor.b32 %r6601,%r6598,0x80008000;
}

	
	{fma.rn.f16x2 %r6603,%r6192,%r6594,%r6601;
}

	
	{mul.f16x2 %r6607,%r6192,%r6596;
}

	
	{fma.rn.f16x2 %r6610,%r6195,%r6594,%r6607;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6614, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6616, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f954;
cvt.rn.f16.f32 high, %f955;
mov.b32 %r6618, {low,high};}


	
	{mul.f16x2 %r6619,%r6616,%r6618;
}

	
	{mul.f16x2 %r6622,%r6590,%r6614;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6590;
mov.b32 %r6625, {high,low};}


	
	{fma.rn.f16x2 %r6627,%r6619,%r6625,%r6622;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6627;
mov.b32 %r6631, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6627;
mov.b32 %r6633, {high,high};}


	
	{mul.f16x2 %r6635,%r6207,%r6633;
}

	
	{xor.b32 %r6638,%r6635,0x80008000;
}

	
	{fma.rn.f16x2 %r6640,%r6204,%r6631,%r6638;
}

	
	{mul.f16x2 %r6644,%r6204,%r6633;
}

	
	{fma.rn.f16x2 %r6647,%r6207,%r6631,%r6644;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6651, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6653, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f954;
cvt.rn.f16.f32 high, %f955;
mov.b32 %r6655, {low,high};}


	
	{mul.f16x2 %r6656,%r6653,%r6655;
}

	
	{mul.f16x2 %r6659,%r6627,%r6651;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6627;
mov.b32 %r6662, {high,low};}


	
	{fma.rn.f16x2 %r6664,%r6656,%r6662,%r6659;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6664;
mov.b32 %r6668, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6664;
mov.b32 %r6670, {high,high};}


	
	{mul.f16x2 %r6672,%r6219,%r6670;
}

	
	{xor.b32 %r6675,%r6672,0x80008000;
}

	
	{fma.rn.f16x2 %r6677,%r6216,%r6668,%r6675;
}

	
	{mul.f16x2 %r6681,%r6216,%r6670;
}

	
	{fma.rn.f16x2 %r6684,%r6219,%r6668,%r6681;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6688, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6690, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f954;
cvt.rn.f16.f32 high, %f955;
mov.b32 %r6692, {low,high};}


	
	{mul.f16x2 %r6693,%r6690,%r6692;
}

	
	{mul.f16x2 %r6696,%r6664,%r6688;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6664;
mov.b32 %r6699, {high,low};}


	
	{fma.rn.f16x2 %r6701,%r6693,%r6699,%r6696;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6701;
mov.b32 %r6705, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6701;
mov.b32 %r6707, {high,high};}


	
	{mul.f16x2 %r6709,%r6231,%r6707;
}

	
	{xor.b32 %r6712,%r6709,0x80008000;
}

	
	{fma.rn.f16x2 %r6714,%r6228,%r6705,%r6712;
}

	
	{mul.f16x2 %r6718,%r6228,%r6707;
}

	
	{fma.rn.f16x2 %r6721,%r6231,%r6705,%r6718;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6725, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6727, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f954;
cvt.rn.f16.f32 high, %f955;
mov.b32 %r6729, {low,high};}


	
	{mul.f16x2 %r6730,%r6727,%r6729;
}

	
	{mul.f16x2 %r6733,%r6701,%r6725;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6701;
mov.b32 %r6736, {high,low};}


	
	{fma.rn.f16x2 %r6738,%r6730,%r6736,%r6733;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6738;
mov.b32 %r6742, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6738;
mov.b32 %r6744, {high,high};}


	
	{mul.f16x2 %r6746,%r6243,%r6744;
}

	
	{xor.b32 %r6749,%r6746,0x80008000;
}

	
	{fma.rn.f16x2 %r6751,%r6240,%r6742,%r6749;
}

	
	{mul.f16x2 %r6755,%r6240,%r6744;
}

	
	{fma.rn.f16x2 %r6758,%r6243,%r6742,%r6755;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6762, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6258;
mov.b32 %r6764, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f954;
cvt.rn.f16.f32 high, %f955;
mov.b32 %r6766, {low,high};}


	
	{mul.f16x2 %r6767,%r6764,%r6766;
}

	
	{mul.f16x2 %r6770,%r6738,%r6762;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6738;
mov.b32 %r6773, {high,low};}


	
	{fma.rn.f16x2 %r6775,%r6767,%r6773,%r6770;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6775;
mov.b32 %r6779, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6775;
mov.b32 %r6781, {high,high};}


	
	{mul.f16x2 %r6783,%r6255,%r6781;
}

	
	{xor.b32 %r6786,%r6783,0x80008000;
}

	
	{fma.rn.f16x2 %r6788,%r6252,%r6779,%r6786;
}

	
	{mul.f16x2 %r6792,%r6252,%r6781;
}

	
	{fma.rn.f16x2 %r6795,%r6255,%r6779,%r6792;
}

	barrier.sync 0;
st.shared.u32 [%r397], %r6162;
st.shared.u32 [%r397+64], %r6270;
st.shared.u32 [%r397+128], %r6307;
st.shared.u32 [%r397+192], %r6344;
st.shared.u32 [%r397+256], %r6381;
st.shared.u32 [%r397+320], %r6418;
st.shared.u32 [%r397+384], %r6455;
st.shared.u32 [%r397+448], %r6492;
st.shared.u32 [%r397+512], %r6529;
st.shared.u32 [%r397+576], %r6566;
st.shared.u32 [%r397+640], %r6603;
st.shared.u32 [%r397+704], %r6640;
st.shared.u32 [%r397+768], %r6677;
st.shared.u32 [%r397+832], %r6714;
st.shared.u32 [%r397+896], %r6751;
st.shared.u32 [%r397+960], %r6788;
barrier.sync 0;
ld.shared.u32 %r495, [%r398];
ld.shared.u32 %r496, [%r398+1024];
ld.shared.u32 %r497, [%r398+2048];
ld.shared.u32 %r498, [%r398+3072];
ld.shared.u32 %r499, [%r398+4096];
ld.shared.u32 %r500, [%r398+5120];
ld.shared.u32 %r501, [%r398+6144];
ld.shared.u32 %r502, [%r398+7168];
ld.shared.u32 %r503, [%r398+8192];
ld.shared.u32 %r504, [%r398+9216];
ld.shared.u32 %r505, [%r398+10240];
ld.shared.u32 %r506, [%r398+11264];
ld.shared.u32 %r507, [%r398+12288];
ld.shared.u32 %r508, [%r398+13312];
ld.shared.u32 %r509, [%r398+14336];
ld.shared.u32 %r510, [%r398+15360];
barrier.sync 0;
st.shared.u32 [%r397], %r6165;
st.shared.u32 [%r397+64], %r6277;
st.shared.u32 [%r397+128], %r6314;
st.shared.u32 [%r397+192], %r6351;
st.shared.u32 [%r397+256], %r6388;
st.shared.u32 [%r397+320], %r6425;
st.shared.u32 [%r397+384], %r6462;
st.shared.u32 [%r397+448], %r6499;
st.shared.u32 [%r397+512], %r6536;
st.shared.u32 [%r397+576], %r6573;
st.shared.u32 [%r397+640], %r6610;
st.shared.u32 [%r397+704], %r6647;
st.shared.u32 [%r397+768], %r6684;
st.shared.u32 [%r397+832], %r6721;
st.shared.u32 [%r397+896], %r6758;
st.shared.u32 [%r397+960], %r6795;
barrier.sync 0;
mov.f32 %f961, 0fBF6C835E;
mov.f32 %f960, 0f3EC3EF15;
mov.f32 %f959, 0fBEC3EF15;
mov.f32 %f958, 0f3F6C835E;
mov.f32 %f957, 0fBF3504F3;
mov.f32 %f956, 0f3F3504F3;
ld.shared.u32 %r6820, [%r398];
ld.shared.u32 %r7016, [%r398+1024];
ld.shared.u32 %r6870, [%r398+2048];
ld.shared.u32 %r7066, [%r398+3072];
ld.shared.u32 %r6832, [%r398+4096];
ld.shared.u32 %r7028, [%r398+5120];
ld.shared.u32 %r6882, [%r398+6144];
ld.shared.u32 %r7078, [%r398+7168];
ld.shared.u32 %r6821, [%r398+8192];
ld.shared.u32 %r7017, [%r398+9216];
ld.shared.u32 %r6871, [%r398+10240];
ld.shared.u32 %r7067, [%r398+11264];
ld.shared.u32 %r6833, [%r398+12288];
ld.shared.u32 %r7029, [%r398+13312];
ld.shared.u32 %r6883, [%r398+14336];
ld.shared.u32 %r7079, [%r398+15360];

	{add.f16x2 %r6816,%r495,%r503;
}

	
	{add.f16x2 %r6819,%r6820,%r6821;
}

	
	{sub.f16x2 %r6822,%r495,%r503;
}

	
	{sub.f16x2 %r6825,%r6820,%r6821;
}

	
	{add.f16x2 %r6828,%r499,%r507;
}

	
	{add.f16x2 %r6831,%r6832,%r6833;
}

	
	{sub.f16x2 %r6834,%r499,%r507;
}

	
	{sub.f16x2 %r6837,%r6832,%r6833;
}

	
	{xor.b32 %r6840,%r6834,0x80008000;
}

	
	{add.f16x2 %r6842,%r6816,%r6828;
}

	
	{add.f16x2 %r6845,%r6819,%r6831;
}

	
	{sub.f16x2 %r6848,%r6816,%r6828;
}

	
	{sub.f16x2 %r6851,%r6819,%r6831;
}

	
	{add.f16x2 %r6854,%r6822,%r6837;
}

	
	{add.f16x2 %r6857,%r6825,%r6840;
}

	
	{sub.f16x2 %r6860,%r6822,%r6837;
}

	
	{sub.f16x2 %r6863,%r6825,%r6840;
}

	
	{add.f16x2 %r6866,%r497,%r505;
}

	
	{add.f16x2 %r6869,%r6870,%r6871;
}

	
	{sub.f16x2 %r6872,%r497,%r505;
}

	
	{sub.f16x2 %r6875,%r6870,%r6871;
}

	
	{add.f16x2 %r6878,%r501,%r509;
}

	
	{add.f16x2 %r6881,%r6882,%r6883;
}

	
	{sub.f16x2 %r6884,%r501,%r509;
}

	
	{sub.f16x2 %r6887,%r6882,%r6883;
}

	
	{xor.b32 %r6890,%r6884,0x80008000;
}

	
	{add.f16x2 %r6892,%r6866,%r6878;
}

	
	{add.f16x2 %r6895,%r6869,%r6881;
}

	
	{sub.f16x2 %r6898,%r6866,%r6878;
}

	
	{sub.f16x2 %r6901,%r6869,%r6881;
}

	
	{add.f16x2 %r6904,%r6872,%r6887;
}

	
	{add.f16x2 %r6907,%r6875,%r6890;
}

	
	{sub.f16x2 %r6910,%r6872,%r6887;
}

	
	{sub.f16x2 %r6913,%r6875,%r6890;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f956;
cvt.rn.f16.f32 high, %f956;
mov.b32 %r6916, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f957;
cvt.rn.f16.f32 high, %f957;
mov.b32 %r6917, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f957;
cvt.rn.f16.f32 high, %f957;
mov.b32 %r6920, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f957;
cvt.rn.f16.f32 high, %f957;
mov.b32 %r6921, {low,high};}


	
	{mul.f16x2 %r6930,%r6904,%r6916;
}

	
	{mul.f16x2 %r6933,%r6907,%r6917;
}

	
	{sub.f16x2 %r6936,%r6930,%r6933;
}

	
	{mul.f16x2 %r6939,%r6904,%r6917;
}

	
	{fma.rn.f16x2 %r6942,%r6907,%r6916,%r6939;
}

	
	{xor.b32 %r6946,%r6898,0x80008000;
}

	
	{mul.f16x2 %r6948,%r6910,%r6920;
}

	
	{mul.f16x2 %r6951,%r6913,%r6921;
}

	
	{sub.f16x2 %r6954,%r6948,%r6951;
}

	
	{mul.f16x2 %r6957,%r6910,%r6921;
}

	
	{fma.rn.f16x2 %r6960,%r6913,%r6920,%r6957;
}

	
	{add.f16x2 %r6964,%r6842,%r6892;
}

	
	{add.f16x2 %r6967,%r6845,%r6895;
}

	
	{sub.f16x2 %r6970,%r6842,%r6892;
}

	
	{sub.f16x2 %r6973,%r6845,%r6895;
}

	
	{add.f16x2 %r6976,%r6854,%r6936;
}

	
	{add.f16x2 %r6979,%r6857,%r6942;
}

	
	{sub.f16x2 %r6982,%r6854,%r6936;
}

	
	{sub.f16x2 %r6985,%r6857,%r6942;
}

	
	{add.f16x2 %r6988,%r6848,%r6901;
}

	
	{add.f16x2 %r6991,%r6851,%r6946;
}

	
	{sub.f16x2 %r6994,%r6848,%r6901;
}

	
	{sub.f16x2 %r6997,%r6851,%r6946;
}

	
	{add.f16x2 %r7000,%r6860,%r6954;
}

	
	{add.f16x2 %r7003,%r6863,%r6960;
}

	
	{sub.f16x2 %r7006,%r6860,%r6954;
}

	
	{sub.f16x2 %r7009,%r6863,%r6960;
}

	
	{add.f16x2 %r7012,%r496,%r504;
}

	
	{add.f16x2 %r7015,%r7016,%r7017;
}

	
	{sub.f16x2 %r7018,%r496,%r504;
}

	
	{sub.f16x2 %r7021,%r7016,%r7017;
}

	
	{add.f16x2 %r7024,%r500,%r508;
}

	
	{add.f16x2 %r7027,%r7028,%r7029;
}

	
	{sub.f16x2 %r7030,%r500,%r508;
}

	
	{sub.f16x2 %r7033,%r7028,%r7029;
}

	
	{xor.b32 %r7036,%r7030,0x80008000;
}

	
	{add.f16x2 %r7038,%r7012,%r7024;
}

	
	{add.f16x2 %r7041,%r7015,%r7027;
}

	
	{sub.f16x2 %r7044,%r7012,%r7024;
}

	
	{sub.f16x2 %r7047,%r7015,%r7027;
}

	
	{add.f16x2 %r7050,%r7018,%r7033;
}

	
	{add.f16x2 %r7053,%r7021,%r7036;
}

	
	{sub.f16x2 %r7056,%r7018,%r7033;
}

	
	{sub.f16x2 %r7059,%r7021,%r7036;
}

	
	{add.f16x2 %r7062,%r498,%r506;
}

	
	{add.f16x2 %r7065,%r7066,%r7067;
}

	
	{sub.f16x2 %r7068,%r498,%r506;
}

	
	{sub.f16x2 %r7071,%r7066,%r7067;
}

	
	{add.f16x2 %r7074,%r502,%r510;
}

	
	{add.f16x2 %r7077,%r7078,%r7079;
}

	
	{sub.f16x2 %r7080,%r502,%r510;
}

	
	{sub.f16x2 %r7083,%r7078,%r7079;
}

	
	{xor.b32 %r7086,%r7080,0x80008000;
}

	
	{add.f16x2 %r7088,%r7062,%r7074;
}

	
	{add.f16x2 %r7091,%r7065,%r7077;
}

	
	{sub.f16x2 %r7094,%r7062,%r7074;
}

	
	{sub.f16x2 %r7097,%r7065,%r7077;
}

	
	{add.f16x2 %r7100,%r7068,%r7083;
}

	
	{add.f16x2 %r7103,%r7071,%r7086;
}

	
	{sub.f16x2 %r7106,%r7068,%r7083;
}

	
	{sub.f16x2 %r7109,%r7071,%r7086;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f956;
cvt.rn.f16.f32 high, %f956;
mov.b32 %r7112, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f957;
cvt.rn.f16.f32 high, %f957;
mov.b32 %r7113, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f957;
cvt.rn.f16.f32 high, %f957;
mov.b32 %r7116, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f957;
cvt.rn.f16.f32 high, %f957;
mov.b32 %r7117, {low,high};}


	
	{mul.f16x2 %r7126,%r7100,%r7112;
}

	
	{mul.f16x2 %r7129,%r7103,%r7113;
}

	
	{sub.f16x2 %r7132,%r7126,%r7129;
}

	
	{mul.f16x2 %r7135,%r7100,%r7113;
}

	
	{fma.rn.f16x2 %r7138,%r7103,%r7112,%r7135;
}

	
	{xor.b32 %r7142,%r7094,0x80008000;
}

	
	{mul.f16x2 %r7144,%r7106,%r7116;
}

	
	{mul.f16x2 %r7147,%r7109,%r7117;
}

	
	{sub.f16x2 %r7150,%r7144,%r7147;
}

	
	{mul.f16x2 %r7153,%r7106,%r7117;
}

	
	{fma.rn.f16x2 %r7156,%r7109,%r7116,%r7153;
}

	
	{add.f16x2 %r7160,%r7038,%r7088;
}

	
	{add.f16x2 %r7163,%r7041,%r7091;
}

	
	{sub.f16x2 %r7166,%r7038,%r7088;
}

	
	{sub.f16x2 %r7169,%r7041,%r7091;
}

	
	{add.f16x2 %r7172,%r7050,%r7132;
}

	
	{add.f16x2 %r7175,%r7053,%r7138;
}

	
	{sub.f16x2 %r7178,%r7050,%r7132;
}

	
	{sub.f16x2 %r7181,%r7053,%r7138;
}

	
	{add.f16x2 %r7184,%r7044,%r7097;
}

	
	{add.f16x2 %r7187,%r7047,%r7142;
}

	
	{sub.f16x2 %r7190,%r7044,%r7097;
}

	
	{sub.f16x2 %r7193,%r7047,%r7142;
}

	
	{add.f16x2 %r7196,%r7056,%r7150;
}

	
	{add.f16x2 %r7199,%r7059,%r7156;
}

	
	{sub.f16x2 %r7202,%r7056,%r7150;
}

	
	{sub.f16x2 %r7205,%r7059,%r7156;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f958;
cvt.rn.f16.f32 high, %f958;
mov.b32 %r7208, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f959;
cvt.rn.f16.f32 high, %f959;
mov.b32 %r7209, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f956;
cvt.rn.f16.f32 high, %f956;
mov.b32 %r7210, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f957;
cvt.rn.f16.f32 high, %f957;
mov.b32 %r7211, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f960;
cvt.rn.f16.f32 high, %f960;
mov.b32 %r7212, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f961;
cvt.rn.f16.f32 high, %f961;
mov.b32 %r7213, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f959;
cvt.rn.f16.f32 high, %f959;
mov.b32 %r7216, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f961;
cvt.rn.f16.f32 high, %f961;
mov.b32 %r7217, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f957;
cvt.rn.f16.f32 high, %f957;
mov.b32 %r7218, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f957;
cvt.rn.f16.f32 high, %f957;
mov.b32 %r7219, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f961;
cvt.rn.f16.f32 high, %f961;
mov.b32 %r7220, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f959;
cvt.rn.f16.f32 high, %f959;
mov.b32 %r7221, {low,high};}


	
	{mul.f16x2 %r7238,%r7172,%r7208;
}

	
	{mul.f16x2 %r7241,%r7175,%r7209;
}

	
	{sub.f16x2 %r7244,%r7238,%r7241;
}

	
	{mul.f16x2 %r7247,%r7172,%r7209;
}

	
	{fma.rn.f16x2 %r7250,%r7175,%r7208,%r7247;
}

	
	{mul.f16x2 %r7254,%r7184,%r7210;
}

	
	{mul.f16x2 %r7257,%r7187,%r7211;
}

	
	{sub.f16x2 %r7260,%r7254,%r7257;
}

	
	{mul.f16x2 %r7263,%r7184,%r7211;
}

	
	{fma.rn.f16x2 %r7266,%r7187,%r7210,%r7263;
}

	
	{mul.f16x2 %r7270,%r7196,%r7212;
}

	
	{mul.f16x2 %r7273,%r7199,%r7213;
}

	
	{sub.f16x2 %r7276,%r7270,%r7273;
}

	
	{mul.f16x2 %r7279,%r7196,%r7213;
}

	
	{fma.rn.f16x2 %r7282,%r7199,%r7212,%r7279;
}

	
	{xor.b32 %r7286,%r7166,0x80008000;
}

	
	{mul.f16x2 %r7288,%r7178,%r7216;
}

	
	{mul.f16x2 %r7291,%r7181,%r7217;
}

	
	{sub.f16x2 %r7294,%r7288,%r7291;
}

	
	{mul.f16x2 %r7297,%r7178,%r7217;
}

	
	{fma.rn.f16x2 %r7300,%r7181,%r7216,%r7297;
}

	
	{mul.f16x2 %r7304,%r7190,%r7218;
}

	
	{mul.f16x2 %r7307,%r7193,%r7219;
}

	
	{sub.f16x2 %r7310,%r7304,%r7307;
}

	
	{mul.f16x2 %r7313,%r7190,%r7219;
}

	
	{fma.rn.f16x2 %r7316,%r7193,%r7218,%r7313;
}

	
	{mul.f16x2 %r7320,%r7202,%r7220;
}

	
	{mul.f16x2 %r7323,%r7205,%r7221;
}

	
	{sub.f16x2 %r7326,%r7320,%r7323;
}

	
	{mul.f16x2 %r7329,%r7202,%r7221;
}

	
	{fma.rn.f16x2 %r7332,%r7205,%r7220,%r7329;
}

	
	{add.f16x2 %r7336,%r6964,%r7160;
}

	
	{add.f16x2 %r8037,%r6967,%r7163;
}

	st.local.u32 [%rd3], %r7336;
st.local.u32 [%rd24], %r8037;

	{sub.f16x2 %r7345,%r6967,%r7163;
}

	
	{sub.f16x2 %r7342,%r6964,%r7160;
}

	st.local.v2.u32 [%rd24+60], {%r7342, %r7345};

	{add.f16x2 %r7351,%r6979,%r7250;
}

	
	{add.f16x2 %r7348,%r6976,%r7244;
}

	st.local.v2.u32 [%rd24+4], {%r7348, %r7351};

	{sub.f16x2 %r7357,%r6979,%r7250;
}

	
	{sub.f16x2 %r7354,%r6976,%r7244;
}

	st.local.v2.u32 [%rd24+68], {%r7354, %r7357};

	{add.f16x2 %r7363,%r6991,%r7266;
}

	
	{add.f16x2 %r7360,%r6988,%r7260;
}

	st.local.v2.u32 [%rd24+12], {%r7360, %r7363};

	{sub.f16x2 %r7369,%r6991,%r7266;
}

	
	{sub.f16x2 %r7366,%r6988,%r7260;
}

	st.local.v2.u32 [%rd24+76], {%r7366, %r7369};

	{add.f16x2 %r7375,%r7003,%r7282;
}

	
	{add.f16x2 %r7372,%r7000,%r7276;
}

	st.local.v2.u32 [%rd24+20], {%r7372, %r7375};

	{sub.f16x2 %r7381,%r7003,%r7282;
}

	
	{sub.f16x2 %r7378,%r7000,%r7276;
}

	st.local.v2.u32 [%rd24+84], {%r7378, %r7381};

	{add.f16x2 %r7387,%r6973,%r7286;
}

	
	{add.f16x2 %r7384,%r6970,%r7169;
}

	st.local.v2.u32 [%rd24+28], {%r7384, %r7387};

	{sub.f16x2 %r7393,%r6973,%r7286;
}

	
	{sub.f16x2 %r7390,%r6970,%r7169;
}

	st.local.v2.u32 [%rd24+92], {%r7390, %r7393};

	{add.f16x2 %r7399,%r6985,%r7300;
}

	
	{add.f16x2 %r7396,%r6982,%r7294;
}

	st.local.v2.u32 [%rd24+36], {%r7396, %r7399};

	{sub.f16x2 %r7405,%r6985,%r7300;
}

	
	{sub.f16x2 %r7402,%r6982,%r7294;
}

	st.local.v2.u32 [%rd24+100], {%r7402, %r7405};

	{add.f16x2 %r7411,%r6997,%r7316;
}

	
	{add.f16x2 %r7408,%r6994,%r7310;
}

	st.local.v2.u32 [%rd24+44], {%r7408, %r7411};

	{sub.f16x2 %r7417,%r6997,%r7316;
}

	
	{sub.f16x2 %r7414,%r6994,%r7310;
}

	st.local.v2.u32 [%rd24+108], {%r7414, %r7417};

	{add.f16x2 %r7423,%r7009,%r7332;
}

	
	{add.f16x2 %r7420,%r7006,%r7326;
}

	st.local.v2.u32 [%rd24+52], {%r7420, %r7423};

	{sub.f16x2 %r7429,%r7009,%r7332;
}

	
	{sub.f16x2 %r7426,%r7006,%r7326;
}

	st.local.v2.u32 [%rd24+116], {%r7426, %r7429};
mov.u32 %r8038, 0;
bra.uni BB7_109;

BB7_118:
ld.local.u32 %r8037, [%rd42+8];

BB7_109:
mul.wide.s32 %rd211, %r8038, 8;
add.s64 %rd212, %rd3, %rd211;
add.s64 %rd42, %rd212, 4;

	{xor.b32 %r7433,%r8037,0x80008000;
}

	st.local.u32 [%rd212+4], %r7433;
mov.f32 %f907, 0f45800000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f907;
mov.b32 %r7435, {low,low};}


	ld.local.u32 %r516, [%rd212];

	{.reg .f16 low,high;
mov.b32 {low,high}, %r516;
mov.b16 %rs13, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7435;
mov.b16 %rs14, low;}

	
	{ cvt.f32.f16 %f908, %rs13;}


	
	{ cvt.f32.f16 %f909, %rs14;}


	
	{rcp.approx.ftz.f32 %f910, %f909;
}

	mul.f32 %f912, %f908, %f910;

	{ cvt.rn.f16.f32 %rs53, %f912;}


	and.b16 %rs19, %rs53, 32767;
mov.u16 %rs20, 143;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs19, %rs20;
selp.u16 %rs18, 1, 0, __$temp3;}

	setp.ne.s16	%p40, %rs18, 0;
setp.ne.s16	%p41, %rs19, 0;
and.pred %p42, %p41, %p40;
@!%p42 bra BB7_111;
bra.uni BB7_110;

BB7_110:
neg.f32 %f914, %f909;
fma.rn.f32 %f915, %f914, %f912, %f908;
fma.rn.f32 %f913, %f910, %f915, %f912;

	{ cvt.rn.f16.f32 %rs53, %f913;}



BB7_111:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r516;
mov.b16 %rs22, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7435;
mov.b16 %rs23, high;}

	
	{ cvt.f32.f16 %f916, %rs22;}


	
	{ cvt.f32.f16 %f917, %rs23;}


	
	{rcp.approx.ftz.f32 %f918, %f917;
}

	mul.f32 %f920, %f916, %f918;

	{ cvt.rn.f16.f32 %rs54, %f920;}


	and.b16 %rs28, %rs54, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs28, %rs20;
selp.u16 %rs27, 1, 0, __$temp3;}

	setp.ne.s16	%p43, %rs27, 0;
setp.ne.s16	%p44, %rs28, 0;
and.pred %p45, %p44, %p43;
@!%p45 bra BB7_113;
bra.uni BB7_112;

BB7_112:
neg.f32 %f922, %f917;
fma.rn.f32 %f923, %f922, %f920, %f916;
fma.rn.f32 %f921, %f918, %f923, %f920;

	{ cvt.rn.f16.f32 %rs54, %f921;}



BB7_113:

	{ mov.b32 %r7440, {%rs53,%rs54};}


	st.local.u32 [%rd42+-4], %r7440;

	{.reg .f16 low,high;
mov.b32 {low,high}, %r7433;
mov.b16 %rs33, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7435;
mov.b16 %rs34, low;}

	
	{ cvt.f32.f16 %f924, %rs33;}


	
	{ cvt.f32.f16 %f925, %rs34;}


	
	{rcp.approx.ftz.f32 %f926, %f925;
}

	mul.f32 %f928, %f924, %f926;

	{ cvt.rn.f16.f32 %rs55, %f928;}


	and.b16 %rs39, %rs55, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs39, %rs20;
selp.u16 %rs38, 1, 0, __$temp3;}

	setp.ne.s16	%p46, %rs38, 0;
setp.ne.s16	%p47, %rs39, 0;
and.pred %p48, %p47, %p46;
@!%p48 bra BB7_115;
bra.uni BB7_114;

BB7_114:
neg.f32 %f930, %f925;
fma.rn.f32 %f931, %f930, %f928, %f924;
fma.rn.f32 %f929, %f926, %f931, %f928;

	{ cvt.rn.f16.f32 %rs55, %f929;}



BB7_115:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r7433;
mov.b16 %rs42, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7435;
mov.b16 %rs43, high;}

	
	{ cvt.f32.f16 %f932, %rs42;}


	
	{ cvt.f32.f16 %f933, %rs43;}


	
	{rcp.approx.ftz.f32 %f934, %f933;
}

	mul.f32 %f936, %f932, %f934;

	{ cvt.rn.f16.f32 %rs56, %f936;}


	and.b16 %rs48, %rs56, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs48, %rs20;
selp.u16 %rs47, 1, 0, __$temp3;}

	setp.ne.s16	%p49, %rs47, 0;
setp.ne.s16	%p50, %rs48, 0;
and.pred %p51, %p50, %p49;
@!%p51 bra BB7_117;
bra.uni BB7_116;

BB7_116:
neg.f32 %f938, %f933;
fma.rn.f32 %f939, %f938, %f936, %f932;
fma.rn.f32 %f937, %f934, %f939, %f936;

	{ cvt.rn.f16.f32 %rs56, %f937;}



BB7_117:

	{ mov.b32 %r7445, {%rs55,%rs56};}


	shl.b32 %r7467, %r8038, 8;
and.b32 %r7468, %r7467, 268435200;
add.s32 %r7469, %r7468, %r22;
mul.wide.u32 %rd214, %r7469, 4;
add.s64 %rd213, %rd2, %rd214;

	ld.global.nc.b32 %r7446, [%rd213];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7446;
mov.b32 %r7447, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7446;
mov.b32 %r7449, {high,high};}


	
	{mul.f16x2 %r7451,%r7440,%r7447;
}

	
	{mul.f16x2 %r7454,%r7445,%r7449;
}

	
	{sub.f16x2 %r7457,%r7451,%r7454;
}

	st.local.u32 [%rd42+-4], %r7457;

	{mul.f16x2 %r7460,%r7440,%r7449;
}

	
	{fma.rn.f16x2 %r7463,%r7445,%r7447,%r7460;
}

	st.local.u32 [%rd42], %r7463;
add.s32 %r8038, %r8038, 1;
setp.eq.s32	%p52, %r8038, 16;
@%p52 bra BB7_119;
bra.uni BB7_118;

BB7_119:
@%p39 bra BB7_121;

ld.local.u32 %r7470, [%rd3];
ld.local.u32 %r7471, [%rd24];
st.local.u32 [%rd3], %r7471;
st.local.u32 [%rd24], %r7470;
ld.local.v2.u32 {%r7472, %r7473}, [%rd24+4];
st.local.u32 [%rd24+4], %r7473;
st.local.u32 [%rd24+8], %r7472;
ld.local.v4.u32 {%r7476, %r7477, %r7478, %r7479}, [%rd24+12];
st.local.v4.u32 [%rd24+12], {%r7477, %r7476, %r7479, %r7478};
ld.local.v4.u32 {%r7484, %r7485, %r7486, %r7487}, [%rd24+28];
st.local.v4.u32 [%rd24+28], {%r7485, %r7484, %r7487, %r7486};
ld.local.v4.u32 {%r7492, %r7493, %r7494, %r7495}, [%rd24+44];
st.local.v4.u32 [%rd24+44], {%r7493, %r7492, %r7495, %r7494};
ld.local.v4.u32 {%r7500, %r7501, %r7502, %r7503}, [%rd24+60];
st.local.v4.u32 [%rd24+60], {%r7501, %r7500, %r7503, %r7502};
ld.local.v4.u32 {%r7508, %r7509, %r7510, %r7511}, [%rd24+76];
st.local.v4.u32 [%rd24+76], {%r7509, %r7508, %r7511, %r7510};
ld.local.v4.u32 {%r7516, %r7517, %r7518, %r7519}, [%rd24+92];
st.local.v4.u32 [%rd24+92], {%r7517, %r7516, %r7519, %r7518};
ld.local.v4.u32 {%r7524, %r7525, %r7526, %r7527}, [%rd24+108];
st.local.v4.u32 [%rd24+108], {%r7525, %r7524, %r7527, %r7526};

BB7_121:
mov.u32 %r7890, %ctaid.x;
shl.b32 %r7889, %r7890, 1;
rem.u32 %r7888, %r7889, %r530;
mul.lo.s32 %r520, %r7888, %r539;
@%p1 bra BB7_123;
bra.uni BB7_122;

BB7_123:
mov.u32 %r7916, %ctaid.x;
shl.b32 %r7915, %r7916, 1;
div.u32 %r7914, %r7915, %r530;
mad.lo.s32 %r8039, %r7914, %r540, %r520;
bra.uni BB7_124;

BB7_122:
mov.u32 %r7905, %ctaid.x;
shl.b32 %r7904, %r7905, 1;
div.u32 %r7903, %r7904, %r530;
rem.u32 %r7532, %r7903, %r531;
div.u32 %r7533, %r7903, %r531;
rem.u32 %r7534, %r7533, %r532;
div.u32 %r7535, %r7533, %r532;
mad.lo.s32 %r7536, %r7532, %r540, %r520;
mad.lo.s32 %r7537, %r7534, %r541, %r7536;
mad.lo.s32 %r8039, %r7535, %r542, %r7537;

BB7_124:
mov.u32 %r7894, %ctaid.x;
shl.b32 %r7893, %r7894, 1;
add.s32 %r7892, %r7893, 1;
rem.u32 %r7891, %r7892, %r530;
mul.lo.s32 %r524, %r7891, %r539;
@%p1 bra BB7_126;
bra.uni BB7_125;

BB7_126:
mov.u32 %r7913, %ctaid.x;
shl.b32 %r7912, %r7913, 1;
add.s32 %r7911, %r7912, 1;
div.u32 %r7910, %r7911, %r530;
mad.lo.s32 %r8040, %r7910, %r540, %r524;
bra.uni BB7_127;

BB7_125:
mov.u32 %r7909, %ctaid.x;
shl.b32 %r7908, %r7909, 1;
add.s32 %r7907, %r7908, 1;
div.u32 %r7906, %r7907, %r530;
rem.u32 %r7538, %r7906, %r531;
div.u32 %r7539, %r7906, %r531;
rem.u32 %r7540, %r7539, %r532;
div.u32 %r7541, %r7539, %r532;
mad.lo.s32 %r7542, %r7538, %r540, %r524;
mad.lo.s32 %r7543, %r7540, %r541, %r7542;
mad.lo.s32 %r8040, %r7541, %r542, %r7543;

BB7_127:
ld.param.u64 %rd322, [_Z21regular_bluestein_fftILj4096ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+8];
ld.local.u32 %r7545, [%rd3];
ld.local.u32 %r7546, [%rd24];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7545;
mov.b32 {blow,bhigh}, %r7546;
mov.b32 %r7544, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7545;
mov.b32 {blow,bhigh}, %r7546;
mov.b32 %r7547, {ahigh,bhigh};}


	st.local.u32 [%rd3], %r7544;
st.local.u32 [%rd24], %r7547;
ld.local.v2.u32 {%r7640, %r7641}, [%rd24+4];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7640;
mov.b32 {blow,bhigh}, %r7641;
mov.b32 %r7553, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7640;
mov.b32 {blow,bhigh}, %r7641;
mov.b32 %r7550, {alow,blow};}


	st.local.v2.u32 [%rd24+4], {%r7550, %r7553};
ld.local.v2.u32 {%r7642, %r7643}, [%rd24+12];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7642;
mov.b32 {blow,bhigh}, %r7643;
mov.b32 %r7559, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7642;
mov.b32 {blow,bhigh}, %r7643;
mov.b32 %r7556, {alow,blow};}


	st.local.v2.u32 [%rd24+12], {%r7556, %r7559};
ld.local.v2.u32 {%r7644, %r7645}, [%rd24+20];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7644;
mov.b32 {blow,bhigh}, %r7645;
mov.b32 %r7565, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7644;
mov.b32 {blow,bhigh}, %r7645;
mov.b32 %r7562, {alow,blow};}


	st.local.v2.u32 [%rd24+20], {%r7562, %r7565};
ld.local.v2.u32 {%r7646, %r7647}, [%rd24+28];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7646;
mov.b32 {blow,bhigh}, %r7647;
mov.b32 %r7571, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7646;
mov.b32 {blow,bhigh}, %r7647;
mov.b32 %r7568, {alow,blow};}


	st.local.v2.u32 [%rd24+28], {%r7568, %r7571};
ld.local.v2.u32 {%r7648, %r7649}, [%rd24+36];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7648;
mov.b32 {blow,bhigh}, %r7649;
mov.b32 %r7577, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7648;
mov.b32 {blow,bhigh}, %r7649;
mov.b32 %r7574, {alow,blow};}


	st.local.v2.u32 [%rd24+36], {%r7574, %r7577};
ld.local.v2.u32 {%r7650, %r7651}, [%rd24+44];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7650;
mov.b32 {blow,bhigh}, %r7651;
mov.b32 %r7583, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7650;
mov.b32 {blow,bhigh}, %r7651;
mov.b32 %r7580, {alow,blow};}


	st.local.v2.u32 [%rd24+44], {%r7580, %r7583};
ld.local.v2.u32 {%r7652, %r7653}, [%rd24+52];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7652;
mov.b32 {blow,bhigh}, %r7653;
mov.b32 %r7589, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7652;
mov.b32 {blow,bhigh}, %r7653;
mov.b32 %r7586, {alow,blow};}


	st.local.v2.u32 [%rd24+52], {%r7586, %r7589};
ld.local.v2.u32 {%r7654, %r7655}, [%rd24+60];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7654;
mov.b32 {blow,bhigh}, %r7655;
mov.b32 %r7595, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7654;
mov.b32 {blow,bhigh}, %r7655;
mov.b32 %r7592, {alow,blow};}


	st.local.v2.u32 [%rd24+60], {%r7592, %r7595};
ld.local.v2.u32 {%r7656, %r7657}, [%rd24+68];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7656;
mov.b32 {blow,bhigh}, %r7657;
mov.b32 %r7601, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7656;
mov.b32 {blow,bhigh}, %r7657;
mov.b32 %r7598, {alow,blow};}


	st.local.v2.u32 [%rd24+68], {%r7598, %r7601};
ld.local.v2.u32 {%r7658, %r7659}, [%rd24+76];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7658;
mov.b32 {blow,bhigh}, %r7659;
mov.b32 %r7607, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7658;
mov.b32 {blow,bhigh}, %r7659;
mov.b32 %r7604, {alow,blow};}


	st.local.v2.u32 [%rd24+76], {%r7604, %r7607};
ld.local.v2.u32 {%r7660, %r7661}, [%rd24+84];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7660;
mov.b32 {blow,bhigh}, %r7661;
mov.b32 %r7613, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7660;
mov.b32 {blow,bhigh}, %r7661;
mov.b32 %r7610, {alow,blow};}


	st.local.v2.u32 [%rd24+84], {%r7610, %r7613};
ld.local.v2.u32 {%r7662, %r7663}, [%rd24+92];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7662;
mov.b32 {blow,bhigh}, %r7663;
mov.b32 %r7619, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7662;
mov.b32 {blow,bhigh}, %r7663;
mov.b32 %r7616, {alow,blow};}


	st.local.v2.u32 [%rd24+92], {%r7616, %r7619};
ld.local.v2.u32 {%r7664, %r7665}, [%rd24+100];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7664;
mov.b32 {blow,bhigh}, %r7665;
mov.b32 %r7625, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7664;
mov.b32 {blow,bhigh}, %r7665;
mov.b32 %r7622, {alow,blow};}


	st.local.v2.u32 [%rd24+100], {%r7622, %r7625};
ld.local.v2.u32 {%r7666, %r7667}, [%rd24+108];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7666;
mov.b32 {blow,bhigh}, %r7667;
mov.b32 %r7631, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7666;
mov.b32 {blow,bhigh}, %r7667;
mov.b32 %r7628, {alow,blow};}


	st.local.v2.u32 [%rd24+108], {%r7628, %r7631};
ld.local.v2.u32 {%r7668, %r7669}, [%rd24+116];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7668;
mov.b32 {blow,bhigh}, %r7669;
mov.b32 %r7637, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r7668;
mov.b32 {blow,bhigh}, %r7669;
mov.b32 %r7634, {alow,blow};}


	st.local.v2.u32 [%rd24+116], {%r7634, %r7637};
cvta.to.global.u64 %rd43, %rd322;
@%p6 bra BB7_160;
bra.uni BB7_128;

BB7_160:
setp.ge.u32	%p79, %r22, %r21;
@%p79 bra BB7_162;

mul.lo.s32 %r7738, %r22, %r535;
add.s32 %r7739, %r7738, %r8039;
add.s32 %r7740, %r7738, %r8040;
mul.wide.u32 %rd247, %r7739, 4;
add.s64 %rd248, %rd43, %rd247;
st.global.u32 [%rd248], %r7544;
ld.local.u32 %r7741, [%rd24];
mul.wide.u32 %rd249, %r7740, 4;
add.s64 %rd250, %rd43, %rd249;
st.global.u32 [%rd250], %r7741;

BB7_162:
setp.ge.u32	%p80, %r310, %r21;
@%p80 bra BB7_164;

mul.lo.s32 %r7742, %r310, %r535;
add.s32 %r7743, %r7742, %r8039;
add.s32 %r7744, %r7742, %r8040;
ld.local.v2.u32 {%r7745, %r7746}, [%rd24+4];
mul.wide.u32 %rd251, %r7743, 4;
add.s64 %rd252, %rd43, %rd251;
st.global.u32 [%rd252], %r7745;
mul.wide.u32 %rd253, %r7744, 4;
add.s64 %rd254, %rd43, %rd253;
st.global.u32 [%rd254], %r7746;

BB7_164:
add.s32 %r7749, %r310, 256;
setp.ge.u32	%p81, %r7749, %r21;
@%p81 bra BB7_166;

mul.lo.s32 %r7751, %r7749, %r535;
add.s32 %r7752, %r7751, %r8039;
add.s32 %r7753, %r7751, %r8040;
ld.local.v2.u32 {%r7754, %r7755}, [%rd24+12];
mul.wide.u32 %rd255, %r7752, 4;
add.s64 %rd256, %rd43, %rd255;
st.global.u32 [%rd256], %r7754;
mul.wide.u32 %rd257, %r7753, 4;
add.s64 %rd258, %rd43, %rd257;
st.global.u32 [%rd258], %r7755;

BB7_166:
add.s32 %r7758, %r310, 512;
setp.ge.u32	%p82, %r7758, %r21;
@%p82 bra BB7_168;

mul.lo.s32 %r7760, %r7758, %r535;
add.s32 %r7761, %r7760, %r8039;
add.s32 %r7762, %r7760, %r8040;
ld.local.v2.u32 {%r7763, %r7764}, [%rd24+20];
mul.wide.u32 %rd259, %r7761, 4;
add.s64 %rd260, %rd43, %rd259;
st.global.u32 [%rd260], %r7763;
mul.wide.u32 %rd261, %r7762, 4;
add.s64 %rd262, %rd43, %rd261;
st.global.u32 [%rd262], %r7764;

BB7_168:
add.s32 %r7767, %r310, 768;
setp.ge.u32	%p83, %r7767, %r21;
@%p83 bra BB7_170;

mul.lo.s32 %r7769, %r7767, %r535;
add.s32 %r7770, %r7769, %r8039;
add.s32 %r7771, %r7769, %r8040;
ld.local.v2.u32 {%r7772, %r7773}, [%rd24+28];
mul.wide.u32 %rd263, %r7770, 4;
add.s64 %rd264, %rd43, %rd263;
st.global.u32 [%rd264], %r7772;
mul.wide.u32 %rd265, %r7771, 4;
add.s64 %rd266, %rd43, %rd265;
st.global.u32 [%rd266], %r7773;

BB7_170:
add.s32 %r7776, %r310, 1024;
setp.ge.u32	%p84, %r7776, %r21;
@%p84 bra BB7_172;

mul.lo.s32 %r7778, %r7776, %r535;
add.s32 %r7779, %r7778, %r8039;
add.s32 %r7780, %r7778, %r8040;
ld.local.v2.u32 {%r7781, %r7782}, [%rd24+36];
mul.wide.u32 %rd267, %r7779, 4;
add.s64 %rd268, %rd43, %rd267;
st.global.u32 [%rd268], %r7781;
mul.wide.u32 %rd269, %r7780, 4;
add.s64 %rd270, %rd43, %rd269;
st.global.u32 [%rd270], %r7782;

BB7_172:
add.s32 %r7785, %r310, 1280;
setp.ge.u32	%p85, %r7785, %r21;
@%p85 bra BB7_174;

mul.lo.s32 %r7787, %r7785, %r535;
add.s32 %r7788, %r7787, %r8039;
add.s32 %r7789, %r7787, %r8040;
ld.local.v2.u32 {%r7790, %r7791}, [%rd24+44];
mul.wide.u32 %rd271, %r7788, 4;
add.s64 %rd272, %rd43, %rd271;
st.global.u32 [%rd272], %r7790;
mul.wide.u32 %rd273, %r7789, 4;
add.s64 %rd274, %rd43, %rd273;
st.global.u32 [%rd274], %r7791;

BB7_174:
add.s32 %r7794, %r310, 1536;
setp.ge.u32	%p86, %r7794, %r21;
@%p86 bra BB7_176;

mul.lo.s32 %r7796, %r7794, %r535;
add.s32 %r7797, %r7796, %r8039;
add.s32 %r7798, %r7796, %r8040;
ld.local.v2.u32 {%r7799, %r7800}, [%rd24+52];
mul.wide.u32 %rd275, %r7797, 4;
add.s64 %rd276, %rd43, %rd275;
st.global.u32 [%rd276], %r7799;
mul.wide.u32 %rd277, %r7798, 4;
add.s64 %rd278, %rd43, %rd277;
st.global.u32 [%rd278], %r7800;

BB7_176:
add.s32 %r7803, %r310, 1792;
setp.ge.u32	%p87, %r7803, %r21;
@%p87 bra BB7_178;

mul.lo.s32 %r7805, %r7803, %r535;
add.s32 %r7806, %r7805, %r8039;
add.s32 %r7807, %r7805, %r8040;
ld.local.v2.u32 {%r7808, %r7809}, [%rd24+60];
mul.wide.u32 %rd279, %r7806, 4;
add.s64 %rd280, %rd43, %rd279;
st.global.u32 [%rd280], %r7808;
mul.wide.u32 %rd281, %r7807, 4;
add.s64 %rd282, %rd43, %rd281;
st.global.u32 [%rd282], %r7809;

BB7_178:
add.s32 %r7812, %r310, 2048;
setp.ge.u32	%p88, %r7812, %r21;
@%p88 bra BB7_180;

mul.lo.s32 %r7814, %r7812, %r535;
add.s32 %r7815, %r7814, %r8039;
add.s32 %r7816, %r7814, %r8040;
ld.local.v2.u32 {%r7817, %r7818}, [%rd24+68];
mul.wide.u32 %rd283, %r7815, 4;
add.s64 %rd284, %rd43, %rd283;
st.global.u32 [%rd284], %r7817;
mul.wide.u32 %rd285, %r7816, 4;
add.s64 %rd286, %rd43, %rd285;
st.global.u32 [%rd286], %r7818;

BB7_180:
add.s32 %r7821, %r310, 2304;
setp.ge.u32	%p89, %r7821, %r21;
@%p89 bra BB7_182;

mul.lo.s32 %r7823, %r7821, %r535;
add.s32 %r7824, %r7823, %r8039;
add.s32 %r7825, %r7823, %r8040;
ld.local.v2.u32 {%r7826, %r7827}, [%rd24+76];
mul.wide.u32 %rd287, %r7824, 4;
add.s64 %rd288, %rd43, %rd287;
st.global.u32 [%rd288], %r7826;
mul.wide.u32 %rd289, %r7825, 4;
add.s64 %rd290, %rd43, %rd289;
st.global.u32 [%rd290], %r7827;

BB7_182:
add.s32 %r7830, %r310, 2560;
setp.ge.u32	%p90, %r7830, %r21;
@%p90 bra BB7_184;

mul.lo.s32 %r7832, %r7830, %r535;
add.s32 %r7833, %r7832, %r8039;
add.s32 %r7834, %r7832, %r8040;
ld.local.v2.u32 {%r7835, %r7836}, [%rd24+84];
mul.wide.u32 %rd291, %r7833, 4;
add.s64 %rd292, %rd43, %rd291;
st.global.u32 [%rd292], %r7835;
mul.wide.u32 %rd293, %r7834, 4;
add.s64 %rd294, %rd43, %rd293;
st.global.u32 [%rd294], %r7836;

BB7_184:
add.s32 %r7839, %r310, 2816;
setp.ge.u32	%p91, %r7839, %r21;
@%p91 bra BB7_186;

mul.lo.s32 %r7841, %r7839, %r535;
add.s32 %r7842, %r7841, %r8039;
add.s32 %r7843, %r7841, %r8040;
ld.local.v2.u32 {%r7844, %r7845}, [%rd24+92];
mul.wide.u32 %rd295, %r7842, 4;
add.s64 %rd296, %rd43, %rd295;
st.global.u32 [%rd296], %r7844;
mul.wide.u32 %rd297, %r7843, 4;
add.s64 %rd298, %rd43, %rd297;
st.global.u32 [%rd298], %r7845;

BB7_186:
add.s32 %r7848, %r310, 3072;
setp.ge.u32	%p92, %r7848, %r21;
@%p92 bra BB7_188;

mul.lo.s32 %r7850, %r7848, %r535;
add.s32 %r7851, %r7850, %r8039;
add.s32 %r7852, %r7850, %r8040;
ld.local.v2.u32 {%r7853, %r7854}, [%rd24+100];
mul.wide.u32 %rd299, %r7851, 4;
add.s64 %rd300, %rd43, %rd299;
st.global.u32 [%rd300], %r7853;
mul.wide.u32 %rd301, %r7852, 4;
add.s64 %rd302, %rd43, %rd301;
st.global.u32 [%rd302], %r7854;

BB7_188:
add.s32 %r7857, %r310, 3328;
setp.ge.u32	%p93, %r7857, %r21;
@%p93 bra BB7_190;

mul.lo.s32 %r7859, %r7857, %r535;
add.s32 %r7860, %r7859, %r8039;
add.s32 %r7861, %r7859, %r8040;
ld.local.v2.u32 {%r7862, %r7863}, [%rd24+108];
mul.wide.u32 %rd303, %r7860, 4;
add.s64 %rd304, %rd43, %rd303;
st.global.u32 [%rd304], %r7862;
mul.wide.u32 %rd305, %r7861, 4;
add.s64 %rd306, %rd43, %rd305;
st.global.u32 [%rd306], %r7863;

BB7_190:
add.s32 %r7866, %r310, 3584;
setp.ge.u32	%p94, %r7866, %r21;
@%p94 bra BB7_192;

mul.lo.s32 %r7868, %r7866, %r535;
add.s32 %r7869, %r7868, %r8039;
add.s32 %r7870, %r7868, %r8040;
ld.local.v2.u32 {%r7871, %r7872}, [%rd24+116];
mul.wide.u32 %rd307, %r7869, 4;
add.s64 %rd308, %rd43, %rd307;
st.global.u32 [%rd308], %r7871;
mul.wide.u32 %rd309, %r7870, 4;
add.s64 %rd310, %rd43, %rd309;
st.global.u32 [%rd310], %r7872;
bra.uni BB7_192;

BB7_128:
setp.ge.u32	%p63, %r22, %r21;
@%p63 bra BB7_130;

mad.lo.s32 %r7677, %r22, %r534, %r8039;
mul.wide.u32 %rd215, %r7677, 4;
add.s64 %rd216, %rd43, %rd215;
st.global.u32 [%rd216], %r7544;

BB7_130:
setp.ge.u32	%p64, %r310, %r21;
@%p64 bra BB7_132;

mad.lo.s32 %r7678, %r310, %r534, %r8039;
ld.local.u32 %r7679, [%rd24+4];
mul.wide.u32 %rd217, %r7678, 4;
add.s64 %rd218, %rd43, %rd217;
st.global.u32 [%rd218], %r7679;

BB7_132:
add.s32 %r7680, %r310, 256;
setp.ge.u32	%p65, %r7680, %r21;
@%p65 bra BB7_134;

mad.lo.s32 %r7682, %r7680, %r534, %r8039;
ld.local.u32 %r7683, [%rd24+12];
mul.wide.u32 %rd219, %r7682, 4;
add.s64 %rd220, %rd43, %rd219;
st.global.u32 [%rd220], %r7683;

BB7_134:
add.s32 %r7684, %r310, 512;
setp.ge.u32	%p66, %r7684, %r21;
@%p66 bra BB7_136;

mad.lo.s32 %r7686, %r7684, %r534, %r8039;
ld.local.u32 %r7687, [%rd24+20];
mul.wide.u32 %rd221, %r7686, 4;
add.s64 %rd222, %rd43, %rd221;
st.global.u32 [%rd222], %r7687;

BB7_136:
add.s32 %r7688, %r310, 768;
setp.ge.u32	%p67, %r7688, %r21;
@%p67 bra BB7_138;

mad.lo.s32 %r7690, %r7688, %r534, %r8039;
ld.local.u32 %r7691, [%rd24+28];
mul.wide.u32 %rd223, %r7690, 4;
add.s64 %rd224, %rd43, %rd223;
st.global.u32 [%rd224], %r7691;

BB7_138:
add.s32 %r7692, %r310, 1024;
setp.ge.u32	%p68, %r7692, %r21;
@%p68 bra BB7_140;

mad.lo.s32 %r7694, %r7692, %r534, %r8039;
ld.local.u32 %r7695, [%rd24+36];
mul.wide.u32 %rd225, %r7694, 4;
add.s64 %rd226, %rd43, %rd225;
st.global.u32 [%rd226], %r7695;

BB7_140:
add.s32 %r7696, %r310, 1280;
setp.ge.u32	%p69, %r7696, %r21;
@%p69 bra BB7_142;

mad.lo.s32 %r7698, %r7696, %r534, %r8039;
ld.local.u32 %r7699, [%rd24+44];
mul.wide.u32 %rd227, %r7698, 4;
add.s64 %rd228, %rd43, %rd227;
st.global.u32 [%rd228], %r7699;

BB7_142:
add.s32 %r7700, %r310, 1536;
setp.ge.u32	%p70, %r7700, %r21;
@%p70 bra BB7_144;

mad.lo.s32 %r7702, %r7700, %r534, %r8039;
ld.local.u32 %r7703, [%rd24+52];
mul.wide.u32 %rd229, %r7702, 4;
add.s64 %rd230, %rd43, %rd229;
st.global.u32 [%rd230], %r7703;

BB7_144:
add.s32 %r7704, %r310, 1792;
setp.ge.u32	%p71, %r7704, %r21;
@%p71 bra BB7_146;

mad.lo.s32 %r7706, %r7704, %r534, %r8039;
ld.local.u32 %r7707, [%rd24+60];
mul.wide.u32 %rd231, %r7706, 4;
add.s64 %rd232, %rd43, %rd231;
st.global.u32 [%rd232], %r7707;

BB7_146:
add.s32 %r7708, %r310, 2048;
setp.ge.u32	%p72, %r7708, %r21;
@%p72 bra BB7_148;

mad.lo.s32 %r7710, %r7708, %r534, %r8039;
ld.local.u32 %r7711, [%rd24+68];
mul.wide.u32 %rd233, %r7710, 4;
add.s64 %rd234, %rd43, %rd233;
st.global.u32 [%rd234], %r7711;

BB7_148:
add.s32 %r7712, %r310, 2304;
setp.ge.u32	%p73, %r7712, %r21;
@%p73 bra BB7_150;

mad.lo.s32 %r7714, %r7712, %r534, %r8039;
ld.local.u32 %r7715, [%rd24+76];
mul.wide.u32 %rd235, %r7714, 4;
add.s64 %rd236, %rd43, %rd235;
st.global.u32 [%rd236], %r7715;

BB7_150:
add.s32 %r7716, %r310, 2560;
setp.ge.u32	%p74, %r7716, %r21;
@%p74 bra BB7_152;

mad.lo.s32 %r7718, %r7716, %r534, %r8039;
ld.local.u32 %r7719, [%rd24+84];
mul.wide.u32 %rd237, %r7718, 4;
add.s64 %rd238, %rd43, %rd237;
st.global.u32 [%rd238], %r7719;

BB7_152:
add.s32 %r7720, %r310, 2816;
setp.ge.u32	%p75, %r7720, %r21;
@%p75 bra BB7_154;

mad.lo.s32 %r7722, %r7720, %r534, %r8039;
ld.local.u32 %r7723, [%rd24+92];
mul.wide.u32 %rd239, %r7722, 4;
add.s64 %rd240, %rd43, %rd239;
st.global.u32 [%rd240], %r7723;

BB7_154:
add.s32 %r7724, %r310, 3072;
setp.ge.u32	%p76, %r7724, %r21;
@%p76 bra BB7_156;

mad.lo.s32 %r7726, %r7724, %r534, %r8039;
ld.local.u32 %r7727, [%rd24+100];
mul.wide.u32 %rd241, %r7726, 4;
add.s64 %rd242, %rd43, %rd241;
st.global.u32 [%rd242], %r7727;

BB7_156:
add.s32 %r7728, %r310, 3328;
setp.ge.u32	%p77, %r7728, %r21;
@%p77 bra BB7_158;

mad.lo.s32 %r7730, %r7728, %r534, %r8039;
ld.local.u32 %r7731, [%rd24+108];
mul.wide.u32 %rd243, %r7730, 4;
add.s64 %rd244, %rd43, %rd243;
st.global.u32 [%rd244], %r7731;

BB7_158:
add.s32 %r7732, %r310, 3584;
setp.ge.u32	%p78, %r7732, %r21;
@%p78 bra BB7_192;

mad.lo.s32 %r7734, %r7732, %r534, %r8039;
ld.local.u32 %r7735, [%rd24+116];
mul.wide.u32 %rd245, %r7734, 4;
add.s64 %rd246, %rd43, %rd245;
st.global.u32 [%rd246], %r7735;

BB7_192:
ret;
}


.weak .entry _Z21regular_bluestein_fftILj8192ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E(
.param .align 8 .b8 _Z21regular_bluestein_fftILj8192ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0[144]
)
.maxntid 512, 1, 1
{
.local .align 16 .b8 __local_depot8[128];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<95>;
.reg .b16 %rs<57>;
.reg .f32 %f<1053>;
.reg .b32 %r<9464>;
.reg .b64 %rd<329>;


mov.u64 %SPL, __local_depot8;
ld.param.v2.u32 {%r629, %r630}, [_Z21regular_bluestein_fftILj8192ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+16];
ld.param.v2.u32 {%r631, %r632}, [_Z21regular_bluestein_fftILj8192ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+24];
ld.param.v2.u32 {%r633, %r634}, [_Z21regular_bluestein_fftILj8192ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+40];
ld.param.v2.u32 {%r635, %r636}, [_Z21regular_bluestein_fftILj8192ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+48];
ld.param.v2.u32 {%r637, %r638}, [_Z21regular_bluestein_fftILj8192ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+56];
ld.param.u32 %r16, [_Z21regular_bluestein_fftILj8192ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+64];
ld.param.v2.u32 {%r639, %r640}, [_Z21regular_bluestein_fftILj8192ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+72];
ld.param.v2.u32 {%r641, %r642}, [_Z21regular_bluestein_fftILj8192ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+80];
ld.param.u64 %rd2, [_Z21regular_bluestein_fftILj8192ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+128];
add.u64 %rd3, %SPL, 0;
ld.param.u64 %rd4, [_Z21regular_bluestein_fftILj8192ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0];
ld.param.u32 %r21, [_Z21regular_bluestein_fftILj8192ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+136];
mov.u32 %r22, %tid.x;
mov.u32 %r23, %ctaid.x;
shl.b32 %r643, %r23, 1;
add.s32 %r24, %r643, 1;
rem.u32 %r25, %r643, %r630;
div.u32 %r26, %r643, %r630;
setp.eq.s32	%p2, %r632, 1;
ld.param.u32 %r27, [_Z21regular_bluestein_fftILj8192ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+32];
setp.eq.s32	%p3, %r27, 1;
and.pred %p1, %p2, %p3;
mul.lo.s32 %r28, %r25, %r636;
@%p1 bra BB8_2;
bra.uni BB8_1;

BB8_2:
mad.lo.s32 %r31, %r26, %r637, %r28;
bra.uni BB8_3;

BB8_1:
rem.u32 %r644, %r26, %r631;
div.u32 %r645, %r26, %r631;
rem.u32 %r646, %r645, %r632;
div.u32 %r647, %r645, %r632;
mad.lo.s32 %r648, %r644, %r637, %r28;
mad.lo.s32 %r649, %r646, %r638, %r648;
mad.lo.s32 %r31, %r647, %r16, %r649;

BB8_3:
div.u32 %r32, %r24, %r630;
rem.u32 %r33, %r24, %r630;
mul.lo.s32 %r34, %r33, %r636;
@%p1 bra BB8_5;
bra.uni BB8_4;

BB8_5:
mad.lo.s32 %r9347, %r32, %r637, %r34;
bra.uni BB8_6;

BB8_4:
rem.u32 %r650, %r32, %r631;
div.u32 %r651, %r32, %r631;
rem.u32 %r652, %r651, %r632;
div.u32 %r653, %r651, %r632;
mad.lo.s32 %r654, %r650, %r637, %r34;
mad.lo.s32 %r655, %r652, %r638, %r654;
mad.lo.s32 %r9347, %r653, %r16, %r655;

BB8_6:
mov.u32 %r656, %nctaid.x;
add.s32 %r657, %r656, -1;
setp.lt.u32	%p4, %r23, %r657;
setp.lt.u32	%p5, %r24, %r633;
or.pred %p6, %p4, %p5;
cvta.to.global.u64 %rd6, %rd4;
@%p6 bra BB8_56;
bra.uni BB8_7;

BB8_56:
setp.lt.u32	%p23, %r22, %r21;
@%p23 bra BB8_58;
bra.uni BB8_57;

BB8_58:
mul.lo.s32 %r693, %r22, %r634;
add.s32 %r694, %r693, %r9347;
add.s32 %r695, %r693, %r31;
mul.wide.u32 %rd78, %r695, 4;
add.s64 %rd79, %rd6, %rd78;
ld.global.u32 %r9427, [%rd79];
st.local.u32 [%rd3], %r9427;
mul.wide.u32 %rd80, %r694, 4;
add.s64 %rd81, %rd6, %rd80;
ld.global.u32 %r9426, [%rd81];
bra.uni BB8_59;

BB8_7:
setp.lt.u32	%p7, %r22, %r21;
@%p7 bra BB8_9;
bra.uni BB8_8;

BB8_9:
mad.lo.s32 %r659, %r22, %r634, %r31;
mul.wide.u32 %rd46, %r659, 4;
add.s64 %rd47, %rd6, %rd46;
ld.global.u32 %r9427, [%rd47];
bra.uni BB8_10;

BB8_57:
mov.f32 %f40, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f40;
mov.b32 %r9427, {low,low};}


	st.local.u32 [%rd3], %r9427;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f40;
mov.b32 %r9426, {low,low};}



BB8_59:
st.local.u32 [%rd3+4], %r9426;
add.s32 %r107, %r22, 512;
setp.lt.u32	%p24, %r107, %r21;
add.s64 %rd9, %rd3, 8;
@%p24 bra BB8_61;
bra.uni BB8_60;

BB8_61:
mul.lo.s32 %r698, %r107, %r634;
add.s32 %r699, %r698, %r31;
mul.wide.u32 %rd82, %r699, 4;
add.s64 %rd83, %rd6, %rd82;
ld.global.u32 %r9425, [%rd83];
st.local.u32 [%rd9], %r9425;
add.s32 %r700, %r698, %r9347;
mul.wide.u32 %rd84, %r700, 4;
add.s64 %rd85, %rd6, %rd84;
ld.global.u32 %r9424, [%rd85];
bra.uni BB8_62;

BB8_8:
mov.f32 %f23, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f23;
mov.b32 %r9427, {low,low};}



BB8_10:
st.local.u32 [%rd3], %r9427;
add.s32 %r41, %r22, 512;
setp.lt.u32	%p8, %r41, %r21;
@%p8 bra BB8_12;
bra.uni BB8_11;

BB8_12:
mad.lo.s32 %r661, %r41, %r634, %r31;
mul.wide.u32 %rd48, %r661, 4;
add.s64 %rd49, %rd6, %rd48;
ld.global.u32 %r9425, [%rd49];
bra.uni BB8_13;

BB8_60:
mov.f32 %f42, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f42;
mov.b32 %r9425, {low,low};}


	st.local.u32 [%rd9], %r9425;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f42;
mov.b32 %r9424, {low,low};}



BB8_62:
st.local.u32 [%rd9+4], %r9424;
add.s32 %r114, %r22, 1024;
setp.lt.u32	%p25, %r114, %r21;
add.s64 %rd10, %rd3, 16;
@%p25 bra BB8_64;
bra.uni BB8_63;

BB8_64:
mul.lo.s32 %r703, %r114, %r634;
add.s32 %r704, %r703, %r31;
mul.wide.u32 %rd86, %r704, 4;
add.s64 %rd87, %rd6, %rd86;
ld.global.u32 %r9423, [%rd87];
st.local.u32 [%rd10], %r9423;
add.s32 %r705, %r703, %r9347;
mul.wide.u32 %rd88, %r705, 4;
add.s64 %rd89, %rd6, %rd88;
ld.global.u32 %r9422, [%rd89];
bra.uni BB8_65;

BB8_11:
mov.f32 %f24, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f24;
mov.b32 %r9425, {low,low};}



BB8_13:
st.local.u32 [%rd3+8], %r9425;
add.s32 %r45, %r22, 1024;
setp.lt.u32	%p9, %r45, %r21;
@%p9 bra BB8_15;
bra.uni BB8_14;

BB8_15:
mad.lo.s32 %r663, %r45, %r634, %r31;
mul.wide.u32 %rd50, %r663, 4;
add.s64 %rd51, %rd6, %rd50;
ld.global.u32 %r9423, [%rd51];
bra.uni BB8_16;

BB8_63:
mov.f32 %f44, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f44;
mov.b32 %r9423, {low,low};}


	st.local.u32 [%rd10], %r9423;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f44;
mov.b32 %r9422, {low,low};}



BB8_65:
st.local.u32 [%rd10+4], %r9422;
add.s32 %r121, %r22, 1536;
setp.lt.u32	%p26, %r121, %r21;
add.s64 %rd11, %rd3, 24;
@%p26 bra BB8_67;
bra.uni BB8_66;

BB8_67:
mul.lo.s32 %r708, %r121, %r634;
add.s32 %r709, %r708, %r31;
mul.wide.u32 %rd90, %r709, 4;
add.s64 %rd91, %rd6, %rd90;
ld.global.u32 %r9421, [%rd91];
st.local.u32 [%rd11], %r9421;
add.s32 %r710, %r708, %r9347;
mul.wide.u32 %rd92, %r710, 4;
add.s64 %rd93, %rd6, %rd92;
ld.global.u32 %r9420, [%rd93];
bra.uni BB8_68;

BB8_14:
mov.f32 %f25, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f25;
mov.b32 %r9423, {low,low};}



BB8_16:
st.local.u32 [%rd3+16], %r9423;
add.s32 %r49, %r22, 1536;
setp.lt.u32	%p10, %r49, %r21;
@%p10 bra BB8_18;
bra.uni BB8_17;

BB8_18:
mad.lo.s32 %r665, %r49, %r634, %r31;
mul.wide.u32 %rd52, %r665, 4;
add.s64 %rd53, %rd6, %rd52;
ld.global.u32 %r9421, [%rd53];
bra.uni BB8_19;

BB8_66:
mov.f32 %f46, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f46;
mov.b32 %r9421, {low,low};}


	st.local.u32 [%rd11], %r9421;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f46;
mov.b32 %r9420, {low,low};}



BB8_68:
st.local.u32 [%rd11+4], %r9420;
add.s32 %r128, %r22, 2048;
setp.lt.u32	%p27, %r128, %r21;
add.s64 %rd12, %rd3, 32;
@%p27 bra BB8_70;
bra.uni BB8_69;

BB8_70:
mul.lo.s32 %r713, %r128, %r634;
add.s32 %r714, %r713, %r31;
mul.wide.u32 %rd94, %r714, 4;
add.s64 %rd95, %rd6, %rd94;
ld.global.u32 %r9419, [%rd95];
st.local.u32 [%rd12], %r9419;
add.s32 %r715, %r713, %r9347;
mul.wide.u32 %rd96, %r715, 4;
add.s64 %rd97, %rd6, %rd96;
ld.global.u32 %r9418, [%rd97];
bra.uni BB8_71;

BB8_17:
mov.f32 %f26, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f26;
mov.b32 %r9421, {low,low};}



BB8_19:
st.local.u32 [%rd3+24], %r9421;
add.s32 %r53, %r22, 2048;
setp.lt.u32	%p11, %r53, %r21;
@%p11 bra BB8_21;
bra.uni BB8_20;

BB8_21:
mad.lo.s32 %r667, %r53, %r634, %r31;
mul.wide.u32 %rd54, %r667, 4;
add.s64 %rd55, %rd6, %rd54;
ld.global.u32 %r9419, [%rd55];
bra.uni BB8_22;

BB8_69:
mov.f32 %f48, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f48;
mov.b32 %r9419, {low,low};}


	st.local.u32 [%rd12], %r9419;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f48;
mov.b32 %r9418, {low,low};}



BB8_71:
st.local.u32 [%rd12+4], %r9418;
add.s32 %r135, %r22, 2560;
setp.lt.u32	%p28, %r135, %r21;
add.s64 %rd13, %rd3, 40;
@%p28 bra BB8_73;
bra.uni BB8_72;

BB8_73:
mul.lo.s32 %r718, %r135, %r634;
add.s32 %r719, %r718, %r31;
mul.wide.u32 %rd98, %r719, 4;
add.s64 %rd99, %rd6, %rd98;
ld.global.u32 %r9417, [%rd99];
st.local.u32 [%rd13], %r9417;
add.s32 %r720, %r718, %r9347;
mul.wide.u32 %rd100, %r720, 4;
add.s64 %rd101, %rd6, %rd100;
ld.global.u32 %r9416, [%rd101];
bra.uni BB8_74;

BB8_20:
mov.f32 %f27, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f27;
mov.b32 %r9419, {low,low};}



BB8_22:
st.local.u32 [%rd3+32], %r9419;
add.s32 %r57, %r22, 2560;
setp.lt.u32	%p12, %r57, %r21;
@%p12 bra BB8_24;
bra.uni BB8_23;

BB8_24:
mad.lo.s32 %r669, %r57, %r634, %r31;
mul.wide.u32 %rd56, %r669, 4;
add.s64 %rd57, %rd6, %rd56;
ld.global.u32 %r9417, [%rd57];
bra.uni BB8_25;

BB8_72:
mov.f32 %f50, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f50;
mov.b32 %r9417, {low,low};}


	st.local.u32 [%rd13], %r9417;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f50;
mov.b32 %r9416, {low,low};}



BB8_74:
st.local.u32 [%rd13+4], %r9416;
add.s32 %r142, %r22, 3072;
setp.lt.u32	%p29, %r142, %r21;
add.s64 %rd14, %rd3, 48;
@%p29 bra BB8_76;
bra.uni BB8_75;

BB8_76:
mul.lo.s32 %r723, %r142, %r634;
add.s32 %r724, %r723, %r31;
mul.wide.u32 %rd102, %r724, 4;
add.s64 %rd103, %rd6, %rd102;
ld.global.u32 %r9415, [%rd103];
st.local.u32 [%rd14], %r9415;
add.s32 %r725, %r723, %r9347;
mul.wide.u32 %rd104, %r725, 4;
add.s64 %rd105, %rd6, %rd104;
ld.global.u32 %r9414, [%rd105];
bra.uni BB8_77;

BB8_23:
mov.f32 %f28, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f28;
mov.b32 %r9417, {low,low};}



BB8_25:
st.local.u32 [%rd3+40], %r9417;
add.s32 %r61, %r22, 3072;
setp.lt.u32	%p13, %r61, %r21;
@%p13 bra BB8_27;
bra.uni BB8_26;

BB8_27:
mad.lo.s32 %r671, %r61, %r634, %r31;
mul.wide.u32 %rd58, %r671, 4;
add.s64 %rd59, %rd6, %rd58;
ld.global.u32 %r9415, [%rd59];
bra.uni BB8_28;

BB8_75:
mov.f32 %f52, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f52;
mov.b32 %r9415, {low,low};}


	st.local.u32 [%rd14], %r9415;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f52;
mov.b32 %r9414, {low,low};}



BB8_77:
st.local.u32 [%rd14+4], %r9414;
add.s32 %r149, %r22, 3584;
setp.lt.u32	%p30, %r149, %r21;
add.s64 %rd15, %rd3, 56;
@%p30 bra BB8_79;
bra.uni BB8_78;

BB8_79:
mul.lo.s32 %r728, %r149, %r634;
add.s32 %r729, %r728, %r31;
mul.wide.u32 %rd106, %r729, 4;
add.s64 %rd107, %rd6, %rd106;
ld.global.u32 %r9413, [%rd107];
st.local.u32 [%rd15], %r9413;
add.s32 %r730, %r728, %r9347;
mul.wide.u32 %rd108, %r730, 4;
add.s64 %rd109, %rd6, %rd108;
ld.global.u32 %r9412, [%rd109];
bra.uni BB8_80;

BB8_26:
mov.f32 %f29, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f29;
mov.b32 %r9415, {low,low};}



BB8_28:
st.local.u32 [%rd3+48], %r9415;
add.s32 %r65, %r22, 3584;
setp.lt.u32	%p14, %r65, %r21;
@%p14 bra BB8_30;
bra.uni BB8_29;

BB8_30:
mad.lo.s32 %r673, %r65, %r634, %r31;
mul.wide.u32 %rd60, %r673, 4;
add.s64 %rd61, %rd6, %rd60;
ld.global.u32 %r9413, [%rd61];
bra.uni BB8_31;

BB8_78:
mov.f32 %f54, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f54;
mov.b32 %r9413, {low,low};}


	st.local.u32 [%rd15], %r9413;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f54;
mov.b32 %r9412, {low,low};}



BB8_80:
st.local.u32 [%rd15+4], %r9412;
add.s32 %r156, %r22, 4096;
setp.lt.u32	%p31, %r156, %r21;
add.s64 %rd16, %rd3, 64;
@%p31 bra BB8_82;
bra.uni BB8_81;

BB8_82:
mul.lo.s32 %r733, %r156, %r634;
add.s32 %r734, %r733, %r31;
mul.wide.u32 %rd110, %r734, 4;
add.s64 %rd111, %rd6, %rd110;
ld.global.u32 %r9411, [%rd111];
st.local.u32 [%rd16], %r9411;
add.s32 %r735, %r733, %r9347;
mul.wide.u32 %rd112, %r735, 4;
add.s64 %rd113, %rd6, %rd112;
ld.global.u32 %r9410, [%rd113];
bra.uni BB8_83;

BB8_29:
mov.f32 %f30, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f30;
mov.b32 %r9413, {low,low};}



BB8_31:
st.local.u32 [%rd3+56], %r9413;
add.s32 %r69, %r22, 4096;
setp.lt.u32	%p15, %r69, %r21;
@%p15 bra BB8_33;
bra.uni BB8_32;

BB8_33:
mad.lo.s32 %r675, %r69, %r634, %r31;
mul.wide.u32 %rd62, %r675, 4;
add.s64 %rd63, %rd6, %rd62;
ld.global.u32 %r9411, [%rd63];
bra.uni BB8_34;

BB8_81:
mov.f32 %f56, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f56;
mov.b32 %r9411, {low,low};}


	st.local.u32 [%rd16], %r9411;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f56;
mov.b32 %r9410, {low,low};}



BB8_83:
st.local.u32 [%rd16+4], %r9410;
add.s32 %r163, %r22, 4608;
setp.lt.u32	%p32, %r163, %r21;
add.s64 %rd17, %rd3, 72;
@%p32 bra BB8_85;
bra.uni BB8_84;

BB8_85:
mul.lo.s32 %r738, %r163, %r634;
add.s32 %r739, %r738, %r31;
mul.wide.u32 %rd114, %r739, 4;
add.s64 %rd115, %rd6, %rd114;
ld.global.u32 %r9409, [%rd115];
st.local.u32 [%rd17], %r9409;
add.s32 %r740, %r738, %r9347;
mul.wide.u32 %rd116, %r740, 4;
add.s64 %rd117, %rd6, %rd116;
ld.global.u32 %r9408, [%rd117];
bra.uni BB8_86;

BB8_32:
mov.f32 %f31, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f31;
mov.b32 %r9411, {low,low};}



BB8_34:
st.local.u32 [%rd3+64], %r9411;
add.s32 %r73, %r22, 4608;
setp.lt.u32	%p16, %r73, %r21;
@%p16 bra BB8_36;
bra.uni BB8_35;

BB8_36:
mad.lo.s32 %r677, %r73, %r634, %r31;
mul.wide.u32 %rd64, %r677, 4;
add.s64 %rd65, %rd6, %rd64;
ld.global.u32 %r9409, [%rd65];
bra.uni BB8_37;

BB8_84:
mov.f32 %f58, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f58;
mov.b32 %r9409, {low,low};}


	st.local.u32 [%rd17], %r9409;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f58;
mov.b32 %r9408, {low,low};}



BB8_86:
st.local.u32 [%rd17+4], %r9408;
add.s32 %r170, %r22, 5120;
setp.lt.u32	%p33, %r170, %r21;
add.s64 %rd18, %rd3, 80;
@%p33 bra BB8_88;
bra.uni BB8_87;

BB8_88:
mul.lo.s32 %r743, %r170, %r634;
add.s32 %r744, %r743, %r31;
mul.wide.u32 %rd118, %r744, 4;
add.s64 %rd119, %rd6, %rd118;
ld.global.u32 %r9407, [%rd119];
st.local.u32 [%rd18], %r9407;
add.s32 %r745, %r743, %r9347;
mul.wide.u32 %rd120, %r745, 4;
add.s64 %rd121, %rd6, %rd120;
ld.global.u32 %r9406, [%rd121];
bra.uni BB8_89;

BB8_35:
mov.f32 %f32, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f32;
mov.b32 %r9409, {low,low};}



BB8_37:
st.local.u32 [%rd3+72], %r9409;
add.s32 %r77, %r22, 5120;
setp.lt.u32	%p17, %r77, %r21;
@%p17 bra BB8_39;
bra.uni BB8_38;

BB8_39:
mad.lo.s32 %r679, %r77, %r634, %r31;
mul.wide.u32 %rd66, %r679, 4;
add.s64 %rd67, %rd6, %rd66;
ld.global.u32 %r9407, [%rd67];
bra.uni BB8_40;

BB8_87:
mov.f32 %f60, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f60;
mov.b32 %r9407, {low,low};}


	st.local.u32 [%rd18], %r9407;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f60;
mov.b32 %r9406, {low,low};}



BB8_89:
st.local.u32 [%rd18+4], %r9406;
add.s32 %r177, %r22, 5632;
setp.lt.u32	%p34, %r177, %r21;
add.s64 %rd19, %rd3, 88;
@%p34 bra BB8_91;
bra.uni BB8_90;

BB8_91:
mul.lo.s32 %r748, %r177, %r634;
add.s32 %r749, %r748, %r31;
mul.wide.u32 %rd122, %r749, 4;
add.s64 %rd123, %rd6, %rd122;
ld.global.u32 %r9405, [%rd123];
st.local.u32 [%rd19], %r9405;
add.s32 %r750, %r748, %r9347;
mul.wide.u32 %rd124, %r750, 4;
add.s64 %rd125, %rd6, %rd124;
ld.global.u32 %r9404, [%rd125];
bra.uni BB8_92;

BB8_38:
mov.f32 %f33, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f33;
mov.b32 %r9407, {low,low};}



BB8_40:
st.local.u32 [%rd3+80], %r9407;
add.s32 %r81, %r22, 5632;
setp.lt.u32	%p18, %r81, %r21;
@%p18 bra BB8_42;
bra.uni BB8_41;

BB8_42:
mad.lo.s32 %r681, %r81, %r634, %r31;
mul.wide.u32 %rd68, %r681, 4;
add.s64 %rd69, %rd6, %rd68;
ld.global.u32 %r9405, [%rd69];
bra.uni BB8_43;

BB8_90:
mov.f32 %f62, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f62;
mov.b32 %r9405, {low,low};}


	st.local.u32 [%rd19], %r9405;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f62;
mov.b32 %r9404, {low,low};}



BB8_92:
st.local.u32 [%rd19+4], %r9404;
add.s32 %r751, %r22, 6144;
mul.lo.s32 %r184, %r751, %r634;
setp.lt.u32	%p35, %r751, %r21;
add.s64 %rd20, %rd3, 96;
@%p35 bra BB8_94;
bra.uni BB8_93;

BB8_94:
add.s32 %r754, %r184, %r31;
mul.wide.u32 %rd127, %r754, 4;
add.s64 %rd128, %rd6, %rd127;
ld.global.u32 %r9403, [%rd128];
st.local.u32 [%rd20], %r9403;
add.s32 %r755, %r184, %r9347;
mul.wide.u32 %rd129, %r755, 4;
add.s64 %rd130, %rd6, %rd129;
ld.global.u32 %r9402, [%rd130];
bra.uni BB8_95;

BB8_41:
mov.f32 %f34, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f34;
mov.b32 %r9405, {low,low};}



BB8_43:
st.local.u32 [%rd3+88], %r9405;
add.s32 %r85, %r22, 6144;
setp.lt.u32	%p19, %r85, %r21;
@%p19 bra BB8_45;
bra.uni BB8_44;

BB8_45:
mad.lo.s32 %r683, %r85, %r634, %r31;
mul.wide.u32 %rd70, %r683, 4;
add.s64 %rd71, %rd6, %rd70;
ld.global.u32 %r9403, [%rd71];
bra.uni BB8_46;

BB8_93:
mov.f32 %f64, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f64;
mov.b32 %r9403, {low,low};}


	st.local.u32 [%rd20], %r9403;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f64;
mov.b32 %r9402, {low,low};}



BB8_95:
st.local.u32 [%rd20+4], %r9402;
add.s32 %r757, %r22, 6656;
mul.lo.s32 %r191, %r757, %r634;
setp.lt.u32	%p36, %r757, %r21;
add.s64 %rd21, %rd3, 104;
@%p36 bra BB8_97;
bra.uni BB8_96;

BB8_97:
add.s32 %r760, %r191, %r31;
mul.wide.u32 %rd132, %r760, 4;
add.s64 %rd133, %rd6, %rd132;
ld.global.u32 %r9401, [%rd133];
st.local.u32 [%rd21], %r9401;
add.s32 %r761, %r191, %r9347;
mul.wide.u32 %rd134, %r761, 4;
add.s64 %rd135, %rd6, %rd134;
ld.global.u32 %r9400, [%rd135];
bra.uni BB8_98;

BB8_44:
mov.f32 %f35, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f35;
mov.b32 %r9403, {low,low};}



BB8_46:
st.local.u32 [%rd3+96], %r9403;
add.s32 %r89, %r22, 6656;
setp.lt.u32	%p20, %r89, %r21;
@%p20 bra BB8_48;
bra.uni BB8_47;

BB8_48:
mad.lo.s32 %r685, %r89, %r634, %r31;
mul.wide.u32 %rd72, %r685, 4;
add.s64 %rd73, %rd6, %rd72;
ld.global.u32 %r9401, [%rd73];
bra.uni BB8_49;

BB8_96:
mov.f32 %f66, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f66;
mov.b32 %r9401, {low,low};}


	st.local.u32 [%rd21], %r9401;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f66;
mov.b32 %r9400, {low,low};}



BB8_98:
st.local.u32 [%rd21+4], %r9400;
add.s32 %r763, %r22, 7168;
mul.lo.s32 %r198, %r763, %r634;
setp.lt.u32	%p37, %r763, %r21;
add.s64 %rd22, %rd3, 112;
@%p37 bra BB8_100;
bra.uni BB8_99;

BB8_100:
add.s32 %r766, %r198, %r31;
mul.wide.u32 %rd137, %r766, 4;
add.s64 %rd138, %rd6, %rd137;
ld.global.u32 %r9399, [%rd138];
st.local.u32 [%rd22], %r9399;
add.s32 %r767, %r198, %r9347;
mul.wide.u32 %rd139, %r767, 4;
add.s64 %rd140, %rd6, %rd139;
ld.global.u32 %r9398, [%rd140];
bra.uni BB8_101;

BB8_47:
mov.f32 %f36, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f36;
mov.b32 %r9401, {low,low};}



BB8_49:
st.local.u32 [%rd3+104], %r9401;
add.s32 %r93, %r22, 7168;
setp.lt.u32	%p21, %r93, %r21;
@%p21 bra BB8_51;
bra.uni BB8_50;

BB8_51:
mad.lo.s32 %r687, %r93, %r634, %r31;
mul.wide.u32 %rd74, %r687, 4;
add.s64 %rd75, %rd6, %rd74;
ld.global.u32 %r9399, [%rd75];
bra.uni BB8_52;

BB8_99:
mov.f32 %f68, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f68;
mov.b32 %r9399, {low,low};}


	st.local.u32 [%rd22], %r9399;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f68;
mov.b32 %r9398, {low,low};}



BB8_101:
st.local.u32 [%rd22+4], %r9398;
add.s32 %r769, %r22, 7680;
mul.lo.s32 %r770, %r769, %r634;
add.s32 %r205, %r770, %r31;
add.s32 %r206, %r770, %r9347;
setp.lt.u32	%p38, %r769, %r21;
add.s64 %rd23, %rd3, 120;
@%p38 bra BB8_103;
bra.uni BB8_102;

BB8_103:
mul.wide.u32 %rd142, %r205, 4;
add.s64 %rd143, %rd6, %rd142;
ld.global.u32 %r9397, [%rd143];
st.local.u32 [%rd23], %r9397;
mul.wide.u32 %rd144, %r206, 4;
add.s64 %rd145, %rd6, %rd144;
ld.global.u32 %r9396, [%rd145];
bra.uni BB8_104;

BB8_50:
mov.f32 %f37, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f37;
mov.b32 %r9399, {low,low};}



BB8_52:
st.local.u32 [%rd3+112], %r9399;
add.s32 %r97, %r22, 7680;
setp.lt.u32	%p22, %r97, %r21;
add.s64 %rd8, %rd3, 120;
@%p22 bra BB8_54;
bra.uni BB8_53;

BB8_54:
mad.lo.s32 %r689, %r97, %r634, %r31;
mul.wide.u32 %rd76, %r689, 4;
add.s64 %rd77, %rd6, %rd76;
ld.global.u32 %r9397, [%rd77];
bra.uni BB8_55;

BB8_102:
mov.f32 %f70, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f70;
mov.b32 %r9397, {low,low};}


	st.local.u32 [%rd23], %r9397;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f70;
mov.b32 %r9396, {low,low};}



BB8_104:
st.local.u32 [%rd23+4], %r9396;
bra.uni BB8_105;

BB8_53:
mov.f32 %f38, 0f00000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f38;
mov.b32 %r9397, {low,low};}



BB8_55:
st.local.u32 [%rd8], %r9397;

BB8_105:
add.s64 %rd24, %rd3, 4;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9427;
mov.b32 {blow,bhigh}, %r9426;
mov.b32 %r773, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9427;
mov.b32 {blow,bhigh}, %r9426;
mov.b32 %r9459, {ahigh,bhigh};}


	st.local.u32 [%rd3], %r773;
st.local.u32 [%rd3+4], %r9459;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9425;
mov.b32 {blow,bhigh}, %r9424;
mov.b32 %r779, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9425;
mov.b32 {blow,bhigh}, %r9424;
mov.b32 %r9457, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+8], {%r779, %r9457};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9423;
mov.b32 {blow,bhigh}, %r9422;
mov.b32 %r785, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9423;
mov.b32 {blow,bhigh}, %r9422;
mov.b32 %r9455, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+16], {%r785, %r9455};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9421;
mov.b32 {blow,bhigh}, %r9420;
mov.b32 %r791, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9421;
mov.b32 {blow,bhigh}, %r9420;
mov.b32 %r9453, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+24], {%r791, %r9453};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9419;
mov.b32 {blow,bhigh}, %r9418;
mov.b32 %r797, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9419;
mov.b32 {blow,bhigh}, %r9418;
mov.b32 %r9451, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+32], {%r797, %r9451};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9417;
mov.b32 {blow,bhigh}, %r9416;
mov.b32 %r803, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9417;
mov.b32 {blow,bhigh}, %r9416;
mov.b32 %r9449, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+40], {%r803, %r9449};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9415;
mov.b32 {blow,bhigh}, %r9414;
mov.b32 %r809, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9415;
mov.b32 {blow,bhigh}, %r9414;
mov.b32 %r9447, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+48], {%r809, %r9447};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9413;
mov.b32 {blow,bhigh}, %r9412;
mov.b32 %r815, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9413;
mov.b32 {blow,bhigh}, %r9412;
mov.b32 %r9445, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+56], {%r815, %r9445};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9411;
mov.b32 {blow,bhigh}, %r9410;
mov.b32 %r821, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9411;
mov.b32 {blow,bhigh}, %r9410;
mov.b32 %r9443, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+64], {%r821, %r9443};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9409;
mov.b32 {blow,bhigh}, %r9408;
mov.b32 %r827, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9409;
mov.b32 {blow,bhigh}, %r9408;
mov.b32 %r9441, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+72], {%r827, %r9441};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9407;
mov.b32 {blow,bhigh}, %r9406;
mov.b32 %r833, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9407;
mov.b32 {blow,bhigh}, %r9406;
mov.b32 %r9439, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+80], {%r833, %r9439};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9405;
mov.b32 {blow,bhigh}, %r9404;
mov.b32 %r839, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9405;
mov.b32 {blow,bhigh}, %r9404;
mov.b32 %r9437, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+88], {%r839, %r9437};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9403;
mov.b32 {blow,bhigh}, %r9402;
mov.b32 %r845, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9403;
mov.b32 {blow,bhigh}, %r9402;
mov.b32 %r9435, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+96], {%r845, %r9435};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9401;
mov.b32 {blow,bhigh}, %r9400;
mov.b32 %r851, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9401;
mov.b32 {blow,bhigh}, %r9400;
mov.b32 %r9433, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+104], {%r851, %r9433};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9399;
mov.b32 {blow,bhigh}, %r9398;
mov.b32 %r857, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9399;
mov.b32 {blow,bhigh}, %r9398;
mov.b32 %r9431, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+112], {%r857, %r9431};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9397;
mov.b32 {blow,bhigh}, %r9396;
mov.b32 %r863, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9397;
mov.b32 {blow,bhigh}, %r9396;
mov.b32 %r9429, {ahigh,bhigh};}


	st.local.v2.u32 [%rd3+120], {%r863, %r9429};
setp.ne.s32	%p39, %r629, 1;
@%p39 bra BB8_106;

st.local.u32 [%rd3], %r9459;
st.local.u32 [%rd24], %r773;
st.local.u32 [%rd24+4], %r9457;
st.local.u32 [%rd24+8], %r779;
st.local.v4.u32 [%rd24+12], {%r9455, %r785, %r9453, %r791};
st.local.v4.u32 [%rd24+28], {%r9451, %r797, %r9449, %r803};
st.local.v4.u32 [%rd24+44], {%r9447, %r809, %r9445, %r815};
st.local.v4.u32 [%rd24+60], {%r9443, %r821, %r9441, %r827};
st.local.v4.u32 [%rd24+76], {%r9439, %r833, %r9437, %r839};
st.local.v4.u32 [%rd24+92], {%r9435, %r845, %r9433, %r851};
st.local.v4.u32 [%rd24+108], {%r9431, %r857, %r9429, %r863};
mov.u32 %r9428, %r863;
mov.u32 %r9430, %r857;
mov.u32 %r9432, %r851;
mov.u32 %r9434, %r845;
mov.u32 %r9436, %r839;
mov.u32 %r9438, %r833;
mov.u32 %r9440, %r827;
mov.u32 %r9442, %r821;
mov.u32 %r9444, %r815;
mov.u32 %r9446, %r809;
mov.u32 %r9448, %r803;
mov.u32 %r9450, %r797;
mov.u32 %r9452, %r791;
mov.u32 %r9454, %r785;
mov.u32 %r9456, %r779;
mov.u32 %r9458, %r773;
bra.uni BB8_108;

BB8_106:
mov.u32 %r9428, %r9429;
mov.u32 %r9429, %r863;
mov.u32 %r9430, %r9431;
mov.u32 %r9431, %r857;
mov.u32 %r9432, %r9433;
mov.u32 %r9433, %r851;
mov.u32 %r9434, %r9435;
mov.u32 %r9435, %r845;
mov.u32 %r9436, %r9437;
mov.u32 %r9437, %r839;
mov.u32 %r9438, %r9439;
mov.u32 %r9439, %r833;
mov.u32 %r9440, %r9441;
mov.u32 %r9441, %r827;
mov.u32 %r9442, %r9443;
mov.u32 %r9443, %r821;
mov.u32 %r9444, %r9445;
mov.u32 %r9445, %r815;
mov.u32 %r9446, %r9447;
mov.u32 %r9447, %r809;
mov.u32 %r9448, %r9449;
mov.u32 %r9449, %r803;
mov.u32 %r9450, %r9451;
mov.u32 %r9451, %r797;
mov.u32 %r9452, %r9453;
mov.u32 %r9453, %r791;
mov.u32 %r9454, %r9455;
mov.u32 %r9455, %r785;
mov.u32 %r9456, %r9457;
mov.u32 %r9457, %r779;
mov.u32 %r9458, %r9459;
mov.u32 %r9459, %r773;

BB8_108:
mul.wide.u32 %rd163, %r22, 4;
add.s64 %rd147, %rd2, %rd163;

	ld.global.nc.b32 %r869, [%rd147];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r869;
mov.b32 %r870, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r869;
mov.b32 %r872, {high,high};}


	
	{mul.f16x2 %r874,%r9459,%r870;
}

	
	{mul.f16x2 %r877,%r9458,%r872;
}

	
	{sub.f16x2 %r880,%r874,%r877;
}

	
	{mul.f16x2 %r883,%r9459,%r872;
}

	
	{fma.rn.f16x2 %r886,%r9458,%r870,%r883;
}

	add.s32 %r310, %r22, 512;
mul.wide.u32 %rd164, %r310, 4;
add.s64 %rd148, %rd2, %rd164;

	ld.global.nc.b32 %r890, [%rd148];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r890;
mov.b32 %r891, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r890;
mov.b32 %r893, {high,high};}


	
	{mul.f16x2 %r895,%r9457,%r891;
}

	
	{mul.f16x2 %r898,%r9456,%r893;
}

	
	{sub.f16x2 %r901,%r895,%r898;
}

	
	{mul.f16x2 %r904,%r9457,%r893;
}

	
	{fma.rn.f16x2 %r907,%r9456,%r891,%r904;
}

	add.s32 %r2379, %r22, 1024;
mul.wide.u32 %rd165, %r2379, 4;
add.s64 %rd149, %rd2, %rd165;

	ld.global.nc.b32 %r911, [%rd149];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r911;
mov.b32 %r912, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r911;
mov.b32 %r914, {high,high};}


	
	{mul.f16x2 %r916,%r9455,%r912;
}

	
	{mul.f16x2 %r919,%r9454,%r914;
}

	
	{sub.f16x2 %r922,%r916,%r919;
}

	
	{mul.f16x2 %r925,%r9455,%r914;
}

	
	{fma.rn.f16x2 %r928,%r9454,%r912,%r925;
}

	add.s32 %r2380, %r22, 1536;
mul.wide.u32 %rd166, %r2380, 4;
add.s64 %rd150, %rd2, %rd166;

	ld.global.nc.b32 %r932, [%rd150];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r932;
mov.b32 %r933, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r932;
mov.b32 %r935, {high,high};}


	
	{mul.f16x2 %r937,%r9453,%r933;
}

	
	{mul.f16x2 %r940,%r9452,%r935;
}

	
	{sub.f16x2 %r943,%r937,%r940;
}

	
	{mul.f16x2 %r946,%r9453,%r935;
}

	
	{fma.rn.f16x2 %r949,%r9452,%r933,%r946;
}

	add.s32 %r2381, %r22, 2048;
mul.wide.u32 %rd167, %r2381, 4;
add.s64 %rd151, %rd2, %rd167;

	ld.global.nc.b32 %r953, [%rd151];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r953;
mov.b32 %r954, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r953;
mov.b32 %r956, {high,high};}


	
	{mul.f16x2 %r958,%r9451,%r954;
}

	
	{mul.f16x2 %r961,%r9450,%r956;
}

	
	{sub.f16x2 %r964,%r958,%r961;
}

	
	{mul.f16x2 %r967,%r9451,%r956;
}

	
	{fma.rn.f16x2 %r970,%r9450,%r954,%r967;
}

	add.s32 %r2382, %r22, 2560;
mul.wide.u32 %rd168, %r2382, 4;
add.s64 %rd152, %rd2, %rd168;

	ld.global.nc.b32 %r974, [%rd152];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r974;
mov.b32 %r975, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r974;
mov.b32 %r977, {high,high};}


	
	{mul.f16x2 %r979,%r9449,%r975;
}

	
	{mul.f16x2 %r982,%r9448,%r977;
}

	
	{sub.f16x2 %r985,%r979,%r982;
}

	
	{mul.f16x2 %r988,%r9449,%r977;
}

	
	{fma.rn.f16x2 %r991,%r9448,%r975,%r988;
}

	add.s32 %r2383, %r22, 3072;
mul.wide.u32 %rd169, %r2383, 4;
add.s64 %rd153, %rd2, %rd169;

	ld.global.nc.b32 %r995, [%rd153];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r995;
mov.b32 %r996, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r995;
mov.b32 %r998, {high,high};}


	
	{mul.f16x2 %r1000,%r9447,%r996;
}

	
	{mul.f16x2 %r1003,%r9446,%r998;
}

	
	{sub.f16x2 %r1006,%r1000,%r1003;
}

	
	{mul.f16x2 %r1009,%r9447,%r998;
}

	
	{fma.rn.f16x2 %r1012,%r9446,%r996,%r1009;
}

	add.s32 %r2384, %r22, 3584;
mul.wide.u32 %rd170, %r2384, 4;
add.s64 %rd154, %rd2, %rd170;

	ld.global.nc.b32 %r1016, [%rd154];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1016;
mov.b32 %r1017, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1016;
mov.b32 %r1019, {high,high};}


	
	{mul.f16x2 %r1021,%r9445,%r1017;
}

	
	{mul.f16x2 %r1024,%r9444,%r1019;
}

	
	{sub.f16x2 %r1027,%r1021,%r1024;
}

	
	{mul.f16x2 %r1030,%r9445,%r1019;
}

	
	{fma.rn.f16x2 %r1033,%r9444,%r1017,%r1030;
}

	add.s32 %r2385, %r22, 4096;
mul.wide.u32 %rd171, %r2385, 4;
add.s64 %rd155, %rd2, %rd171;

	ld.global.nc.b32 %r1037, [%rd155];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1037;
mov.b32 %r1038, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1037;
mov.b32 %r1040, {high,high};}


	
	{mul.f16x2 %r1042,%r9443,%r1038;
}

	
	{mul.f16x2 %r1045,%r9442,%r1040;
}

	
	{sub.f16x2 %r1048,%r1042,%r1045;
}

	
	{mul.f16x2 %r1051,%r9443,%r1040;
}

	
	{fma.rn.f16x2 %r1054,%r9442,%r1038,%r1051;
}

	add.s32 %r2386, %r22, 4608;
mul.wide.u32 %rd172, %r2386, 4;
add.s64 %rd156, %rd2, %rd172;

	ld.global.nc.b32 %r1058, [%rd156];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1058;
mov.b32 %r1059, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1058;
mov.b32 %r1061, {high,high};}


	
	{mul.f16x2 %r1063,%r9441,%r1059;
}

	
	{mul.f16x2 %r1066,%r9440,%r1061;
}

	
	{sub.f16x2 %r1069,%r1063,%r1066;
}

	
	{mul.f16x2 %r1072,%r9441,%r1061;
}

	
	{fma.rn.f16x2 %r1075,%r9440,%r1059,%r1072;
}

	add.s32 %r2387, %r22, 5120;
mul.wide.u32 %rd173, %r2387, 4;
add.s64 %rd157, %rd2, %rd173;

	ld.global.nc.b32 %r1079, [%rd157];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1079;
mov.b32 %r1080, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1079;
mov.b32 %r1082, {high,high};}


	
	{mul.f16x2 %r1084,%r9439,%r1080;
}

	
	{mul.f16x2 %r1087,%r9438,%r1082;
}

	
	{sub.f16x2 %r1090,%r1084,%r1087;
}

	
	{mul.f16x2 %r1093,%r9439,%r1082;
}

	
	{fma.rn.f16x2 %r1096,%r9438,%r1080,%r1093;
}

	add.s32 %r2388, %r22, 5632;
mul.wide.u32 %rd174, %r2388, 4;
add.s64 %rd158, %rd2, %rd174;

	ld.global.nc.b32 %r1100, [%rd158];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1100;
mov.b32 %r1101, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1100;
mov.b32 %r1103, {high,high};}


	
	{mul.f16x2 %r1105,%r9437,%r1101;
}

	
	{mul.f16x2 %r1108,%r9436,%r1103;
}

	
	{sub.f16x2 %r1111,%r1105,%r1108;
}

	
	{mul.f16x2 %r1114,%r9437,%r1103;
}

	
	{fma.rn.f16x2 %r1117,%r9436,%r1101,%r1114;
}

	add.s32 %r2389, %r22, 6144;
mul.wide.u32 %rd175, %r2389, 4;
add.s64 %rd159, %rd2, %rd175;

	ld.global.nc.b32 %r1121, [%rd159];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1121;
mov.b32 %r1122, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1121;
mov.b32 %r1124, {high,high};}


	
	{mul.f16x2 %r1126,%r9435,%r1122;
}

	
	{mul.f16x2 %r1129,%r9434,%r1124;
}

	
	{sub.f16x2 %r1132,%r1126,%r1129;
}

	
	{mul.f16x2 %r1135,%r9435,%r1124;
}

	
	{fma.rn.f16x2 %r1138,%r9434,%r1122,%r1135;
}

	add.s32 %r2390, %r22, 6656;
mul.wide.u32 %rd176, %r2390, 4;
add.s64 %rd160, %rd2, %rd176;

	ld.global.nc.b32 %r1142, [%rd160];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1142;
mov.b32 %r1143, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1142;
mov.b32 %r1145, {high,high};}


	
	{mul.f16x2 %r1147,%r9433,%r1143;
}

	
	{mul.f16x2 %r1150,%r9432,%r1145;
}

	
	{sub.f16x2 %r1153,%r1147,%r1150;
}

	
	{mul.f16x2 %r1156,%r9433,%r1145;
}

	
	{fma.rn.f16x2 %r1159,%r9432,%r1143,%r1156;
}

	add.s32 %r2391, %r22, 7168;
mul.wide.u32 %rd177, %r2391, 4;
add.s64 %rd161, %rd2, %rd177;

	ld.global.nc.b32 %r1163, [%rd161];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1163;
mov.b32 %r1164, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1163;
mov.b32 %r1166, {high,high};}


	
	{mul.f16x2 %r1168,%r9431,%r1164;
}

	
	{mul.f16x2 %r1171,%r9430,%r1166;
}

	
	{sub.f16x2 %r1174,%r1168,%r1171;
}

	
	{mul.f16x2 %r1177,%r9431,%r1166;
}

	
	{fma.rn.f16x2 %r1180,%r9430,%r1164,%r1177;
}

	add.s32 %r2392, %r22, 7680;
mul.wide.u32 %rd178, %r2392, 4;
add.s64 %rd162, %rd2, %rd178;

	ld.global.nc.b32 %r1184, [%rd162];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1184;
mov.b32 %r1185, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1184;
mov.b32 %r1187, {high,high};}


	
	{mul.f16x2 %r1189,%r9429,%r1185;
}

	
	{mul.f16x2 %r1192,%r9428,%r1187;
}

	
	{sub.f16x2 %r1195,%r1189,%r1192;
}

	
	{mul.f16x2 %r1198,%r9429,%r1187;
}

	
	{fma.rn.f16x2 %r1201,%r9428,%r1185,%r1198;
}

	
	{add.f16x2 %r1205,%r880,%r1048;
}

	
	{add.f16x2 %r1208,%r886,%r1054;
}

	
	{sub.f16x2 %r1211,%r880,%r1048;
}

	
	{sub.f16x2 %r1214,%r886,%r1054;
}

	
	{add.f16x2 %r1217,%r964,%r1132;
}

	
	{add.f16x2 %r1220,%r970,%r1138;
}

	
	{sub.f16x2 %r1223,%r964,%r1132;
}

	
	{sub.f16x2 %r1226,%r970,%r1138;
}

	
	{xor.b32 %r1229,%r1223,0x80008000;
}

	
	{add.f16x2 %r1231,%r1205,%r1217;
}

	
	{add.f16x2 %r1234,%r1208,%r1220;
}

	
	{sub.f16x2 %r1237,%r1205,%r1217;
}

	
	{sub.f16x2 %r1240,%r1208,%r1220;
}

	
	{add.f16x2 %r1243,%r1211,%r1226;
}

	
	{add.f16x2 %r1246,%r1214,%r1229;
}

	
	{sub.f16x2 %r1249,%r1211,%r1226;
}

	
	{sub.f16x2 %r1252,%r1214,%r1229;
}

	
	{add.f16x2 %r1255,%r922,%r1090;
}

	
	{add.f16x2 %r1258,%r928,%r1096;
}

	
	{sub.f16x2 %r1261,%r922,%r1090;
}

	
	{sub.f16x2 %r1264,%r928,%r1096;
}

	
	{add.f16x2 %r1267,%r1006,%r1174;
}

	
	{add.f16x2 %r1270,%r1012,%r1180;
}

	
	{sub.f16x2 %r1273,%r1006,%r1174;
}

	
	{sub.f16x2 %r1276,%r1012,%r1180;
}

	
	{xor.b32 %r1279,%r1273,0x80008000;
}

	
	{add.f16x2 %r1281,%r1255,%r1267;
}

	
	{add.f16x2 %r1284,%r1258,%r1270;
}

	
	{sub.f16x2 %r1287,%r1255,%r1267;
}

	
	{sub.f16x2 %r1290,%r1258,%r1270;
}

	
	{add.f16x2 %r1293,%r1261,%r1276;
}

	
	{add.f16x2 %r1296,%r1264,%r1279;
}

	
	{sub.f16x2 %r1299,%r1261,%r1276;
}

	
	{sub.f16x2 %r1302,%r1264,%r1279;
}

	mov.f32 %f132, 0f3F3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f132;
cvt.rn.f16.f32 high, %f132;
mov.b32 %r1305, {low,high};}


	mov.f32 %f150, 0fBF3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1306, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1309, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1310, {low,high};}


	
	{mul.f16x2 %r1319,%r1293,%r1305;
}

	
	{mul.f16x2 %r1322,%r1296,%r1306;
}

	
	{sub.f16x2 %r1325,%r1319,%r1322;
}

	
	{mul.f16x2 %r1328,%r1293,%r1306;
}

	
	{fma.rn.f16x2 %r1331,%r1296,%r1305,%r1328;
}

	
	{xor.b32 %r1335,%r1287,0x80008000;
}

	
	{mul.f16x2 %r1337,%r1299,%r1309;
}

	
	{mul.f16x2 %r1340,%r1302,%r1310;
}

	
	{sub.f16x2 %r1343,%r1337,%r1340;
}

	
	{mul.f16x2 %r1346,%r1299,%r1310;
}

	
	{fma.rn.f16x2 %r1349,%r1302,%r1309,%r1346;
}

	
	{add.f16x2 %r1353,%r1231,%r1281;
}

	
	{add.f16x2 %r1356,%r1234,%r1284;
}

	
	{sub.f16x2 %r1359,%r1231,%r1281;
}

	
	{sub.f16x2 %r1362,%r1234,%r1284;
}

	
	{add.f16x2 %r1365,%r1243,%r1325;
}

	
	{add.f16x2 %r1368,%r1246,%r1331;
}

	
	{sub.f16x2 %r1371,%r1243,%r1325;
}

	
	{sub.f16x2 %r1374,%r1246,%r1331;
}

	
	{add.f16x2 %r1377,%r1237,%r1290;
}

	
	{add.f16x2 %r1380,%r1240,%r1335;
}

	
	{sub.f16x2 %r1383,%r1237,%r1290;
}

	
	{sub.f16x2 %r1386,%r1240,%r1335;
}

	
	{add.f16x2 %r1389,%r1249,%r1343;
}

	
	{add.f16x2 %r1392,%r1252,%r1349;
}

	
	{sub.f16x2 %r1395,%r1249,%r1343;
}

	
	{sub.f16x2 %r1398,%r1252,%r1349;
}

	
	{add.f16x2 %r1401,%r901,%r1069;
}

	
	{add.f16x2 %r1404,%r907,%r1075;
}

	
	{sub.f16x2 %r1407,%r901,%r1069;
}

	
	{sub.f16x2 %r1410,%r907,%r1075;
}

	
	{add.f16x2 %r1413,%r985,%r1153;
}

	
	{add.f16x2 %r1416,%r991,%r1159;
}

	
	{sub.f16x2 %r1419,%r985,%r1153;
}

	
	{sub.f16x2 %r1422,%r991,%r1159;
}

	
	{xor.b32 %r1425,%r1419,0x80008000;
}

	
	{add.f16x2 %r1427,%r1401,%r1413;
}

	
	{add.f16x2 %r1430,%r1404,%r1416;
}

	
	{sub.f16x2 %r1433,%r1401,%r1413;
}

	
	{sub.f16x2 %r1436,%r1404,%r1416;
}

	
	{add.f16x2 %r1439,%r1407,%r1422;
}

	
	{add.f16x2 %r1442,%r1410,%r1425;
}

	
	{sub.f16x2 %r1445,%r1407,%r1422;
}

	
	{sub.f16x2 %r1448,%r1410,%r1425;
}

	
	{add.f16x2 %r1451,%r943,%r1111;
}

	
	{add.f16x2 %r1454,%r949,%r1117;
}

	
	{sub.f16x2 %r1457,%r943,%r1111;
}

	
	{sub.f16x2 %r1460,%r949,%r1117;
}

	
	{add.f16x2 %r1463,%r1027,%r1195;
}

	
	{add.f16x2 %r1466,%r1033,%r1201;
}

	
	{sub.f16x2 %r1469,%r1027,%r1195;
}

	
	{sub.f16x2 %r1472,%r1033,%r1201;
}

	
	{xor.b32 %r1475,%r1469,0x80008000;
}

	
	{add.f16x2 %r1477,%r1451,%r1463;
}

	
	{add.f16x2 %r1480,%r1454,%r1466;
}

	
	{sub.f16x2 %r1483,%r1451,%r1463;
}

	
	{sub.f16x2 %r1486,%r1454,%r1466;
}

	
	{add.f16x2 %r1489,%r1457,%r1472;
}

	
	{add.f16x2 %r1492,%r1460,%r1475;
}

	
	{sub.f16x2 %r1495,%r1457,%r1472;
}

	
	{sub.f16x2 %r1498,%r1460,%r1475;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f132;
cvt.rn.f16.f32 high, %f132;
mov.b32 %r1501, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1502, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1505, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1506, {low,high};}


	
	{mul.f16x2 %r1515,%r1489,%r1501;
}

	
	{mul.f16x2 %r1518,%r1492,%r1502;
}

	
	{sub.f16x2 %r1521,%r1515,%r1518;
}

	
	{mul.f16x2 %r1524,%r1489,%r1502;
}

	
	{fma.rn.f16x2 %r1527,%r1492,%r1501,%r1524;
}

	
	{xor.b32 %r1531,%r1483,0x80008000;
}

	
	{mul.f16x2 %r1533,%r1495,%r1505;
}

	
	{mul.f16x2 %r1536,%r1498,%r1506;
}

	
	{sub.f16x2 %r1539,%r1533,%r1536;
}

	
	{mul.f16x2 %r1542,%r1495,%r1506;
}

	
	{fma.rn.f16x2 %r1545,%r1498,%r1505,%r1542;
}

	
	{add.f16x2 %r1549,%r1427,%r1477;
}

	
	{add.f16x2 %r1552,%r1430,%r1480;
}

	
	{sub.f16x2 %r1555,%r1427,%r1477;
}

	
	{sub.f16x2 %r1558,%r1430,%r1480;
}

	
	{add.f16x2 %r1561,%r1439,%r1521;
}

	
	{add.f16x2 %r1564,%r1442,%r1527;
}

	
	{sub.f16x2 %r1567,%r1439,%r1521;
}

	
	{sub.f16x2 %r1570,%r1442,%r1527;
}

	
	{add.f16x2 %r1573,%r1433,%r1486;
}

	
	{add.f16x2 %r1576,%r1436,%r1531;
}

	
	{sub.f16x2 %r1579,%r1433,%r1486;
}

	
	{sub.f16x2 %r1582,%r1436,%r1531;
}

	
	{add.f16x2 %r1585,%r1445,%r1539;
}

	
	{add.f16x2 %r1588,%r1448,%r1545;
}

	
	{sub.f16x2 %r1591,%r1445,%r1539;
}

	
	{sub.f16x2 %r1594,%r1448,%r1545;
}

	mov.f32 %f128, 0f3F6C835E;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f128;
cvt.rn.f16.f32 high, %f128;
mov.b32 %r1597, {low,high};}


	mov.f32 %f154, 0fBEC3EF15;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f154;
cvt.rn.f16.f32 high, %f154;
mov.b32 %r1598, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f132;
cvt.rn.f16.f32 high, %f132;
mov.b32 %r1599, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1600, {low,high};}


	mov.f32 %f136, 0f3EC3EF15;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f136;
cvt.rn.f16.f32 high, %f136;
mov.b32 %r1601, {low,high};}


	mov.f32 %f152, 0fBF6C835E;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f152;
cvt.rn.f16.f32 high, %f152;
mov.b32 %r1602, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f154;
cvt.rn.f16.f32 high, %f154;
mov.b32 %r1605, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f152;
cvt.rn.f16.f32 high, %f152;
mov.b32 %r1606, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1607, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f150;
cvt.rn.f16.f32 high, %f150;
mov.b32 %r1608, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f152;
cvt.rn.f16.f32 high, %f152;
mov.b32 %r1609, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f154;
cvt.rn.f16.f32 high, %f154;
mov.b32 %r1610, {low,high};}


	
	{mul.f16x2 %r1627,%r1561,%r1597;
}

	
	{mul.f16x2 %r1630,%r1564,%r1598;
}

	
	{sub.f16x2 %r1633,%r1627,%r1630;
}

	
	{mul.f16x2 %r1636,%r1561,%r1598;
}

	
	{fma.rn.f16x2 %r1639,%r1564,%r1597,%r1636;
}

	
	{mul.f16x2 %r1643,%r1573,%r1599;
}

	
	{mul.f16x2 %r1646,%r1576,%r1600;
}

	
	{sub.f16x2 %r1649,%r1643,%r1646;
}

	
	{mul.f16x2 %r1652,%r1573,%r1600;
}

	
	{fma.rn.f16x2 %r1655,%r1576,%r1599,%r1652;
}

	
	{mul.f16x2 %r1659,%r1585,%r1601;
}

	
	{mul.f16x2 %r1662,%r1588,%r1602;
}

	
	{sub.f16x2 %r1665,%r1659,%r1662;
}

	
	{mul.f16x2 %r1668,%r1585,%r1602;
}

	
	{fma.rn.f16x2 %r1671,%r1588,%r1601,%r1668;
}

	
	{xor.b32 %r1675,%r1555,0x80008000;
}

	
	{mul.f16x2 %r1677,%r1567,%r1605;
}

	
	{mul.f16x2 %r1680,%r1570,%r1606;
}

	
	{sub.f16x2 %r1683,%r1677,%r1680;
}

	
	{mul.f16x2 %r1686,%r1567,%r1606;
}

	
	{fma.rn.f16x2 %r1689,%r1570,%r1605,%r1686;
}

	
	{mul.f16x2 %r1693,%r1579,%r1607;
}

	
	{mul.f16x2 %r1696,%r1582,%r1608;
}

	
	{sub.f16x2 %r1699,%r1693,%r1696;
}

	
	{mul.f16x2 %r1702,%r1579,%r1608;
}

	
	{fma.rn.f16x2 %r1705,%r1582,%r1607,%r1702;
}

	
	{mul.f16x2 %r1709,%r1591,%r1609;
}

	
	{mul.f16x2 %r1712,%r1594,%r1610;
}

	
	{sub.f16x2 %r1715,%r1709,%r1712;
}

	
	{mul.f16x2 %r1718,%r1591,%r1610;
}

	
	{fma.rn.f16x2 %r1721,%r1594,%r1609,%r1718;
}

	
	{add.f16x2 %r1725,%r1353,%r1549;
}

	
	{add.f16x2 %r1728,%r1356,%r1552;
}

	
	{sub.f16x2 %r1731,%r1353,%r1549;
}

	
	{sub.f16x2 %r1734,%r1356,%r1552;
}

	
	{add.f16x2 %r1737,%r1365,%r1633;
}

	
	{add.f16x2 %r1740,%r1368,%r1639;
}

	
	{sub.f16x2 %r1743,%r1365,%r1633;
}

	
	{sub.f16x2 %r1746,%r1368,%r1639;
}

	
	{add.f16x2 %r1749,%r1377,%r1649;
}

	
	{add.f16x2 %r1752,%r1380,%r1655;
}

	
	{sub.f16x2 %r1755,%r1377,%r1649;
}

	
	{sub.f16x2 %r1758,%r1380,%r1655;
}

	
	{add.f16x2 %r1761,%r1389,%r1665;
}

	
	{add.f16x2 %r1764,%r1392,%r1671;
}

	
	{sub.f16x2 %r1767,%r1389,%r1665;
}

	
	{sub.f16x2 %r1770,%r1392,%r1671;
}

	
	{add.f16x2 %r1773,%r1359,%r1558;
}

	
	{add.f16x2 %r1776,%r1362,%r1675;
}

	
	{sub.f16x2 %r1779,%r1359,%r1558;
}

	
	{sub.f16x2 %r1782,%r1362,%r1675;
}

	
	{add.f16x2 %r1785,%r1371,%r1683;
}

	
	{add.f16x2 %r1788,%r1374,%r1689;
}

	
	{sub.f16x2 %r1791,%r1371,%r1683;
}

	
	{sub.f16x2 %r1794,%r1374,%r1689;
}

	
	{add.f16x2 %r1797,%r1383,%r1699;
}

	
	{add.f16x2 %r1800,%r1386,%r1705;
}

	
	{sub.f16x2 %r1803,%r1383,%r1699;
}

	
	{sub.f16x2 %r1806,%r1386,%r1705;
}

	
	{add.f16x2 %r1809,%r1395,%r1715;
}

	
	{add.f16x2 %r1812,%r1398,%r1721;
}

	
	{sub.f16x2 %r1815,%r1395,%r1715;
}

	
	{sub.f16x2 %r1818,%r1398,%r1721;
}

	and.b32 %r313, %r22, 511;
cvt.rn.f32.u32	%f221, %r313;
mul.f32 %f222, %f221, 0f3A490FDB;
cos.approx.f32 %f187, %f222;
sin.approx.f32 %f223, %f222;
neg.f32 %f188, %f223;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f187;
cvt.rn.f16.f32 high, %f188;
mov.b32 %r1821, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r1824, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r1826, {high,high};}


	
	{mul.f16x2 %r1828,%r1740,%r1826;
}

	
	{xor.b32 %r1831,%r1828,0x80008000;
}

	
	{fma.rn.f16x2 %r1833,%r1737,%r1824,%r1831;
}

	
	{mul.f16x2 %r1837,%r1737,%r1826;
}

	
	{fma.rn.f16x2 %r1840,%r1740,%r1824,%r1837;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r1844, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r1846, {high,high};}


	mov.f32 %f217, 0fBF800000;
mov.f32 %f218, 0f3F800000;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f217;
cvt.rn.f16.f32 high, %f218;
mov.b32 %r1848, {low,high};}


	
	{mul.f16x2 %r1849,%r1846,%r1848;
}

	
	{mul.f16x2 %r1852,%r1821,%r1844;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r1855, {high,low};}


	
	{fma.rn.f16x2 %r1857,%r1849,%r1855,%r1852;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1857;
mov.b32 %r1861, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1857;
mov.b32 %r1863, {high,high};}


	
	{mul.f16x2 %r1865,%r1752,%r1863;
}

	
	{xor.b32 %r1868,%r1865,0x80008000;
}

	
	{fma.rn.f16x2 %r1870,%r1749,%r1861,%r1868;
}

	
	{mul.f16x2 %r1874,%r1749,%r1863;
}

	
	{fma.rn.f16x2 %r1877,%r1752,%r1861,%r1874;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r1881, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r1883, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f217;
cvt.rn.f16.f32 high, %f218;
mov.b32 %r1885, {low,high};}


	
	{mul.f16x2 %r1886,%r1883,%r1885;
}

	
	{mul.f16x2 %r1889,%r1857,%r1881;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1857;
mov.b32 %r1892, {high,low};}


	
	{fma.rn.f16x2 %r1894,%r1886,%r1892,%r1889;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1894;
mov.b32 %r1898, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1894;
mov.b32 %r1900, {high,high};}


	
	{mul.f16x2 %r1902,%r1764,%r1900;
}

	
	{xor.b32 %r1905,%r1902,0x80008000;
}

	
	{fma.rn.f16x2 %r1907,%r1761,%r1898,%r1905;
}

	
	{mul.f16x2 %r1911,%r1761,%r1900;
}

	
	{fma.rn.f16x2 %r1914,%r1764,%r1898,%r1911;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r1918, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r1920, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f217;
cvt.rn.f16.f32 high, %f218;
mov.b32 %r1922, {low,high};}


	
	{mul.f16x2 %r1923,%r1920,%r1922;
}

	
	{mul.f16x2 %r1926,%r1894,%r1918;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1894;
mov.b32 %r1929, {high,low};}


	
	{fma.rn.f16x2 %r1931,%r1923,%r1929,%r1926;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1931;
mov.b32 %r1935, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1931;
mov.b32 %r1937, {high,high};}


	
	{mul.f16x2 %r1939,%r1776,%r1937;
}

	
	{xor.b32 %r1942,%r1939,0x80008000;
}

	
	{fma.rn.f16x2 %r1944,%r1773,%r1935,%r1942;
}

	
	{mul.f16x2 %r1948,%r1773,%r1937;
}

	
	{fma.rn.f16x2 %r1951,%r1776,%r1935,%r1948;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r1955, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r1957, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f217;
cvt.rn.f16.f32 high, %f218;
mov.b32 %r1959, {low,high};}


	
	{mul.f16x2 %r1960,%r1957,%r1959;
}

	
	{mul.f16x2 %r1963,%r1931,%r1955;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1931;
mov.b32 %r1966, {high,low};}


	
	{fma.rn.f16x2 %r1968,%r1960,%r1966,%r1963;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1968;
mov.b32 %r1972, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1968;
mov.b32 %r1974, {high,high};}


	
	{mul.f16x2 %r1976,%r1788,%r1974;
}

	
	{xor.b32 %r1979,%r1976,0x80008000;
}

	
	{fma.rn.f16x2 %r1981,%r1785,%r1972,%r1979;
}

	
	{mul.f16x2 %r1985,%r1785,%r1974;
}

	
	{fma.rn.f16x2 %r1988,%r1788,%r1972,%r1985;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r1992, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r1994, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f217;
cvt.rn.f16.f32 high, %f218;
mov.b32 %r1996, {low,high};}


	
	{mul.f16x2 %r1997,%r1994,%r1996;
}

	
	{mul.f16x2 %r2000,%r1968,%r1992;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1968;
mov.b32 %r2003, {high,low};}


	
	{fma.rn.f16x2 %r2005,%r1997,%r2003,%r2000;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2005;
mov.b32 %r2009, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2005;
mov.b32 %r2011, {high,high};}


	
	{mul.f16x2 %r2013,%r1800,%r2011;
}

	
	{xor.b32 %r2016,%r2013,0x80008000;
}

	
	{fma.rn.f16x2 %r2018,%r1797,%r2009,%r2016;
}

	
	{mul.f16x2 %r2022,%r1797,%r2011;
}

	
	{fma.rn.f16x2 %r2025,%r1800,%r2009,%r2022;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r2029, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r2031, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f217;
cvt.rn.f16.f32 high, %f218;
mov.b32 %r2033, {low,high};}


	
	{mul.f16x2 %r2034,%r2031,%r2033;
}

	
	{mul.f16x2 %r2037,%r2005,%r2029;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2005;
mov.b32 %r2040, {high,low};}


	
	{fma.rn.f16x2 %r2042,%r2034,%r2040,%r2037;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2042;
mov.b32 %r2046, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2042;
mov.b32 %r2048, {high,high};}


	
	{mul.f16x2 %r2050,%r1812,%r2048;
}

	
	{xor.b32 %r2053,%r2050,0x80008000;
}

	
	{fma.rn.f16x2 %r2055,%r1809,%r2046,%r2053;
}

	
	{mul.f16x2 %r2059,%r1809,%r2048;
}

	
	{fma.rn.f16x2 %r2062,%r1812,%r2046,%r2059;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r2066, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r2068, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f217;
cvt.rn.f16.f32 high, %f218;
mov.b32 %r2070, {low,high};}


	
	{mul.f16x2 %r2071,%r2068,%r2070;
}

	
	{mul.f16x2 %r2074,%r2042,%r2066;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2042;
mov.b32 %r2077, {high,low};}


	
	{fma.rn.f16x2 %r2079,%r2071,%r2077,%r2074;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2079;
mov.b32 %r2083, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2079;
mov.b32 %r2085, {high,high};}


	
	{mul.f16x2 %r2087,%r1734,%r2085;
}

	
	{xor.b32 %r2090,%r2087,0x80008000;
}

	
	{fma.rn.f16x2 %r2092,%r1731,%r2083,%r2090;
}

	
	{mul.f16x2 %r2096,%r1731,%r2085;
}

	
	{fma.rn.f16x2 %r2099,%r1734,%r2083,%r2096;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r2103, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r2105, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f217;
cvt.rn.f16.f32 high, %f218;
mov.b32 %r2107, {low,high};}


	
	{mul.f16x2 %r2108,%r2105,%r2107;
}

	
	{mul.f16x2 %r2111,%r2079,%r2103;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2079;
mov.b32 %r2114, {high,low};}


	
	{fma.rn.f16x2 %r2116,%r2108,%r2114,%r2111;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2116;
mov.b32 %r2120, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2116;
mov.b32 %r2122, {high,high};}


	
	{mul.f16x2 %r2124,%r1746,%r2122;
}

	
	{xor.b32 %r2127,%r2124,0x80008000;
}

	
	{fma.rn.f16x2 %r2129,%r1743,%r2120,%r2127;
}

	
	{mul.f16x2 %r2133,%r1743,%r2122;
}

	
	{fma.rn.f16x2 %r2136,%r1746,%r2120,%r2133;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r2140, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r2142, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f217;
cvt.rn.f16.f32 high, %f218;
mov.b32 %r2144, {low,high};}


	
	{mul.f16x2 %r2145,%r2142,%r2144;
}

	
	{mul.f16x2 %r2148,%r2116,%r2140;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2116;
mov.b32 %r2151, {high,low};}


	
	{fma.rn.f16x2 %r2153,%r2145,%r2151,%r2148;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2153;
mov.b32 %r2157, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2153;
mov.b32 %r2159, {high,high};}


	
	{mul.f16x2 %r2161,%r1758,%r2159;
}

	
	{xor.b32 %r2164,%r2161,0x80008000;
}

	
	{fma.rn.f16x2 %r2166,%r1755,%r2157,%r2164;
}

	
	{mul.f16x2 %r2170,%r1755,%r2159;
}

	
	{fma.rn.f16x2 %r2173,%r1758,%r2157,%r2170;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r2177, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r2179, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f217;
cvt.rn.f16.f32 high, %f218;
mov.b32 %r2181, {low,high};}


	
	{mul.f16x2 %r2182,%r2179,%r2181;
}

	
	{mul.f16x2 %r2185,%r2153,%r2177;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2153;
mov.b32 %r2188, {high,low};}


	
	{fma.rn.f16x2 %r2190,%r2182,%r2188,%r2185;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2190;
mov.b32 %r2194, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2190;
mov.b32 %r2196, {high,high};}


	
	{mul.f16x2 %r2198,%r1770,%r2196;
}

	
	{xor.b32 %r2201,%r2198,0x80008000;
}

	
	{fma.rn.f16x2 %r2203,%r1767,%r2194,%r2201;
}

	
	{mul.f16x2 %r2207,%r1767,%r2196;
}

	
	{fma.rn.f16x2 %r2210,%r1770,%r2194,%r2207;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r2214, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r2216, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f217;
cvt.rn.f16.f32 high, %f218;
mov.b32 %r2218, {low,high};}


	
	{mul.f16x2 %r2219,%r2216,%r2218;
}

	
	{mul.f16x2 %r2222,%r2190,%r2214;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2190;
mov.b32 %r2225, {high,low};}


	
	{fma.rn.f16x2 %r2227,%r2219,%r2225,%r2222;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2227;
mov.b32 %r2231, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2227;
mov.b32 %r2233, {high,high};}


	
	{mul.f16x2 %r2235,%r1782,%r2233;
}

	
	{xor.b32 %r2238,%r2235,0x80008000;
}

	
	{fma.rn.f16x2 %r2240,%r1779,%r2231,%r2238;
}

	
	{mul.f16x2 %r2244,%r1779,%r2233;
}

	
	{fma.rn.f16x2 %r2247,%r1782,%r2231,%r2244;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r2251, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r2253, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f217;
cvt.rn.f16.f32 high, %f218;
mov.b32 %r2255, {low,high};}


	
	{mul.f16x2 %r2256,%r2253,%r2255;
}

	
	{mul.f16x2 %r2259,%r2227,%r2251;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2227;
mov.b32 %r2262, {high,low};}


	
	{fma.rn.f16x2 %r2264,%r2256,%r2262,%r2259;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2264;
mov.b32 %r2268, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2264;
mov.b32 %r2270, {high,high};}


	
	{mul.f16x2 %r2272,%r1794,%r2270;
}

	
	{xor.b32 %r2275,%r2272,0x80008000;
}

	
	{fma.rn.f16x2 %r2277,%r1791,%r2268,%r2275;
}

	
	{mul.f16x2 %r2281,%r1791,%r2270;
}

	
	{fma.rn.f16x2 %r2284,%r1794,%r2268,%r2281;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r2288, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r2290, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f217;
cvt.rn.f16.f32 high, %f218;
mov.b32 %r2292, {low,high};}


	
	{mul.f16x2 %r2293,%r2290,%r2292;
}

	
	{mul.f16x2 %r2296,%r2264,%r2288;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2264;
mov.b32 %r2299, {high,low};}


	
	{fma.rn.f16x2 %r2301,%r2293,%r2299,%r2296;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2301;
mov.b32 %r2305, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2301;
mov.b32 %r2307, {high,high};}


	
	{mul.f16x2 %r2309,%r1806,%r2307;
}

	
	{xor.b32 %r2312,%r2309,0x80008000;
}

	
	{fma.rn.f16x2 %r2314,%r1803,%r2305,%r2312;
}

	
	{mul.f16x2 %r2318,%r1803,%r2307;
}

	
	{fma.rn.f16x2 %r2321,%r1806,%r2305,%r2318;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r2325, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1821;
mov.b32 %r2327, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f217;
cvt.rn.f16.f32 high, %f218;
mov.b32 %r2329, {low,high};}


	
	{mul.f16x2 %r2330,%r2327,%r2329;
}

	
	{mul.f16x2 %r2333,%r2301,%r2325;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2301;
mov.b32 %r2336, {high,low};}


	
	{fma.rn.f16x2 %r2338,%r2330,%r2336,%r2333;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2338;
mov.b32 %r2342, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2338;
mov.b32 %r2344, {high,high};}


	
	{mul.f16x2 %r2346,%r1818,%r2344;
}

	
	{xor.b32 %r2349,%r2346,0x80008000;
}

	
	{fma.rn.f16x2 %r2351,%r1815,%r2342,%r2349;
}

	
	{mul.f16x2 %r2355,%r1815,%r2344;
}

	
	{fma.rn.f16x2 %r2358,%r1818,%r2342,%r2355;
}

	barrier.sync 0;
shl.b32 %r9341, %r22, 4;
and.b32 %r9340, %r9341, -8192;
and.b32 %r9312, %r22, 511;
shl.b32 %r2394, %r9312, 4;
add.s32 %r2395, %r2394, %r9340;
shl.b32 %r2396, %r2395, 2;
mov.u32 %r2397, smem_full;
add.s32 %r345, %r2397, %r2396;
st.shared.u32 [%r345], %r1725;
st.shared.u32 [%r345+4], %r1833;
st.shared.u32 [%r345+8], %r1870;
st.shared.u32 [%r345+12], %r1907;
st.shared.u32 [%r345+16], %r1944;
st.shared.u32 [%r345+20], %r1981;
st.shared.u32 [%r345+24], %r2018;
st.shared.u32 [%r345+28], %r2055;
st.shared.u32 [%r345+32], %r2092;
st.shared.u32 [%r345+36], %r2129;
st.shared.u32 [%r345+40], %r2166;
st.shared.u32 [%r345+44], %r2203;
st.shared.u32 [%r345+48], %r2240;
st.shared.u32 [%r345+52], %r2277;
st.shared.u32 [%r345+56], %r2314;
st.shared.u32 [%r345+60], %r2351;
barrier.sync 0;
shl.b32 %r9343, %r22, 4;
and.b32 %r9342, %r9343, -8192;
and.b32 %r9313, %r22, 511;
add.s32 %r2398, %r9313, %r9342;
shl.b32 %r2399, %r2398, 2;
add.s32 %r346, %r2397, %r2399;
ld.shared.u32 %r347, [%r346];
ld.shared.u32 %r348, [%r346+2048];
ld.shared.u32 %r349, [%r346+4096];
ld.shared.u32 %r350, [%r346+6144];
ld.shared.u32 %r351, [%r346+8192];
ld.shared.u32 %r352, [%r346+10240];
ld.shared.u32 %r353, [%r346+12288];
ld.shared.u32 %r354, [%r346+14336];
ld.shared.u32 %r355, [%r346+16384];
ld.shared.u32 %r356, [%r346+18432];
ld.shared.u32 %r357, [%r346+20480];
ld.shared.u32 %r358, [%r346+22528];
ld.shared.u32 %r359, [%r346+24576];
ld.shared.u32 %r360, [%r346+26624];
ld.shared.u32 %r361, [%r346+28672];
ld.shared.u32 %r362, [%r346+30720];
barrier.sync 0;
st.shared.u32 [%r345], %r1728;
st.shared.u32 [%r345+4], %r1840;
st.shared.u32 [%r345+8], %r1877;
st.shared.u32 [%r345+12], %r1914;
st.shared.u32 [%r345+16], %r1951;
st.shared.u32 [%r345+20], %r1988;
st.shared.u32 [%r345+24], %r2025;
st.shared.u32 [%r345+28], %r2062;
st.shared.u32 [%r345+32], %r2099;
st.shared.u32 [%r345+36], %r2136;
st.shared.u32 [%r345+40], %r2173;
st.shared.u32 [%r345+44], %r2210;
st.shared.u32 [%r345+48], %r2247;
st.shared.u32 [%r345+52], %r2284;
st.shared.u32 [%r345+56], %r2321;
st.shared.u32 [%r345+60], %r2358;
barrier.sync 0;
shl.b32 %r9345, %r22, 4;
and.b32 %r9344, %r9345, -8192;
mov.f32 %f1044, 0f3F800000;
mov.f32 %f1043, 0fBF800000;
mov.f32 %f1042, 0fBF6C835E;
mov.f32 %f1041, 0f3EC3EF15;
mov.f32 %f1040, 0fBEC3EF15;
mov.f32 %f1039, 0f3F6C835E;
mov.f32 %f1038, 0fBF3504F3;
mov.f32 %f1037, 0f3F3504F3;
ld.shared.u32 %r2405, [%r346];
ld.shared.u32 %r2601, [%r346+2048];
ld.shared.u32 %r2455, [%r346+4096];
ld.shared.u32 %r2651, [%r346+6144];
ld.shared.u32 %r2417, [%r346+8192];
ld.shared.u32 %r2613, [%r346+10240];
ld.shared.u32 %r2467, [%r346+12288];
ld.shared.u32 %r2663, [%r346+14336];
ld.shared.u32 %r2406, [%r346+16384];
ld.shared.u32 %r2602, [%r346+18432];
ld.shared.u32 %r2456, [%r346+20480];
ld.shared.u32 %r2652, [%r346+22528];
ld.shared.u32 %r2418, [%r346+24576];
ld.shared.u32 %r2614, [%r346+26624];
ld.shared.u32 %r2468, [%r346+28672];
ld.shared.u32 %r2664, [%r346+30720];

	{add.f16x2 %r2401,%r347,%r355;
}

	
	{add.f16x2 %r2404,%r2405,%r2406;
}

	
	{sub.f16x2 %r2407,%r347,%r355;
}

	
	{sub.f16x2 %r2410,%r2405,%r2406;
}

	
	{add.f16x2 %r2413,%r351,%r359;
}

	
	{add.f16x2 %r2416,%r2417,%r2418;
}

	
	{sub.f16x2 %r2419,%r351,%r359;
}

	
	{sub.f16x2 %r2422,%r2417,%r2418;
}

	
	{xor.b32 %r2425,%r2419,0x80008000;
}

	
	{add.f16x2 %r2427,%r2401,%r2413;
}

	
	{add.f16x2 %r2430,%r2404,%r2416;
}

	
	{sub.f16x2 %r2433,%r2401,%r2413;
}

	
	{sub.f16x2 %r2436,%r2404,%r2416;
}

	
	{add.f16x2 %r2439,%r2407,%r2422;
}

	
	{add.f16x2 %r2442,%r2410,%r2425;
}

	
	{sub.f16x2 %r2445,%r2407,%r2422;
}

	
	{sub.f16x2 %r2448,%r2410,%r2425;
}

	
	{add.f16x2 %r2451,%r349,%r357;
}

	
	{add.f16x2 %r2454,%r2455,%r2456;
}

	
	{sub.f16x2 %r2457,%r349,%r357;
}

	
	{sub.f16x2 %r2460,%r2455,%r2456;
}

	
	{add.f16x2 %r2463,%r353,%r361;
}

	
	{add.f16x2 %r2466,%r2467,%r2468;
}

	
	{sub.f16x2 %r2469,%r353,%r361;
}

	
	{sub.f16x2 %r2472,%r2467,%r2468;
}

	
	{xor.b32 %r2475,%r2469,0x80008000;
}

	
	{add.f16x2 %r2477,%r2451,%r2463;
}

	
	{add.f16x2 %r2480,%r2454,%r2466;
}

	
	{sub.f16x2 %r2483,%r2451,%r2463;
}

	
	{sub.f16x2 %r2486,%r2454,%r2466;
}

	
	{add.f16x2 %r2489,%r2457,%r2472;
}

	
	{add.f16x2 %r2492,%r2460,%r2475;
}

	
	{sub.f16x2 %r2495,%r2457,%r2472;
}

	
	{sub.f16x2 %r2498,%r2460,%r2475;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1037;
cvt.rn.f16.f32 high, %f1037;
mov.b32 %r2501, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1038;
cvt.rn.f16.f32 high, %f1038;
mov.b32 %r2502, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1038;
cvt.rn.f16.f32 high, %f1038;
mov.b32 %r2505, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1038;
cvt.rn.f16.f32 high, %f1038;
mov.b32 %r2506, {low,high};}


	
	{mul.f16x2 %r2515,%r2489,%r2501;
}

	
	{mul.f16x2 %r2518,%r2492,%r2502;
}

	
	{sub.f16x2 %r2521,%r2515,%r2518;
}

	
	{mul.f16x2 %r2524,%r2489,%r2502;
}

	
	{fma.rn.f16x2 %r2527,%r2492,%r2501,%r2524;
}

	
	{xor.b32 %r2531,%r2483,0x80008000;
}

	
	{mul.f16x2 %r2533,%r2495,%r2505;
}

	
	{mul.f16x2 %r2536,%r2498,%r2506;
}

	
	{sub.f16x2 %r2539,%r2533,%r2536;
}

	
	{mul.f16x2 %r2542,%r2495,%r2506;
}

	
	{fma.rn.f16x2 %r2545,%r2498,%r2505,%r2542;
}

	
	{add.f16x2 %r2549,%r2427,%r2477;
}

	
	{add.f16x2 %r2552,%r2430,%r2480;
}

	
	{sub.f16x2 %r2555,%r2427,%r2477;
}

	
	{sub.f16x2 %r2558,%r2430,%r2480;
}

	
	{add.f16x2 %r2561,%r2439,%r2521;
}

	
	{add.f16x2 %r2564,%r2442,%r2527;
}

	
	{sub.f16x2 %r2567,%r2439,%r2521;
}

	
	{sub.f16x2 %r2570,%r2442,%r2527;
}

	
	{add.f16x2 %r2573,%r2433,%r2486;
}

	
	{add.f16x2 %r2576,%r2436,%r2531;
}

	
	{sub.f16x2 %r2579,%r2433,%r2486;
}

	
	{sub.f16x2 %r2582,%r2436,%r2531;
}

	
	{add.f16x2 %r2585,%r2445,%r2539;
}

	
	{add.f16x2 %r2588,%r2448,%r2545;
}

	
	{sub.f16x2 %r2591,%r2445,%r2539;
}

	
	{sub.f16x2 %r2594,%r2448,%r2545;
}

	
	{add.f16x2 %r2597,%r348,%r356;
}

	
	{add.f16x2 %r2600,%r2601,%r2602;
}

	
	{sub.f16x2 %r2603,%r348,%r356;
}

	
	{sub.f16x2 %r2606,%r2601,%r2602;
}

	
	{add.f16x2 %r2609,%r352,%r360;
}

	
	{add.f16x2 %r2612,%r2613,%r2614;
}

	
	{sub.f16x2 %r2615,%r352,%r360;
}

	
	{sub.f16x2 %r2618,%r2613,%r2614;
}

	
	{xor.b32 %r2621,%r2615,0x80008000;
}

	
	{add.f16x2 %r2623,%r2597,%r2609;
}

	
	{add.f16x2 %r2626,%r2600,%r2612;
}

	
	{sub.f16x2 %r2629,%r2597,%r2609;
}

	
	{sub.f16x2 %r2632,%r2600,%r2612;
}

	
	{add.f16x2 %r2635,%r2603,%r2618;
}

	
	{add.f16x2 %r2638,%r2606,%r2621;
}

	
	{sub.f16x2 %r2641,%r2603,%r2618;
}

	
	{sub.f16x2 %r2644,%r2606,%r2621;
}

	
	{add.f16x2 %r2647,%r350,%r358;
}

	
	{add.f16x2 %r2650,%r2651,%r2652;
}

	
	{sub.f16x2 %r2653,%r350,%r358;
}

	
	{sub.f16x2 %r2656,%r2651,%r2652;
}

	
	{add.f16x2 %r2659,%r354,%r362;
}

	
	{add.f16x2 %r2662,%r2663,%r2664;
}

	
	{sub.f16x2 %r2665,%r354,%r362;
}

	
	{sub.f16x2 %r2668,%r2663,%r2664;
}

	
	{xor.b32 %r2671,%r2665,0x80008000;
}

	
	{add.f16x2 %r2673,%r2647,%r2659;
}

	
	{add.f16x2 %r2676,%r2650,%r2662;
}

	
	{sub.f16x2 %r2679,%r2647,%r2659;
}

	
	{sub.f16x2 %r2682,%r2650,%r2662;
}

	
	{add.f16x2 %r2685,%r2653,%r2668;
}

	
	{add.f16x2 %r2688,%r2656,%r2671;
}

	
	{sub.f16x2 %r2691,%r2653,%r2668;
}

	
	{sub.f16x2 %r2694,%r2656,%r2671;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1037;
cvt.rn.f16.f32 high, %f1037;
mov.b32 %r2697, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1038;
cvt.rn.f16.f32 high, %f1038;
mov.b32 %r2698, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1038;
cvt.rn.f16.f32 high, %f1038;
mov.b32 %r2701, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1038;
cvt.rn.f16.f32 high, %f1038;
mov.b32 %r2702, {low,high};}


	
	{mul.f16x2 %r2711,%r2685,%r2697;
}

	
	{mul.f16x2 %r2714,%r2688,%r2698;
}

	
	{sub.f16x2 %r2717,%r2711,%r2714;
}

	
	{mul.f16x2 %r2720,%r2685,%r2698;
}

	
	{fma.rn.f16x2 %r2723,%r2688,%r2697,%r2720;
}

	
	{xor.b32 %r2727,%r2679,0x80008000;
}

	
	{mul.f16x2 %r2729,%r2691,%r2701;
}

	
	{mul.f16x2 %r2732,%r2694,%r2702;
}

	
	{sub.f16x2 %r2735,%r2729,%r2732;
}

	
	{mul.f16x2 %r2738,%r2691,%r2702;
}

	
	{fma.rn.f16x2 %r2741,%r2694,%r2701,%r2738;
}

	
	{add.f16x2 %r2745,%r2623,%r2673;
}

	
	{add.f16x2 %r2748,%r2626,%r2676;
}

	
	{sub.f16x2 %r2751,%r2623,%r2673;
}

	
	{sub.f16x2 %r2754,%r2626,%r2676;
}

	
	{add.f16x2 %r2757,%r2635,%r2717;
}

	
	{add.f16x2 %r2760,%r2638,%r2723;
}

	
	{sub.f16x2 %r2763,%r2635,%r2717;
}

	
	{sub.f16x2 %r2766,%r2638,%r2723;
}

	
	{add.f16x2 %r2769,%r2629,%r2682;
}

	
	{add.f16x2 %r2772,%r2632,%r2727;
}

	
	{sub.f16x2 %r2775,%r2629,%r2682;
}

	
	{sub.f16x2 %r2778,%r2632,%r2727;
}

	
	{add.f16x2 %r2781,%r2641,%r2735;
}

	
	{add.f16x2 %r2784,%r2644,%r2741;
}

	
	{sub.f16x2 %r2787,%r2641,%r2735;
}

	
	{sub.f16x2 %r2790,%r2644,%r2741;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1039;
cvt.rn.f16.f32 high, %f1039;
mov.b32 %r2793, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1040;
cvt.rn.f16.f32 high, %f1040;
mov.b32 %r2794, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1037;
cvt.rn.f16.f32 high, %f1037;
mov.b32 %r2795, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1038;
cvt.rn.f16.f32 high, %f1038;
mov.b32 %r2796, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1041;
cvt.rn.f16.f32 high, %f1041;
mov.b32 %r2797, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1042;
cvt.rn.f16.f32 high, %f1042;
mov.b32 %r2798, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1040;
cvt.rn.f16.f32 high, %f1040;
mov.b32 %r2801, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1042;
cvt.rn.f16.f32 high, %f1042;
mov.b32 %r2802, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1038;
cvt.rn.f16.f32 high, %f1038;
mov.b32 %r2803, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1038;
cvt.rn.f16.f32 high, %f1038;
mov.b32 %r2804, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1042;
cvt.rn.f16.f32 high, %f1042;
mov.b32 %r2805, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1040;
cvt.rn.f16.f32 high, %f1040;
mov.b32 %r2806, {low,high};}


	
	{mul.f16x2 %r2823,%r2757,%r2793;
}

	
	{mul.f16x2 %r2826,%r2760,%r2794;
}

	
	{sub.f16x2 %r2829,%r2823,%r2826;
}

	
	{mul.f16x2 %r2832,%r2757,%r2794;
}

	
	{fma.rn.f16x2 %r2835,%r2760,%r2793,%r2832;
}

	
	{mul.f16x2 %r2839,%r2769,%r2795;
}

	
	{mul.f16x2 %r2842,%r2772,%r2796;
}

	
	{sub.f16x2 %r2845,%r2839,%r2842;
}

	
	{mul.f16x2 %r2848,%r2769,%r2796;
}

	
	{fma.rn.f16x2 %r2851,%r2772,%r2795,%r2848;
}

	
	{mul.f16x2 %r2855,%r2781,%r2797;
}

	
	{mul.f16x2 %r2858,%r2784,%r2798;
}

	
	{sub.f16x2 %r2861,%r2855,%r2858;
}

	
	{mul.f16x2 %r2864,%r2781,%r2798;
}

	
	{fma.rn.f16x2 %r2867,%r2784,%r2797,%r2864;
}

	
	{xor.b32 %r2871,%r2751,0x80008000;
}

	
	{mul.f16x2 %r2873,%r2763,%r2801;
}

	
	{mul.f16x2 %r2876,%r2766,%r2802;
}

	
	{sub.f16x2 %r2879,%r2873,%r2876;
}

	
	{mul.f16x2 %r2882,%r2763,%r2802;
}

	
	{fma.rn.f16x2 %r2885,%r2766,%r2801,%r2882;
}

	
	{mul.f16x2 %r2889,%r2775,%r2803;
}

	
	{mul.f16x2 %r2892,%r2778,%r2804;
}

	
	{sub.f16x2 %r2895,%r2889,%r2892;
}

	
	{mul.f16x2 %r2898,%r2775,%r2804;
}

	
	{fma.rn.f16x2 %r2901,%r2778,%r2803,%r2898;
}

	
	{mul.f16x2 %r2905,%r2787,%r2805;
}

	
	{mul.f16x2 %r2908,%r2790,%r2806;
}

	
	{sub.f16x2 %r2911,%r2905,%r2908;
}

	
	{mul.f16x2 %r2914,%r2787,%r2806;
}

	
	{fma.rn.f16x2 %r2917,%r2790,%r2805,%r2914;
}

	
	{add.f16x2 %r2921,%r2549,%r2745;
}

	
	{add.f16x2 %r2924,%r2552,%r2748;
}

	
	{sub.f16x2 %r2927,%r2549,%r2745;
}

	
	{sub.f16x2 %r2930,%r2552,%r2748;
}

	
	{add.f16x2 %r2933,%r2561,%r2829;
}

	
	{add.f16x2 %r2936,%r2564,%r2835;
}

	
	{sub.f16x2 %r2939,%r2561,%r2829;
}

	
	{sub.f16x2 %r2942,%r2564,%r2835;
}

	
	{add.f16x2 %r2945,%r2573,%r2845;
}

	
	{add.f16x2 %r2948,%r2576,%r2851;
}

	
	{sub.f16x2 %r2951,%r2573,%r2845;
}

	
	{sub.f16x2 %r2954,%r2576,%r2851;
}

	
	{add.f16x2 %r2957,%r2585,%r2861;
}

	
	{add.f16x2 %r2960,%r2588,%r2867;
}

	
	{sub.f16x2 %r2963,%r2585,%r2861;
}

	
	{sub.f16x2 %r2966,%r2588,%r2867;
}

	
	{add.f16x2 %r2969,%r2555,%r2754;
}

	
	{add.f16x2 %r2972,%r2558,%r2871;
}

	
	{sub.f16x2 %r2975,%r2555,%r2754;
}

	
	{sub.f16x2 %r2978,%r2558,%r2871;
}

	
	{add.f16x2 %r2981,%r2567,%r2879;
}

	
	{add.f16x2 %r2984,%r2570,%r2885;
}

	
	{sub.f16x2 %r2987,%r2567,%r2879;
}

	
	{sub.f16x2 %r2990,%r2570,%r2885;
}

	
	{add.f16x2 %r2993,%r2579,%r2895;
}

	
	{add.f16x2 %r2996,%r2582,%r2901;
}

	
	{sub.f16x2 %r2999,%r2579,%r2895;
}

	
	{sub.f16x2 %r3002,%r2582,%r2901;
}

	
	{add.f16x2 %r3005,%r2591,%r2911;
}

	
	{add.f16x2 %r3008,%r2594,%r2917;
}

	
	{sub.f16x2 %r3011,%r2591,%r2911;
}

	
	{sub.f16x2 %r3014,%r2594,%r2917;
}

	bfe.u32 %r3575, %r22, 4, 5;
cvt.rn.f32.u32	%f374, %r3575;
mul.f32 %f375, %f374, 0f3C490FDB;
cos.approx.f32 %f340, %f375;
sin.approx.f32 %f376, %f375;
neg.f32 %f341, %f376;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f340;
cvt.rn.f16.f32 high, %f341;
mov.b32 %r3017, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3020, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3022, {high,high};}


	
	{mul.f16x2 %r3024,%r2936,%r3022;
}

	
	{xor.b32 %r3027,%r3024,0x80008000;
}

	
	{fma.rn.f16x2 %r3029,%r2933,%r3020,%r3027;
}

	
	{mul.f16x2 %r3033,%r2933,%r3022;
}

	
	{fma.rn.f16x2 %r3036,%r2936,%r3020,%r3033;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3040, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3042, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1043;
cvt.rn.f16.f32 high, %f1044;
mov.b32 %r3044, {low,high};}


	
	{mul.f16x2 %r3045,%r3042,%r3044;
}

	
	{mul.f16x2 %r3048,%r3017,%r3040;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3051, {high,low};}


	
	{fma.rn.f16x2 %r3053,%r3045,%r3051,%r3048;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3053;
mov.b32 %r3057, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3053;
mov.b32 %r3059, {high,high};}


	
	{mul.f16x2 %r3061,%r2948,%r3059;
}

	
	{xor.b32 %r3064,%r3061,0x80008000;
}

	
	{fma.rn.f16x2 %r3066,%r2945,%r3057,%r3064;
}

	
	{mul.f16x2 %r3070,%r2945,%r3059;
}

	
	{fma.rn.f16x2 %r3073,%r2948,%r3057,%r3070;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3077, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3079, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1043;
cvt.rn.f16.f32 high, %f1044;
mov.b32 %r3081, {low,high};}


	
	{mul.f16x2 %r3082,%r3079,%r3081;
}

	
	{mul.f16x2 %r3085,%r3053,%r3077;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3053;
mov.b32 %r3088, {high,low};}


	
	{fma.rn.f16x2 %r3090,%r3082,%r3088,%r3085;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3090;
mov.b32 %r3094, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3090;
mov.b32 %r3096, {high,high};}


	
	{mul.f16x2 %r3098,%r2960,%r3096;
}

	
	{xor.b32 %r3101,%r3098,0x80008000;
}

	
	{fma.rn.f16x2 %r3103,%r2957,%r3094,%r3101;
}

	
	{mul.f16x2 %r3107,%r2957,%r3096;
}

	
	{fma.rn.f16x2 %r3110,%r2960,%r3094,%r3107;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3114, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3116, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1043;
cvt.rn.f16.f32 high, %f1044;
mov.b32 %r3118, {low,high};}


	
	{mul.f16x2 %r3119,%r3116,%r3118;
}

	
	{mul.f16x2 %r3122,%r3090,%r3114;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3090;
mov.b32 %r3125, {high,low};}


	
	{fma.rn.f16x2 %r3127,%r3119,%r3125,%r3122;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3127;
mov.b32 %r3131, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3127;
mov.b32 %r3133, {high,high};}


	
	{mul.f16x2 %r3135,%r2972,%r3133;
}

	
	{xor.b32 %r3138,%r3135,0x80008000;
}

	
	{fma.rn.f16x2 %r3140,%r2969,%r3131,%r3138;
}

	
	{mul.f16x2 %r3144,%r2969,%r3133;
}

	
	{fma.rn.f16x2 %r3147,%r2972,%r3131,%r3144;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3151, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3153, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1043;
cvt.rn.f16.f32 high, %f1044;
mov.b32 %r3155, {low,high};}


	
	{mul.f16x2 %r3156,%r3153,%r3155;
}

	
	{mul.f16x2 %r3159,%r3127,%r3151;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3127;
mov.b32 %r3162, {high,low};}


	
	{fma.rn.f16x2 %r3164,%r3156,%r3162,%r3159;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3164;
mov.b32 %r3168, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3164;
mov.b32 %r3170, {high,high};}


	
	{mul.f16x2 %r3172,%r2984,%r3170;
}

	
	{xor.b32 %r3175,%r3172,0x80008000;
}

	
	{fma.rn.f16x2 %r3177,%r2981,%r3168,%r3175;
}

	
	{mul.f16x2 %r3181,%r2981,%r3170;
}

	
	{fma.rn.f16x2 %r3184,%r2984,%r3168,%r3181;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3188, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3190, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1043;
cvt.rn.f16.f32 high, %f1044;
mov.b32 %r3192, {low,high};}


	
	{mul.f16x2 %r3193,%r3190,%r3192;
}

	
	{mul.f16x2 %r3196,%r3164,%r3188;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3164;
mov.b32 %r3199, {high,low};}


	
	{fma.rn.f16x2 %r3201,%r3193,%r3199,%r3196;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3201;
mov.b32 %r3205, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3201;
mov.b32 %r3207, {high,high};}


	
	{mul.f16x2 %r3209,%r2996,%r3207;
}

	
	{xor.b32 %r3212,%r3209,0x80008000;
}

	
	{fma.rn.f16x2 %r3214,%r2993,%r3205,%r3212;
}

	
	{mul.f16x2 %r3218,%r2993,%r3207;
}

	
	{fma.rn.f16x2 %r3221,%r2996,%r3205,%r3218;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3225, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3227, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1043;
cvt.rn.f16.f32 high, %f1044;
mov.b32 %r3229, {low,high};}


	
	{mul.f16x2 %r3230,%r3227,%r3229;
}

	
	{mul.f16x2 %r3233,%r3201,%r3225;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3201;
mov.b32 %r3236, {high,low};}


	
	{fma.rn.f16x2 %r3238,%r3230,%r3236,%r3233;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3238;
mov.b32 %r3242, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3238;
mov.b32 %r3244, {high,high};}


	
	{mul.f16x2 %r3246,%r3008,%r3244;
}

	
	{xor.b32 %r3249,%r3246,0x80008000;
}

	
	{fma.rn.f16x2 %r3251,%r3005,%r3242,%r3249;
}

	
	{mul.f16x2 %r3255,%r3005,%r3244;
}

	
	{fma.rn.f16x2 %r3258,%r3008,%r3242,%r3255;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3262, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3264, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1043;
cvt.rn.f16.f32 high, %f1044;
mov.b32 %r3266, {low,high};}


	
	{mul.f16x2 %r3267,%r3264,%r3266;
}

	
	{mul.f16x2 %r3270,%r3238,%r3262;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3238;
mov.b32 %r3273, {high,low};}


	
	{fma.rn.f16x2 %r3275,%r3267,%r3273,%r3270;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3275;
mov.b32 %r3279, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3275;
mov.b32 %r3281, {high,high};}


	
	{mul.f16x2 %r3283,%r2930,%r3281;
}

	
	{xor.b32 %r3286,%r3283,0x80008000;
}

	
	{fma.rn.f16x2 %r3288,%r2927,%r3279,%r3286;
}

	
	{mul.f16x2 %r3292,%r2927,%r3281;
}

	
	{fma.rn.f16x2 %r3295,%r2930,%r3279,%r3292;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3299, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3301, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1043;
cvt.rn.f16.f32 high, %f1044;
mov.b32 %r3303, {low,high};}


	
	{mul.f16x2 %r3304,%r3301,%r3303;
}

	
	{mul.f16x2 %r3307,%r3275,%r3299;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3275;
mov.b32 %r3310, {high,low};}


	
	{fma.rn.f16x2 %r3312,%r3304,%r3310,%r3307;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3312;
mov.b32 %r3316, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3312;
mov.b32 %r3318, {high,high};}


	
	{mul.f16x2 %r3320,%r2942,%r3318;
}

	
	{xor.b32 %r3323,%r3320,0x80008000;
}

	
	{fma.rn.f16x2 %r3325,%r2939,%r3316,%r3323;
}

	
	{mul.f16x2 %r3329,%r2939,%r3318;
}

	
	{fma.rn.f16x2 %r3332,%r2942,%r3316,%r3329;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3336, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3338, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1043;
cvt.rn.f16.f32 high, %f1044;
mov.b32 %r3340, {low,high};}


	
	{mul.f16x2 %r3341,%r3338,%r3340;
}

	
	{mul.f16x2 %r3344,%r3312,%r3336;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3312;
mov.b32 %r3347, {high,low};}


	
	{fma.rn.f16x2 %r3349,%r3341,%r3347,%r3344;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3349;
mov.b32 %r3353, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3349;
mov.b32 %r3355, {high,high};}


	
	{mul.f16x2 %r3357,%r2954,%r3355;
}

	
	{xor.b32 %r3360,%r3357,0x80008000;
}

	
	{fma.rn.f16x2 %r3362,%r2951,%r3353,%r3360;
}

	
	{mul.f16x2 %r3366,%r2951,%r3355;
}

	
	{fma.rn.f16x2 %r3369,%r2954,%r3353,%r3366;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3373, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3375, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1043;
cvt.rn.f16.f32 high, %f1044;
mov.b32 %r3377, {low,high};}


	
	{mul.f16x2 %r3378,%r3375,%r3377;
}

	
	{mul.f16x2 %r3381,%r3349,%r3373;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3349;
mov.b32 %r3384, {high,low};}


	
	{fma.rn.f16x2 %r3386,%r3378,%r3384,%r3381;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3386;
mov.b32 %r3390, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3386;
mov.b32 %r3392, {high,high};}


	
	{mul.f16x2 %r3394,%r2966,%r3392;
}

	
	{xor.b32 %r3397,%r3394,0x80008000;
}

	
	{fma.rn.f16x2 %r3399,%r2963,%r3390,%r3397;
}

	
	{mul.f16x2 %r3403,%r2963,%r3392;
}

	
	{fma.rn.f16x2 %r3406,%r2966,%r3390,%r3403;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3410, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3412, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1043;
cvt.rn.f16.f32 high, %f1044;
mov.b32 %r3414, {low,high};}


	
	{mul.f16x2 %r3415,%r3412,%r3414;
}

	
	{mul.f16x2 %r3418,%r3386,%r3410;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3386;
mov.b32 %r3421, {high,low};}


	
	{fma.rn.f16x2 %r3423,%r3415,%r3421,%r3418;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3423;
mov.b32 %r3427, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3423;
mov.b32 %r3429, {high,high};}


	
	{mul.f16x2 %r3431,%r2978,%r3429;
}

	
	{xor.b32 %r3434,%r3431,0x80008000;
}

	
	{fma.rn.f16x2 %r3436,%r2975,%r3427,%r3434;
}

	
	{mul.f16x2 %r3440,%r2975,%r3429;
}

	
	{fma.rn.f16x2 %r3443,%r2978,%r3427,%r3440;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3447, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3449, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1043;
cvt.rn.f16.f32 high, %f1044;
mov.b32 %r3451, {low,high};}


	
	{mul.f16x2 %r3452,%r3449,%r3451;
}

	
	{mul.f16x2 %r3455,%r3423,%r3447;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3423;
mov.b32 %r3458, {high,low};}


	
	{fma.rn.f16x2 %r3460,%r3452,%r3458,%r3455;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3460;
mov.b32 %r3464, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3460;
mov.b32 %r3466, {high,high};}


	
	{mul.f16x2 %r3468,%r2990,%r3466;
}

	
	{xor.b32 %r3471,%r3468,0x80008000;
}

	
	{fma.rn.f16x2 %r3473,%r2987,%r3464,%r3471;
}

	
	{mul.f16x2 %r3477,%r2987,%r3466;
}

	
	{fma.rn.f16x2 %r3480,%r2990,%r3464,%r3477;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3484, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3486, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1043;
cvt.rn.f16.f32 high, %f1044;
mov.b32 %r3488, {low,high};}


	
	{mul.f16x2 %r3489,%r3486,%r3488;
}

	
	{mul.f16x2 %r3492,%r3460,%r3484;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3460;
mov.b32 %r3495, {high,low};}


	
	{fma.rn.f16x2 %r3497,%r3489,%r3495,%r3492;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3497;
mov.b32 %r3501, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3497;
mov.b32 %r3503, {high,high};}


	
	{mul.f16x2 %r3505,%r3002,%r3503;
}

	
	{xor.b32 %r3508,%r3505,0x80008000;
}

	
	{fma.rn.f16x2 %r3510,%r2999,%r3501,%r3508;
}

	
	{mul.f16x2 %r3514,%r2999,%r3503;
}

	
	{fma.rn.f16x2 %r3517,%r3002,%r3501,%r3514;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3521, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3017;
mov.b32 %r3523, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1043;
cvt.rn.f16.f32 high, %f1044;
mov.b32 %r3525, {low,high};}


	
	{mul.f16x2 %r3526,%r3523,%r3525;
}

	
	{mul.f16x2 %r3529,%r3497,%r3521;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3497;
mov.b32 %r3532, {high,low};}


	
	{fma.rn.f16x2 %r3534,%r3526,%r3532,%r3529;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3534;
mov.b32 %r3538, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3534;
mov.b32 %r3540, {high,high};}


	
	{mul.f16x2 %r3542,%r3014,%r3540;
}

	
	{xor.b32 %r3545,%r3542,0x80008000;
}

	
	{fma.rn.f16x2 %r3547,%r3011,%r3538,%r3545;
}

	
	{mul.f16x2 %r3551,%r3011,%r3540;
}

	
	{fma.rn.f16x2 %r3554,%r3014,%r3538,%r3551;
}

	and.b32 %r3576, %r22, 15;
add.s32 %r396, %r9344, %r3576;
barrier.sync 0;
and.b32 %r9315, %r22, 496;
mov.u32 %r9314, smem_full;
shl.b32 %r3577, %r9315, 4;
add.s32 %r3578, %r3577, %r396;
shl.b32 %r3579, %r3578, 2;
add.s32 %r397, %r9314, %r3579;
st.shared.u32 [%r397], %r2921;
st.shared.u32 [%r397+64], %r3029;
st.shared.u32 [%r397+128], %r3066;
st.shared.u32 [%r397+192], %r3103;
st.shared.u32 [%r397+256], %r3140;
st.shared.u32 [%r397+320], %r3177;
st.shared.u32 [%r397+384], %r3214;
st.shared.u32 [%r397+448], %r3251;
st.shared.u32 [%r397+512], %r3288;
st.shared.u32 [%r397+576], %r3325;
st.shared.u32 [%r397+640], %r3362;
st.shared.u32 [%r397+704], %r3399;
st.shared.u32 [%r397+768], %r3436;
st.shared.u32 [%r397+832], %r3473;
st.shared.u32 [%r397+896], %r3510;
st.shared.u32 [%r397+960], %r3547;
barrier.sync 0;
and.b32 %r9317, %r22, 496;
mov.u32 %r9316, smem_full;
add.s32 %r3581, %r9317, %r396;
shl.b32 %r3582, %r3581, 2;
add.s32 %r398, %r9316, %r3582;
ld.shared.u32 %r399, [%r398];
ld.shared.u32 %r400, [%r398+2048];
ld.shared.u32 %r401, [%r398+4096];
ld.shared.u32 %r402, [%r398+6144];
ld.shared.u32 %r403, [%r398+8192];
ld.shared.u32 %r404, [%r398+10240];
ld.shared.u32 %r405, [%r398+12288];
ld.shared.u32 %r406, [%r398+14336];
ld.shared.u32 %r407, [%r398+16384];
ld.shared.u32 %r408, [%r398+18432];
ld.shared.u32 %r409, [%r398+20480];
ld.shared.u32 %r410, [%r398+22528];
ld.shared.u32 %r411, [%r398+24576];
ld.shared.u32 %r412, [%r398+26624];
ld.shared.u32 %r413, [%r398+28672];
ld.shared.u32 %r414, [%r398+30720];
barrier.sync 0;
st.shared.u32 [%r397], %r2924;
st.shared.u32 [%r397+64], %r3036;
st.shared.u32 [%r397+128], %r3073;
st.shared.u32 [%r397+192], %r3110;
st.shared.u32 [%r397+256], %r3147;
st.shared.u32 [%r397+320], %r3184;
st.shared.u32 [%r397+384], %r3221;
st.shared.u32 [%r397+448], %r3258;
st.shared.u32 [%r397+512], %r3295;
st.shared.u32 [%r397+576], %r3332;
st.shared.u32 [%r397+640], %r3369;
st.shared.u32 [%r397+704], %r3406;
st.shared.u32 [%r397+768], %r3443;
st.shared.u32 [%r397+832], %r3480;
st.shared.u32 [%r397+896], %r3517;
st.shared.u32 [%r397+960], %r3554;
barrier.sync 0;
shl.b32 %r9325, %r22, 4;
and.b32 %r9324, %r9325, -8192;
mov.f32 %f1052, 0f3F800000;
mov.f32 %f1051, 0fBF800000;
mov.f32 %f1050, 0fBF6C835E;
mov.f32 %f1049, 0f3EC3EF15;
mov.f32 %f1048, 0fBEC3EF15;
mov.f32 %f1047, 0f3F6C835E;
mov.f32 %f1046, 0fBF3504F3;
mov.f32 %f1045, 0f3F3504F3;
ld.shared.u32 %r3588, [%r398];
ld.shared.u32 %r3784, [%r398+2048];
ld.shared.u32 %r3638, [%r398+4096];
ld.shared.u32 %r3834, [%r398+6144];
ld.shared.u32 %r3600, [%r398+8192];
ld.shared.u32 %r3796, [%r398+10240];
ld.shared.u32 %r3650, [%r398+12288];
ld.shared.u32 %r3846, [%r398+14336];
ld.shared.u32 %r3589, [%r398+16384];
ld.shared.u32 %r3785, [%r398+18432];
ld.shared.u32 %r3639, [%r398+20480];
ld.shared.u32 %r3835, [%r398+22528];
ld.shared.u32 %r3601, [%r398+24576];
ld.shared.u32 %r3797, [%r398+26624];
ld.shared.u32 %r3651, [%r398+28672];
ld.shared.u32 %r3847, [%r398+30720];

	{add.f16x2 %r3584,%r399,%r407;
}

	
	{add.f16x2 %r3587,%r3588,%r3589;
}

	
	{sub.f16x2 %r3590,%r399,%r407;
}

	
	{sub.f16x2 %r3593,%r3588,%r3589;
}

	
	{add.f16x2 %r3596,%r403,%r411;
}

	
	{add.f16x2 %r3599,%r3600,%r3601;
}

	
	{sub.f16x2 %r3602,%r403,%r411;
}

	
	{sub.f16x2 %r3605,%r3600,%r3601;
}

	
	{xor.b32 %r3608,%r3602,0x80008000;
}

	
	{add.f16x2 %r3610,%r3584,%r3596;
}

	
	{add.f16x2 %r3613,%r3587,%r3599;
}

	
	{sub.f16x2 %r3616,%r3584,%r3596;
}

	
	{sub.f16x2 %r3619,%r3587,%r3599;
}

	
	{add.f16x2 %r3622,%r3590,%r3605;
}

	
	{add.f16x2 %r3625,%r3593,%r3608;
}

	
	{sub.f16x2 %r3628,%r3590,%r3605;
}

	
	{sub.f16x2 %r3631,%r3593,%r3608;
}

	
	{add.f16x2 %r3634,%r401,%r409;
}

	
	{add.f16x2 %r3637,%r3638,%r3639;
}

	
	{sub.f16x2 %r3640,%r401,%r409;
}

	
	{sub.f16x2 %r3643,%r3638,%r3639;
}

	
	{add.f16x2 %r3646,%r405,%r413;
}

	
	{add.f16x2 %r3649,%r3650,%r3651;
}

	
	{sub.f16x2 %r3652,%r405,%r413;
}

	
	{sub.f16x2 %r3655,%r3650,%r3651;
}

	
	{xor.b32 %r3658,%r3652,0x80008000;
}

	
	{add.f16x2 %r3660,%r3634,%r3646;
}

	
	{add.f16x2 %r3663,%r3637,%r3649;
}

	
	{sub.f16x2 %r3666,%r3634,%r3646;
}

	
	{sub.f16x2 %r3669,%r3637,%r3649;
}

	
	{add.f16x2 %r3672,%r3640,%r3655;
}

	
	{add.f16x2 %r3675,%r3643,%r3658;
}

	
	{sub.f16x2 %r3678,%r3640,%r3655;
}

	
	{sub.f16x2 %r3681,%r3643,%r3658;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1045;
cvt.rn.f16.f32 high, %f1045;
mov.b32 %r3684, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1046;
cvt.rn.f16.f32 high, %f1046;
mov.b32 %r3685, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1046;
cvt.rn.f16.f32 high, %f1046;
mov.b32 %r3688, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1046;
cvt.rn.f16.f32 high, %f1046;
mov.b32 %r3689, {low,high};}


	
	{mul.f16x2 %r3698,%r3672,%r3684;
}

	
	{mul.f16x2 %r3701,%r3675,%r3685;
}

	
	{sub.f16x2 %r3704,%r3698,%r3701;
}

	
	{mul.f16x2 %r3707,%r3672,%r3685;
}

	
	{fma.rn.f16x2 %r3710,%r3675,%r3684,%r3707;
}

	
	{xor.b32 %r3714,%r3666,0x80008000;
}

	
	{mul.f16x2 %r3716,%r3678,%r3688;
}

	
	{mul.f16x2 %r3719,%r3681,%r3689;
}

	
	{sub.f16x2 %r3722,%r3716,%r3719;
}

	
	{mul.f16x2 %r3725,%r3678,%r3689;
}

	
	{fma.rn.f16x2 %r3728,%r3681,%r3688,%r3725;
}

	
	{add.f16x2 %r3732,%r3610,%r3660;
}

	
	{add.f16x2 %r3735,%r3613,%r3663;
}

	
	{sub.f16x2 %r3738,%r3610,%r3660;
}

	
	{sub.f16x2 %r3741,%r3613,%r3663;
}

	
	{add.f16x2 %r3744,%r3622,%r3704;
}

	
	{add.f16x2 %r3747,%r3625,%r3710;
}

	
	{sub.f16x2 %r3750,%r3622,%r3704;
}

	
	{sub.f16x2 %r3753,%r3625,%r3710;
}

	
	{add.f16x2 %r3756,%r3616,%r3669;
}

	
	{add.f16x2 %r3759,%r3619,%r3714;
}

	
	{sub.f16x2 %r3762,%r3616,%r3669;
}

	
	{sub.f16x2 %r3765,%r3619,%r3714;
}

	
	{add.f16x2 %r3768,%r3628,%r3722;
}

	
	{add.f16x2 %r3771,%r3631,%r3728;
}

	
	{sub.f16x2 %r3774,%r3628,%r3722;
}

	
	{sub.f16x2 %r3777,%r3631,%r3728;
}

	
	{add.f16x2 %r3780,%r400,%r408;
}

	
	{add.f16x2 %r3783,%r3784,%r3785;
}

	
	{sub.f16x2 %r3786,%r400,%r408;
}

	
	{sub.f16x2 %r3789,%r3784,%r3785;
}

	
	{add.f16x2 %r3792,%r404,%r412;
}

	
	{add.f16x2 %r3795,%r3796,%r3797;
}

	
	{sub.f16x2 %r3798,%r404,%r412;
}

	
	{sub.f16x2 %r3801,%r3796,%r3797;
}

	
	{xor.b32 %r3804,%r3798,0x80008000;
}

	
	{add.f16x2 %r3806,%r3780,%r3792;
}

	
	{add.f16x2 %r3809,%r3783,%r3795;
}

	
	{sub.f16x2 %r3812,%r3780,%r3792;
}

	
	{sub.f16x2 %r3815,%r3783,%r3795;
}

	
	{add.f16x2 %r3818,%r3786,%r3801;
}

	
	{add.f16x2 %r3821,%r3789,%r3804;
}

	
	{sub.f16x2 %r3824,%r3786,%r3801;
}

	
	{sub.f16x2 %r3827,%r3789,%r3804;
}

	
	{add.f16x2 %r3830,%r402,%r410;
}

	
	{add.f16x2 %r3833,%r3834,%r3835;
}

	
	{sub.f16x2 %r3836,%r402,%r410;
}

	
	{sub.f16x2 %r3839,%r3834,%r3835;
}

	
	{add.f16x2 %r3842,%r406,%r414;
}

	
	{add.f16x2 %r3845,%r3846,%r3847;
}

	
	{sub.f16x2 %r3848,%r406,%r414;
}

	
	{sub.f16x2 %r3851,%r3846,%r3847;
}

	
	{xor.b32 %r3854,%r3848,0x80008000;
}

	
	{add.f16x2 %r3856,%r3830,%r3842;
}

	
	{add.f16x2 %r3859,%r3833,%r3845;
}

	
	{sub.f16x2 %r3862,%r3830,%r3842;
}

	
	{sub.f16x2 %r3865,%r3833,%r3845;
}

	
	{add.f16x2 %r3868,%r3836,%r3851;
}

	
	{add.f16x2 %r3871,%r3839,%r3854;
}

	
	{sub.f16x2 %r3874,%r3836,%r3851;
}

	
	{sub.f16x2 %r3877,%r3839,%r3854;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1045;
cvt.rn.f16.f32 high, %f1045;
mov.b32 %r3880, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1046;
cvt.rn.f16.f32 high, %f1046;
mov.b32 %r3881, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1046;
cvt.rn.f16.f32 high, %f1046;
mov.b32 %r3884, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1046;
cvt.rn.f16.f32 high, %f1046;
mov.b32 %r3885, {low,high};}


	
	{mul.f16x2 %r3894,%r3868,%r3880;
}

	
	{mul.f16x2 %r3897,%r3871,%r3881;
}

	
	{sub.f16x2 %r3900,%r3894,%r3897;
}

	
	{mul.f16x2 %r3903,%r3868,%r3881;
}

	
	{fma.rn.f16x2 %r3906,%r3871,%r3880,%r3903;
}

	
	{xor.b32 %r3910,%r3862,0x80008000;
}

	
	{mul.f16x2 %r3912,%r3874,%r3884;
}

	
	{mul.f16x2 %r3915,%r3877,%r3885;
}

	
	{sub.f16x2 %r3918,%r3912,%r3915;
}

	
	{mul.f16x2 %r3921,%r3874,%r3885;
}

	
	{fma.rn.f16x2 %r3924,%r3877,%r3884,%r3921;
}

	
	{add.f16x2 %r3928,%r3806,%r3856;
}

	
	{add.f16x2 %r3931,%r3809,%r3859;
}

	
	{sub.f16x2 %r3934,%r3806,%r3856;
}

	
	{sub.f16x2 %r3937,%r3809,%r3859;
}

	
	{add.f16x2 %r3940,%r3818,%r3900;
}

	
	{add.f16x2 %r3943,%r3821,%r3906;
}

	
	{sub.f16x2 %r3946,%r3818,%r3900;
}

	
	{sub.f16x2 %r3949,%r3821,%r3906;
}

	
	{add.f16x2 %r3952,%r3812,%r3865;
}

	
	{add.f16x2 %r3955,%r3815,%r3910;
}

	
	{sub.f16x2 %r3958,%r3812,%r3865;
}

	
	{sub.f16x2 %r3961,%r3815,%r3910;
}

	
	{add.f16x2 %r3964,%r3824,%r3918;
}

	
	{add.f16x2 %r3967,%r3827,%r3924;
}

	
	{sub.f16x2 %r3970,%r3824,%r3918;
}

	
	{sub.f16x2 %r3973,%r3827,%r3924;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1047;
cvt.rn.f16.f32 high, %f1047;
mov.b32 %r3976, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1048;
cvt.rn.f16.f32 high, %f1048;
mov.b32 %r3977, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1045;
cvt.rn.f16.f32 high, %f1045;
mov.b32 %r3978, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1046;
cvt.rn.f16.f32 high, %f1046;
mov.b32 %r3979, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1049;
cvt.rn.f16.f32 high, %f1049;
mov.b32 %r3980, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1050;
cvt.rn.f16.f32 high, %f1050;
mov.b32 %r3981, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1048;
cvt.rn.f16.f32 high, %f1048;
mov.b32 %r3984, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1050;
cvt.rn.f16.f32 high, %f1050;
mov.b32 %r3985, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1046;
cvt.rn.f16.f32 high, %f1046;
mov.b32 %r3986, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1046;
cvt.rn.f16.f32 high, %f1046;
mov.b32 %r3987, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1050;
cvt.rn.f16.f32 high, %f1050;
mov.b32 %r3988, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1048;
cvt.rn.f16.f32 high, %f1048;
mov.b32 %r3989, {low,high};}


	
	{mul.f16x2 %r4006,%r3940,%r3976;
}

	
	{mul.f16x2 %r4009,%r3943,%r3977;
}

	
	{sub.f16x2 %r4012,%r4006,%r4009;
}

	
	{mul.f16x2 %r4015,%r3940,%r3977;
}

	
	{fma.rn.f16x2 %r4018,%r3943,%r3976,%r4015;
}

	
	{mul.f16x2 %r4022,%r3952,%r3978;
}

	
	{mul.f16x2 %r4025,%r3955,%r3979;
}

	
	{sub.f16x2 %r4028,%r4022,%r4025;
}

	
	{mul.f16x2 %r4031,%r3952,%r3979;
}

	
	{fma.rn.f16x2 %r4034,%r3955,%r3978,%r4031;
}

	
	{mul.f16x2 %r4038,%r3964,%r3980;
}

	
	{mul.f16x2 %r4041,%r3967,%r3981;
}

	
	{sub.f16x2 %r4044,%r4038,%r4041;
}

	
	{mul.f16x2 %r4047,%r3964,%r3981;
}

	
	{fma.rn.f16x2 %r4050,%r3967,%r3980,%r4047;
}

	
	{xor.b32 %r4054,%r3934,0x80008000;
}

	
	{mul.f16x2 %r4056,%r3946,%r3984;
}

	
	{mul.f16x2 %r4059,%r3949,%r3985;
}

	
	{sub.f16x2 %r4062,%r4056,%r4059;
}

	
	{mul.f16x2 %r4065,%r3946,%r3985;
}

	
	{fma.rn.f16x2 %r4068,%r3949,%r3984,%r4065;
}

	
	{mul.f16x2 %r4072,%r3958,%r3986;
}

	
	{mul.f16x2 %r4075,%r3961,%r3987;
}

	
	{sub.f16x2 %r4078,%r4072,%r4075;
}

	
	{mul.f16x2 %r4081,%r3958,%r3987;
}

	
	{fma.rn.f16x2 %r4084,%r3961,%r3986,%r4081;
}

	
	{mul.f16x2 %r4088,%r3970,%r3988;
}

	
	{mul.f16x2 %r4091,%r3973,%r3989;
}

	
	{sub.f16x2 %r4094,%r4088,%r4091;
}

	
	{mul.f16x2 %r4097,%r3970,%r3989;
}

	
	{fma.rn.f16x2 %r4100,%r3973,%r3988,%r4097;
}

	
	{add.f16x2 %r4104,%r3732,%r3928;
}

	
	{add.f16x2 %r4107,%r3735,%r3931;
}

	
	{sub.f16x2 %r4110,%r3732,%r3928;
}

	
	{sub.f16x2 %r4113,%r3735,%r3931;
}

	
	{add.f16x2 %r4116,%r3744,%r4012;
}

	
	{add.f16x2 %r4119,%r3747,%r4018;
}

	
	{sub.f16x2 %r4122,%r3744,%r4012;
}

	
	{sub.f16x2 %r4125,%r3747,%r4018;
}

	
	{add.f16x2 %r4128,%r3756,%r4028;
}

	
	{add.f16x2 %r4131,%r3759,%r4034;
}

	
	{sub.f16x2 %r4134,%r3756,%r4028;
}

	
	{sub.f16x2 %r4137,%r3759,%r4034;
}

	
	{add.f16x2 %r4140,%r3768,%r4044;
}

	
	{add.f16x2 %r4143,%r3771,%r4050;
}

	
	{sub.f16x2 %r4146,%r3768,%r4044;
}

	
	{sub.f16x2 %r4149,%r3771,%r4050;
}

	
	{add.f16x2 %r4152,%r3738,%r3937;
}

	
	{add.f16x2 %r4155,%r3741,%r4054;
}

	
	{sub.f16x2 %r4158,%r3738,%r3937;
}

	
	{sub.f16x2 %r4161,%r3741,%r4054;
}

	
	{add.f16x2 %r4164,%r3750,%r4062;
}

	
	{add.f16x2 %r4167,%r3753,%r4068;
}

	
	{sub.f16x2 %r4170,%r3750,%r4062;
}

	
	{sub.f16x2 %r4173,%r3753,%r4068;
}

	
	{add.f16x2 %r4176,%r3762,%r4078;
}

	
	{add.f16x2 %r4179,%r3765,%r4084;
}

	
	{sub.f16x2 %r4182,%r3762,%r4078;
}

	
	{sub.f16x2 %r4185,%r3765,%r4084;
}

	
	{add.f16x2 %r4188,%r3774,%r4094;
}

	
	{add.f16x2 %r4191,%r3777,%r4100;
}

	
	{sub.f16x2 %r4194,%r3774,%r4094;
}

	
	{sub.f16x2 %r4197,%r3777,%r4100;
}

	bfe.u32 %r4758, %r22, 8, 1;
cvt.rn.f32.u32	%f527, %r4758;
mul.f32 %f528, %f527, 0f3E490FDB;
cos.approx.f32 %f493, %f528;
sin.approx.f32 %f529, %f528;
neg.f32 %f494, %f529;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f493;
cvt.rn.f16.f32 high, %f494;
mov.b32 %r4200, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4203, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4205, {high,high};}


	
	{mul.f16x2 %r4207,%r4119,%r4205;
}

	
	{xor.b32 %r4210,%r4207,0x80008000;
}

	
	{fma.rn.f16x2 %r4212,%r4116,%r4203,%r4210;
}

	
	{mul.f16x2 %r4216,%r4116,%r4205;
}

	
	{fma.rn.f16x2 %r4219,%r4119,%r4203,%r4216;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4223, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4225, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1051;
cvt.rn.f16.f32 high, %f1052;
mov.b32 %r4227, {low,high};}


	
	{mul.f16x2 %r4228,%r4225,%r4227;
}

	
	{mul.f16x2 %r4231,%r4200,%r4223;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4234, {high,low};}


	
	{fma.rn.f16x2 %r4236,%r4228,%r4234,%r4231;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4236;
mov.b32 %r4240, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4236;
mov.b32 %r4242, {high,high};}


	
	{mul.f16x2 %r4244,%r4131,%r4242;
}

	
	{xor.b32 %r4247,%r4244,0x80008000;
}

	
	{fma.rn.f16x2 %r4249,%r4128,%r4240,%r4247;
}

	
	{mul.f16x2 %r4253,%r4128,%r4242;
}

	
	{fma.rn.f16x2 %r4256,%r4131,%r4240,%r4253;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4260, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4262, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1051;
cvt.rn.f16.f32 high, %f1052;
mov.b32 %r4264, {low,high};}


	
	{mul.f16x2 %r4265,%r4262,%r4264;
}

	
	{mul.f16x2 %r4268,%r4236,%r4260;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4236;
mov.b32 %r4271, {high,low};}


	
	{fma.rn.f16x2 %r4273,%r4265,%r4271,%r4268;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4273;
mov.b32 %r4277, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4273;
mov.b32 %r4279, {high,high};}


	
	{mul.f16x2 %r4281,%r4143,%r4279;
}

	
	{xor.b32 %r4284,%r4281,0x80008000;
}

	
	{fma.rn.f16x2 %r4286,%r4140,%r4277,%r4284;
}

	
	{mul.f16x2 %r4290,%r4140,%r4279;
}

	
	{fma.rn.f16x2 %r4293,%r4143,%r4277,%r4290;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4297, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4299, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1051;
cvt.rn.f16.f32 high, %f1052;
mov.b32 %r4301, {low,high};}


	
	{mul.f16x2 %r4302,%r4299,%r4301;
}

	
	{mul.f16x2 %r4305,%r4273,%r4297;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4273;
mov.b32 %r4308, {high,low};}


	
	{fma.rn.f16x2 %r4310,%r4302,%r4308,%r4305;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4310;
mov.b32 %r4314, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4310;
mov.b32 %r4316, {high,high};}


	
	{mul.f16x2 %r4318,%r4155,%r4316;
}

	
	{xor.b32 %r4321,%r4318,0x80008000;
}

	
	{fma.rn.f16x2 %r4323,%r4152,%r4314,%r4321;
}

	
	{mul.f16x2 %r4327,%r4152,%r4316;
}

	
	{fma.rn.f16x2 %r4330,%r4155,%r4314,%r4327;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4334, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4336, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1051;
cvt.rn.f16.f32 high, %f1052;
mov.b32 %r4338, {low,high};}


	
	{mul.f16x2 %r4339,%r4336,%r4338;
}

	
	{mul.f16x2 %r4342,%r4310,%r4334;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4310;
mov.b32 %r4345, {high,low};}


	
	{fma.rn.f16x2 %r4347,%r4339,%r4345,%r4342;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4347;
mov.b32 %r4351, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4347;
mov.b32 %r4353, {high,high};}


	
	{mul.f16x2 %r4355,%r4167,%r4353;
}

	
	{xor.b32 %r4358,%r4355,0x80008000;
}

	
	{fma.rn.f16x2 %r4360,%r4164,%r4351,%r4358;
}

	
	{mul.f16x2 %r4364,%r4164,%r4353;
}

	
	{fma.rn.f16x2 %r4367,%r4167,%r4351,%r4364;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4371, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4373, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1051;
cvt.rn.f16.f32 high, %f1052;
mov.b32 %r4375, {low,high};}


	
	{mul.f16x2 %r4376,%r4373,%r4375;
}

	
	{mul.f16x2 %r4379,%r4347,%r4371;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4347;
mov.b32 %r4382, {high,low};}


	
	{fma.rn.f16x2 %r4384,%r4376,%r4382,%r4379;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4384;
mov.b32 %r4388, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4384;
mov.b32 %r4390, {high,high};}


	
	{mul.f16x2 %r4392,%r4179,%r4390;
}

	
	{xor.b32 %r4395,%r4392,0x80008000;
}

	
	{fma.rn.f16x2 %r4397,%r4176,%r4388,%r4395;
}

	
	{mul.f16x2 %r4401,%r4176,%r4390;
}

	
	{fma.rn.f16x2 %r4404,%r4179,%r4388,%r4401;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4408, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4410, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1051;
cvt.rn.f16.f32 high, %f1052;
mov.b32 %r4412, {low,high};}


	
	{mul.f16x2 %r4413,%r4410,%r4412;
}

	
	{mul.f16x2 %r4416,%r4384,%r4408;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4384;
mov.b32 %r4419, {high,low};}


	
	{fma.rn.f16x2 %r4421,%r4413,%r4419,%r4416;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4421;
mov.b32 %r4425, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4421;
mov.b32 %r4427, {high,high};}


	
	{mul.f16x2 %r4429,%r4191,%r4427;
}

	
	{xor.b32 %r4432,%r4429,0x80008000;
}

	
	{fma.rn.f16x2 %r4434,%r4188,%r4425,%r4432;
}

	
	{mul.f16x2 %r4438,%r4188,%r4427;
}

	
	{fma.rn.f16x2 %r4441,%r4191,%r4425,%r4438;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4445, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4447, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1051;
cvt.rn.f16.f32 high, %f1052;
mov.b32 %r4449, {low,high};}


	
	{mul.f16x2 %r4450,%r4447,%r4449;
}

	
	{mul.f16x2 %r4453,%r4421,%r4445;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4421;
mov.b32 %r4456, {high,low};}


	
	{fma.rn.f16x2 %r4458,%r4450,%r4456,%r4453;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4458;
mov.b32 %r4462, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4458;
mov.b32 %r4464, {high,high};}


	
	{mul.f16x2 %r4466,%r4113,%r4464;
}

	
	{xor.b32 %r4469,%r4466,0x80008000;
}

	
	{fma.rn.f16x2 %r4471,%r4110,%r4462,%r4469;
}

	
	{mul.f16x2 %r4475,%r4110,%r4464;
}

	
	{fma.rn.f16x2 %r4478,%r4113,%r4462,%r4475;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4482, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4484, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1051;
cvt.rn.f16.f32 high, %f1052;
mov.b32 %r4486, {low,high};}


	
	{mul.f16x2 %r4487,%r4484,%r4486;
}

	
	{mul.f16x2 %r4490,%r4458,%r4482;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4458;
mov.b32 %r4493, {high,low};}


	
	{fma.rn.f16x2 %r4495,%r4487,%r4493,%r4490;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4495;
mov.b32 %r4499, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4495;
mov.b32 %r4501, {high,high};}


	
	{mul.f16x2 %r4503,%r4125,%r4501;
}

	
	{xor.b32 %r4506,%r4503,0x80008000;
}

	
	{fma.rn.f16x2 %r4508,%r4122,%r4499,%r4506;
}

	
	{mul.f16x2 %r4512,%r4122,%r4501;
}

	
	{fma.rn.f16x2 %r4515,%r4125,%r4499,%r4512;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4519, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4521, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1051;
cvt.rn.f16.f32 high, %f1052;
mov.b32 %r4523, {low,high};}


	
	{mul.f16x2 %r4524,%r4521,%r4523;
}

	
	{mul.f16x2 %r4527,%r4495,%r4519;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4495;
mov.b32 %r4530, {high,low};}


	
	{fma.rn.f16x2 %r4532,%r4524,%r4530,%r4527;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4532;
mov.b32 %r4536, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4532;
mov.b32 %r4538, {high,high};}


	
	{mul.f16x2 %r4540,%r4137,%r4538;
}

	
	{xor.b32 %r4543,%r4540,0x80008000;
}

	
	{fma.rn.f16x2 %r4545,%r4134,%r4536,%r4543;
}

	
	{mul.f16x2 %r4549,%r4134,%r4538;
}

	
	{fma.rn.f16x2 %r4552,%r4137,%r4536,%r4549;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4556, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4558, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1051;
cvt.rn.f16.f32 high, %f1052;
mov.b32 %r4560, {low,high};}


	
	{mul.f16x2 %r4561,%r4558,%r4560;
}

	
	{mul.f16x2 %r4564,%r4532,%r4556;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4532;
mov.b32 %r4567, {high,low};}


	
	{fma.rn.f16x2 %r4569,%r4561,%r4567,%r4564;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4569;
mov.b32 %r4573, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4569;
mov.b32 %r4575, {high,high};}


	
	{mul.f16x2 %r4577,%r4149,%r4575;
}

	
	{xor.b32 %r4580,%r4577,0x80008000;
}

	
	{fma.rn.f16x2 %r4582,%r4146,%r4573,%r4580;
}

	
	{mul.f16x2 %r4586,%r4146,%r4575;
}

	
	{fma.rn.f16x2 %r4589,%r4149,%r4573,%r4586;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4593, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4595, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1051;
cvt.rn.f16.f32 high, %f1052;
mov.b32 %r4597, {low,high};}


	
	{mul.f16x2 %r4598,%r4595,%r4597;
}

	
	{mul.f16x2 %r4601,%r4569,%r4593;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4569;
mov.b32 %r4604, {high,low};}


	
	{fma.rn.f16x2 %r4606,%r4598,%r4604,%r4601;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4606;
mov.b32 %r4610, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4606;
mov.b32 %r4612, {high,high};}


	
	{mul.f16x2 %r4614,%r4161,%r4612;
}

	
	{xor.b32 %r4617,%r4614,0x80008000;
}

	
	{fma.rn.f16x2 %r4619,%r4158,%r4610,%r4617;
}

	
	{mul.f16x2 %r4623,%r4158,%r4612;
}

	
	{fma.rn.f16x2 %r4626,%r4161,%r4610,%r4623;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4630, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4632, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1051;
cvt.rn.f16.f32 high, %f1052;
mov.b32 %r4634, {low,high};}


	
	{mul.f16x2 %r4635,%r4632,%r4634;
}

	
	{mul.f16x2 %r4638,%r4606,%r4630;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4606;
mov.b32 %r4641, {high,low};}


	
	{fma.rn.f16x2 %r4643,%r4635,%r4641,%r4638;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4643;
mov.b32 %r4647, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4643;
mov.b32 %r4649, {high,high};}


	
	{mul.f16x2 %r4651,%r4173,%r4649;
}

	
	{xor.b32 %r4654,%r4651,0x80008000;
}

	
	{fma.rn.f16x2 %r4656,%r4170,%r4647,%r4654;
}

	
	{mul.f16x2 %r4660,%r4170,%r4649;
}

	
	{fma.rn.f16x2 %r4663,%r4173,%r4647,%r4660;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4667, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4669, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1051;
cvt.rn.f16.f32 high, %f1052;
mov.b32 %r4671, {low,high};}


	
	{mul.f16x2 %r4672,%r4669,%r4671;
}

	
	{mul.f16x2 %r4675,%r4643,%r4667;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4643;
mov.b32 %r4678, {high,low};}


	
	{fma.rn.f16x2 %r4680,%r4672,%r4678,%r4675;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4680;
mov.b32 %r4684, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4680;
mov.b32 %r4686, {high,high};}


	
	{mul.f16x2 %r4688,%r4185,%r4686;
}

	
	{xor.b32 %r4691,%r4688,0x80008000;
}

	
	{fma.rn.f16x2 %r4693,%r4182,%r4684,%r4691;
}

	
	{mul.f16x2 %r4697,%r4182,%r4686;
}

	
	{fma.rn.f16x2 %r4700,%r4185,%r4684,%r4697;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4704, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4200;
mov.b32 %r4706, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1051;
cvt.rn.f16.f32 high, %f1052;
mov.b32 %r4708, {low,high};}


	
	{mul.f16x2 %r4709,%r4706,%r4708;
}

	
	{mul.f16x2 %r4712,%r4680,%r4704;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4680;
mov.b32 %r4715, {high,low};}


	
	{fma.rn.f16x2 %r4717,%r4709,%r4715,%r4712;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4717;
mov.b32 %r4721, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4717;
mov.b32 %r4723, {high,high};}


	
	{mul.f16x2 %r4725,%r4197,%r4723;
}

	
	{xor.b32 %r4728,%r4725,0x80008000;
}

	
	{fma.rn.f16x2 %r4730,%r4194,%r4721,%r4728;
}

	
	{mul.f16x2 %r4734,%r4194,%r4723;
}

	
	{fma.rn.f16x2 %r4737,%r4197,%r4721,%r4734;
}

	and.b32 %r4759, %r22, 255;
add.s32 %r448, %r9324, %r4759;
barrier.sync 0;
and.b32 %r9293, %r22, 256;
mov.u32 %r9292, smem_full;
shl.b32 %r4760, %r9293, 4;
add.s32 %r4761, %r4760, %r448;
shl.b32 %r4762, %r4761, 2;
add.s32 %r449, %r9292, %r4762;
st.shared.u32 [%r449], %r4104;
st.shared.u32 [%r449+1024], %r4212;
st.shared.u32 [%r449+2048], %r4249;
st.shared.u32 [%r449+3072], %r4286;
st.shared.u32 [%r449+4096], %r4323;
st.shared.u32 [%r449+5120], %r4360;
st.shared.u32 [%r449+6144], %r4397;
st.shared.u32 [%r449+7168], %r4434;
st.shared.u32 [%r449+8192], %r4471;
st.shared.u32 [%r449+9216], %r4508;
st.shared.u32 [%r449+10240], %r4545;
st.shared.u32 [%r449+11264], %r4582;
st.shared.u32 [%r449+12288], %r4619;
st.shared.u32 [%r449+13312], %r4656;
st.shared.u32 [%r449+14336], %r4693;
st.shared.u32 [%r449+15360], %r4730;
barrier.sync 0;
and.b32 %r9295, %r22, 256;
mov.u32 %r9294, smem_full;
add.s32 %r4764, %r9295, %r448;
shl.b32 %r4765, %r4764, 2;
add.s32 %r450, %r9294, %r4765;
ld.shared.u32 %r451, [%r450];
ld.shared.u32 %r452, [%r450+2048];
ld.shared.u32 %r453, [%r450+4096];
ld.shared.u32 %r454, [%r450+6144];
ld.shared.u32 %r455, [%r450+8192];
ld.shared.u32 %r456, [%r450+10240];
ld.shared.u32 %r457, [%r450+12288];
ld.shared.u32 %r458, [%r450+14336];
ld.shared.u32 %r459, [%r450+16384];
ld.shared.u32 %r460, [%r450+18432];
ld.shared.u32 %r461, [%r450+20480];
ld.shared.u32 %r462, [%r450+22528];
ld.shared.u32 %r463, [%r450+24576];
ld.shared.u32 %r464, [%r450+26624];
ld.shared.u32 %r465, [%r450+28672];
ld.shared.u32 %r466, [%r450+30720];
barrier.sync 0;
st.shared.u32 [%r449], %r4107;
st.shared.u32 [%r449+1024], %r4219;
st.shared.u32 [%r449+2048], %r4256;
st.shared.u32 [%r449+3072], %r4293;
st.shared.u32 [%r449+4096], %r4330;
st.shared.u32 [%r449+5120], %r4367;
st.shared.u32 [%r449+6144], %r4404;
st.shared.u32 [%r449+7168], %r4441;
st.shared.u32 [%r449+8192], %r4478;
st.shared.u32 [%r449+9216], %r4515;
st.shared.u32 [%r449+10240], %r4552;
st.shared.u32 [%r449+11264], %r4589;
st.shared.u32 [%r449+12288], %r4626;
st.shared.u32 [%r449+13312], %r4663;
st.shared.u32 [%r449+14336], %r4700;
st.shared.u32 [%r449+15360], %r4737;
barrier.sync 0;
add.s32 %r9323, %r22, 7680;
cvt.u64.u32	%rd328, %r9323;
add.s32 %r9322, %r22, 7168;
cvt.u64.u32	%rd327, %r9322;
add.s32 %r9321, %r22, 6656;
cvt.u64.u32	%rd326, %r9321;
add.s32 %r9320, %r22, 1536;
cvt.u64.u32	%rd325, %r9320;
add.s32 %r9319, %r22, 1024;
cvt.u64.u32	%rd324, %r9319;
add.s32 %r9318, %r22, 512;
cvt.u64.u32	%rd323, %r9318;
add.s32 %r9304, %r22, 6144;
cvt.u64.u32	%rd321, %r9304;
add.s32 %r9303, %r22, 5632;
cvt.u64.u32	%rd320, %r9303;
add.s32 %r9302, %r22, 5120;
cvt.u64.u32	%rd319, %r9302;
add.s32 %r9301, %r22, 4608;
cvt.u64.u32	%rd318, %r9301;
add.s32 %r9300, %r22, 4096;
cvt.u64.u32	%rd317, %r9300;
add.s32 %r9299, %r22, 3584;
cvt.u64.u32	%rd316, %r9299;
add.s32 %r9298, %r22, 3072;
cvt.u64.u32	%rd315, %r9298;
add.s32 %r9297, %r22, 2560;
cvt.u64.u32	%rd314, %r9297;
add.s32 %r9296, %r22, 2048;
cvt.u64.u32	%rd313, %r9296;
ld.param.u64 %rd312, [_Z21regular_bluestein_fftILj8192ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+120];
cvt.u64.u32	%rd311, %r22;
mov.f32 %f1020, 0f3F800000;
mov.f32 %f1019, 0fBF800000;
mov.f32 %f1018, 0fBF6C835E;
mov.f32 %f1017, 0f3EC3EF15;
mov.f32 %f1016, 0fBEC3EF15;
mov.f32 %f1015, 0f3F6C835E;
mov.f32 %f1014, 0fBF3504F3;
mov.f32 %f1013, 0f3F3504F3;
ld.shared.u32 %r4771, [%r450];
ld.shared.u32 %r4783, [%r450+2048];
ld.shared.u32 %r4795, [%r450+4096];
ld.shared.u32 %r4807, [%r450+6144];
ld.shared.u32 %r4819, [%r450+8192];
ld.shared.u32 %r4831, [%r450+10240];
ld.shared.u32 %r4843, [%r450+12288];
ld.shared.u32 %r4855, [%r450+14336];
ld.shared.u32 %r4772, [%r450+16384];
ld.shared.u32 %r4784, [%r450+18432];
ld.shared.u32 %r4796, [%r450+20480];
ld.shared.u32 %r4808, [%r450+22528];
ld.shared.u32 %r4820, [%r450+24576];
ld.shared.u32 %r4832, [%r450+26624];
ld.shared.u32 %r4844, [%r450+28672];
ld.shared.u32 %r4856, [%r450+30720];

	{add.f16x2 %r4767,%r451,%r459;
}

	
	{add.f16x2 %r4770,%r4771,%r4772;
}

	
	{sub.f16x2 %r4773,%r451,%r459;
}

	
	{sub.f16x2 %r4776,%r4771,%r4772;
}

	
	{add.f16x2 %r4779,%r452,%r460;
}

	
	{add.f16x2 %r4782,%r4783,%r4784;
}

	
	{sub.f16x2 %r4785,%r452,%r460;
}

	
	{sub.f16x2 %r4788,%r4783,%r4784;
}

	
	{add.f16x2 %r4791,%r453,%r461;
}

	
	{add.f16x2 %r4794,%r4795,%r4796;
}

	
	{sub.f16x2 %r4797,%r453,%r461;
}

	
	{sub.f16x2 %r4800,%r4795,%r4796;
}

	
	{add.f16x2 %r4803,%r454,%r462;
}

	
	{add.f16x2 %r4806,%r4807,%r4808;
}

	
	{sub.f16x2 %r4809,%r454,%r462;
}

	
	{sub.f16x2 %r4812,%r4807,%r4808;
}

	
	{add.f16x2 %r4815,%r455,%r463;
}

	
	{add.f16x2 %r4818,%r4819,%r4820;
}

	
	{sub.f16x2 %r4821,%r455,%r463;
}

	
	{sub.f16x2 %r4824,%r4819,%r4820;
}

	
	{add.f16x2 %r4827,%r456,%r464;
}

	
	{add.f16x2 %r4830,%r4831,%r4832;
}

	
	{sub.f16x2 %r4833,%r456,%r464;
}

	
	{sub.f16x2 %r4836,%r4831,%r4832;
}

	
	{add.f16x2 %r4839,%r457,%r465;
}

	
	{add.f16x2 %r4842,%r4843,%r4844;
}

	
	{sub.f16x2 %r4845,%r457,%r465;
}

	
	{sub.f16x2 %r4848,%r4843,%r4844;
}

	
	{add.f16x2 %r4851,%r458,%r466;
}

	
	{add.f16x2 %r4854,%r4855,%r4856;
}

	
	{sub.f16x2 %r4857,%r458,%r466;
}

	
	{sub.f16x2 %r4860,%r4855,%r4856;
}

	shl.b64 %rd195, %rd311, 2;
add.s64 %rd179, %rd312, %rd195;

	ld.global.nc.b32 %r4863, [%rd179];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4863;
mov.b32 %r4864, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4863;
mov.b32 %r4866, {high,high};}


	
	{mul.f16x2 %r4868,%r4767,%r4864;
}

	
	{mul.f16x2 %r4871,%r4770,%r4866;
}

	
	{sub.f16x2 %r4874,%r4868,%r4871;
}

	
	{mul.f16x2 %r4877,%r4767,%r4866;
}

	
	{fma.rn.f16x2 %r4880,%r4770,%r4864,%r4877;
}

	
	{xor.b32 %r4884,%r4880,0x80008000;
}

	shl.b64 %rd196, %rd323, 2;
add.s64 %rd180, %rd312, %rd196;

	ld.global.nc.b32 %r4886, [%rd180];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4886;
mov.b32 %r4887, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4886;
mov.b32 %r4889, {high,high};}


	
	{mul.f16x2 %r4891,%r4779,%r4887;
}

	
	{mul.f16x2 %r4894,%r4782,%r4889;
}

	
	{sub.f16x2 %r4897,%r4891,%r4894;
}

	
	{mul.f16x2 %r4900,%r4779,%r4889;
}

	
	{fma.rn.f16x2 %r4903,%r4782,%r4887,%r4900;
}

	
	{xor.b32 %r4907,%r4903,0x80008000;
}

	shl.b64 %rd197, %rd324, 2;
add.s64 %rd181, %rd312, %rd197;

	ld.global.nc.b32 %r4909, [%rd181];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4909;
mov.b32 %r4910, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4909;
mov.b32 %r4912, {high,high};}


	
	{mul.f16x2 %r4914,%r4791,%r4910;
}

	
	{mul.f16x2 %r4917,%r4794,%r4912;
}

	
	{sub.f16x2 %r4920,%r4914,%r4917;
}

	
	{mul.f16x2 %r4923,%r4791,%r4912;
}

	
	{fma.rn.f16x2 %r4926,%r4794,%r4910,%r4923;
}

	
	{xor.b32 %r4930,%r4926,0x80008000;
}

	shl.b64 %rd198, %rd325, 2;
add.s64 %rd182, %rd312, %rd198;

	ld.global.nc.b32 %r4932, [%rd182];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4932;
mov.b32 %r4933, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4932;
mov.b32 %r4935, {high,high};}


	
	{mul.f16x2 %r4937,%r4803,%r4933;
}

	
	{mul.f16x2 %r4940,%r4806,%r4935;
}

	
	{sub.f16x2 %r4943,%r4937,%r4940;
}

	
	{mul.f16x2 %r4946,%r4803,%r4935;
}

	
	{fma.rn.f16x2 %r4949,%r4806,%r4933,%r4946;
}

	
	{xor.b32 %r4953,%r4949,0x80008000;
}

	shl.b64 %rd199, %rd313, 2;
add.s64 %rd183, %rd312, %rd199;

	ld.global.nc.b32 %r4955, [%rd183];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4955;
mov.b32 %r4956, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4955;
mov.b32 %r4958, {high,high};}


	
	{mul.f16x2 %r4960,%r4815,%r4956;
}

	
	{mul.f16x2 %r4963,%r4818,%r4958;
}

	
	{sub.f16x2 %r4966,%r4960,%r4963;
}

	
	{mul.f16x2 %r4969,%r4815,%r4958;
}

	
	{fma.rn.f16x2 %r4972,%r4818,%r4956,%r4969;
}

	
	{xor.b32 %r4976,%r4972,0x80008000;
}

	shl.b64 %rd200, %rd314, 2;
add.s64 %rd184, %rd312, %rd200;

	ld.global.nc.b32 %r4978, [%rd184];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4978;
mov.b32 %r4979, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4978;
mov.b32 %r4981, {high,high};}


	
	{mul.f16x2 %r4983,%r4827,%r4979;
}

	
	{mul.f16x2 %r4986,%r4830,%r4981;
}

	
	{sub.f16x2 %r4989,%r4983,%r4986;
}

	
	{mul.f16x2 %r4992,%r4827,%r4981;
}

	
	{fma.rn.f16x2 %r4995,%r4830,%r4979,%r4992;
}

	
	{xor.b32 %r4999,%r4995,0x80008000;
}

	shl.b64 %rd201, %rd315, 2;
add.s64 %rd185, %rd312, %rd201;

	ld.global.nc.b32 %r5001, [%rd185];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5001;
mov.b32 %r5002, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5001;
mov.b32 %r5004, {high,high};}


	
	{mul.f16x2 %r5006,%r4839,%r5002;
}

	
	{mul.f16x2 %r5009,%r4842,%r5004;
}

	
	{sub.f16x2 %r5012,%r5006,%r5009;
}

	
	{mul.f16x2 %r5015,%r4839,%r5004;
}

	
	{fma.rn.f16x2 %r5018,%r4842,%r5002,%r5015;
}

	
	{xor.b32 %r5022,%r5018,0x80008000;
}

	shl.b64 %rd202, %rd316, 2;
add.s64 %rd186, %rd312, %rd202;

	ld.global.nc.b32 %r5024, [%rd186];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5024;
mov.b32 %r5025, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5024;
mov.b32 %r5027, {high,high};}


	
	{mul.f16x2 %r5029,%r4851,%r5025;
}

	
	{mul.f16x2 %r5032,%r4854,%r5027;
}

	
	{sub.f16x2 %r5035,%r5029,%r5032;
}

	
	{mul.f16x2 %r5038,%r4851,%r5027;
}

	
	{fma.rn.f16x2 %r5041,%r4854,%r5025,%r5038;
}

	
	{xor.b32 %r5045,%r5041,0x80008000;
}

	shl.b64 %rd203, %rd317, 2;
add.s64 %rd187, %rd312, %rd203;

	ld.global.nc.b32 %r5047, [%rd187];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5047;
mov.b32 %r5048, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5047;
mov.b32 %r5050, {high,high};}


	
	{mul.f16x2 %r5052,%r4773,%r5048;
}

	
	{mul.f16x2 %r5055,%r4776,%r5050;
}

	
	{sub.f16x2 %r5058,%r5052,%r5055;
}

	
	{mul.f16x2 %r5061,%r4773,%r5050;
}

	
	{fma.rn.f16x2 %r5064,%r4776,%r5048,%r5061;
}

	
	{xor.b32 %r5068,%r5064,0x80008000;
}

	shl.b64 %rd204, %rd318, 2;
add.s64 %rd188, %rd312, %rd204;

	ld.global.nc.b32 %r5070, [%rd188];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5070;
mov.b32 %r5071, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5070;
mov.b32 %r5073, {high,high};}


	
	{mul.f16x2 %r5075,%r4785,%r5071;
}

	
	{mul.f16x2 %r5078,%r4788,%r5073;
}

	
	{sub.f16x2 %r5081,%r5075,%r5078;
}

	
	{mul.f16x2 %r5084,%r4785,%r5073;
}

	
	{fma.rn.f16x2 %r5087,%r4788,%r5071,%r5084;
}

	
	{xor.b32 %r5091,%r5087,0x80008000;
}

	shl.b64 %rd205, %rd319, 2;
add.s64 %rd189, %rd312, %rd205;

	ld.global.nc.b32 %r5093, [%rd189];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5093;
mov.b32 %r5094, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5093;
mov.b32 %r5096, {high,high};}


	
	{mul.f16x2 %r5098,%r4797,%r5094;
}

	
	{mul.f16x2 %r5101,%r4800,%r5096;
}

	
	{sub.f16x2 %r5104,%r5098,%r5101;
}

	
	{mul.f16x2 %r5107,%r4797,%r5096;
}

	
	{fma.rn.f16x2 %r5110,%r4800,%r5094,%r5107;
}

	
	{xor.b32 %r5114,%r5110,0x80008000;
}

	shl.b64 %rd206, %rd320, 2;
add.s64 %rd190, %rd312, %rd206;

	ld.global.nc.b32 %r5116, [%rd190];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5116;
mov.b32 %r5117, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5116;
mov.b32 %r5119, {high,high};}


	
	{mul.f16x2 %r5121,%r4809,%r5117;
}

	
	{mul.f16x2 %r5124,%r4812,%r5119;
}

	
	{sub.f16x2 %r5127,%r5121,%r5124;
}

	
	{mul.f16x2 %r5130,%r4809,%r5119;
}

	
	{fma.rn.f16x2 %r5133,%r4812,%r5117,%r5130;
}

	
	{xor.b32 %r5137,%r5133,0x80008000;
}

	shl.b64 %rd207, %rd321, 2;
add.s64 %rd191, %rd312, %rd207;

	ld.global.nc.b32 %r5139, [%rd191];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5139;
mov.b32 %r5140, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5139;
mov.b32 %r5142, {high,high};}


	
	{mul.f16x2 %r5144,%r4821,%r5140;
}

	
	{mul.f16x2 %r5147,%r4824,%r5142;
}

	
	{sub.f16x2 %r5150,%r5144,%r5147;
}

	
	{mul.f16x2 %r5153,%r4821,%r5142;
}

	
	{fma.rn.f16x2 %r5156,%r4824,%r5140,%r5153;
}

	
	{xor.b32 %r5160,%r5156,0x80008000;
}

	shl.b64 %rd208, %rd326, 2;
add.s64 %rd192, %rd312, %rd208;

	ld.global.nc.b32 %r5162, [%rd192];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5162;
mov.b32 %r5163, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5162;
mov.b32 %r5165, {high,high};}


	
	{mul.f16x2 %r5167,%r4833,%r5163;
}

	
	{mul.f16x2 %r5170,%r4836,%r5165;
}

	
	{sub.f16x2 %r5173,%r5167,%r5170;
}

	
	{mul.f16x2 %r5176,%r4833,%r5165;
}

	
	{fma.rn.f16x2 %r5179,%r4836,%r5163,%r5176;
}

	
	{xor.b32 %r5183,%r5179,0x80008000;
}

	shl.b64 %rd209, %rd327, 2;
add.s64 %rd193, %rd312, %rd209;

	ld.global.nc.b32 %r5185, [%rd193];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5185;
mov.b32 %r5186, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5185;
mov.b32 %r5188, {high,high};}


	
	{mul.f16x2 %r5190,%r4845,%r5186;
}

	
	{mul.f16x2 %r5193,%r4848,%r5188;
}

	
	{sub.f16x2 %r5196,%r5190,%r5193;
}

	
	{mul.f16x2 %r5199,%r4845,%r5188;
}

	
	{fma.rn.f16x2 %r5202,%r4848,%r5186,%r5199;
}

	
	{xor.b32 %r5206,%r5202,0x80008000;
}

	shl.b64 %rd210, %rd328, 2;
add.s64 %rd194, %rd312, %rd210;

	ld.global.nc.b32 %r5208, [%rd194];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5208;
mov.b32 %r5209, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5208;
mov.b32 %r5211, {high,high};}


	
	{mul.f16x2 %r5213,%r4857,%r5209;
}

	
	{mul.f16x2 %r5216,%r4860,%r5211;
}

	
	{sub.f16x2 %r5219,%r5213,%r5216;
}

	
	{mul.f16x2 %r5222,%r4857,%r5211;
}

	
	{fma.rn.f16x2 %r5225,%r4860,%r5209,%r5222;
}

	
	{xor.b32 %r5229,%r5225,0x80008000;
}

	
	{add.f16x2 %r5231,%r4874,%r5058;
}

	
	{add.f16x2 %r5234,%r4884,%r5068;
}

	
	{sub.f16x2 %r5237,%r4874,%r5058;
}

	
	{sub.f16x2 %r5240,%r4884,%r5068;
}

	
	{add.f16x2 %r5243,%r4966,%r5150;
}

	
	{add.f16x2 %r5246,%r4976,%r5160;
}

	
	{sub.f16x2 %r5249,%r4966,%r5150;
}

	
	{sub.f16x2 %r5252,%r4976,%r5160;
}

	
	{xor.b32 %r5255,%r5249,0x80008000;
}

	
	{add.f16x2 %r5257,%r5231,%r5243;
}

	
	{add.f16x2 %r5260,%r5234,%r5246;
}

	
	{sub.f16x2 %r5263,%r5231,%r5243;
}

	
	{sub.f16x2 %r5266,%r5234,%r5246;
}

	
	{add.f16x2 %r5269,%r5237,%r5252;
}

	
	{add.f16x2 %r5272,%r5240,%r5255;
}

	
	{sub.f16x2 %r5275,%r5237,%r5252;
}

	
	{sub.f16x2 %r5278,%r5240,%r5255;
}

	
	{add.f16x2 %r5281,%r4920,%r5104;
}

	
	{add.f16x2 %r5284,%r4930,%r5114;
}

	
	{sub.f16x2 %r5287,%r4920,%r5104;
}

	
	{sub.f16x2 %r5290,%r4930,%r5114;
}

	
	{add.f16x2 %r5293,%r5012,%r5196;
}

	
	{add.f16x2 %r5296,%r5022,%r5206;
}

	
	{sub.f16x2 %r5299,%r5012,%r5196;
}

	
	{sub.f16x2 %r5302,%r5022,%r5206;
}

	
	{xor.b32 %r5305,%r5299,0x80008000;
}

	
	{add.f16x2 %r5307,%r5281,%r5293;
}

	
	{add.f16x2 %r5310,%r5284,%r5296;
}

	
	{sub.f16x2 %r5313,%r5281,%r5293;
}

	
	{sub.f16x2 %r5316,%r5284,%r5296;
}

	
	{add.f16x2 %r5319,%r5287,%r5302;
}

	
	{add.f16x2 %r5322,%r5290,%r5305;
}

	
	{sub.f16x2 %r5325,%r5287,%r5302;
}

	
	{sub.f16x2 %r5328,%r5290,%r5305;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1013;
cvt.rn.f16.f32 high, %f1013;
mov.b32 %r5331, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1014;
cvt.rn.f16.f32 high, %f1014;
mov.b32 %r5332, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1014;
cvt.rn.f16.f32 high, %f1014;
mov.b32 %r5335, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1014;
cvt.rn.f16.f32 high, %f1014;
mov.b32 %r5336, {low,high};}


	
	{mul.f16x2 %r5345,%r5319,%r5331;
}

	
	{mul.f16x2 %r5348,%r5322,%r5332;
}

	
	{sub.f16x2 %r5351,%r5345,%r5348;
}

	
	{mul.f16x2 %r5354,%r5319,%r5332;
}

	
	{fma.rn.f16x2 %r5357,%r5322,%r5331,%r5354;
}

	
	{xor.b32 %r5361,%r5313,0x80008000;
}

	
	{mul.f16x2 %r5363,%r5325,%r5335;
}

	
	{mul.f16x2 %r5366,%r5328,%r5336;
}

	
	{sub.f16x2 %r5369,%r5363,%r5366;
}

	
	{mul.f16x2 %r5372,%r5325,%r5336;
}

	
	{fma.rn.f16x2 %r5375,%r5328,%r5335,%r5372;
}

	
	{add.f16x2 %r5379,%r5257,%r5307;
}

	
	{add.f16x2 %r5382,%r5260,%r5310;
}

	
	{sub.f16x2 %r5385,%r5257,%r5307;
}

	
	{sub.f16x2 %r5388,%r5260,%r5310;
}

	
	{add.f16x2 %r5391,%r5269,%r5351;
}

	
	{add.f16x2 %r5394,%r5272,%r5357;
}

	
	{sub.f16x2 %r5397,%r5269,%r5351;
}

	
	{sub.f16x2 %r5400,%r5272,%r5357;
}

	
	{add.f16x2 %r5403,%r5263,%r5316;
}

	
	{add.f16x2 %r5406,%r5266,%r5361;
}

	
	{sub.f16x2 %r5409,%r5263,%r5316;
}

	
	{sub.f16x2 %r5412,%r5266,%r5361;
}

	
	{add.f16x2 %r5415,%r5275,%r5369;
}

	
	{add.f16x2 %r5418,%r5278,%r5375;
}

	
	{sub.f16x2 %r5421,%r5275,%r5369;
}

	
	{sub.f16x2 %r5424,%r5278,%r5375;
}

	
	{add.f16x2 %r5427,%r4897,%r5081;
}

	
	{add.f16x2 %r5430,%r4907,%r5091;
}

	
	{sub.f16x2 %r5433,%r4897,%r5081;
}

	
	{sub.f16x2 %r5436,%r4907,%r5091;
}

	
	{add.f16x2 %r5439,%r4989,%r5173;
}

	
	{add.f16x2 %r5442,%r4999,%r5183;
}

	
	{sub.f16x2 %r5445,%r4989,%r5173;
}

	
	{sub.f16x2 %r5448,%r4999,%r5183;
}

	
	{xor.b32 %r5451,%r5445,0x80008000;
}

	
	{add.f16x2 %r5453,%r5427,%r5439;
}

	
	{add.f16x2 %r5456,%r5430,%r5442;
}

	
	{sub.f16x2 %r5459,%r5427,%r5439;
}

	
	{sub.f16x2 %r5462,%r5430,%r5442;
}

	
	{add.f16x2 %r5465,%r5433,%r5448;
}

	
	{add.f16x2 %r5468,%r5436,%r5451;
}

	
	{sub.f16x2 %r5471,%r5433,%r5448;
}

	
	{sub.f16x2 %r5474,%r5436,%r5451;
}

	
	{add.f16x2 %r5477,%r4943,%r5127;
}

	
	{add.f16x2 %r5480,%r4953,%r5137;
}

	
	{sub.f16x2 %r5483,%r4943,%r5127;
}

	
	{sub.f16x2 %r5486,%r4953,%r5137;
}

	
	{add.f16x2 %r5489,%r5035,%r5219;
}

	
	{add.f16x2 %r5492,%r5045,%r5229;
}

	
	{sub.f16x2 %r5495,%r5035,%r5219;
}

	
	{sub.f16x2 %r5498,%r5045,%r5229;
}

	
	{xor.b32 %r5501,%r5495,0x80008000;
}

	
	{add.f16x2 %r5503,%r5477,%r5489;
}

	
	{add.f16x2 %r5506,%r5480,%r5492;
}

	
	{sub.f16x2 %r5509,%r5477,%r5489;
}

	
	{sub.f16x2 %r5512,%r5480,%r5492;
}

	
	{add.f16x2 %r5515,%r5483,%r5498;
}

	
	{add.f16x2 %r5518,%r5486,%r5501;
}

	
	{sub.f16x2 %r5521,%r5483,%r5498;
}

	
	{sub.f16x2 %r5524,%r5486,%r5501;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1013;
cvt.rn.f16.f32 high, %f1013;
mov.b32 %r5527, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1014;
cvt.rn.f16.f32 high, %f1014;
mov.b32 %r5528, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1014;
cvt.rn.f16.f32 high, %f1014;
mov.b32 %r5531, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1014;
cvt.rn.f16.f32 high, %f1014;
mov.b32 %r5532, {low,high};}


	
	{mul.f16x2 %r5541,%r5515,%r5527;
}

	
	{mul.f16x2 %r5544,%r5518,%r5528;
}

	
	{sub.f16x2 %r5547,%r5541,%r5544;
}

	
	{mul.f16x2 %r5550,%r5515,%r5528;
}

	
	{fma.rn.f16x2 %r5553,%r5518,%r5527,%r5550;
}

	
	{xor.b32 %r5557,%r5509,0x80008000;
}

	
	{mul.f16x2 %r5559,%r5521,%r5531;
}

	
	{mul.f16x2 %r5562,%r5524,%r5532;
}

	
	{sub.f16x2 %r5565,%r5559,%r5562;
}

	
	{mul.f16x2 %r5568,%r5521,%r5532;
}

	
	{fma.rn.f16x2 %r5571,%r5524,%r5531,%r5568;
}

	
	{add.f16x2 %r5575,%r5453,%r5503;
}

	
	{add.f16x2 %r5578,%r5456,%r5506;
}

	
	{sub.f16x2 %r5581,%r5453,%r5503;
}

	
	{sub.f16x2 %r5584,%r5456,%r5506;
}

	
	{add.f16x2 %r5587,%r5465,%r5547;
}

	
	{add.f16x2 %r5590,%r5468,%r5553;
}

	
	{sub.f16x2 %r5593,%r5465,%r5547;
}

	
	{sub.f16x2 %r5596,%r5468,%r5553;
}

	
	{add.f16x2 %r5599,%r5459,%r5512;
}

	
	{add.f16x2 %r5602,%r5462,%r5557;
}

	
	{sub.f16x2 %r5605,%r5459,%r5512;
}

	
	{sub.f16x2 %r5608,%r5462,%r5557;
}

	
	{add.f16x2 %r5611,%r5471,%r5565;
}

	
	{add.f16x2 %r5614,%r5474,%r5571;
}

	
	{sub.f16x2 %r5617,%r5471,%r5565;
}

	
	{sub.f16x2 %r5620,%r5474,%r5571;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1015;
cvt.rn.f16.f32 high, %f1015;
mov.b32 %r5623, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1016;
cvt.rn.f16.f32 high, %f1016;
mov.b32 %r5624, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1013;
cvt.rn.f16.f32 high, %f1013;
mov.b32 %r5625, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1014;
cvt.rn.f16.f32 high, %f1014;
mov.b32 %r5626, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1017;
cvt.rn.f16.f32 high, %f1017;
mov.b32 %r5627, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1018;
cvt.rn.f16.f32 high, %f1018;
mov.b32 %r5628, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1016;
cvt.rn.f16.f32 high, %f1016;
mov.b32 %r5631, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1018;
cvt.rn.f16.f32 high, %f1018;
mov.b32 %r5632, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1014;
cvt.rn.f16.f32 high, %f1014;
mov.b32 %r5633, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1014;
cvt.rn.f16.f32 high, %f1014;
mov.b32 %r5634, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1018;
cvt.rn.f16.f32 high, %f1018;
mov.b32 %r5635, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1016;
cvt.rn.f16.f32 high, %f1016;
mov.b32 %r5636, {low,high};}


	
	{mul.f16x2 %r5653,%r5587,%r5623;
}

	
	{mul.f16x2 %r5656,%r5590,%r5624;
}

	
	{sub.f16x2 %r5659,%r5653,%r5656;
}

	
	{mul.f16x2 %r5662,%r5587,%r5624;
}

	
	{fma.rn.f16x2 %r5665,%r5590,%r5623,%r5662;
}

	
	{mul.f16x2 %r5669,%r5599,%r5625;
}

	
	{mul.f16x2 %r5672,%r5602,%r5626;
}

	
	{sub.f16x2 %r5675,%r5669,%r5672;
}

	
	{mul.f16x2 %r5678,%r5599,%r5626;
}

	
	{fma.rn.f16x2 %r5681,%r5602,%r5625,%r5678;
}

	
	{mul.f16x2 %r5685,%r5611,%r5627;
}

	
	{mul.f16x2 %r5688,%r5614,%r5628;
}

	
	{sub.f16x2 %r5691,%r5685,%r5688;
}

	
	{mul.f16x2 %r5694,%r5611,%r5628;
}

	
	{fma.rn.f16x2 %r5697,%r5614,%r5627,%r5694;
}

	
	{xor.b32 %r5701,%r5581,0x80008000;
}

	
	{mul.f16x2 %r5703,%r5593,%r5631;
}

	
	{mul.f16x2 %r5706,%r5596,%r5632;
}

	
	{sub.f16x2 %r5709,%r5703,%r5706;
}

	
	{mul.f16x2 %r5712,%r5593,%r5632;
}

	
	{fma.rn.f16x2 %r5715,%r5596,%r5631,%r5712;
}

	
	{mul.f16x2 %r5719,%r5605,%r5633;
}

	
	{mul.f16x2 %r5722,%r5608,%r5634;
}

	
	{sub.f16x2 %r5725,%r5719,%r5722;
}

	
	{mul.f16x2 %r5728,%r5605,%r5634;
}

	
	{fma.rn.f16x2 %r5731,%r5608,%r5633,%r5728;
}

	
	{mul.f16x2 %r5735,%r5617,%r5635;
}

	
	{mul.f16x2 %r5738,%r5620,%r5636;
}

	
	{sub.f16x2 %r5741,%r5735,%r5738;
}

	
	{mul.f16x2 %r5744,%r5617,%r5636;
}

	
	{fma.rn.f16x2 %r5747,%r5620,%r5635,%r5744;
}

	
	{add.f16x2 %r5751,%r5379,%r5575;
}

	
	{add.f16x2 %r5754,%r5382,%r5578;
}

	
	{sub.f16x2 %r5757,%r5379,%r5575;
}

	
	{sub.f16x2 %r5760,%r5382,%r5578;
}

	
	{add.f16x2 %r5763,%r5391,%r5659;
}

	
	{add.f16x2 %r5766,%r5394,%r5665;
}

	
	{sub.f16x2 %r5769,%r5391,%r5659;
}

	
	{sub.f16x2 %r5772,%r5394,%r5665;
}

	
	{add.f16x2 %r5775,%r5403,%r5675;
}

	
	{add.f16x2 %r5778,%r5406,%r5681;
}

	
	{sub.f16x2 %r5781,%r5403,%r5675;
}

	
	{sub.f16x2 %r5784,%r5406,%r5681;
}

	
	{add.f16x2 %r5787,%r5415,%r5691;
}

	
	{add.f16x2 %r5790,%r5418,%r5697;
}

	
	{sub.f16x2 %r5793,%r5415,%r5691;
}

	
	{sub.f16x2 %r5796,%r5418,%r5697;
}

	
	{add.f16x2 %r5799,%r5385,%r5584;
}

	
	{add.f16x2 %r5802,%r5388,%r5701;
}

	
	{sub.f16x2 %r5805,%r5385,%r5584;
}

	
	{sub.f16x2 %r5808,%r5388,%r5701;
}

	
	{add.f16x2 %r5811,%r5397,%r5709;
}

	
	{add.f16x2 %r5814,%r5400,%r5715;
}

	
	{sub.f16x2 %r5817,%r5397,%r5709;
}

	
	{sub.f16x2 %r5820,%r5400,%r5715;
}

	
	{add.f16x2 %r5823,%r5409,%r5725;
}

	
	{add.f16x2 %r5826,%r5412,%r5731;
}

	
	{sub.f16x2 %r5829,%r5409,%r5725;
}

	
	{sub.f16x2 %r5832,%r5412,%r5731;
}

	
	{add.f16x2 %r5835,%r5421,%r5741;
}

	
	{add.f16x2 %r5838,%r5424,%r5747;
}

	
	{sub.f16x2 %r5841,%r5421,%r5741;
}

	
	{sub.f16x2 %r5844,%r5424,%r5747;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f187;
cvt.rn.f16.f32 high, %f188;
mov.b32 %r5847, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r5850, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r5852, {high,high};}


	
	{mul.f16x2 %r5854,%r5766,%r5852;
}

	
	{xor.b32 %r5857,%r5854,0x80008000;
}

	
	{fma.rn.f16x2 %r5859,%r5763,%r5850,%r5857;
}

	
	{mul.f16x2 %r5863,%r5763,%r5852;
}

	
	{fma.rn.f16x2 %r5866,%r5766,%r5850,%r5863;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r5870, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r5872, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1019;
cvt.rn.f16.f32 high, %f1020;
mov.b32 %r5874, {low,high};}


	
	{mul.f16x2 %r5875,%r5872,%r5874;
}

	
	{mul.f16x2 %r5878,%r5847,%r5870;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r5881, {high,low};}


	
	{fma.rn.f16x2 %r5883,%r5875,%r5881,%r5878;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5883;
mov.b32 %r5887, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5883;
mov.b32 %r5889, {high,high};}


	
	{mul.f16x2 %r5891,%r5778,%r5889;
}

	
	{xor.b32 %r5894,%r5891,0x80008000;
}

	
	{fma.rn.f16x2 %r5896,%r5775,%r5887,%r5894;
}

	
	{mul.f16x2 %r5900,%r5775,%r5889;
}

	
	{fma.rn.f16x2 %r5903,%r5778,%r5887,%r5900;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r5907, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r5909, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1019;
cvt.rn.f16.f32 high, %f1020;
mov.b32 %r5911, {low,high};}


	
	{mul.f16x2 %r5912,%r5909,%r5911;
}

	
	{mul.f16x2 %r5915,%r5883,%r5907;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5883;
mov.b32 %r5918, {high,low};}


	
	{fma.rn.f16x2 %r5920,%r5912,%r5918,%r5915;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5920;
mov.b32 %r5924, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5920;
mov.b32 %r5926, {high,high};}


	
	{mul.f16x2 %r5928,%r5790,%r5926;
}

	
	{xor.b32 %r5931,%r5928,0x80008000;
}

	
	{fma.rn.f16x2 %r5933,%r5787,%r5924,%r5931;
}

	
	{mul.f16x2 %r5937,%r5787,%r5926;
}

	
	{fma.rn.f16x2 %r5940,%r5790,%r5924,%r5937;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r5944, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r5946, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1019;
cvt.rn.f16.f32 high, %f1020;
mov.b32 %r5948, {low,high};}


	
	{mul.f16x2 %r5949,%r5946,%r5948;
}

	
	{mul.f16x2 %r5952,%r5920,%r5944;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5920;
mov.b32 %r5955, {high,low};}


	
	{fma.rn.f16x2 %r5957,%r5949,%r5955,%r5952;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5957;
mov.b32 %r5961, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5957;
mov.b32 %r5963, {high,high};}


	
	{mul.f16x2 %r5965,%r5802,%r5963;
}

	
	{xor.b32 %r5968,%r5965,0x80008000;
}

	
	{fma.rn.f16x2 %r5970,%r5799,%r5961,%r5968;
}

	
	{mul.f16x2 %r5974,%r5799,%r5963;
}

	
	{fma.rn.f16x2 %r5977,%r5802,%r5961,%r5974;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r5981, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r5983, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1019;
cvt.rn.f16.f32 high, %f1020;
mov.b32 %r5985, {low,high};}


	
	{mul.f16x2 %r5986,%r5983,%r5985;
}

	
	{mul.f16x2 %r5989,%r5957,%r5981;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5957;
mov.b32 %r5992, {high,low};}


	
	{fma.rn.f16x2 %r5994,%r5986,%r5992,%r5989;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5994;
mov.b32 %r5998, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5994;
mov.b32 %r6000, {high,high};}


	
	{mul.f16x2 %r6002,%r5814,%r6000;
}

	
	{xor.b32 %r6005,%r6002,0x80008000;
}

	
	{fma.rn.f16x2 %r6007,%r5811,%r5998,%r6005;
}

	
	{mul.f16x2 %r6011,%r5811,%r6000;
}

	
	{fma.rn.f16x2 %r6014,%r5814,%r5998,%r6011;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6018, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6020, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1019;
cvt.rn.f16.f32 high, %f1020;
mov.b32 %r6022, {low,high};}


	
	{mul.f16x2 %r6023,%r6020,%r6022;
}

	
	{mul.f16x2 %r6026,%r5994,%r6018;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5994;
mov.b32 %r6029, {high,low};}


	
	{fma.rn.f16x2 %r6031,%r6023,%r6029,%r6026;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6031;
mov.b32 %r6035, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6031;
mov.b32 %r6037, {high,high};}


	
	{mul.f16x2 %r6039,%r5826,%r6037;
}

	
	{xor.b32 %r6042,%r6039,0x80008000;
}

	
	{fma.rn.f16x2 %r6044,%r5823,%r6035,%r6042;
}

	
	{mul.f16x2 %r6048,%r5823,%r6037;
}

	
	{fma.rn.f16x2 %r6051,%r5826,%r6035,%r6048;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6055, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6057, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1019;
cvt.rn.f16.f32 high, %f1020;
mov.b32 %r6059, {low,high};}


	
	{mul.f16x2 %r6060,%r6057,%r6059;
}

	
	{mul.f16x2 %r6063,%r6031,%r6055;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6031;
mov.b32 %r6066, {high,low};}


	
	{fma.rn.f16x2 %r6068,%r6060,%r6066,%r6063;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6068;
mov.b32 %r6072, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6068;
mov.b32 %r6074, {high,high};}


	
	{mul.f16x2 %r6076,%r5838,%r6074;
}

	
	{xor.b32 %r6079,%r6076,0x80008000;
}

	
	{fma.rn.f16x2 %r6081,%r5835,%r6072,%r6079;
}

	
	{mul.f16x2 %r6085,%r5835,%r6074;
}

	
	{fma.rn.f16x2 %r6088,%r5838,%r6072,%r6085;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6092, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6094, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1019;
cvt.rn.f16.f32 high, %f1020;
mov.b32 %r6096, {low,high};}


	
	{mul.f16x2 %r6097,%r6094,%r6096;
}

	
	{mul.f16x2 %r6100,%r6068,%r6092;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6068;
mov.b32 %r6103, {high,low};}


	
	{fma.rn.f16x2 %r6105,%r6097,%r6103,%r6100;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6105;
mov.b32 %r6109, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6105;
mov.b32 %r6111, {high,high};}


	
	{mul.f16x2 %r6113,%r5760,%r6111;
}

	
	{xor.b32 %r6116,%r6113,0x80008000;
}

	
	{fma.rn.f16x2 %r6118,%r5757,%r6109,%r6116;
}

	
	{mul.f16x2 %r6122,%r5757,%r6111;
}

	
	{fma.rn.f16x2 %r6125,%r5760,%r6109,%r6122;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6129, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6131, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1019;
cvt.rn.f16.f32 high, %f1020;
mov.b32 %r6133, {low,high};}


	
	{mul.f16x2 %r6134,%r6131,%r6133;
}

	
	{mul.f16x2 %r6137,%r6105,%r6129;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6105;
mov.b32 %r6140, {high,low};}


	
	{fma.rn.f16x2 %r6142,%r6134,%r6140,%r6137;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6142;
mov.b32 %r6146, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6142;
mov.b32 %r6148, {high,high};}


	
	{mul.f16x2 %r6150,%r5772,%r6148;
}

	
	{xor.b32 %r6153,%r6150,0x80008000;
}

	
	{fma.rn.f16x2 %r6155,%r5769,%r6146,%r6153;
}

	
	{mul.f16x2 %r6159,%r5769,%r6148;
}

	
	{fma.rn.f16x2 %r6162,%r5772,%r6146,%r6159;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6166, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6168, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1019;
cvt.rn.f16.f32 high, %f1020;
mov.b32 %r6170, {low,high};}


	
	{mul.f16x2 %r6171,%r6168,%r6170;
}

	
	{mul.f16x2 %r6174,%r6142,%r6166;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6142;
mov.b32 %r6177, {high,low};}


	
	{fma.rn.f16x2 %r6179,%r6171,%r6177,%r6174;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6179;
mov.b32 %r6183, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6179;
mov.b32 %r6185, {high,high};}


	
	{mul.f16x2 %r6187,%r5784,%r6185;
}

	
	{xor.b32 %r6190,%r6187,0x80008000;
}

	
	{fma.rn.f16x2 %r6192,%r5781,%r6183,%r6190;
}

	
	{mul.f16x2 %r6196,%r5781,%r6185;
}

	
	{fma.rn.f16x2 %r6199,%r5784,%r6183,%r6196;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6203, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6205, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1019;
cvt.rn.f16.f32 high, %f1020;
mov.b32 %r6207, {low,high};}


	
	{mul.f16x2 %r6208,%r6205,%r6207;
}

	
	{mul.f16x2 %r6211,%r6179,%r6203;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6179;
mov.b32 %r6214, {high,low};}


	
	{fma.rn.f16x2 %r6216,%r6208,%r6214,%r6211;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6216;
mov.b32 %r6220, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6216;
mov.b32 %r6222, {high,high};}


	
	{mul.f16x2 %r6224,%r5796,%r6222;
}

	
	{xor.b32 %r6227,%r6224,0x80008000;
}

	
	{fma.rn.f16x2 %r6229,%r5793,%r6220,%r6227;
}

	
	{mul.f16x2 %r6233,%r5793,%r6222;
}

	
	{fma.rn.f16x2 %r6236,%r5796,%r6220,%r6233;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6240, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6242, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1019;
cvt.rn.f16.f32 high, %f1020;
mov.b32 %r6244, {low,high};}


	
	{mul.f16x2 %r6245,%r6242,%r6244;
}

	
	{mul.f16x2 %r6248,%r6216,%r6240;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6216;
mov.b32 %r6251, {high,low};}


	
	{fma.rn.f16x2 %r6253,%r6245,%r6251,%r6248;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6253;
mov.b32 %r6257, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6253;
mov.b32 %r6259, {high,high};}


	
	{mul.f16x2 %r6261,%r5808,%r6259;
}

	
	{xor.b32 %r6264,%r6261,0x80008000;
}

	
	{fma.rn.f16x2 %r6266,%r5805,%r6257,%r6264;
}

	
	{mul.f16x2 %r6270,%r5805,%r6259;
}

	
	{fma.rn.f16x2 %r6273,%r5808,%r6257,%r6270;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6277, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6279, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1019;
cvt.rn.f16.f32 high, %f1020;
mov.b32 %r6281, {low,high};}


	
	{mul.f16x2 %r6282,%r6279,%r6281;
}

	
	{mul.f16x2 %r6285,%r6253,%r6277;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6253;
mov.b32 %r6288, {high,low};}


	
	{fma.rn.f16x2 %r6290,%r6282,%r6288,%r6285;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6290;
mov.b32 %r6294, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6290;
mov.b32 %r6296, {high,high};}


	
	{mul.f16x2 %r6298,%r5820,%r6296;
}

	
	{xor.b32 %r6301,%r6298,0x80008000;
}

	
	{fma.rn.f16x2 %r6303,%r5817,%r6294,%r6301;
}

	
	{mul.f16x2 %r6307,%r5817,%r6296;
}

	
	{fma.rn.f16x2 %r6310,%r5820,%r6294,%r6307;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6314, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6316, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1019;
cvt.rn.f16.f32 high, %f1020;
mov.b32 %r6318, {low,high};}


	
	{mul.f16x2 %r6319,%r6316,%r6318;
}

	
	{mul.f16x2 %r6322,%r6290,%r6314;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6290;
mov.b32 %r6325, {high,low};}


	
	{fma.rn.f16x2 %r6327,%r6319,%r6325,%r6322;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6327;
mov.b32 %r6331, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6327;
mov.b32 %r6333, {high,high};}


	
	{mul.f16x2 %r6335,%r5832,%r6333;
}

	
	{xor.b32 %r6338,%r6335,0x80008000;
}

	
	{fma.rn.f16x2 %r6340,%r5829,%r6331,%r6338;
}

	
	{mul.f16x2 %r6344,%r5829,%r6333;
}

	
	{fma.rn.f16x2 %r6347,%r5832,%r6331,%r6344;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6351, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5847;
mov.b32 %r6353, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1019;
cvt.rn.f16.f32 high, %f1020;
mov.b32 %r6355, {low,high};}


	
	{mul.f16x2 %r6356,%r6353,%r6355;
}

	
	{mul.f16x2 %r6359,%r6327,%r6351;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6327;
mov.b32 %r6362, {high,low};}


	
	{fma.rn.f16x2 %r6364,%r6356,%r6362,%r6359;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6364;
mov.b32 %r6368, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6364;
mov.b32 %r6370, {high,high};}


	
	{mul.f16x2 %r6372,%r5844,%r6370;
}

	
	{xor.b32 %r6375,%r6372,0x80008000;
}

	
	{fma.rn.f16x2 %r6377,%r5841,%r6368,%r6375;
}

	
	{mul.f16x2 %r6381,%r5841,%r6370;
}

	
	{fma.rn.f16x2 %r6384,%r5844,%r6368,%r6381;
}

	barrier.sync 0;
st.shared.u32 [%r345], %r5751;
st.shared.u32 [%r345+4], %r5859;
st.shared.u32 [%r345+8], %r5896;
st.shared.u32 [%r345+12], %r5933;
st.shared.u32 [%r345+16], %r5970;
st.shared.u32 [%r345+20], %r6007;
st.shared.u32 [%r345+24], %r6044;
st.shared.u32 [%r345+28], %r6081;
st.shared.u32 [%r345+32], %r6118;
st.shared.u32 [%r345+36], %r6155;
st.shared.u32 [%r345+40], %r6192;
st.shared.u32 [%r345+44], %r6229;
st.shared.u32 [%r345+48], %r6266;
st.shared.u32 [%r345+52], %r6303;
st.shared.u32 [%r345+56], %r6340;
st.shared.u32 [%r345+60], %r6377;
barrier.sync 0;
ld.shared.u32 %r499, [%r346];
ld.shared.u32 %r500, [%r346+2048];
ld.shared.u32 %r501, [%r346+4096];
ld.shared.u32 %r502, [%r346+6144];
ld.shared.u32 %r503, [%r346+8192];
ld.shared.u32 %r504, [%r346+10240];
ld.shared.u32 %r505, [%r346+12288];
ld.shared.u32 %r506, [%r346+14336];
ld.shared.u32 %r507, [%r346+16384];
ld.shared.u32 %r508, [%r346+18432];
ld.shared.u32 %r509, [%r346+20480];
ld.shared.u32 %r510, [%r346+22528];
ld.shared.u32 %r511, [%r346+24576];
ld.shared.u32 %r512, [%r346+26624];
ld.shared.u32 %r513, [%r346+28672];
ld.shared.u32 %r514, [%r346+30720];
barrier.sync 0;
st.shared.u32 [%r345], %r5754;
st.shared.u32 [%r345+4], %r5866;
st.shared.u32 [%r345+8], %r5903;
st.shared.u32 [%r345+12], %r5940;
st.shared.u32 [%r345+16], %r5977;
st.shared.u32 [%r345+20], %r6014;
st.shared.u32 [%r345+24], %r6051;
st.shared.u32 [%r345+28], %r6088;
st.shared.u32 [%r345+32], %r6125;
st.shared.u32 [%r345+36], %r6162;
st.shared.u32 [%r345+40], %r6199;
st.shared.u32 [%r345+44], %r6236;
st.shared.u32 [%r345+48], %r6273;
st.shared.u32 [%r345+52], %r6310;
st.shared.u32 [%r345+56], %r6347;
st.shared.u32 [%r345+60], %r6384;
barrier.sync 0;
mov.f32 %f1028, 0f3F800000;
mov.f32 %f1027, 0fBF800000;
mov.f32 %f1026, 0fBF6C835E;
mov.f32 %f1025, 0f3EC3EF15;
mov.f32 %f1024, 0fBEC3EF15;
mov.f32 %f1023, 0f3F6C835E;
mov.f32 %f1022, 0fBF3504F3;
mov.f32 %f1021, 0f3F3504F3;
ld.shared.u32 %r6409, [%r346];
ld.shared.u32 %r6605, [%r346+2048];
ld.shared.u32 %r6459, [%r346+4096];
ld.shared.u32 %r6655, [%r346+6144];
ld.shared.u32 %r6421, [%r346+8192];
ld.shared.u32 %r6617, [%r346+10240];
ld.shared.u32 %r6471, [%r346+12288];
ld.shared.u32 %r6667, [%r346+14336];
ld.shared.u32 %r6410, [%r346+16384];
ld.shared.u32 %r6606, [%r346+18432];
ld.shared.u32 %r6460, [%r346+20480];
ld.shared.u32 %r6656, [%r346+22528];
ld.shared.u32 %r6422, [%r346+24576];
ld.shared.u32 %r6618, [%r346+26624];
ld.shared.u32 %r6472, [%r346+28672];
ld.shared.u32 %r6668, [%r346+30720];

	{add.f16x2 %r6405,%r499,%r507;
}

	
	{add.f16x2 %r6408,%r6409,%r6410;
}

	
	{sub.f16x2 %r6411,%r499,%r507;
}

	
	{sub.f16x2 %r6414,%r6409,%r6410;
}

	
	{add.f16x2 %r6417,%r503,%r511;
}

	
	{add.f16x2 %r6420,%r6421,%r6422;
}

	
	{sub.f16x2 %r6423,%r503,%r511;
}

	
	{sub.f16x2 %r6426,%r6421,%r6422;
}

	
	{xor.b32 %r6429,%r6423,0x80008000;
}

	
	{add.f16x2 %r6431,%r6405,%r6417;
}

	
	{add.f16x2 %r6434,%r6408,%r6420;
}

	
	{sub.f16x2 %r6437,%r6405,%r6417;
}

	
	{sub.f16x2 %r6440,%r6408,%r6420;
}

	
	{add.f16x2 %r6443,%r6411,%r6426;
}

	
	{add.f16x2 %r6446,%r6414,%r6429;
}

	
	{sub.f16x2 %r6449,%r6411,%r6426;
}

	
	{sub.f16x2 %r6452,%r6414,%r6429;
}

	
	{add.f16x2 %r6455,%r501,%r509;
}

	
	{add.f16x2 %r6458,%r6459,%r6460;
}

	
	{sub.f16x2 %r6461,%r501,%r509;
}

	
	{sub.f16x2 %r6464,%r6459,%r6460;
}

	
	{add.f16x2 %r6467,%r505,%r513;
}

	
	{add.f16x2 %r6470,%r6471,%r6472;
}

	
	{sub.f16x2 %r6473,%r505,%r513;
}

	
	{sub.f16x2 %r6476,%r6471,%r6472;
}

	
	{xor.b32 %r6479,%r6473,0x80008000;
}

	
	{add.f16x2 %r6481,%r6455,%r6467;
}

	
	{add.f16x2 %r6484,%r6458,%r6470;
}

	
	{sub.f16x2 %r6487,%r6455,%r6467;
}

	
	{sub.f16x2 %r6490,%r6458,%r6470;
}

	
	{add.f16x2 %r6493,%r6461,%r6476;
}

	
	{add.f16x2 %r6496,%r6464,%r6479;
}

	
	{sub.f16x2 %r6499,%r6461,%r6476;
}

	
	{sub.f16x2 %r6502,%r6464,%r6479;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1021;
cvt.rn.f16.f32 high, %f1021;
mov.b32 %r6505, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1022;
cvt.rn.f16.f32 high, %f1022;
mov.b32 %r6506, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1022;
cvt.rn.f16.f32 high, %f1022;
mov.b32 %r6509, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1022;
cvt.rn.f16.f32 high, %f1022;
mov.b32 %r6510, {low,high};}


	
	{mul.f16x2 %r6519,%r6493,%r6505;
}

	
	{mul.f16x2 %r6522,%r6496,%r6506;
}

	
	{sub.f16x2 %r6525,%r6519,%r6522;
}

	
	{mul.f16x2 %r6528,%r6493,%r6506;
}

	
	{fma.rn.f16x2 %r6531,%r6496,%r6505,%r6528;
}

	
	{xor.b32 %r6535,%r6487,0x80008000;
}

	
	{mul.f16x2 %r6537,%r6499,%r6509;
}

	
	{mul.f16x2 %r6540,%r6502,%r6510;
}

	
	{sub.f16x2 %r6543,%r6537,%r6540;
}

	
	{mul.f16x2 %r6546,%r6499,%r6510;
}

	
	{fma.rn.f16x2 %r6549,%r6502,%r6509,%r6546;
}

	
	{add.f16x2 %r6553,%r6431,%r6481;
}

	
	{add.f16x2 %r6556,%r6434,%r6484;
}

	
	{sub.f16x2 %r6559,%r6431,%r6481;
}

	
	{sub.f16x2 %r6562,%r6434,%r6484;
}

	
	{add.f16x2 %r6565,%r6443,%r6525;
}

	
	{add.f16x2 %r6568,%r6446,%r6531;
}

	
	{sub.f16x2 %r6571,%r6443,%r6525;
}

	
	{sub.f16x2 %r6574,%r6446,%r6531;
}

	
	{add.f16x2 %r6577,%r6437,%r6490;
}

	
	{add.f16x2 %r6580,%r6440,%r6535;
}

	
	{sub.f16x2 %r6583,%r6437,%r6490;
}

	
	{sub.f16x2 %r6586,%r6440,%r6535;
}

	
	{add.f16x2 %r6589,%r6449,%r6543;
}

	
	{add.f16x2 %r6592,%r6452,%r6549;
}

	
	{sub.f16x2 %r6595,%r6449,%r6543;
}

	
	{sub.f16x2 %r6598,%r6452,%r6549;
}

	
	{add.f16x2 %r6601,%r500,%r508;
}

	
	{add.f16x2 %r6604,%r6605,%r6606;
}

	
	{sub.f16x2 %r6607,%r500,%r508;
}

	
	{sub.f16x2 %r6610,%r6605,%r6606;
}

	
	{add.f16x2 %r6613,%r504,%r512;
}

	
	{add.f16x2 %r6616,%r6617,%r6618;
}

	
	{sub.f16x2 %r6619,%r504,%r512;
}

	
	{sub.f16x2 %r6622,%r6617,%r6618;
}

	
	{xor.b32 %r6625,%r6619,0x80008000;
}

	
	{add.f16x2 %r6627,%r6601,%r6613;
}

	
	{add.f16x2 %r6630,%r6604,%r6616;
}

	
	{sub.f16x2 %r6633,%r6601,%r6613;
}

	
	{sub.f16x2 %r6636,%r6604,%r6616;
}

	
	{add.f16x2 %r6639,%r6607,%r6622;
}

	
	{add.f16x2 %r6642,%r6610,%r6625;
}

	
	{sub.f16x2 %r6645,%r6607,%r6622;
}

	
	{sub.f16x2 %r6648,%r6610,%r6625;
}

	
	{add.f16x2 %r6651,%r502,%r510;
}

	
	{add.f16x2 %r6654,%r6655,%r6656;
}

	
	{sub.f16x2 %r6657,%r502,%r510;
}

	
	{sub.f16x2 %r6660,%r6655,%r6656;
}

	
	{add.f16x2 %r6663,%r506,%r514;
}

	
	{add.f16x2 %r6666,%r6667,%r6668;
}

	
	{sub.f16x2 %r6669,%r506,%r514;
}

	
	{sub.f16x2 %r6672,%r6667,%r6668;
}

	
	{xor.b32 %r6675,%r6669,0x80008000;
}

	
	{add.f16x2 %r6677,%r6651,%r6663;
}

	
	{add.f16x2 %r6680,%r6654,%r6666;
}

	
	{sub.f16x2 %r6683,%r6651,%r6663;
}

	
	{sub.f16x2 %r6686,%r6654,%r6666;
}

	
	{add.f16x2 %r6689,%r6657,%r6672;
}

	
	{add.f16x2 %r6692,%r6660,%r6675;
}

	
	{sub.f16x2 %r6695,%r6657,%r6672;
}

	
	{sub.f16x2 %r6698,%r6660,%r6675;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1021;
cvt.rn.f16.f32 high, %f1021;
mov.b32 %r6701, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1022;
cvt.rn.f16.f32 high, %f1022;
mov.b32 %r6702, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1022;
cvt.rn.f16.f32 high, %f1022;
mov.b32 %r6705, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1022;
cvt.rn.f16.f32 high, %f1022;
mov.b32 %r6706, {low,high};}


	
	{mul.f16x2 %r6715,%r6689,%r6701;
}

	
	{mul.f16x2 %r6718,%r6692,%r6702;
}

	
	{sub.f16x2 %r6721,%r6715,%r6718;
}

	
	{mul.f16x2 %r6724,%r6689,%r6702;
}

	
	{fma.rn.f16x2 %r6727,%r6692,%r6701,%r6724;
}

	
	{xor.b32 %r6731,%r6683,0x80008000;
}

	
	{mul.f16x2 %r6733,%r6695,%r6705;
}

	
	{mul.f16x2 %r6736,%r6698,%r6706;
}

	
	{sub.f16x2 %r6739,%r6733,%r6736;
}

	
	{mul.f16x2 %r6742,%r6695,%r6706;
}

	
	{fma.rn.f16x2 %r6745,%r6698,%r6705,%r6742;
}

	
	{add.f16x2 %r6749,%r6627,%r6677;
}

	
	{add.f16x2 %r6752,%r6630,%r6680;
}

	
	{sub.f16x2 %r6755,%r6627,%r6677;
}

	
	{sub.f16x2 %r6758,%r6630,%r6680;
}

	
	{add.f16x2 %r6761,%r6639,%r6721;
}

	
	{add.f16x2 %r6764,%r6642,%r6727;
}

	
	{sub.f16x2 %r6767,%r6639,%r6721;
}

	
	{sub.f16x2 %r6770,%r6642,%r6727;
}

	
	{add.f16x2 %r6773,%r6633,%r6686;
}

	
	{add.f16x2 %r6776,%r6636,%r6731;
}

	
	{sub.f16x2 %r6779,%r6633,%r6686;
}

	
	{sub.f16x2 %r6782,%r6636,%r6731;
}

	
	{add.f16x2 %r6785,%r6645,%r6739;
}

	
	{add.f16x2 %r6788,%r6648,%r6745;
}

	
	{sub.f16x2 %r6791,%r6645,%r6739;
}

	
	{sub.f16x2 %r6794,%r6648,%r6745;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1023;
cvt.rn.f16.f32 high, %f1023;
mov.b32 %r6797, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1024;
cvt.rn.f16.f32 high, %f1024;
mov.b32 %r6798, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1021;
cvt.rn.f16.f32 high, %f1021;
mov.b32 %r6799, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1022;
cvt.rn.f16.f32 high, %f1022;
mov.b32 %r6800, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1025;
cvt.rn.f16.f32 high, %f1025;
mov.b32 %r6801, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1026;
cvt.rn.f16.f32 high, %f1026;
mov.b32 %r6802, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1024;
cvt.rn.f16.f32 high, %f1024;
mov.b32 %r6805, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1026;
cvt.rn.f16.f32 high, %f1026;
mov.b32 %r6806, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1022;
cvt.rn.f16.f32 high, %f1022;
mov.b32 %r6807, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1022;
cvt.rn.f16.f32 high, %f1022;
mov.b32 %r6808, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1026;
cvt.rn.f16.f32 high, %f1026;
mov.b32 %r6809, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1024;
cvt.rn.f16.f32 high, %f1024;
mov.b32 %r6810, {low,high};}


	
	{mul.f16x2 %r6827,%r6761,%r6797;
}

	
	{mul.f16x2 %r6830,%r6764,%r6798;
}

	
	{sub.f16x2 %r6833,%r6827,%r6830;
}

	
	{mul.f16x2 %r6836,%r6761,%r6798;
}

	
	{fma.rn.f16x2 %r6839,%r6764,%r6797,%r6836;
}

	
	{mul.f16x2 %r6843,%r6773,%r6799;
}

	
	{mul.f16x2 %r6846,%r6776,%r6800;
}

	
	{sub.f16x2 %r6849,%r6843,%r6846;
}

	
	{mul.f16x2 %r6852,%r6773,%r6800;
}

	
	{fma.rn.f16x2 %r6855,%r6776,%r6799,%r6852;
}

	
	{mul.f16x2 %r6859,%r6785,%r6801;
}

	
	{mul.f16x2 %r6862,%r6788,%r6802;
}

	
	{sub.f16x2 %r6865,%r6859,%r6862;
}

	
	{mul.f16x2 %r6868,%r6785,%r6802;
}

	
	{fma.rn.f16x2 %r6871,%r6788,%r6801,%r6868;
}

	
	{xor.b32 %r6875,%r6755,0x80008000;
}

	
	{mul.f16x2 %r6877,%r6767,%r6805;
}

	
	{mul.f16x2 %r6880,%r6770,%r6806;
}

	
	{sub.f16x2 %r6883,%r6877,%r6880;
}

	
	{mul.f16x2 %r6886,%r6767,%r6806;
}

	
	{fma.rn.f16x2 %r6889,%r6770,%r6805,%r6886;
}

	
	{mul.f16x2 %r6893,%r6779,%r6807;
}

	
	{mul.f16x2 %r6896,%r6782,%r6808;
}

	
	{sub.f16x2 %r6899,%r6893,%r6896;
}

	
	{mul.f16x2 %r6902,%r6779,%r6808;
}

	
	{fma.rn.f16x2 %r6905,%r6782,%r6807,%r6902;
}

	
	{mul.f16x2 %r6909,%r6791,%r6809;
}

	
	{mul.f16x2 %r6912,%r6794,%r6810;
}

	
	{sub.f16x2 %r6915,%r6909,%r6912;
}

	
	{mul.f16x2 %r6918,%r6791,%r6810;
}

	
	{fma.rn.f16x2 %r6921,%r6794,%r6809,%r6918;
}

	
	{add.f16x2 %r6925,%r6553,%r6749;
}

	
	{add.f16x2 %r6928,%r6556,%r6752;
}

	
	{sub.f16x2 %r6931,%r6553,%r6749;
}

	
	{sub.f16x2 %r6934,%r6556,%r6752;
}

	
	{add.f16x2 %r6937,%r6565,%r6833;
}

	
	{add.f16x2 %r6940,%r6568,%r6839;
}

	
	{sub.f16x2 %r6943,%r6565,%r6833;
}

	
	{sub.f16x2 %r6946,%r6568,%r6839;
}

	
	{add.f16x2 %r6949,%r6577,%r6849;
}

	
	{add.f16x2 %r6952,%r6580,%r6855;
}

	
	{sub.f16x2 %r6955,%r6577,%r6849;
}

	
	{sub.f16x2 %r6958,%r6580,%r6855;
}

	
	{add.f16x2 %r6961,%r6589,%r6865;
}

	
	{add.f16x2 %r6964,%r6592,%r6871;
}

	
	{sub.f16x2 %r6967,%r6589,%r6865;
}

	
	{sub.f16x2 %r6970,%r6592,%r6871;
}

	
	{add.f16x2 %r6973,%r6559,%r6758;
}

	
	{add.f16x2 %r6976,%r6562,%r6875;
}

	
	{sub.f16x2 %r6979,%r6559,%r6758;
}

	
	{sub.f16x2 %r6982,%r6562,%r6875;
}

	
	{add.f16x2 %r6985,%r6571,%r6883;
}

	
	{add.f16x2 %r6988,%r6574,%r6889;
}

	
	{sub.f16x2 %r6991,%r6571,%r6883;
}

	
	{sub.f16x2 %r6994,%r6574,%r6889;
}

	
	{add.f16x2 %r6997,%r6583,%r6899;
}

	
	{add.f16x2 %r7000,%r6586,%r6905;
}

	
	{sub.f16x2 %r7003,%r6583,%r6899;
}

	
	{sub.f16x2 %r7006,%r6586,%r6905;
}

	
	{add.f16x2 %r7009,%r6595,%r6915;
}

	
	{add.f16x2 %r7012,%r6598,%r6921;
}

	
	{sub.f16x2 %r7015,%r6595,%r6915;
}

	
	{sub.f16x2 %r7018,%r6598,%r6921;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f340;
cvt.rn.f16.f32 high, %f341;
mov.b32 %r7021, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7024, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7026, {high,high};}


	
	{mul.f16x2 %r7028,%r6940,%r7026;
}

	
	{xor.b32 %r7031,%r7028,0x80008000;
}

	
	{fma.rn.f16x2 %r7033,%r6937,%r7024,%r7031;
}

	
	{mul.f16x2 %r7037,%r6937,%r7026;
}

	
	{fma.rn.f16x2 %r7040,%r6940,%r7024,%r7037;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7044, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7046, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1027;
cvt.rn.f16.f32 high, %f1028;
mov.b32 %r7048, {low,high};}


	
	{mul.f16x2 %r7049,%r7046,%r7048;
}

	
	{mul.f16x2 %r7052,%r7021,%r7044;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7055, {high,low};}


	
	{fma.rn.f16x2 %r7057,%r7049,%r7055,%r7052;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7057;
mov.b32 %r7061, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7057;
mov.b32 %r7063, {high,high};}


	
	{mul.f16x2 %r7065,%r6952,%r7063;
}

	
	{xor.b32 %r7068,%r7065,0x80008000;
}

	
	{fma.rn.f16x2 %r7070,%r6949,%r7061,%r7068;
}

	
	{mul.f16x2 %r7074,%r6949,%r7063;
}

	
	{fma.rn.f16x2 %r7077,%r6952,%r7061,%r7074;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7081, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7083, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1027;
cvt.rn.f16.f32 high, %f1028;
mov.b32 %r7085, {low,high};}


	
	{mul.f16x2 %r7086,%r7083,%r7085;
}

	
	{mul.f16x2 %r7089,%r7057,%r7081;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7057;
mov.b32 %r7092, {high,low};}


	
	{fma.rn.f16x2 %r7094,%r7086,%r7092,%r7089;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7094;
mov.b32 %r7098, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7094;
mov.b32 %r7100, {high,high};}


	
	{mul.f16x2 %r7102,%r6964,%r7100;
}

	
	{xor.b32 %r7105,%r7102,0x80008000;
}

	
	{fma.rn.f16x2 %r7107,%r6961,%r7098,%r7105;
}

	
	{mul.f16x2 %r7111,%r6961,%r7100;
}

	
	{fma.rn.f16x2 %r7114,%r6964,%r7098,%r7111;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7118, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7120, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1027;
cvt.rn.f16.f32 high, %f1028;
mov.b32 %r7122, {low,high};}


	
	{mul.f16x2 %r7123,%r7120,%r7122;
}

	
	{mul.f16x2 %r7126,%r7094,%r7118;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7094;
mov.b32 %r7129, {high,low};}


	
	{fma.rn.f16x2 %r7131,%r7123,%r7129,%r7126;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7131;
mov.b32 %r7135, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7131;
mov.b32 %r7137, {high,high};}


	
	{mul.f16x2 %r7139,%r6976,%r7137;
}

	
	{xor.b32 %r7142,%r7139,0x80008000;
}

	
	{fma.rn.f16x2 %r7144,%r6973,%r7135,%r7142;
}

	
	{mul.f16x2 %r7148,%r6973,%r7137;
}

	
	{fma.rn.f16x2 %r7151,%r6976,%r7135,%r7148;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7155, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7157, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1027;
cvt.rn.f16.f32 high, %f1028;
mov.b32 %r7159, {low,high};}


	
	{mul.f16x2 %r7160,%r7157,%r7159;
}

	
	{mul.f16x2 %r7163,%r7131,%r7155;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7131;
mov.b32 %r7166, {high,low};}


	
	{fma.rn.f16x2 %r7168,%r7160,%r7166,%r7163;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7168;
mov.b32 %r7172, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7168;
mov.b32 %r7174, {high,high};}


	
	{mul.f16x2 %r7176,%r6988,%r7174;
}

	
	{xor.b32 %r7179,%r7176,0x80008000;
}

	
	{fma.rn.f16x2 %r7181,%r6985,%r7172,%r7179;
}

	
	{mul.f16x2 %r7185,%r6985,%r7174;
}

	
	{fma.rn.f16x2 %r7188,%r6988,%r7172,%r7185;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7192, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7194, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1027;
cvt.rn.f16.f32 high, %f1028;
mov.b32 %r7196, {low,high};}


	
	{mul.f16x2 %r7197,%r7194,%r7196;
}

	
	{mul.f16x2 %r7200,%r7168,%r7192;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7168;
mov.b32 %r7203, {high,low};}


	
	{fma.rn.f16x2 %r7205,%r7197,%r7203,%r7200;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7205;
mov.b32 %r7209, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7205;
mov.b32 %r7211, {high,high};}


	
	{mul.f16x2 %r7213,%r7000,%r7211;
}

	
	{xor.b32 %r7216,%r7213,0x80008000;
}

	
	{fma.rn.f16x2 %r7218,%r6997,%r7209,%r7216;
}

	
	{mul.f16x2 %r7222,%r6997,%r7211;
}

	
	{fma.rn.f16x2 %r7225,%r7000,%r7209,%r7222;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7229, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7231, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1027;
cvt.rn.f16.f32 high, %f1028;
mov.b32 %r7233, {low,high};}


	
	{mul.f16x2 %r7234,%r7231,%r7233;
}

	
	{mul.f16x2 %r7237,%r7205,%r7229;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7205;
mov.b32 %r7240, {high,low};}


	
	{fma.rn.f16x2 %r7242,%r7234,%r7240,%r7237;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7242;
mov.b32 %r7246, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7242;
mov.b32 %r7248, {high,high};}


	
	{mul.f16x2 %r7250,%r7012,%r7248;
}

	
	{xor.b32 %r7253,%r7250,0x80008000;
}

	
	{fma.rn.f16x2 %r7255,%r7009,%r7246,%r7253;
}

	
	{mul.f16x2 %r7259,%r7009,%r7248;
}

	
	{fma.rn.f16x2 %r7262,%r7012,%r7246,%r7259;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7266, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7268, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1027;
cvt.rn.f16.f32 high, %f1028;
mov.b32 %r7270, {low,high};}


	
	{mul.f16x2 %r7271,%r7268,%r7270;
}

	
	{mul.f16x2 %r7274,%r7242,%r7266;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7242;
mov.b32 %r7277, {high,low};}


	
	{fma.rn.f16x2 %r7279,%r7271,%r7277,%r7274;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7279;
mov.b32 %r7283, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7279;
mov.b32 %r7285, {high,high};}


	
	{mul.f16x2 %r7287,%r6934,%r7285;
}

	
	{xor.b32 %r7290,%r7287,0x80008000;
}

	
	{fma.rn.f16x2 %r7292,%r6931,%r7283,%r7290;
}

	
	{mul.f16x2 %r7296,%r6931,%r7285;
}

	
	{fma.rn.f16x2 %r7299,%r6934,%r7283,%r7296;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7303, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7305, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1027;
cvt.rn.f16.f32 high, %f1028;
mov.b32 %r7307, {low,high};}


	
	{mul.f16x2 %r7308,%r7305,%r7307;
}

	
	{mul.f16x2 %r7311,%r7279,%r7303;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7279;
mov.b32 %r7314, {high,low};}


	
	{fma.rn.f16x2 %r7316,%r7308,%r7314,%r7311;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7316;
mov.b32 %r7320, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7316;
mov.b32 %r7322, {high,high};}


	
	{mul.f16x2 %r7324,%r6946,%r7322;
}

	
	{xor.b32 %r7327,%r7324,0x80008000;
}

	
	{fma.rn.f16x2 %r7329,%r6943,%r7320,%r7327;
}

	
	{mul.f16x2 %r7333,%r6943,%r7322;
}

	
	{fma.rn.f16x2 %r7336,%r6946,%r7320,%r7333;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7340, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7342, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1027;
cvt.rn.f16.f32 high, %f1028;
mov.b32 %r7344, {low,high};}


	
	{mul.f16x2 %r7345,%r7342,%r7344;
}

	
	{mul.f16x2 %r7348,%r7316,%r7340;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7316;
mov.b32 %r7351, {high,low};}


	
	{fma.rn.f16x2 %r7353,%r7345,%r7351,%r7348;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7353;
mov.b32 %r7357, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7353;
mov.b32 %r7359, {high,high};}


	
	{mul.f16x2 %r7361,%r6958,%r7359;
}

	
	{xor.b32 %r7364,%r7361,0x80008000;
}

	
	{fma.rn.f16x2 %r7366,%r6955,%r7357,%r7364;
}

	
	{mul.f16x2 %r7370,%r6955,%r7359;
}

	
	{fma.rn.f16x2 %r7373,%r6958,%r7357,%r7370;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7377, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7379, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1027;
cvt.rn.f16.f32 high, %f1028;
mov.b32 %r7381, {low,high};}


	
	{mul.f16x2 %r7382,%r7379,%r7381;
}

	
	{mul.f16x2 %r7385,%r7353,%r7377;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7353;
mov.b32 %r7388, {high,low};}


	
	{fma.rn.f16x2 %r7390,%r7382,%r7388,%r7385;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7390;
mov.b32 %r7394, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7390;
mov.b32 %r7396, {high,high};}


	
	{mul.f16x2 %r7398,%r6970,%r7396;
}

	
	{xor.b32 %r7401,%r7398,0x80008000;
}

	
	{fma.rn.f16x2 %r7403,%r6967,%r7394,%r7401;
}

	
	{mul.f16x2 %r7407,%r6967,%r7396;
}

	
	{fma.rn.f16x2 %r7410,%r6970,%r7394,%r7407;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7414, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7416, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1027;
cvt.rn.f16.f32 high, %f1028;
mov.b32 %r7418, {low,high};}


	
	{mul.f16x2 %r7419,%r7416,%r7418;
}

	
	{mul.f16x2 %r7422,%r7390,%r7414;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7390;
mov.b32 %r7425, {high,low};}


	
	{fma.rn.f16x2 %r7427,%r7419,%r7425,%r7422;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7427;
mov.b32 %r7431, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7427;
mov.b32 %r7433, {high,high};}


	
	{mul.f16x2 %r7435,%r6982,%r7433;
}

	
	{xor.b32 %r7438,%r7435,0x80008000;
}

	
	{fma.rn.f16x2 %r7440,%r6979,%r7431,%r7438;
}

	
	{mul.f16x2 %r7444,%r6979,%r7433;
}

	
	{fma.rn.f16x2 %r7447,%r6982,%r7431,%r7444;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7451, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7453, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1027;
cvt.rn.f16.f32 high, %f1028;
mov.b32 %r7455, {low,high};}


	
	{mul.f16x2 %r7456,%r7453,%r7455;
}

	
	{mul.f16x2 %r7459,%r7427,%r7451;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7427;
mov.b32 %r7462, {high,low};}


	
	{fma.rn.f16x2 %r7464,%r7456,%r7462,%r7459;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7464;
mov.b32 %r7468, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7464;
mov.b32 %r7470, {high,high};}


	
	{mul.f16x2 %r7472,%r6994,%r7470;
}

	
	{xor.b32 %r7475,%r7472,0x80008000;
}

	
	{fma.rn.f16x2 %r7477,%r6991,%r7468,%r7475;
}

	
	{mul.f16x2 %r7481,%r6991,%r7470;
}

	
	{fma.rn.f16x2 %r7484,%r6994,%r7468,%r7481;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7488, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7490, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1027;
cvt.rn.f16.f32 high, %f1028;
mov.b32 %r7492, {low,high};}


	
	{mul.f16x2 %r7493,%r7490,%r7492;
}

	
	{mul.f16x2 %r7496,%r7464,%r7488;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7464;
mov.b32 %r7499, {high,low};}


	
	{fma.rn.f16x2 %r7501,%r7493,%r7499,%r7496;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7501;
mov.b32 %r7505, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7501;
mov.b32 %r7507, {high,high};}


	
	{mul.f16x2 %r7509,%r7006,%r7507;
}

	
	{xor.b32 %r7512,%r7509,0x80008000;
}

	
	{fma.rn.f16x2 %r7514,%r7003,%r7505,%r7512;
}

	
	{mul.f16x2 %r7518,%r7003,%r7507;
}

	
	{fma.rn.f16x2 %r7521,%r7006,%r7505,%r7518;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7525, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7021;
mov.b32 %r7527, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1027;
cvt.rn.f16.f32 high, %f1028;
mov.b32 %r7529, {low,high};}


	
	{mul.f16x2 %r7530,%r7527,%r7529;
}

	
	{mul.f16x2 %r7533,%r7501,%r7525;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7501;
mov.b32 %r7536, {high,low};}


	
	{fma.rn.f16x2 %r7538,%r7530,%r7536,%r7533;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7538;
mov.b32 %r7542, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r7538;
mov.b32 %r7544, {high,high};}


	
	{mul.f16x2 %r7546,%r7018,%r7544;
}

	
	{xor.b32 %r7549,%r7546,0x80008000;
}

	
	{fma.rn.f16x2 %r7551,%r7015,%r7542,%r7549;
}

	
	{mul.f16x2 %r7555,%r7015,%r7544;
}

	
	{fma.rn.f16x2 %r7558,%r7018,%r7542,%r7555;
}

	barrier.sync 0;
st.shared.u32 [%r397], %r6925;
st.shared.u32 [%r397+64], %r7033;
st.shared.u32 [%r397+128], %r7070;
st.shared.u32 [%r397+192], %r7107;
st.shared.u32 [%r397+256], %r7144;
st.shared.u32 [%r397+320], %r7181;
st.shared.u32 [%r397+384], %r7218;
st.shared.u32 [%r397+448], %r7255;
st.shared.u32 [%r397+512], %r7292;
st.shared.u32 [%r397+576], %r7329;
st.shared.u32 [%r397+640], %r7366;
st.shared.u32 [%r397+704], %r7403;
st.shared.u32 [%r397+768], %r7440;
st.shared.u32 [%r397+832], %r7477;
st.shared.u32 [%r397+896], %r7514;
st.shared.u32 [%r397+960], %r7551;
barrier.sync 0;
ld.shared.u32 %r547, [%r398];
ld.shared.u32 %r548, [%r398+2048];
ld.shared.u32 %r549, [%r398+4096];
ld.shared.u32 %r550, [%r398+6144];
ld.shared.u32 %r551, [%r398+8192];
ld.shared.u32 %r552, [%r398+10240];
ld.shared.u32 %r553, [%r398+12288];
ld.shared.u32 %r554, [%r398+14336];
ld.shared.u32 %r555, [%r398+16384];
ld.shared.u32 %r556, [%r398+18432];
ld.shared.u32 %r557, [%r398+20480];
ld.shared.u32 %r558, [%r398+22528];
ld.shared.u32 %r559, [%r398+24576];
ld.shared.u32 %r560, [%r398+26624];
ld.shared.u32 %r561, [%r398+28672];
ld.shared.u32 %r562, [%r398+30720];
barrier.sync 0;
st.shared.u32 [%r397], %r6928;
st.shared.u32 [%r397+64], %r7040;
st.shared.u32 [%r397+128], %r7077;
st.shared.u32 [%r397+192], %r7114;
st.shared.u32 [%r397+256], %r7151;
st.shared.u32 [%r397+320], %r7188;
st.shared.u32 [%r397+384], %r7225;
st.shared.u32 [%r397+448], %r7262;
st.shared.u32 [%r397+512], %r7299;
st.shared.u32 [%r397+576], %r7336;
st.shared.u32 [%r397+640], %r7373;
st.shared.u32 [%r397+704], %r7410;
st.shared.u32 [%r397+768], %r7447;
st.shared.u32 [%r397+832], %r7484;
st.shared.u32 [%r397+896], %r7521;
st.shared.u32 [%r397+960], %r7558;
barrier.sync 0;
mov.f32 %f1036, 0f3F800000;
mov.f32 %f1035, 0fBF800000;
mov.f32 %f1034, 0fBF6C835E;
mov.f32 %f1033, 0f3EC3EF15;
mov.f32 %f1032, 0fBEC3EF15;
mov.f32 %f1031, 0f3F6C835E;
mov.f32 %f1030, 0fBF3504F3;
mov.f32 %f1029, 0f3F3504F3;
ld.shared.u32 %r7583, [%r398];
ld.shared.u32 %r7779, [%r398+2048];
ld.shared.u32 %r7633, [%r398+4096];
ld.shared.u32 %r7829, [%r398+6144];
ld.shared.u32 %r7595, [%r398+8192];
ld.shared.u32 %r7791, [%r398+10240];
ld.shared.u32 %r7645, [%r398+12288];
ld.shared.u32 %r7841, [%r398+14336];
ld.shared.u32 %r7584, [%r398+16384];
ld.shared.u32 %r7780, [%r398+18432];
ld.shared.u32 %r7634, [%r398+20480];
ld.shared.u32 %r7830, [%r398+22528];
ld.shared.u32 %r7596, [%r398+24576];
ld.shared.u32 %r7792, [%r398+26624];
ld.shared.u32 %r7646, [%r398+28672];
ld.shared.u32 %r7842, [%r398+30720];

	{add.f16x2 %r7579,%r547,%r555;
}

	
	{add.f16x2 %r7582,%r7583,%r7584;
}

	
	{sub.f16x2 %r7585,%r547,%r555;
}

	
	{sub.f16x2 %r7588,%r7583,%r7584;
}

	
	{add.f16x2 %r7591,%r551,%r559;
}

	
	{add.f16x2 %r7594,%r7595,%r7596;
}

	
	{sub.f16x2 %r7597,%r551,%r559;
}

	
	{sub.f16x2 %r7600,%r7595,%r7596;
}

	
	{xor.b32 %r7603,%r7597,0x80008000;
}

	
	{add.f16x2 %r7605,%r7579,%r7591;
}

	
	{add.f16x2 %r7608,%r7582,%r7594;
}

	
	{sub.f16x2 %r7611,%r7579,%r7591;
}

	
	{sub.f16x2 %r7614,%r7582,%r7594;
}

	
	{add.f16x2 %r7617,%r7585,%r7600;
}

	
	{add.f16x2 %r7620,%r7588,%r7603;
}

	
	{sub.f16x2 %r7623,%r7585,%r7600;
}

	
	{sub.f16x2 %r7626,%r7588,%r7603;
}

	
	{add.f16x2 %r7629,%r549,%r557;
}

	
	{add.f16x2 %r7632,%r7633,%r7634;
}

	
	{sub.f16x2 %r7635,%r549,%r557;
}

	
	{sub.f16x2 %r7638,%r7633,%r7634;
}

	
	{add.f16x2 %r7641,%r553,%r561;
}

	
	{add.f16x2 %r7644,%r7645,%r7646;
}

	
	{sub.f16x2 %r7647,%r553,%r561;
}

	
	{sub.f16x2 %r7650,%r7645,%r7646;
}

	
	{xor.b32 %r7653,%r7647,0x80008000;
}

	
	{add.f16x2 %r7655,%r7629,%r7641;
}

	
	{add.f16x2 %r7658,%r7632,%r7644;
}

	
	{sub.f16x2 %r7661,%r7629,%r7641;
}

	
	{sub.f16x2 %r7664,%r7632,%r7644;
}

	
	{add.f16x2 %r7667,%r7635,%r7650;
}

	
	{add.f16x2 %r7670,%r7638,%r7653;
}

	
	{sub.f16x2 %r7673,%r7635,%r7650;
}

	
	{sub.f16x2 %r7676,%r7638,%r7653;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1029;
cvt.rn.f16.f32 high, %f1029;
mov.b32 %r7679, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1030;
cvt.rn.f16.f32 high, %f1030;
mov.b32 %r7680, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1030;
cvt.rn.f16.f32 high, %f1030;
mov.b32 %r7683, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1030;
cvt.rn.f16.f32 high, %f1030;
mov.b32 %r7684, {low,high};}


	
	{mul.f16x2 %r7693,%r7667,%r7679;
}

	
	{mul.f16x2 %r7696,%r7670,%r7680;
}

	
	{sub.f16x2 %r7699,%r7693,%r7696;
}

	
	{mul.f16x2 %r7702,%r7667,%r7680;
}

	
	{fma.rn.f16x2 %r7705,%r7670,%r7679,%r7702;
}

	
	{xor.b32 %r7709,%r7661,0x80008000;
}

	
	{mul.f16x2 %r7711,%r7673,%r7683;
}

	
	{mul.f16x2 %r7714,%r7676,%r7684;
}

	
	{sub.f16x2 %r7717,%r7711,%r7714;
}

	
	{mul.f16x2 %r7720,%r7673,%r7684;
}

	
	{fma.rn.f16x2 %r7723,%r7676,%r7683,%r7720;
}

	
	{add.f16x2 %r7727,%r7605,%r7655;
}

	
	{add.f16x2 %r7730,%r7608,%r7658;
}

	
	{sub.f16x2 %r7733,%r7605,%r7655;
}

	
	{sub.f16x2 %r7736,%r7608,%r7658;
}

	
	{add.f16x2 %r7739,%r7617,%r7699;
}

	
	{add.f16x2 %r7742,%r7620,%r7705;
}

	
	{sub.f16x2 %r7745,%r7617,%r7699;
}

	
	{sub.f16x2 %r7748,%r7620,%r7705;
}

	
	{add.f16x2 %r7751,%r7611,%r7664;
}

	
	{add.f16x2 %r7754,%r7614,%r7709;
}

	
	{sub.f16x2 %r7757,%r7611,%r7664;
}

	
	{sub.f16x2 %r7760,%r7614,%r7709;
}

	
	{add.f16x2 %r7763,%r7623,%r7717;
}

	
	{add.f16x2 %r7766,%r7626,%r7723;
}

	
	{sub.f16x2 %r7769,%r7623,%r7717;
}

	
	{sub.f16x2 %r7772,%r7626,%r7723;
}

	
	{add.f16x2 %r7775,%r548,%r556;
}

	
	{add.f16x2 %r7778,%r7779,%r7780;
}

	
	{sub.f16x2 %r7781,%r548,%r556;
}

	
	{sub.f16x2 %r7784,%r7779,%r7780;
}

	
	{add.f16x2 %r7787,%r552,%r560;
}

	
	{add.f16x2 %r7790,%r7791,%r7792;
}

	
	{sub.f16x2 %r7793,%r552,%r560;
}

	
	{sub.f16x2 %r7796,%r7791,%r7792;
}

	
	{xor.b32 %r7799,%r7793,0x80008000;
}

	
	{add.f16x2 %r7801,%r7775,%r7787;
}

	
	{add.f16x2 %r7804,%r7778,%r7790;
}

	
	{sub.f16x2 %r7807,%r7775,%r7787;
}

	
	{sub.f16x2 %r7810,%r7778,%r7790;
}

	
	{add.f16x2 %r7813,%r7781,%r7796;
}

	
	{add.f16x2 %r7816,%r7784,%r7799;
}

	
	{sub.f16x2 %r7819,%r7781,%r7796;
}

	
	{sub.f16x2 %r7822,%r7784,%r7799;
}

	
	{add.f16x2 %r7825,%r550,%r558;
}

	
	{add.f16x2 %r7828,%r7829,%r7830;
}

	
	{sub.f16x2 %r7831,%r550,%r558;
}

	
	{sub.f16x2 %r7834,%r7829,%r7830;
}

	
	{add.f16x2 %r7837,%r554,%r562;
}

	
	{add.f16x2 %r7840,%r7841,%r7842;
}

	
	{sub.f16x2 %r7843,%r554,%r562;
}

	
	{sub.f16x2 %r7846,%r7841,%r7842;
}

	
	{xor.b32 %r7849,%r7843,0x80008000;
}

	
	{add.f16x2 %r7851,%r7825,%r7837;
}

	
	{add.f16x2 %r7854,%r7828,%r7840;
}

	
	{sub.f16x2 %r7857,%r7825,%r7837;
}

	
	{sub.f16x2 %r7860,%r7828,%r7840;
}

	
	{add.f16x2 %r7863,%r7831,%r7846;
}

	
	{add.f16x2 %r7866,%r7834,%r7849;
}

	
	{sub.f16x2 %r7869,%r7831,%r7846;
}

	
	{sub.f16x2 %r7872,%r7834,%r7849;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1029;
cvt.rn.f16.f32 high, %f1029;
mov.b32 %r7875, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1030;
cvt.rn.f16.f32 high, %f1030;
mov.b32 %r7876, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1030;
cvt.rn.f16.f32 high, %f1030;
mov.b32 %r7879, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1030;
cvt.rn.f16.f32 high, %f1030;
mov.b32 %r7880, {low,high};}


	
	{mul.f16x2 %r7889,%r7863,%r7875;
}

	
	{mul.f16x2 %r7892,%r7866,%r7876;
}

	
	{sub.f16x2 %r7895,%r7889,%r7892;
}

	
	{mul.f16x2 %r7898,%r7863,%r7876;
}

	
	{fma.rn.f16x2 %r7901,%r7866,%r7875,%r7898;
}

	
	{xor.b32 %r7905,%r7857,0x80008000;
}

	
	{mul.f16x2 %r7907,%r7869,%r7879;
}

	
	{mul.f16x2 %r7910,%r7872,%r7880;
}

	
	{sub.f16x2 %r7913,%r7907,%r7910;
}

	
	{mul.f16x2 %r7916,%r7869,%r7880;
}

	
	{fma.rn.f16x2 %r7919,%r7872,%r7879,%r7916;
}

	
	{add.f16x2 %r7923,%r7801,%r7851;
}

	
	{add.f16x2 %r7926,%r7804,%r7854;
}

	
	{sub.f16x2 %r7929,%r7801,%r7851;
}

	
	{sub.f16x2 %r7932,%r7804,%r7854;
}

	
	{add.f16x2 %r7935,%r7813,%r7895;
}

	
	{add.f16x2 %r7938,%r7816,%r7901;
}

	
	{sub.f16x2 %r7941,%r7813,%r7895;
}

	
	{sub.f16x2 %r7944,%r7816,%r7901;
}

	
	{add.f16x2 %r7947,%r7807,%r7860;
}

	
	{add.f16x2 %r7950,%r7810,%r7905;
}

	
	{sub.f16x2 %r7953,%r7807,%r7860;
}

	
	{sub.f16x2 %r7956,%r7810,%r7905;
}

	
	{add.f16x2 %r7959,%r7819,%r7913;
}

	
	{add.f16x2 %r7962,%r7822,%r7919;
}

	
	{sub.f16x2 %r7965,%r7819,%r7913;
}

	
	{sub.f16x2 %r7968,%r7822,%r7919;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1031;
cvt.rn.f16.f32 high, %f1031;
mov.b32 %r7971, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1032;
cvt.rn.f16.f32 high, %f1032;
mov.b32 %r7972, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1029;
cvt.rn.f16.f32 high, %f1029;
mov.b32 %r7973, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1030;
cvt.rn.f16.f32 high, %f1030;
mov.b32 %r7974, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1033;
cvt.rn.f16.f32 high, %f1033;
mov.b32 %r7975, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1034;
cvt.rn.f16.f32 high, %f1034;
mov.b32 %r7976, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1032;
cvt.rn.f16.f32 high, %f1032;
mov.b32 %r7979, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1034;
cvt.rn.f16.f32 high, %f1034;
mov.b32 %r7980, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1030;
cvt.rn.f16.f32 high, %f1030;
mov.b32 %r7981, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1030;
cvt.rn.f16.f32 high, %f1030;
mov.b32 %r7982, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1034;
cvt.rn.f16.f32 high, %f1034;
mov.b32 %r7983, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1032;
cvt.rn.f16.f32 high, %f1032;
mov.b32 %r7984, {low,high};}


	
	{mul.f16x2 %r8001,%r7935,%r7971;
}

	
	{mul.f16x2 %r8004,%r7938,%r7972;
}

	
	{sub.f16x2 %r8007,%r8001,%r8004;
}

	
	{mul.f16x2 %r8010,%r7935,%r7972;
}

	
	{fma.rn.f16x2 %r8013,%r7938,%r7971,%r8010;
}

	
	{mul.f16x2 %r8017,%r7947,%r7973;
}

	
	{mul.f16x2 %r8020,%r7950,%r7974;
}

	
	{sub.f16x2 %r8023,%r8017,%r8020;
}

	
	{mul.f16x2 %r8026,%r7947,%r7974;
}

	
	{fma.rn.f16x2 %r8029,%r7950,%r7973,%r8026;
}

	
	{mul.f16x2 %r8033,%r7959,%r7975;
}

	
	{mul.f16x2 %r8036,%r7962,%r7976;
}

	
	{sub.f16x2 %r8039,%r8033,%r8036;
}

	
	{mul.f16x2 %r8042,%r7959,%r7976;
}

	
	{fma.rn.f16x2 %r8045,%r7962,%r7975,%r8042;
}

	
	{xor.b32 %r8049,%r7929,0x80008000;
}

	
	{mul.f16x2 %r8051,%r7941,%r7979;
}

	
	{mul.f16x2 %r8054,%r7944,%r7980;
}

	
	{sub.f16x2 %r8057,%r8051,%r8054;
}

	
	{mul.f16x2 %r8060,%r7941,%r7980;
}

	
	{fma.rn.f16x2 %r8063,%r7944,%r7979,%r8060;
}

	
	{mul.f16x2 %r8067,%r7953,%r7981;
}

	
	{mul.f16x2 %r8070,%r7956,%r7982;
}

	
	{sub.f16x2 %r8073,%r8067,%r8070;
}

	
	{mul.f16x2 %r8076,%r7953,%r7982;
}

	
	{fma.rn.f16x2 %r8079,%r7956,%r7981,%r8076;
}

	
	{mul.f16x2 %r8083,%r7965,%r7983;
}

	
	{mul.f16x2 %r8086,%r7968,%r7984;
}

	
	{sub.f16x2 %r8089,%r8083,%r8086;
}

	
	{mul.f16x2 %r8092,%r7965,%r7984;
}

	
	{fma.rn.f16x2 %r8095,%r7968,%r7983,%r8092;
}

	
	{add.f16x2 %r8099,%r7727,%r7923;
}

	
	{add.f16x2 %r8102,%r7730,%r7926;
}

	
	{sub.f16x2 %r8105,%r7727,%r7923;
}

	
	{sub.f16x2 %r8108,%r7730,%r7926;
}

	
	{add.f16x2 %r8111,%r7739,%r8007;
}

	
	{add.f16x2 %r8114,%r7742,%r8013;
}

	
	{sub.f16x2 %r8117,%r7739,%r8007;
}

	
	{sub.f16x2 %r8120,%r7742,%r8013;
}

	
	{add.f16x2 %r8123,%r7751,%r8023;
}

	
	{add.f16x2 %r8126,%r7754,%r8029;
}

	
	{sub.f16x2 %r8129,%r7751,%r8023;
}

	
	{sub.f16x2 %r8132,%r7754,%r8029;
}

	
	{add.f16x2 %r8135,%r7763,%r8039;
}

	
	{add.f16x2 %r8138,%r7766,%r8045;
}

	
	{sub.f16x2 %r8141,%r7763,%r8039;
}

	
	{sub.f16x2 %r8144,%r7766,%r8045;
}

	
	{add.f16x2 %r8147,%r7733,%r7932;
}

	
	{add.f16x2 %r8150,%r7736,%r8049;
}

	
	{sub.f16x2 %r8153,%r7733,%r7932;
}

	
	{sub.f16x2 %r8156,%r7736,%r8049;
}

	
	{add.f16x2 %r8159,%r7745,%r8057;
}

	
	{add.f16x2 %r8162,%r7748,%r8063;
}

	
	{sub.f16x2 %r8165,%r7745,%r8057;
}

	
	{sub.f16x2 %r8168,%r7748,%r8063;
}

	
	{add.f16x2 %r8171,%r7757,%r8073;
}

	
	{add.f16x2 %r8174,%r7760,%r8079;
}

	
	{sub.f16x2 %r8177,%r7757,%r8073;
}

	
	{sub.f16x2 %r8180,%r7760,%r8079;
}

	
	{add.f16x2 %r8183,%r7769,%r8089;
}

	
	{add.f16x2 %r8186,%r7772,%r8095;
}

	
	{sub.f16x2 %r8189,%r7769,%r8089;
}

	
	{sub.f16x2 %r8192,%r7772,%r8095;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f493;
cvt.rn.f16.f32 high, %f494;
mov.b32 %r8195, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8198, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8200, {high,high};}


	
	{mul.f16x2 %r8202,%r8114,%r8200;
}

	
	{xor.b32 %r8205,%r8202,0x80008000;
}

	
	{fma.rn.f16x2 %r8207,%r8111,%r8198,%r8205;
}

	
	{mul.f16x2 %r8211,%r8111,%r8200;
}

	
	{fma.rn.f16x2 %r8214,%r8114,%r8198,%r8211;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8218, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8220, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1035;
cvt.rn.f16.f32 high, %f1036;
mov.b32 %r8222, {low,high};}


	
	{mul.f16x2 %r8223,%r8220,%r8222;
}

	
	{mul.f16x2 %r8226,%r8195,%r8218;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8229, {high,low};}


	
	{fma.rn.f16x2 %r8231,%r8223,%r8229,%r8226;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8231;
mov.b32 %r8235, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8231;
mov.b32 %r8237, {high,high};}


	
	{mul.f16x2 %r8239,%r8126,%r8237;
}

	
	{xor.b32 %r8242,%r8239,0x80008000;
}

	
	{fma.rn.f16x2 %r8244,%r8123,%r8235,%r8242;
}

	
	{mul.f16x2 %r8248,%r8123,%r8237;
}

	
	{fma.rn.f16x2 %r8251,%r8126,%r8235,%r8248;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8255, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8257, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1035;
cvt.rn.f16.f32 high, %f1036;
mov.b32 %r8259, {low,high};}


	
	{mul.f16x2 %r8260,%r8257,%r8259;
}

	
	{mul.f16x2 %r8263,%r8231,%r8255;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8231;
mov.b32 %r8266, {high,low};}


	
	{fma.rn.f16x2 %r8268,%r8260,%r8266,%r8263;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8268;
mov.b32 %r8272, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8268;
mov.b32 %r8274, {high,high};}


	
	{mul.f16x2 %r8276,%r8138,%r8274;
}

	
	{xor.b32 %r8279,%r8276,0x80008000;
}

	
	{fma.rn.f16x2 %r8281,%r8135,%r8272,%r8279;
}

	
	{mul.f16x2 %r8285,%r8135,%r8274;
}

	
	{fma.rn.f16x2 %r8288,%r8138,%r8272,%r8285;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8292, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8294, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1035;
cvt.rn.f16.f32 high, %f1036;
mov.b32 %r8296, {low,high};}


	
	{mul.f16x2 %r8297,%r8294,%r8296;
}

	
	{mul.f16x2 %r8300,%r8268,%r8292;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8268;
mov.b32 %r8303, {high,low};}


	
	{fma.rn.f16x2 %r8305,%r8297,%r8303,%r8300;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8305;
mov.b32 %r8309, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8305;
mov.b32 %r8311, {high,high};}


	
	{mul.f16x2 %r8313,%r8150,%r8311;
}

	
	{xor.b32 %r8316,%r8313,0x80008000;
}

	
	{fma.rn.f16x2 %r8318,%r8147,%r8309,%r8316;
}

	
	{mul.f16x2 %r8322,%r8147,%r8311;
}

	
	{fma.rn.f16x2 %r8325,%r8150,%r8309,%r8322;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8329, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8331, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1035;
cvt.rn.f16.f32 high, %f1036;
mov.b32 %r8333, {low,high};}


	
	{mul.f16x2 %r8334,%r8331,%r8333;
}

	
	{mul.f16x2 %r8337,%r8305,%r8329;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8305;
mov.b32 %r8340, {high,low};}


	
	{fma.rn.f16x2 %r8342,%r8334,%r8340,%r8337;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8342;
mov.b32 %r8346, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8342;
mov.b32 %r8348, {high,high};}


	
	{mul.f16x2 %r8350,%r8162,%r8348;
}

	
	{xor.b32 %r8353,%r8350,0x80008000;
}

	
	{fma.rn.f16x2 %r8355,%r8159,%r8346,%r8353;
}

	
	{mul.f16x2 %r8359,%r8159,%r8348;
}

	
	{fma.rn.f16x2 %r8362,%r8162,%r8346,%r8359;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8366, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8368, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1035;
cvt.rn.f16.f32 high, %f1036;
mov.b32 %r8370, {low,high};}


	
	{mul.f16x2 %r8371,%r8368,%r8370;
}

	
	{mul.f16x2 %r8374,%r8342,%r8366;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8342;
mov.b32 %r8377, {high,low};}


	
	{fma.rn.f16x2 %r8379,%r8371,%r8377,%r8374;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8379;
mov.b32 %r8383, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8379;
mov.b32 %r8385, {high,high};}


	
	{mul.f16x2 %r8387,%r8174,%r8385;
}

	
	{xor.b32 %r8390,%r8387,0x80008000;
}

	
	{fma.rn.f16x2 %r8392,%r8171,%r8383,%r8390;
}

	
	{mul.f16x2 %r8396,%r8171,%r8385;
}

	
	{fma.rn.f16x2 %r8399,%r8174,%r8383,%r8396;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8403, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8405, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1035;
cvt.rn.f16.f32 high, %f1036;
mov.b32 %r8407, {low,high};}


	
	{mul.f16x2 %r8408,%r8405,%r8407;
}

	
	{mul.f16x2 %r8411,%r8379,%r8403;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8379;
mov.b32 %r8414, {high,low};}


	
	{fma.rn.f16x2 %r8416,%r8408,%r8414,%r8411;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8416;
mov.b32 %r8420, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8416;
mov.b32 %r8422, {high,high};}


	
	{mul.f16x2 %r8424,%r8186,%r8422;
}

	
	{xor.b32 %r8427,%r8424,0x80008000;
}

	
	{fma.rn.f16x2 %r8429,%r8183,%r8420,%r8427;
}

	
	{mul.f16x2 %r8433,%r8183,%r8422;
}

	
	{fma.rn.f16x2 %r8436,%r8186,%r8420,%r8433;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8440, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8442, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1035;
cvt.rn.f16.f32 high, %f1036;
mov.b32 %r8444, {low,high};}


	
	{mul.f16x2 %r8445,%r8442,%r8444;
}

	
	{mul.f16x2 %r8448,%r8416,%r8440;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8416;
mov.b32 %r8451, {high,low};}


	
	{fma.rn.f16x2 %r8453,%r8445,%r8451,%r8448;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8453;
mov.b32 %r8457, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8453;
mov.b32 %r8459, {high,high};}


	
	{mul.f16x2 %r8461,%r8108,%r8459;
}

	
	{xor.b32 %r8464,%r8461,0x80008000;
}

	
	{fma.rn.f16x2 %r8466,%r8105,%r8457,%r8464;
}

	
	{mul.f16x2 %r8470,%r8105,%r8459;
}

	
	{fma.rn.f16x2 %r8473,%r8108,%r8457,%r8470;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8477, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8479, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1035;
cvt.rn.f16.f32 high, %f1036;
mov.b32 %r8481, {low,high};}


	
	{mul.f16x2 %r8482,%r8479,%r8481;
}

	
	{mul.f16x2 %r8485,%r8453,%r8477;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8453;
mov.b32 %r8488, {high,low};}


	
	{fma.rn.f16x2 %r8490,%r8482,%r8488,%r8485;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8490;
mov.b32 %r8494, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8490;
mov.b32 %r8496, {high,high};}


	
	{mul.f16x2 %r8498,%r8120,%r8496;
}

	
	{xor.b32 %r8501,%r8498,0x80008000;
}

	
	{fma.rn.f16x2 %r8503,%r8117,%r8494,%r8501;
}

	
	{mul.f16x2 %r8507,%r8117,%r8496;
}

	
	{fma.rn.f16x2 %r8510,%r8120,%r8494,%r8507;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8514, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8516, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1035;
cvt.rn.f16.f32 high, %f1036;
mov.b32 %r8518, {low,high};}


	
	{mul.f16x2 %r8519,%r8516,%r8518;
}

	
	{mul.f16x2 %r8522,%r8490,%r8514;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8490;
mov.b32 %r8525, {high,low};}


	
	{fma.rn.f16x2 %r8527,%r8519,%r8525,%r8522;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8527;
mov.b32 %r8531, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8527;
mov.b32 %r8533, {high,high};}


	
	{mul.f16x2 %r8535,%r8132,%r8533;
}

	
	{xor.b32 %r8538,%r8535,0x80008000;
}

	
	{fma.rn.f16x2 %r8540,%r8129,%r8531,%r8538;
}

	
	{mul.f16x2 %r8544,%r8129,%r8533;
}

	
	{fma.rn.f16x2 %r8547,%r8132,%r8531,%r8544;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8551, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8553, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1035;
cvt.rn.f16.f32 high, %f1036;
mov.b32 %r8555, {low,high};}


	
	{mul.f16x2 %r8556,%r8553,%r8555;
}

	
	{mul.f16x2 %r8559,%r8527,%r8551;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8527;
mov.b32 %r8562, {high,low};}


	
	{fma.rn.f16x2 %r8564,%r8556,%r8562,%r8559;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8564;
mov.b32 %r8568, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8564;
mov.b32 %r8570, {high,high};}


	
	{mul.f16x2 %r8572,%r8144,%r8570;
}

	
	{xor.b32 %r8575,%r8572,0x80008000;
}

	
	{fma.rn.f16x2 %r8577,%r8141,%r8568,%r8575;
}

	
	{mul.f16x2 %r8581,%r8141,%r8570;
}

	
	{fma.rn.f16x2 %r8584,%r8144,%r8568,%r8581;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8588, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8590, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1035;
cvt.rn.f16.f32 high, %f1036;
mov.b32 %r8592, {low,high};}


	
	{mul.f16x2 %r8593,%r8590,%r8592;
}

	
	{mul.f16x2 %r8596,%r8564,%r8588;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8564;
mov.b32 %r8599, {high,low};}


	
	{fma.rn.f16x2 %r8601,%r8593,%r8599,%r8596;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8601;
mov.b32 %r8605, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8601;
mov.b32 %r8607, {high,high};}


	
	{mul.f16x2 %r8609,%r8156,%r8607;
}

	
	{xor.b32 %r8612,%r8609,0x80008000;
}

	
	{fma.rn.f16x2 %r8614,%r8153,%r8605,%r8612;
}

	
	{mul.f16x2 %r8618,%r8153,%r8607;
}

	
	{fma.rn.f16x2 %r8621,%r8156,%r8605,%r8618;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8625, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8627, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1035;
cvt.rn.f16.f32 high, %f1036;
mov.b32 %r8629, {low,high};}


	
	{mul.f16x2 %r8630,%r8627,%r8629;
}

	
	{mul.f16x2 %r8633,%r8601,%r8625;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8601;
mov.b32 %r8636, {high,low};}


	
	{fma.rn.f16x2 %r8638,%r8630,%r8636,%r8633;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8638;
mov.b32 %r8642, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8638;
mov.b32 %r8644, {high,high};}


	
	{mul.f16x2 %r8646,%r8168,%r8644;
}

	
	{xor.b32 %r8649,%r8646,0x80008000;
}

	
	{fma.rn.f16x2 %r8651,%r8165,%r8642,%r8649;
}

	
	{mul.f16x2 %r8655,%r8165,%r8644;
}

	
	{fma.rn.f16x2 %r8658,%r8168,%r8642,%r8655;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8662, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8664, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1035;
cvt.rn.f16.f32 high, %f1036;
mov.b32 %r8666, {low,high};}


	
	{mul.f16x2 %r8667,%r8664,%r8666;
}

	
	{mul.f16x2 %r8670,%r8638,%r8662;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8638;
mov.b32 %r8673, {high,low};}


	
	{fma.rn.f16x2 %r8675,%r8667,%r8673,%r8670;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8675;
mov.b32 %r8679, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8675;
mov.b32 %r8681, {high,high};}


	
	{mul.f16x2 %r8683,%r8180,%r8681;
}

	
	{xor.b32 %r8686,%r8683,0x80008000;
}

	
	{fma.rn.f16x2 %r8688,%r8177,%r8679,%r8686;
}

	
	{mul.f16x2 %r8692,%r8177,%r8681;
}

	
	{fma.rn.f16x2 %r8695,%r8180,%r8679,%r8692;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8699, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8195;
mov.b32 %r8701, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1035;
cvt.rn.f16.f32 high, %f1036;
mov.b32 %r8703, {low,high};}


	
	{mul.f16x2 %r8704,%r8701,%r8703;
}

	
	{mul.f16x2 %r8707,%r8675,%r8699;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8675;
mov.b32 %r8710, {high,low};}


	
	{fma.rn.f16x2 %r8712,%r8704,%r8710,%r8707;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8712;
mov.b32 %r8716, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8712;
mov.b32 %r8718, {high,high};}


	
	{mul.f16x2 %r8720,%r8192,%r8718;
}

	
	{xor.b32 %r8723,%r8720,0x80008000;
}

	
	{fma.rn.f16x2 %r8725,%r8189,%r8716,%r8723;
}

	
	{mul.f16x2 %r8729,%r8189,%r8718;
}

	
	{fma.rn.f16x2 %r8732,%r8192,%r8716,%r8729;
}

	barrier.sync 0;
st.shared.u32 [%r449], %r8099;
st.shared.u32 [%r449+1024], %r8207;
st.shared.u32 [%r449+2048], %r8244;
st.shared.u32 [%r449+3072], %r8281;
st.shared.u32 [%r449+4096], %r8318;
st.shared.u32 [%r449+5120], %r8355;
st.shared.u32 [%r449+6144], %r8392;
st.shared.u32 [%r449+7168], %r8429;
st.shared.u32 [%r449+8192], %r8466;
st.shared.u32 [%r449+9216], %r8503;
st.shared.u32 [%r449+10240], %r8540;
st.shared.u32 [%r449+11264], %r8577;
st.shared.u32 [%r449+12288], %r8614;
st.shared.u32 [%r449+13312], %r8651;
st.shared.u32 [%r449+14336], %r8688;
st.shared.u32 [%r449+15360], %r8725;
barrier.sync 0;
ld.shared.u32 %r595, [%r450];
ld.shared.u32 %r596, [%r450+2048];
ld.shared.u32 %r597, [%r450+4096];
ld.shared.u32 %r598, [%r450+6144];
ld.shared.u32 %r599, [%r450+8192];
ld.shared.u32 %r600, [%r450+10240];
ld.shared.u32 %r601, [%r450+12288];
ld.shared.u32 %r602, [%r450+14336];
ld.shared.u32 %r603, [%r450+16384];
ld.shared.u32 %r604, [%r450+18432];
ld.shared.u32 %r605, [%r450+20480];
ld.shared.u32 %r606, [%r450+22528];
ld.shared.u32 %r607, [%r450+24576];
ld.shared.u32 %r608, [%r450+26624];
ld.shared.u32 %r609, [%r450+28672];
ld.shared.u32 %r610, [%r450+30720];
barrier.sync 0;
st.shared.u32 [%r449], %r8102;
st.shared.u32 [%r449+1024], %r8214;
st.shared.u32 [%r449+2048], %r8251;
st.shared.u32 [%r449+3072], %r8288;
st.shared.u32 [%r449+4096], %r8325;
st.shared.u32 [%r449+5120], %r8362;
st.shared.u32 [%r449+6144], %r8399;
st.shared.u32 [%r449+7168], %r8436;
st.shared.u32 [%r449+8192], %r8473;
st.shared.u32 [%r449+9216], %r8510;
st.shared.u32 [%r449+10240], %r8547;
st.shared.u32 [%r449+11264], %r8584;
st.shared.u32 [%r449+12288], %r8621;
st.shared.u32 [%r449+13312], %r8658;
st.shared.u32 [%r449+14336], %r8695;
st.shared.u32 [%r449+15360], %r8732;
barrier.sync 0;
ld.shared.u32 %r8757, [%r450];
ld.shared.u32 %r8769, [%r450+2048];
ld.shared.u32 %r8781, [%r450+4096];
ld.shared.u32 %r8793, [%r450+6144];
ld.shared.u32 %r8805, [%r450+8192];
ld.shared.u32 %r8817, [%r450+10240];
ld.shared.u32 %r8829, [%r450+12288];
ld.shared.u32 %r8841, [%r450+14336];
ld.shared.u32 %r8758, [%r450+16384];
ld.shared.u32 %r8770, [%r450+18432];
ld.shared.u32 %r8782, [%r450+20480];
ld.shared.u32 %r8794, [%r450+22528];
ld.shared.u32 %r8806, [%r450+24576];
ld.shared.u32 %r8818, [%r450+26624];
ld.shared.u32 %r8830, [%r450+28672];
ld.shared.u32 %r8842, [%r450+30720];

	{add.f16x2 %r8753,%r595,%r603;
}

	
	{add.f16x2 %r9460,%r8757,%r8758;
}

	st.local.u32 [%rd3], %r8753;
st.local.u32 [%rd24], %r9460;

	{sub.f16x2 %r8762,%r8757,%r8758;
}

	
	{sub.f16x2 %r8759,%r595,%r603;
}

	st.local.v2.u32 [%rd24+60], {%r8759, %r8762};

	{add.f16x2 %r8768,%r8769,%r8770;
}

	
	{add.f16x2 %r8765,%r596,%r604;
}

	st.local.v2.u32 [%rd24+4], {%r8765, %r8768};

	{sub.f16x2 %r8774,%r8769,%r8770;
}

	
	{sub.f16x2 %r8771,%r596,%r604;
}

	st.local.v2.u32 [%rd24+68], {%r8771, %r8774};

	{add.f16x2 %r8780,%r8781,%r8782;
}

	
	{add.f16x2 %r8777,%r597,%r605;
}

	st.local.v2.u32 [%rd24+12], {%r8777, %r8780};

	{sub.f16x2 %r8786,%r8781,%r8782;
}

	
	{sub.f16x2 %r8783,%r597,%r605;
}

	st.local.v2.u32 [%rd24+76], {%r8783, %r8786};

	{add.f16x2 %r8792,%r8793,%r8794;
}

	
	{add.f16x2 %r8789,%r598,%r606;
}

	st.local.v2.u32 [%rd24+20], {%r8789, %r8792};

	{sub.f16x2 %r8798,%r8793,%r8794;
}

	
	{sub.f16x2 %r8795,%r598,%r606;
}

	st.local.v2.u32 [%rd24+84], {%r8795, %r8798};

	{add.f16x2 %r8804,%r8805,%r8806;
}

	
	{add.f16x2 %r8801,%r599,%r607;
}

	st.local.v2.u32 [%rd24+28], {%r8801, %r8804};

	{sub.f16x2 %r8810,%r8805,%r8806;
}

	
	{sub.f16x2 %r8807,%r599,%r607;
}

	st.local.v2.u32 [%rd24+92], {%r8807, %r8810};

	{add.f16x2 %r8816,%r8817,%r8818;
}

	
	{add.f16x2 %r8813,%r600,%r608;
}

	st.local.v2.u32 [%rd24+36], {%r8813, %r8816};

	{sub.f16x2 %r8822,%r8817,%r8818;
}

	
	{sub.f16x2 %r8819,%r600,%r608;
}

	st.local.v2.u32 [%rd24+100], {%r8819, %r8822};

	{add.f16x2 %r8828,%r8829,%r8830;
}

	
	{add.f16x2 %r8825,%r601,%r609;
}

	st.local.v2.u32 [%rd24+44], {%r8825, %r8828};

	{sub.f16x2 %r8834,%r8829,%r8830;
}

	
	{sub.f16x2 %r8831,%r601,%r609;
}

	st.local.v2.u32 [%rd24+108], {%r8831, %r8834};

	{add.f16x2 %r8840,%r8841,%r8842;
}

	
	{add.f16x2 %r8837,%r602,%r610;
}

	st.local.v2.u32 [%rd24+52], {%r8837, %r8840};

	{sub.f16x2 %r8846,%r8841,%r8842;
}

	
	{sub.f16x2 %r8843,%r602,%r610;
}

	st.local.v2.u32 [%rd24+116], {%r8843, %r8846};
mov.u32 %r9461, 0;
bra.uni BB8_109;

BB8_118:
ld.local.u32 %r9460, [%rd42+8];

BB8_109:
mul.wide.s32 %rd211, %r9461, 8;
add.s64 %rd212, %rd3, %rd211;
add.s64 %rd42, %rd212, 4;

	{xor.b32 %r8850,%r9460,0x80008000;
}

	st.local.u32 [%rd212+4], %r8850;
mov.f32 %f980, 0f46000000;

	{.reg .f16 low;
cvt.rn.f16.f32 low, %f980;
mov.b32 %r8852, {low,low};}


	ld.local.u32 %r616, [%rd212];

	{.reg .f16 low,high;
mov.b32 {low,high}, %r616;
mov.b16 %rs13, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8852;
mov.b16 %rs14, low;}

	
	{ cvt.f32.f16 %f981, %rs13;}


	
	{ cvt.f32.f16 %f982, %rs14;}


	
	{rcp.approx.ftz.f32 %f983, %f982;
}

	mul.f32 %f985, %f981, %f983;

	{ cvt.rn.f16.f32 %rs53, %f985;}


	and.b16 %rs19, %rs53, 32767;
mov.u16 %rs20, 143;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs19, %rs20;
selp.u16 %rs18, 1, 0, __$temp3;}

	setp.ne.s16	%p40, %rs18, 0;
setp.ne.s16	%p41, %rs19, 0;
and.pred %p42, %p41, %p40;
@!%p42 bra BB8_111;
bra.uni BB8_110;

BB8_110:
neg.f32 %f987, %f982;
fma.rn.f32 %f988, %f987, %f985, %f981;
fma.rn.f32 %f986, %f983, %f988, %f985;

	{ cvt.rn.f16.f32 %rs53, %f986;}



BB8_111:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r616;
mov.b16 %rs22, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8852;
mov.b16 %rs23, high;}

	
	{ cvt.f32.f16 %f989, %rs22;}


	
	{ cvt.f32.f16 %f990, %rs23;}


	
	{rcp.approx.ftz.f32 %f991, %f990;
}

	mul.f32 %f993, %f989, %f991;

	{ cvt.rn.f16.f32 %rs54, %f993;}


	and.b16 %rs28, %rs54, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs28, %rs20;
selp.u16 %rs27, 1, 0, __$temp3;}

	setp.ne.s16	%p43, %rs27, 0;
setp.ne.s16	%p44, %rs28, 0;
and.pred %p45, %p44, %p43;
@!%p45 bra BB8_113;
bra.uni BB8_112;

BB8_112:
neg.f32 %f995, %f990;
fma.rn.f32 %f996, %f995, %f993, %f989;
fma.rn.f32 %f994, %f991, %f996, %f993;

	{ cvt.rn.f16.f32 %rs54, %f994;}



BB8_113:

	{ mov.b32 %r8857, {%rs53,%rs54};}


	st.local.u32 [%rd42+-4], %r8857;

	{.reg .f16 low,high;
mov.b32 {low,high}, %r8850;
mov.b16 %rs33, low;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8852;
mov.b16 %rs34, low;}

	
	{ cvt.f32.f16 %f997, %rs33;}


	
	{ cvt.f32.f16 %f998, %rs34;}


	
	{rcp.approx.ftz.f32 %f999, %f998;
}

	mul.f32 %f1001, %f997, %f999;

	{ cvt.rn.f16.f32 %rs55, %f1001;}


	and.b16 %rs39, %rs55, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs39, %rs20;
selp.u16 %rs38, 1, 0, __$temp3;}

	setp.ne.s16	%p46, %rs38, 0;
setp.ne.s16	%p47, %rs39, 0;
and.pred %p48, %p47, %p46;
@!%p48 bra BB8_115;
bra.uni BB8_114;

BB8_114:
neg.f32 %f1003, %f998;
fma.rn.f32 %f1004, %f1003, %f1001, %f997;
fma.rn.f32 %f1002, %f999, %f1004, %f1001;

	{ cvt.rn.f16.f32 %rs55, %f1002;}



BB8_115:

	{.reg .f16 low,high;
mov.b32 {low,high}, %r8850;
mov.b16 %rs42, high;}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8852;
mov.b16 %rs43, high;}

	
	{ cvt.f32.f16 %f1005, %rs42;}


	
	{ cvt.f32.f16 %f1006, %rs43;}


	
	{rcp.approx.ftz.f32 %f1007, %f1006;
}

	mul.f32 %f1009, %f1005, %f1007;

	{ cvt.rn.f16.f32 %rs56, %f1009;}


	and.b16 %rs48, %rs56, 32767;

	{ .reg .pred __$temp3;
setp.lt.f16 __$temp3, %rs48, %rs20;
selp.u16 %rs47, 1, 0, __$temp3;}

	setp.ne.s16	%p49, %rs47, 0;
setp.ne.s16	%p50, %rs48, 0;
and.pred %p51, %p50, %p49;
@!%p51 bra BB8_117;
bra.uni BB8_116;

BB8_116:
neg.f32 %f1011, %f1006;
fma.rn.f32 %f1012, %f1011, %f1009, %f1005;
fma.rn.f32 %f1010, %f1007, %f1012, %f1009;

	{ cvt.rn.f16.f32 %rs56, %f1010;}



BB8_117:

	{ mov.b32 %r8862, {%rs55,%rs56};}


	shl.b32 %r8884, %r9461, 9;
and.b32 %r8885, %r8884, 268434944;
add.s32 %r8886, %r8885, %r22;
mul.wide.u32 %rd214, %r8886, 4;
add.s64 %rd213, %rd2, %rd214;

	ld.global.nc.b32 %r8863, [%rd213];

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8863;
mov.b32 %r8864, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8863;
mov.b32 %r8866, {high,high};}


	
	{mul.f16x2 %r8868,%r8857,%r8864;
}

	
	{mul.f16x2 %r8871,%r8862,%r8866;
}

	
	{sub.f16x2 %r8874,%r8868,%r8871;
}

	st.local.u32 [%rd42+-4], %r8874;

	{mul.f16x2 %r8877,%r8857,%r8866;
}

	
	{fma.rn.f16x2 %r8880,%r8862,%r8864,%r8877;
}

	st.local.u32 [%rd42], %r8880;
add.s32 %r9461, %r9461, 1;
setp.eq.s32	%p52, %r9461, 16;
@%p52 bra BB8_119;
bra.uni BB8_118;

BB8_119:
@%p39 bra BB8_121;

ld.local.u32 %r8887, [%rd3];
ld.local.u32 %r8888, [%rd24];
st.local.u32 [%rd3], %r8888;
st.local.u32 [%rd24], %r8887;
ld.local.v2.u32 {%r8889, %r8890}, [%rd24+4];
st.local.u32 [%rd24+4], %r8890;
st.local.u32 [%rd24+8], %r8889;
ld.local.v4.u32 {%r8893, %r8894, %r8895, %r8896}, [%rd24+12];
st.local.v4.u32 [%rd24+12], {%r8894, %r8893, %r8896, %r8895};
ld.local.v4.u32 {%r8901, %r8902, %r8903, %r8904}, [%rd24+28];
st.local.v4.u32 [%rd24+28], {%r8902, %r8901, %r8904, %r8903};
ld.local.v4.u32 {%r8909, %r8910, %r8911, %r8912}, [%rd24+44];
st.local.v4.u32 [%rd24+44], {%r8910, %r8909, %r8912, %r8911};
ld.local.v4.u32 {%r8917, %r8918, %r8919, %r8920}, [%rd24+60];
st.local.v4.u32 [%rd24+60], {%r8918, %r8917, %r8920, %r8919};
ld.local.v4.u32 {%r8925, %r8926, %r8927, %r8928}, [%rd24+76];
st.local.v4.u32 [%rd24+76], {%r8926, %r8925, %r8928, %r8927};
ld.local.v4.u32 {%r8933, %r8934, %r8935, %r8936}, [%rd24+92];
st.local.v4.u32 [%rd24+92], {%r8934, %r8933, %r8936, %r8935};
ld.local.v4.u32 {%r8941, %r8942, %r8943, %r8944}, [%rd24+108];
st.local.v4.u32 [%rd24+108], {%r8942, %r8941, %r8944, %r8943};

BB8_121:
mov.u32 %r9307, %ctaid.x;
shl.b32 %r9306, %r9307, 1;
rem.u32 %r9305, %r9306, %r630;
mul.lo.s32 %r620, %r9305, %r639;
@%p1 bra BB8_123;
bra.uni BB8_122;

BB8_123:
mov.u32 %r9339, %ctaid.x;
shl.b32 %r9338, %r9339, 1;
div.u32 %r9337, %r9338, %r630;
mad.lo.s32 %r9462, %r9337, %r640, %r620;
bra.uni BB8_124;

BB8_122:
mov.u32 %r9328, %ctaid.x;
shl.b32 %r9327, %r9328, 1;
div.u32 %r9326, %r9327, %r630;
rem.u32 %r8949, %r9326, %r631;
div.u32 %r8950, %r9326, %r631;
rem.u32 %r8951, %r8950, %r632;
div.u32 %r8952, %r8950, %r632;
mad.lo.s32 %r8953, %r8949, %r640, %r620;
mad.lo.s32 %r8954, %r8951, %r641, %r8953;
mad.lo.s32 %r9462, %r8952, %r642, %r8954;

BB8_124:
mov.u32 %r9311, %ctaid.x;
shl.b32 %r9310, %r9311, 1;
add.s32 %r9309, %r9310, 1;
rem.u32 %r9308, %r9309, %r630;
mul.lo.s32 %r624, %r9308, %r639;
@%p1 bra BB8_126;
bra.uni BB8_125;

BB8_126:
mov.u32 %r9336, %ctaid.x;
shl.b32 %r9335, %r9336, 1;
add.s32 %r9334, %r9335, 1;
div.u32 %r9333, %r9334, %r630;
mad.lo.s32 %r9463, %r9333, %r640, %r624;
bra.uni BB8_127;

BB8_125:
mov.u32 %r9332, %ctaid.x;
shl.b32 %r9331, %r9332, 1;
add.s32 %r9330, %r9331, 1;
div.u32 %r9329, %r9330, %r630;
rem.u32 %r8955, %r9329, %r631;
div.u32 %r8956, %r9329, %r631;
rem.u32 %r8957, %r8956, %r632;
div.u32 %r8958, %r8956, %r632;
mad.lo.s32 %r8959, %r8955, %r640, %r624;
mad.lo.s32 %r8960, %r8957, %r641, %r8959;
mad.lo.s32 %r9463, %r8958, %r642, %r8960;

BB8_127:
ld.param.u64 %rd322, [_Z21regular_bluestein_fftILj8192ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t0Ej6__halfEv22kernel_arguments_blu_tIT6_E_param_0+8];
ld.local.u32 %r8962, [%rd3];
ld.local.u32 %r8963, [%rd24];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r8962;
mov.b32 {blow,bhigh}, %r8963;
mov.b32 %r8961, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r8962;
mov.b32 {blow,bhigh}, %r8963;
mov.b32 %r8964, {ahigh,bhigh};}


	st.local.u32 [%rd3], %r8961;
st.local.u32 [%rd24], %r8964;
ld.local.v2.u32 {%r9057, %r9058}, [%rd24+4];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9057;
mov.b32 {blow,bhigh}, %r9058;
mov.b32 %r8970, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9057;
mov.b32 {blow,bhigh}, %r9058;
mov.b32 %r8967, {alow,blow};}


	st.local.v2.u32 [%rd24+4], {%r8967, %r8970};
ld.local.v2.u32 {%r9059, %r9060}, [%rd24+12];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9059;
mov.b32 {blow,bhigh}, %r9060;
mov.b32 %r8976, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9059;
mov.b32 {blow,bhigh}, %r9060;
mov.b32 %r8973, {alow,blow};}


	st.local.v2.u32 [%rd24+12], {%r8973, %r8976};
ld.local.v2.u32 {%r9061, %r9062}, [%rd24+20];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9061;
mov.b32 {blow,bhigh}, %r9062;
mov.b32 %r8982, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9061;
mov.b32 {blow,bhigh}, %r9062;
mov.b32 %r8979, {alow,blow};}


	st.local.v2.u32 [%rd24+20], {%r8979, %r8982};
ld.local.v2.u32 {%r9063, %r9064}, [%rd24+28];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9063;
mov.b32 {blow,bhigh}, %r9064;
mov.b32 %r8988, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9063;
mov.b32 {blow,bhigh}, %r9064;
mov.b32 %r8985, {alow,blow};}


	st.local.v2.u32 [%rd24+28], {%r8985, %r8988};
ld.local.v2.u32 {%r9065, %r9066}, [%rd24+36];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9065;
mov.b32 {blow,bhigh}, %r9066;
mov.b32 %r8994, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9065;
mov.b32 {blow,bhigh}, %r9066;
mov.b32 %r8991, {alow,blow};}


	st.local.v2.u32 [%rd24+36], {%r8991, %r8994};
ld.local.v2.u32 {%r9067, %r9068}, [%rd24+44];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9067;
mov.b32 {blow,bhigh}, %r9068;
mov.b32 %r9000, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9067;
mov.b32 {blow,bhigh}, %r9068;
mov.b32 %r8997, {alow,blow};}


	st.local.v2.u32 [%rd24+44], {%r8997, %r9000};
ld.local.v2.u32 {%r9069, %r9070}, [%rd24+52];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9069;
mov.b32 {blow,bhigh}, %r9070;
mov.b32 %r9006, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9069;
mov.b32 {blow,bhigh}, %r9070;
mov.b32 %r9003, {alow,blow};}


	st.local.v2.u32 [%rd24+52], {%r9003, %r9006};
ld.local.v2.u32 {%r9071, %r9072}, [%rd24+60];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9071;
mov.b32 {blow,bhigh}, %r9072;
mov.b32 %r9012, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9071;
mov.b32 {blow,bhigh}, %r9072;
mov.b32 %r9009, {alow,blow};}


	st.local.v2.u32 [%rd24+60], {%r9009, %r9012};
ld.local.v2.u32 {%r9073, %r9074}, [%rd24+68];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9073;
mov.b32 {blow,bhigh}, %r9074;
mov.b32 %r9018, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9073;
mov.b32 {blow,bhigh}, %r9074;
mov.b32 %r9015, {alow,blow};}


	st.local.v2.u32 [%rd24+68], {%r9015, %r9018};
ld.local.v2.u32 {%r9075, %r9076}, [%rd24+76];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9075;
mov.b32 {blow,bhigh}, %r9076;
mov.b32 %r9024, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9075;
mov.b32 {blow,bhigh}, %r9076;
mov.b32 %r9021, {alow,blow};}


	st.local.v2.u32 [%rd24+76], {%r9021, %r9024};
ld.local.v2.u32 {%r9077, %r9078}, [%rd24+84];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9077;
mov.b32 {blow,bhigh}, %r9078;
mov.b32 %r9030, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9077;
mov.b32 {blow,bhigh}, %r9078;
mov.b32 %r9027, {alow,blow};}


	st.local.v2.u32 [%rd24+84], {%r9027, %r9030};
ld.local.v2.u32 {%r9079, %r9080}, [%rd24+92];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9079;
mov.b32 {blow,bhigh}, %r9080;
mov.b32 %r9036, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9079;
mov.b32 {blow,bhigh}, %r9080;
mov.b32 %r9033, {alow,blow};}


	st.local.v2.u32 [%rd24+92], {%r9033, %r9036};
ld.local.v2.u32 {%r9081, %r9082}, [%rd24+100];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9081;
mov.b32 {blow,bhigh}, %r9082;
mov.b32 %r9042, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9081;
mov.b32 {blow,bhigh}, %r9082;
mov.b32 %r9039, {alow,blow};}


	st.local.v2.u32 [%rd24+100], {%r9039, %r9042};
ld.local.v2.u32 {%r9083, %r9084}, [%rd24+108];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9083;
mov.b32 {blow,bhigh}, %r9084;
mov.b32 %r9048, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9083;
mov.b32 {blow,bhigh}, %r9084;
mov.b32 %r9045, {alow,blow};}


	st.local.v2.u32 [%rd24+108], {%r9045, %r9048};
ld.local.v2.u32 {%r9085, %r9086}, [%rd24+116];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9085;
mov.b32 {blow,bhigh}, %r9086;
mov.b32 %r9054, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9085;
mov.b32 {blow,bhigh}, %r9086;
mov.b32 %r9051, {alow,blow};}


	st.local.v2.u32 [%rd24+116], {%r9051, %r9054};
cvta.to.global.u64 %rd43, %rd322;
@%p6 bra BB8_160;
bra.uni BB8_128;

BB8_160:
setp.ge.u32	%p79, %r22, %r21;
@%p79 bra BB8_162;

mul.lo.s32 %r9155, %r22, %r635;
add.s32 %r9156, %r9155, %r9462;
add.s32 %r9157, %r9155, %r9463;
mul.wide.u32 %rd247, %r9156, 4;
add.s64 %rd248, %rd43, %rd247;
st.global.u32 [%rd248], %r8961;
ld.local.u32 %r9158, [%rd24];
mul.wide.u32 %rd249, %r9157, 4;
add.s64 %rd250, %rd43, %rd249;
st.global.u32 [%rd250], %r9158;

BB8_162:
setp.ge.u32	%p80, %r310, %r21;
@%p80 bra BB8_164;

mul.lo.s32 %r9159, %r310, %r635;
add.s32 %r9160, %r9159, %r9462;
add.s32 %r9161, %r9159, %r9463;
ld.local.v2.u32 {%r9162, %r9163}, [%rd24+4];
mul.wide.u32 %rd251, %r9160, 4;
add.s64 %rd252, %rd43, %rd251;
st.global.u32 [%rd252], %r9162;
mul.wide.u32 %rd253, %r9161, 4;
add.s64 %rd254, %rd43, %rd253;
st.global.u32 [%rd254], %r9163;

BB8_164:
add.s32 %r9166, %r310, 512;
setp.ge.u32	%p81, %r9166, %r21;
@%p81 bra BB8_166;

mul.lo.s32 %r9168, %r9166, %r635;
add.s32 %r9169, %r9168, %r9462;
add.s32 %r9170, %r9168, %r9463;
ld.local.v2.u32 {%r9171, %r9172}, [%rd24+12];
mul.wide.u32 %rd255, %r9169, 4;
add.s64 %rd256, %rd43, %rd255;
st.global.u32 [%rd256], %r9171;
mul.wide.u32 %rd257, %r9170, 4;
add.s64 %rd258, %rd43, %rd257;
st.global.u32 [%rd258], %r9172;

BB8_166:
add.s32 %r9175, %r310, 1024;
setp.ge.u32	%p82, %r9175, %r21;
@%p82 bra BB8_168;

mul.lo.s32 %r9177, %r9175, %r635;
add.s32 %r9178, %r9177, %r9462;
add.s32 %r9179, %r9177, %r9463;
ld.local.v2.u32 {%r9180, %r9181}, [%rd24+20];
mul.wide.u32 %rd259, %r9178, 4;
add.s64 %rd260, %rd43, %rd259;
st.global.u32 [%rd260], %r9180;
mul.wide.u32 %rd261, %r9179, 4;
add.s64 %rd262, %rd43, %rd261;
st.global.u32 [%rd262], %r9181;

BB8_168:
add.s32 %r9184, %r310, 1536;
setp.ge.u32	%p83, %r9184, %r21;
@%p83 bra BB8_170;

mul.lo.s32 %r9186, %r9184, %r635;
add.s32 %r9187, %r9186, %r9462;
add.s32 %r9188, %r9186, %r9463;
ld.local.v2.u32 {%r9189, %r9190}, [%rd24+28];
mul.wide.u32 %rd263, %r9187, 4;
add.s64 %rd264, %rd43, %rd263;
st.global.u32 [%rd264], %r9189;
mul.wide.u32 %rd265, %r9188, 4;
add.s64 %rd266, %rd43, %rd265;
st.global.u32 [%rd266], %r9190;

BB8_170:
add.s32 %r9193, %r310, 2048;
setp.ge.u32	%p84, %r9193, %r21;
@%p84 bra BB8_172;

mul.lo.s32 %r9195, %r9193, %r635;
add.s32 %r9196, %r9195, %r9462;
add.s32 %r9197, %r9195, %r9463;
ld.local.v2.u32 {%r9198, %r9199}, [%rd24+36];
mul.wide.u32 %rd267, %r9196, 4;
add.s64 %rd268, %rd43, %rd267;
st.global.u32 [%rd268], %r9198;
mul.wide.u32 %rd269, %r9197, 4;
add.s64 %rd270, %rd43, %rd269;
st.global.u32 [%rd270], %r9199;

BB8_172:
add.s32 %r9202, %r310, 2560;
setp.ge.u32	%p85, %r9202, %r21;
@%p85 bra BB8_174;

mul.lo.s32 %r9204, %r9202, %r635;
add.s32 %r9205, %r9204, %r9462;
add.s32 %r9206, %r9204, %r9463;
ld.local.v2.u32 {%r9207, %r9208}, [%rd24+44];
mul.wide.u32 %rd271, %r9205, 4;
add.s64 %rd272, %rd43, %rd271;
st.global.u32 [%rd272], %r9207;
mul.wide.u32 %rd273, %r9206, 4;
add.s64 %rd274, %rd43, %rd273;
st.global.u32 [%rd274], %r9208;

BB8_174:
add.s32 %r9211, %r310, 3072;
setp.ge.u32	%p86, %r9211, %r21;
@%p86 bra BB8_176;

mul.lo.s32 %r9213, %r9211, %r635;
add.s32 %r9214, %r9213, %r9462;
add.s32 %r9215, %r9213, %r9463;
ld.local.v2.u32 {%r9216, %r9217}, [%rd24+52];
mul.wide.u32 %rd275, %r9214, 4;
add.s64 %rd276, %rd43, %rd275;
st.global.u32 [%rd276], %r9216;
mul.wide.u32 %rd277, %r9215, 4;
add.s64 %rd278, %rd43, %rd277;
st.global.u32 [%rd278], %r9217;

BB8_176:
add.s32 %r9220, %r310, 3584;
setp.ge.u32	%p87, %r9220, %r21;
@%p87 bra BB8_178;

mul.lo.s32 %r9222, %r9220, %r635;
add.s32 %r9223, %r9222, %r9462;
add.s32 %r9224, %r9222, %r9463;
ld.local.v2.u32 {%r9225, %r9226}, [%rd24+60];
mul.wide.u32 %rd279, %r9223, 4;
add.s64 %rd280, %rd43, %rd279;
st.global.u32 [%rd280], %r9225;
mul.wide.u32 %rd281, %r9224, 4;
add.s64 %rd282, %rd43, %rd281;
st.global.u32 [%rd282], %r9226;

BB8_178:
add.s32 %r9229, %r310, 4096;
setp.ge.u32	%p88, %r9229, %r21;
@%p88 bra BB8_180;

mul.lo.s32 %r9231, %r9229, %r635;
add.s32 %r9232, %r9231, %r9462;
add.s32 %r9233, %r9231, %r9463;
ld.local.v2.u32 {%r9234, %r9235}, [%rd24+68];
mul.wide.u32 %rd283, %r9232, 4;
add.s64 %rd284, %rd43, %rd283;
st.global.u32 [%rd284], %r9234;
mul.wide.u32 %rd285, %r9233, 4;
add.s64 %rd286, %rd43, %rd285;
st.global.u32 [%rd286], %r9235;

BB8_180:
add.s32 %r9238, %r310, 4608;
setp.ge.u32	%p89, %r9238, %r21;
@%p89 bra BB8_182;

mul.lo.s32 %r9240, %r9238, %r635;
add.s32 %r9241, %r9240, %r9462;
add.s32 %r9242, %r9240, %r9463;
ld.local.v2.u32 {%r9243, %r9244}, [%rd24+76];
mul.wide.u32 %rd287, %r9241, 4;
add.s64 %rd288, %rd43, %rd287;
st.global.u32 [%rd288], %r9243;
mul.wide.u32 %rd289, %r9242, 4;
add.s64 %rd290, %rd43, %rd289;
st.global.u32 [%rd290], %r9244;

BB8_182:
add.s32 %r9247, %r310, 5120;
setp.ge.u32	%p90, %r9247, %r21;
@%p90 bra BB8_184;

mul.lo.s32 %r9249, %r9247, %r635;
add.s32 %r9250, %r9249, %r9462;
add.s32 %r9251, %r9249, %r9463;
ld.local.v2.u32 {%r9252, %r9253}, [%rd24+84];
mul.wide.u32 %rd291, %r9250, 4;
add.s64 %rd292, %rd43, %rd291;
st.global.u32 [%rd292], %r9252;
mul.wide.u32 %rd293, %r9251, 4;
add.s64 %rd294, %rd43, %rd293;
st.global.u32 [%rd294], %r9253;

BB8_184:
add.s32 %r9256, %r310, 5632;
setp.ge.u32	%p91, %r9256, %r21;
@%p91 bra BB8_186;

mul.lo.s32 %r9258, %r9256, %r635;
add.s32 %r9259, %r9258, %r9462;
add.s32 %r9260, %r9258, %r9463;
ld.local.v2.u32 {%r9261, %r9262}, [%rd24+92];
mul.wide.u32 %rd295, %r9259, 4;
add.s64 %rd296, %rd43, %rd295;
st.global.u32 [%rd296], %r9261;
mul.wide.u32 %rd297, %r9260, 4;
add.s64 %rd298, %rd43, %rd297;
st.global.u32 [%rd298], %r9262;

BB8_186:
add.s32 %r9265, %r310, 6144;
setp.ge.u32	%p92, %r9265, %r21;
@%p92 bra BB8_188;

mul.lo.s32 %r9267, %r9265, %r635;
add.s32 %r9268, %r9267, %r9462;
add.s32 %r9269, %r9267, %r9463;
ld.local.v2.u32 {%r9270, %r9271}, [%rd24+100];
mul.wide.u32 %rd299, %r9268, 4;
add.s64 %rd300, %rd43, %rd299;
st.global.u32 [%rd300], %r9270;
mul.wide.u32 %rd301, %r9269, 4;
add.s64 %rd302, %rd43, %rd301;
st.global.u32 [%rd302], %r9271;

BB8_188:
add.s32 %r9274, %r310, 6656;
setp.ge.u32	%p93, %r9274, %r21;
@%p93 bra BB8_190;

mul.lo.s32 %r9276, %r9274, %r635;
add.s32 %r9277, %r9276, %r9462;
add.s32 %r9278, %r9276, %r9463;
ld.local.v2.u32 {%r9279, %r9280}, [%rd24+108];
mul.wide.u32 %rd303, %r9277, 4;
add.s64 %rd304, %rd43, %rd303;
st.global.u32 [%rd304], %r9279;
mul.wide.u32 %rd305, %r9278, 4;
add.s64 %rd306, %rd43, %rd305;
st.global.u32 [%rd306], %r9280;

BB8_190:
add.s32 %r9283, %r310, 7168;
setp.ge.u32	%p94, %r9283, %r21;
@%p94 bra BB8_192;

mul.lo.s32 %r9285, %r9283, %r635;
add.s32 %r9286, %r9285, %r9462;
add.s32 %r9287, %r9285, %r9463;
ld.local.v2.u32 {%r9288, %r9289}, [%rd24+116];
mul.wide.u32 %rd307, %r9286, 4;
add.s64 %rd308, %rd43, %rd307;
st.global.u32 [%rd308], %r9288;
mul.wide.u32 %rd309, %r9287, 4;
add.s64 %rd310, %rd43, %rd309;
st.global.u32 [%rd310], %r9289;
bra.uni BB8_192;

BB8_128:
setp.ge.u32	%p63, %r22, %r21;
@%p63 bra BB8_130;

mad.lo.s32 %r9094, %r22, %r634, %r9462;
mul.wide.u32 %rd215, %r9094, 4;
add.s64 %rd216, %rd43, %rd215;
st.global.u32 [%rd216], %r8961;

BB8_130:
setp.ge.u32	%p64, %r310, %r21;
@%p64 bra BB8_132;

mad.lo.s32 %r9095, %r310, %r634, %r9462;
ld.local.u32 %r9096, [%rd24+4];
mul.wide.u32 %rd217, %r9095, 4;
add.s64 %rd218, %rd43, %rd217;
st.global.u32 [%rd218], %r9096;

BB8_132:
add.s32 %r9097, %r310, 512;
setp.ge.u32	%p65, %r9097, %r21;
@%p65 bra BB8_134;

mad.lo.s32 %r9099, %r9097, %r634, %r9462;
ld.local.u32 %r9100, [%rd24+12];
mul.wide.u32 %rd219, %r9099, 4;
add.s64 %rd220, %rd43, %rd219;
st.global.u32 [%rd220], %r9100;

BB8_134:
add.s32 %r9101, %r310, 1024;
setp.ge.u32	%p66, %r9101, %r21;
@%p66 bra BB8_136;

mad.lo.s32 %r9103, %r9101, %r634, %r9462;
ld.local.u32 %r9104, [%rd24+20];
mul.wide.u32 %rd221, %r9103, 4;
add.s64 %rd222, %rd43, %rd221;
st.global.u32 [%rd222], %r9104;

BB8_136:
add.s32 %r9105, %r310, 1536;
setp.ge.u32	%p67, %r9105, %r21;
@%p67 bra BB8_138;

mad.lo.s32 %r9107, %r9105, %r634, %r9462;
ld.local.u32 %r9108, [%rd24+28];
mul.wide.u32 %rd223, %r9107, 4;
add.s64 %rd224, %rd43, %rd223;
st.global.u32 [%rd224], %r9108;

BB8_138:
add.s32 %r9109, %r310, 2048;
setp.ge.u32	%p68, %r9109, %r21;
@%p68 bra BB8_140;

mad.lo.s32 %r9111, %r9109, %r634, %r9462;
ld.local.u32 %r9112, [%rd24+36];
mul.wide.u32 %rd225, %r9111, 4;
add.s64 %rd226, %rd43, %rd225;
st.global.u32 [%rd226], %r9112;

BB8_140:
add.s32 %r9113, %r310, 2560;
setp.ge.u32	%p69, %r9113, %r21;
@%p69 bra BB8_142;

mad.lo.s32 %r9115, %r9113, %r634, %r9462;
ld.local.u32 %r9116, [%rd24+44];
mul.wide.u32 %rd227, %r9115, 4;
add.s64 %rd228, %rd43, %rd227;
st.global.u32 [%rd228], %r9116;

BB8_142:
add.s32 %r9117, %r310, 3072;
setp.ge.u32	%p70, %r9117, %r21;
@%p70 bra BB8_144;

mad.lo.s32 %r9119, %r9117, %r634, %r9462;
ld.local.u32 %r9120, [%rd24+52];
mul.wide.u32 %rd229, %r9119, 4;
add.s64 %rd230, %rd43, %rd229;
st.global.u32 [%rd230], %r9120;

BB8_144:
add.s32 %r9121, %r310, 3584;
setp.ge.u32	%p71, %r9121, %r21;
@%p71 bra BB8_146;

mad.lo.s32 %r9123, %r9121, %r634, %r9462;
ld.local.u32 %r9124, [%rd24+60];
mul.wide.u32 %rd231, %r9123, 4;
add.s64 %rd232, %rd43, %rd231;
st.global.u32 [%rd232], %r9124;

BB8_146:
add.s32 %r9125, %r310, 4096;
setp.ge.u32	%p72, %r9125, %r21;
@%p72 bra BB8_148;

mad.lo.s32 %r9127, %r9125, %r634, %r9462;
ld.local.u32 %r9128, [%rd24+68];
mul.wide.u32 %rd233, %r9127, 4;
add.s64 %rd234, %rd43, %rd233;
st.global.u32 [%rd234], %r9128;

BB8_148:
add.s32 %r9129, %r310, 4608;
setp.ge.u32	%p73, %r9129, %r21;
@%p73 bra BB8_150;

mad.lo.s32 %r9131, %r9129, %r634, %r9462;
ld.local.u32 %r9132, [%rd24+76];
mul.wide.u32 %rd235, %r9131, 4;
add.s64 %rd236, %rd43, %rd235;
st.global.u32 [%rd236], %r9132;

BB8_150:
add.s32 %r9133, %r310, 5120;
setp.ge.u32	%p74, %r9133, %r21;
@%p74 bra BB8_152;

mad.lo.s32 %r9135, %r9133, %r634, %r9462;
ld.local.u32 %r9136, [%rd24+84];
mul.wide.u32 %rd237, %r9135, 4;
add.s64 %rd238, %rd43, %rd237;
st.global.u32 [%rd238], %r9136;

BB8_152:
add.s32 %r9137, %r310, 5632;
setp.ge.u32	%p75, %r9137, %r21;
@%p75 bra BB8_154;

mad.lo.s32 %r9139, %r9137, %r634, %r9462;
ld.local.u32 %r9140, [%rd24+92];
mul.wide.u32 %rd239, %r9139, 4;
add.s64 %rd240, %rd43, %rd239;
st.global.u32 [%rd240], %r9140;

BB8_154:
add.s32 %r9141, %r310, 6144;
setp.ge.u32	%p76, %r9141, %r21;
@%p76 bra BB8_156;

mad.lo.s32 %r9143, %r9141, %r634, %r9462;
ld.local.u32 %r9144, [%rd24+100];
mul.wide.u32 %rd241, %r9143, 4;
add.s64 %rd242, %rd43, %rd241;
st.global.u32 [%rd242], %r9144;

BB8_156:
add.s32 %r9145, %r310, 6656;
setp.ge.u32	%p77, %r9145, %r21;
@%p77 bra BB8_158;

mad.lo.s32 %r9147, %r9145, %r634, %r9462;
ld.local.u32 %r9148, [%rd24+108];
mul.wide.u32 %rd243, %r9147, 4;
add.s64 %rd244, %rd43, %rd243;
st.global.u32 [%rd244], %r9148;

BB8_158:
add.s32 %r9149, %r310, 7168;
setp.ge.u32	%p78, %r9149, %r21;
@%p78 bra BB8_192;

mad.lo.s32 %r9151, %r9149, %r634, %r9462;
ld.local.u32 %r9152, [%rd24+116];
mul.wide.u32 %rd245, %r9151, 4;
add.s64 %rd246, %rd43, %rd245;
st.global.u32 [%rd246], %r9152;

BB8_192:
ret;
}


