# T8COMPARCMP2

Single-cycle processor implementation of a subset of the MIPS instruction set consisting only of 7 instructions: ADD, LW, SW, BEQ, BNE, SUB, and SLT.<br/>
Year: Junior<br/>
Term: 8<br/>
Course: Introduction to Computer Architecture<br/>
Language: Verilog
