#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000020b5238ac00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020b5238ad90 .scope module, "tb" "tb" 3 23;
 .timescale -12 -12;
L_0000020b52703020 .functor NOT 1, L_0000020b52760e10, C4<0>, C4<0>, C4<0>;
L_0000020b527023e0 .functor XOR 1, L_0000020b52761810, L_0000020b527600f0, C4<0>, C4<0>;
L_0000020b526fa370 .functor XOR 1, L_0000020b527023e0, L_0000020b52760550, C4<0>, C4<0>;
v0000020b527611d0_0 .net *"_ivl_10", 0 0, L_0000020b52760550;  1 drivers
v0000020b52761590_0 .net *"_ivl_12", 0 0, L_0000020b526fa370;  1 drivers
v0000020b52760cd0_0 .net *"_ivl_2", 0 0, L_0000020b52761db0;  1 drivers
v0000020b52760370_0 .net *"_ivl_4", 0 0, L_0000020b52761810;  1 drivers
v0000020b52761bd0_0 .net *"_ivl_6", 0 0, L_0000020b527600f0;  1 drivers
v0000020b52760af0_0 .net *"_ivl_8", 0 0, L_0000020b527023e0;  1 drivers
v0000020b52761f90_0 .var "clk", 0 0;
v0000020b52760b90_0 .net "done_dut", 0 0, L_0000020b527604b0;  1 drivers
v0000020b52761b30_0 .net "done_ref", 0 0, L_0000020b527602d0;  1 drivers
v0000020b52761c70_0 .net "in", 7 0, v0000020b526ec280_0;  1 drivers
v0000020b527605f0_0 .net "reset", 0 0, v0000020b526ec3c0_0;  1 drivers
v0000020b52760d70_0 .var/2u "stats1", 159 0;
v0000020b52760230_0 .var/2u "strobe", 0 0;
v0000020b52760690_0 .net "tb_match", 0 0, L_0000020b52760e10;  1 drivers
v0000020b52761630_0 .net "tb_mismatch", 0 0, L_0000020b52703020;  1 drivers
E_0000020b526edd30/0 .event negedge, v0000020b526ec320_0;
E_0000020b526edd30/1 .event posedge, v0000020b526ec320_0;
E_0000020b526edd30 .event/or E_0000020b526edd30/0, E_0000020b526edd30/1;
L_0000020b52761db0 .concat [ 1 0 0 0], L_0000020b527602d0;
L_0000020b52761810 .concat [ 1 0 0 0], L_0000020b527602d0;
L_0000020b527600f0 .concat [ 1 0 0 0], L_0000020b527604b0;
L_0000020b52760550 .concat [ 1 0 0 0], L_0000020b527602d0;
L_0000020b52760e10 .cmp/eeq 1, L_0000020b52761db0, L_0000020b526fa370;
S_0000020b526f9ae0 .scope module, "good1" "RefModule" 3 64, 4 2 0, S_0000020b5238ad90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "done";
P_0000020b526f0320 .param/l "BYTE1" 0 4 9, +C4<00000000000000000000000000000000>;
P_0000020b526f0358 .param/l "BYTE2" 0 4 9, +C4<00000000000000000000000000000001>;
P_0000020b526f0390 .param/l "BYTE3" 0 4 9, +C4<00000000000000000000000000000010>;
P_0000020b526f03c8 .param/l "DONE" 0 4 9, +C4<00000000000000000000000000000011>;
v0000020b526ec500_0 .net *"_ivl_2", 31 0, L_0000020b52761d10;  1 drivers
L_0000020b527620b8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020b526ebf60_0 .net *"_ivl_5", 29 0, L_0000020b527620b8;  1 drivers
L_0000020b52762100 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000020b526eb600_0 .net/2u *"_ivl_6", 31 0, L_0000020b52762100;  1 drivers
v0000020b526ec320_0 .net "clk", 0 0, v0000020b52761f90_0;  1 drivers
v0000020b526eb7e0_0 .net "done", 0 0, L_0000020b527602d0;  alias, 1 drivers
v0000020b526eb740_0 .net "in", 7 0, v0000020b526ec280_0;  alias, 1 drivers
v0000020b526ebe20_0 .net "in3", 0 0, L_0000020b52761a90;  1 drivers
v0000020b526eb920_0 .var "next", 1 0;
v0000020b526ebec0_0 .net "reset", 0 0, v0000020b526ec3c0_0;  alias, 1 drivers
v0000020b526eb9c0_0 .var "state", 1 0;
E_0000020b526edaf0 .event posedge, v0000020b526ec320_0;
E_0000020b526fb070 .event edge, v0000020b526eb9c0_0, v0000020b526ebe20_0;
L_0000020b52761a90 .part v0000020b526ec280_0, 3, 1;
L_0000020b52761d10 .concat [ 2 30 0 0], v0000020b526eb9c0_0, L_0000020b527620b8;
L_0000020b527602d0 .cmp/eq 32, L_0000020b52761d10, L_0000020b52762100;
S_0000020b526f9c70 .scope module, "stim1" "stimulus_gen" 3 59, 3 6 0, S_0000020b5238ad90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 1 "reset";
v0000020b526ec1e0_0 .net "clk", 0 0, v0000020b52761f90_0;  alias, 1 drivers
v0000020b526ec280_0 .var "in", 7 0;
v0000020b526ec3c0_0 .var "reset", 0 0;
E_0000020b526fae30 .event negedge, v0000020b526ec320_0;
S_0000020b526f9e00 .scope module, "top_module1" "TopModule" 3 70, 5 3 0, S_0000020b5238ad90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "done";
L_0000020b52762148 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000020b526ebb00_0 .net/2u *"_ivl_0", 1 0, L_0000020b52762148;  1 drivers
v0000020b526ebc40_0 .net *"_ivl_2", 0 0, L_0000020b52760730;  1 drivers
L_0000020b52762190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020b527616d0_0 .net/2u *"_ivl_4", 0 0, L_0000020b52762190;  1 drivers
L_0000020b527621d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020b52760410_0 .net/2u *"_ivl_6", 0 0, L_0000020b527621d8;  1 drivers
v0000020b52761130_0 .var "byte_count", 2 0;
v0000020b52760f50_0 .net "clk", 0 0, v0000020b52761f90_0;  alias, 1 drivers
v0000020b527609b0_0 .net "done", 0 0, L_0000020b527604b0;  alias, 1 drivers
v0000020b52761770_0 .net "in", 7 0, v0000020b526ec280_0;  alias, 1 drivers
v0000020b52760a50_0 .net "reset", 0 0, v0000020b526ec3c0_0;  alias, 1 drivers
v0000020b527619f0_0 .var "state", 1 0;
E_0000020b526fb6f0 .event posedge, v0000020b526ebec0_0, v0000020b526ec320_0;
L_0000020b52760730 .cmp/eq 2, v0000020b527619f0_0, L_0000020b52762148;
L_0000020b527604b0 .functor MUXZ 1, L_0000020b527621d8, L_0000020b52762190, L_0000020b52760730, C4<>;
S_0000020b52707b10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 78, 3 78 0, S_0000020b5238ad90;
 .timescale -12 -12;
E_0000020b526fb170 .event edge, v0000020b52760230_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000020b52760230_0;
    %nor/r;
    %assign/vec4 v0000020b52760230_0, 0;
    %wait E_0000020b526fb170;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000020b526f9c70;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020b526fae30;
    %vpi_func 3 14 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0000020b526ec280_0, 0;
    %vpi_func 3 15 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0000020b526ec3c0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 18 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000020b526f9ae0;
T_2 ;
Ewait_0 .event/or E_0000020b526fb070, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000020b526eb9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0000020b526ebe20_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %pad/s 2;
    %store/vec4 v0000020b526eb920_0, 0, 2;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020b526eb920_0, 0, 2;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000020b526eb920_0, 0, 2;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0000020b526ebe20_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 2;
    %store/vec4 v0000020b526eb920_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000020b526f9ae0;
T_3 ;
    %wait E_0000020b526edaf0;
    %load/vec4 v0000020b526ebec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020b526eb9c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020b526eb920_0;
    %assign/vec4 v0000020b526eb9c0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020b526f9e00;
T_4 ;
    %wait E_0000020b526fb6f0;
    %load/vec4 v0000020b52760a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020b527619f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020b52761130_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020b527619f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020b527619f0_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0000020b52761770_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020b527619f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000020b52761130_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0000020b52761130_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000020b52761130_0, 0;
    %load/vec4 v0000020b52761130_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020b527619f0_0, 0;
T_4.9 ;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0000020b52761770_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000020b52761130_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020b527619f0_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020b527619f0_0, 0;
T_4.12 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020b5238ad90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b52761f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b52760230_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0000020b5238ad90;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0000020b52761f90_0;
    %inv;
    %store/vec4 v0000020b52761f90_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0000020b5238ad90;
T_7 ;
    %vpi_call/w 3 51 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 52 "$dumpvars", 32'sb00000000000000000000000000000001, v0000020b526ec1e0_0, v0000020b52761630_0, v0000020b52761f90_0, v0000020b52761c70_0, v0000020b527605f0_0, v0000020b52761b30_0, v0000020b52760b90_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000020b5238ad90;
T_8 ;
    %load/vec4 v0000020b52760d70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 3 87 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", &PV<v0000020b52760d70_0, 64, 32>, &PV<v0000020b52760d70_0, 32, 32> {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 88 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_8.1 ;
    %vpi_call/w 3 90 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000020b52760d70_0, 128, 32>, &PV<v0000020b52760d70_0, 0, 32> {0 0 0};
    %vpi_call/w 3 91 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 92 "$display", "Mismatches: %1d in %1d samples", &PV<v0000020b52760d70_0, 128, 32>, &PV<v0000020b52760d70_0, 0, 32> {0 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0000020b5238ad90;
T_9 ;
    %wait E_0000020b526edd30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020b52760d70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020b52760d70_0, 4, 32;
    %load/vec4 v0000020b52760690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000020b52760d70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 103 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020b52760d70_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020b52760d70_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020b52760d70_0, 4, 32;
T_9.0 ;
    %load/vec4 v0000020b52761b30_0;
    %load/vec4 v0000020b52761b30_0;
    %load/vec4 v0000020b52760b90_0;
    %xor;
    %load/vec4 v0000020b52761b30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0000020b52760d70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020b52760d70_0, 4, 32;
T_9.6 ;
    %load/vec4 v0000020b52760d70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020b52760d70_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020b5238ad90;
T_10 ;
    %delay 1000000, 0;
    %vpi_call/w 3 115 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 116 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob128_fsm_ps2_test.sv";
    "dataset_code-complete-iccad2023/Prob128_fsm_ps2_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob128_fsm_ps2/Prob128_fsm_ps2_sample01.sv";
