
*** Running vivado
    with args -log stop_watch_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source stop_watch_top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Dec 11 14:15:04 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source stop_watch_top.tcl -notrace
Command: link_design -top stop_watch_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1434.477 ; gain = 0.000 ; free physical = 5473 ; free virtual = 40898
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'hex_value[0]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_value[1]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_value[2]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_value[3]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_value[4]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_value[5]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_value[6]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_value[7]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_value[8]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_value[9]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_value[10]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_value[11]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_value[12]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_value[13]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_value[14]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_value[15]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'f'. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/user23/data/workspace/basys_exam/basys_exam.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1635.223 ; gain = 0.000 ; free physical = 5436 ; free virtual = 40861
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 33 Warnings, 33 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.3 . Memory (MB): peak = 1752.465 ; gain = 111.305 ; free physical = 5349 ; free virtual = 40774

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1cba80edf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2168.418 ; gain = 415.953 ; free physical = 4957 ; free virtual = 40389

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1cba80edf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.340 ; gain = 0.000 ; free physical = 4620 ; free virtual = 40045

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1cba80edf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.340 ; gain = 0.000 ; free physical = 4620 ; free virtual = 40045
Phase 1 Initialization | Checksum: 1cba80edf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.340 ; gain = 0.000 ; free physical = 4620 ; free virtual = 40045

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1cba80edf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.340 ; gain = 0.000 ; free physical = 4620 ; free virtual = 40045

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1cba80edf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.340 ; gain = 0.000 ; free physical = 4620 ; free virtual = 40045
Phase 2 Timer Update And Timing Data Collection | Checksum: 1cba80edf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.340 ; gain = 0.000 ; free physical = 4620 ; free virtual = 40045

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1cba80edf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2513.340 ; gain = 0.000 ; free physical = 4620 ; free virtual = 40045
Retarget | Checksum: 1cba80edf
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1cba80edf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2513.340 ; gain = 0.000 ; free physical = 4620 ; free virtual = 40045
Constant propagation | Checksum: 1cba80edf
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.340 ; gain = 0.000 ; free physical = 4620 ; free virtual = 40045
Phase 5 Sweep | Checksum: 1f84dc4af

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2513.340 ; gain = 0.000 ; free physical = 4620 ; free virtual = 40045
Sweep | Checksum: 1f84dc4af
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1f84dc4af

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2545.355 ; gain = 32.016 ; free physical = 4620 ; free virtual = 40045
BUFG optimization | Checksum: 1f84dc4af
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1f84dc4af

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2545.355 ; gain = 32.016 ; free physical = 4620 ; free virtual = 40045
Shift Register Optimization | Checksum: 1f84dc4af
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1f84dc4af

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2545.355 ; gain = 32.016 ; free physical = 4620 ; free virtual = 40045
Post Processing Netlist | Checksum: 1f84dc4af
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2027074d2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2545.355 ; gain = 32.016 ; free physical = 4620 ; free virtual = 40045

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.355 ; gain = 0.000 ; free physical = 4620 ; free virtual = 40045
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2027074d2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2545.355 ; gain = 32.016 ; free physical = 4620 ; free virtual = 40045
Phase 9 Finalization | Checksum: 2027074d2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2545.355 ; gain = 32.016 ; free physical = 4620 ; free virtual = 40045
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2027074d2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2545.355 ; gain = 32.016 ; free physical = 4620 ; free virtual = 40045

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2027074d2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2545.355 ; gain = 0.000 ; free physical = 4620 ; free virtual = 40045

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2027074d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.355 ; gain = 0.000 ; free physical = 4620 ; free virtual = 40045

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.355 ; gain = 0.000 ; free physical = 4620 ; free virtual = 40045
Ending Netlist Obfuscation Task | Checksum: 2027074d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.355 ; gain = 0.000 ; free physical = 4620 ; free virtual = 40045
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 33 Warnings, 33 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2545.355 ; gain = 904.195 ; free physical = 4620 ; free virtual = 40045
INFO: [Vivado 12-24828] Executing command : report_drc -file stop_watch_top_drc_opted.rpt -pb stop_watch_top_drc_opted.pb -rpx stop_watch_top_drc_opted.rpx
Command: report_drc -file stop_watch_top_drc_opted.rpt -pb stop_watch_top_drc_opted.pb -rpx stop_watch_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/user23/data/tools/xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/user23/data/workspace/basys_exam/basys_exam.runs/impl_1/stop_watch_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2545.355 ; gain = 0.000 ; free physical = 4584 ; free virtual = 40009
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2545.355 ; gain = 0.000 ; free physical = 4584 ; free virtual = 40009
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.355 ; gain = 0.000 ; free physical = 4584 ; free virtual = 40009
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.355 ; gain = 0.000 ; free physical = 4584 ; free virtual = 40009
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.355 ; gain = 0.000 ; free physical = 4584 ; free virtual = 40009
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2545.355 ; gain = 0.000 ; free physical = 4583 ; free virtual = 40009
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2545.355 ; gain = 0.000 ; free physical = 4583 ; free virtual = 40009
INFO: [Common 17-1381] The checkpoint '/media/user23/data/workspace/basys_exam/basys_exam.runs/impl_1/stop_watch_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2573.316 ; gain = 0.000 ; free physical = 4562 ; free virtual = 39987
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e194e2d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2573.316 ; gain = 0.000 ; free physical = 4562 ; free virtual = 39987
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2573.316 ; gain = 0.000 ; free physical = 4562 ; free virtual = 39987

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14fcf6633

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2573.316 ; gain = 0.000 ; free physical = 4554 ; free virtual = 39979

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e90cb233

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2612.359 ; gain = 39.043 ; free physical = 4554 ; free virtual = 39979

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e90cb233

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2612.359 ; gain = 39.043 ; free physical = 4554 ; free virtual = 39979
Phase 1 Placer Initialization | Checksum: 1e90cb233

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2612.359 ; gain = 39.043 ; free physical = 4554 ; free virtual = 39979

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18f0ece6b

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2612.359 ; gain = 39.043 ; free physical = 4554 ; free virtual = 39979

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17ae4c408

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2612.359 ; gain = 39.043 ; free physical = 4573 ; free virtual = 39998

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17ae4c408

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2612.359 ; gain = 39.043 ; free physical = 4573 ; free virtual = 39998

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1fbe65b82

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4595 ; free virtual = 40020

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1fbe65b82

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4595 ; free virtual = 40020

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 4 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 0 LUT, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4592 ; free virtual = 40017

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 17fd59aa8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4592 ; free virtual = 40017
Phase 2.5 Global Place Phase2 | Checksum: 1c4fafecb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4591 ; free virtual = 40016
Phase 2 Global Placement | Checksum: 1c4fafecb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4591 ; free virtual = 40016

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18e857cd9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4590 ; free virtual = 40016

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28c999991

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4589 ; free virtual = 40015

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 248aef9e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4589 ; free virtual = 40015

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2abdaf647

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4589 ; free virtual = 40015

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2d052f2ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4588 ; free virtual = 40013

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2f25d1557

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4588 ; free virtual = 40013

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 24db119d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4588 ; free virtual = 40013
Phase 3 Detail Placement | Checksum: 24db119d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4588 ; free virtual = 40013

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 301bebe92

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.601 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 184a68067

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4587 ; free virtual = 40012
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 244932bf4

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4587 ; free virtual = 40012
Phase 4.1.1.1 BUFG Insertion | Checksum: 301bebe92

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4587 ; free virtual = 40012

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.601. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2e26e4c93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4587 ; free virtual = 40012

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4587 ; free virtual = 40012
Phase 4.1 Post Commit Optimization | Checksum: 2e26e4c93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4587 ; free virtual = 40012

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2e26e4c93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4587 ; free virtual = 40012

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2e26e4c93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4587 ; free virtual = 40012
Phase 4.3 Placer Reporting | Checksum: 2e26e4c93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4587 ; free virtual = 40012

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4587 ; free virtual = 40012

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4587 ; free virtual = 40012
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26e6f3605

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4587 ; free virtual = 40012
Ending Placer Task | Checksum: 1afb88368

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2620.363 ; gain = 47.047 ; free physical = 4587 ; free virtual = 40012
64 Infos, 33 Warnings, 33 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file stop_watch_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4570 ; free virtual = 39995
INFO: [Vivado 12-24828] Executing command : report_utilization -file stop_watch_top_utilization_placed.rpt -pb stop_watch_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file stop_watch_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4556 ; free virtual = 39981
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4558 ; free virtual = 39984
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4558 ; free virtual = 39983
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4558 ; free virtual = 39983
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4558 ; free virtual = 39984
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4558 ; free virtual = 39984
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4558 ; free virtual = 39984
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4558 ; free virtual = 39984
INFO: [Common 17-1381] The checkpoint '/media/user23/data/workspace/basys_exam/basys_exam.runs/impl_1/stop_watch_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4536 ; free virtual = 39962
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 4.601 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 33 Warnings, 33 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4536 ; free virtual = 39962
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4535 ; free virtual = 39960
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4535 ; free virtual = 39960
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4535 ; free virtual = 39961
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4535 ; free virtual = 39961
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4534 ; free virtual = 39961
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2620.363 ; gain = 0.000 ; free physical = 4534 ; free virtual = 39961
INFO: [Common 17-1381] The checkpoint '/media/user23/data/workspace/basys_exam/basys_exam.runs/impl_1/stop_watch_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: fd7273d2 ConstDB: 0 ShapeSum: 11c4b33f RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 70354f42 | NumContArr: 7c792e7e | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2720072fa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2699.180 ; gain = 78.816 ; free physical = 4416 ; free virtual = 39843

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2720072fa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2699.180 ; gain = 78.816 ; free physical = 4416 ; free virtual = 39842

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2720072fa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2699.180 ; gain = 78.816 ; free physical = 4416 ; free virtual = 39842
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 21d42ef8a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4396 ; free virtual = 39823
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.619  | TNS=0.000  | WHS=-0.116 | THS=-2.920 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 309
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 309
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 284fcd676

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39818

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 284fcd676

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39818

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2e1a68ca2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39819
Phase 4 Initial Routing | Checksum: 2e1a68ca2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39819

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.718  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 25a64b1ea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39818

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.718  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 21c33275b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39818
Phase 5 Rip-up And Reroute | Checksum: 21c33275b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39818

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 21c33275b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39818

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 21c33275b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39818
Phase 6 Delay and Skew Optimization | Checksum: 21c33275b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39818

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.809  | TNS=0.000  | WHS=0.169  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1d7539ce9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39818
Phase 7 Post Hold Fix | Checksum: 1d7539ce9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39818

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0451248 %
  Global Horizontal Routing Utilization  = 0.0612962 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1d7539ce9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39818

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1d7539ce9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39818

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1fb51e93f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39818

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1fb51e93f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39818

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.809  | TNS=0.000  | WHS=0.169  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1fb51e93f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39818
Total Elapsed time in route_design: 8.26 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: ca5e37a4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39818
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: ca5e37a4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39818

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 33 Warnings, 33 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.180 ; gain = 103.816 ; free physical = 4392 ; free virtual = 39818
INFO: [Vivado 12-24828] Executing command : report_drc -file stop_watch_top_drc_routed.rpt -pb stop_watch_top_drc_routed.pb -rpx stop_watch_top_drc_routed.rpx
Command: report_drc -file stop_watch_top_drc_routed.rpt -pb stop_watch_top_drc_routed.pb -rpx stop_watch_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/user23/data/workspace/basys_exam/basys_exam.runs/impl_1/stop_watch_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file stop_watch_top_methodology_drc_routed.rpt -pb stop_watch_top_methodology_drc_routed.pb -rpx stop_watch_top_methodology_drc_routed.rpx
Command: report_methodology -file stop_watch_top_methodology_drc_routed.rpt -pb stop_watch_top_methodology_drc_routed.pb -rpx stop_watch_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /media/user23/data/workspace/basys_exam/basys_exam.runs/impl_1/stop_watch_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file stop_watch_top_timing_summary_routed.rpt -pb stop_watch_top_timing_summary_routed.pb -rpx stop_watch_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file stop_watch_top_route_status.rpt -pb stop_watch_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file stop_watch_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file stop_watch_top_bus_skew_routed.rpt -pb stop_watch_top_bus_skew_routed.pb -rpx stop_watch_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file stop_watch_top_power_routed.rpt -pb stop_watch_top_power_summary_routed.pb -rpx stop_watch_top_power_routed.rpx
Command: report_power -file stop_watch_top_power_routed.rpt -pb stop_watch_top_power_summary_routed.pb -rpx stop_watch_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 33 Warnings, 33 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file stop_watch_top_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.359 ; gain = 0.000 ; free physical = 4282 ; free virtual = 39709
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2871.359 ; gain = 0.000 ; free physical = 4282 ; free virtual = 39709
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.359 ; gain = 0.000 ; free physical = 4282 ; free virtual = 39709
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2871.359 ; gain = 0.000 ; free physical = 4282 ; free virtual = 39709
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.359 ; gain = 0.000 ; free physical = 4282 ; free virtual = 39709
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.359 ; gain = 0.000 ; free physical = 4282 ; free virtual = 39709
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2871.359 ; gain = 0.000 ; free physical = 4282 ; free virtual = 39709
INFO: [Common 17-1381] The checkpoint '/media/user23/data/workspace/basys_exam/basys_exam.runs/impl_1/stop_watch_top_routed.dcp' has been generated.
Command: write_bitstream -force stop_watch_top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15303328 bits.
Writing bitstream ./stop_watch_top.bit...
Writing bitstream ./stop_watch_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 33 Warnings, 33 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3125.258 ; gain = 253.898 ; free physical = 4000 ; free virtual = 39433
INFO: [Common 17-206] Exiting Vivado at Thu Dec 11 14:15:40 2025...

*** Running vivado
    with args -log stop_watch_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source stop_watch_top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Dec 11 14:47:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source stop_watch_top.tcl -notrace
Command: open_checkpoint stop_watch_top_routed.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1467.613 ; gain = 0.000 ; free physical = 4853 ; free virtual = 40488
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1475.613 ; gain = 0.000 ; free physical = 4816 ; free virtual = 40440
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.801 ; gain = 0.000 ; free physical = 4168 ; free virtual = 39791
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2088.801 ; gain = 0.000 ; free physical = 4168 ; free virtual = 39791
Read PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.801 ; gain = 0.000 ; free physical = 4168 ; free virtual = 39791
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.801 ; gain = 0.000 ; free physical = 4168 ; free virtual = 39791
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.801 ; gain = 0.000 ; free physical = 4168 ; free virtual = 39791
Read Physdb Files: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2088.801 ; gain = 0.000 ; free physical = 4168 ; free virtual = 39791
Restored from archive | CPU: 0.060000 secs | Memory: 1.522255 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2088.801 ; gain = 5.938 ; free physical = 4168 ; free virtual = 39791
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.801 ; gain = 0.000 ; free physical = 4168 ; free virtual = 39791
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2088.801 ; gain = 621.215 ; free physical = 4168 ; free virtual = 39791
Command: write_bitstream -force stop_watch_top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/user23/data/tools/xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15303328 bits.
Writing bitstream ./stop_watch_top.bit...
Writing bitstream ./stop_watch_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2613.156 ; gain = 524.355 ; free physical = 3773 ; free virtual = 39401
INFO: [Common 17-206] Exiting Vivado at Thu Dec 11 14:48:01 2025...

*** Running vivado
    with args -log stop_watch_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source stop_watch_top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Dec 11 14:50:14 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source stop_watch_top.tcl -notrace
Command: open_checkpoint stop_watch_top_routed.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1468.613 ; gain = 0.000 ; free physical = 5014 ; free virtual = 40640
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1475.613 ; gain = 0.000 ; free physical = 4695 ; free virtual = 40610
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.801 ; gain = 0.000 ; free physical = 4172 ; free virtual = 39915
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2088.801 ; gain = 0.000 ; free physical = 4172 ; free virtual = 39915
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2088.801 ; gain = 0.000 ; free physical = 4172 ; free virtual = 39915
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.801 ; gain = 0.000 ; free physical = 4172 ; free virtual = 39915
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.801 ; gain = 0.000 ; free physical = 4172 ; free virtual = 39915
Read Physdb Files: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2088.801 ; gain = 0.000 ; free physical = 4172 ; free virtual = 39915
Restored from archive | CPU: 0.050000 secs | Memory: 1.522255 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2088.801 ; gain = 5.938 ; free physical = 4172 ; free virtual = 39915
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.801 ; gain = 0.000 ; free physical = 4172 ; free virtual = 39915
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2088.801 ; gain = 684.668 ; free physical = 4172 ; free virtual = 39915
Command: write_bitstream -force stop_watch_top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/user23/data/tools/xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15303328 bits.
Writing bitstream ./stop_watch_top.bit...
Writing bitstream ./stop_watch_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2613.156 ; gain = 524.355 ; free physical = 3516 ; free virtual = 39499
INFO: [Common 17-206] Exiting Vivado at Thu Dec 11 14:50:36 2025...
