-- Copyright (C) 2023  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

-- DATE "05/24/2023 23:07:46"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mini_project IS
    PORT (
	horiz_sync_out : OUT std_logic;
	clk : IN std_logic;
	sw7 : IN std_logic;
	mouse_data : INOUT std_logic;
	mouse_clk : INOUT std_logic;
	btn_reset : IN std_logic;
	sw_gamemode : IN std_logic;
	vert_sync_out : OUT std_logic;
	blue_out : OUT std_logic_vector(3 DOWNTO 0);
	green_out : OUT std_logic_vector(3 DOWNTO 0);
	red_out : OUT std_logic_vector(3 DOWNTO 0);
	seg0 : OUT std_logic_vector(6 DOWNTO 0);
	seg1 : OUT std_logic_vector(6 DOWNTO 0);
	seg2 : OUT std_logic_vector(6 DOWNTO 0);
	seg3 : OUT std_logic_vector(6 DOWNTO 0);
	btn_start : IN std_logic;
	btn_pause : IN std_logic
	);
END mini_project;

-- Design Ports Information
-- horiz_sync_out	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vert_sync_out	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- blue_out[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- blue_out[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- blue_out[1]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- blue_out[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- green_out[3]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- green_out[2]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- green_out[1]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- green_out[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- red_out[3]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- red_out[2]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- red_out[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- red_out[0]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg0[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg0[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg0[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg0[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg0[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg0[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg0[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[2]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- btn_start	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- btn_pause	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mouse_data	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mouse_clk	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- btn_reset	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw_gamemode	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw7	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF mini_project IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_horiz_sync_out : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_sw7 : std_logic;
SIGNAL ww_btn_reset : std_logic;
SIGNAL ww_sw_gamemode : std_logic;
SIGNAL ww_vert_sync_out : std_logic;
SIGNAL ww_blue_out : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_green_out : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_red_out : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_seg0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seg1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seg2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seg3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_btn_start : std_logic;
SIGNAL ww_btn_pause : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \btn_start~input_o\ : std_logic;
SIGNAL \btn_pause~input_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|fb_clkin\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTEN0\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|wire_generic_pll1_outclk\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\ : std_logic;
SIGNAL \mouse_clk~input_o\ : std_logic;
SIGNAL \inst11|filter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst11|Equal2~0_combout\ : std_logic;
SIGNAL \inst11|Equal1~0_combout\ : std_logic;
SIGNAL \inst11|MOUSE_CLK_FILTER~0_combout\ : std_logic;
SIGNAL \inst11|MOUSE_CLK_FILTER~q\ : std_logic;
SIGNAL \inst11|SHIFTOUT[9]~feeder_combout\ : std_logic;
SIGNAL \inst11|inhibit_wait_count[0]~0_combout\ : std_logic;
SIGNAL \inst11|Add0~6\ : std_logic;
SIGNAL \inst11|Add0~1_sumout\ : std_logic;
SIGNAL \inst11|Selector0~0_combout\ : std_logic;
SIGNAL \inst11|mouse_state.INHIBIT_TRANS~q\ : std_logic;
SIGNAL \inst11|Add0~41_sumout\ : std_logic;
SIGNAL \inst11|Add0~42\ : std_logic;
SIGNAL \inst11|Add0~37_sumout\ : std_logic;
SIGNAL \inst11|Add0~38\ : std_logic;
SIGNAL \inst11|Add0~33_sumout\ : std_logic;
SIGNAL \inst11|Add0~34\ : std_logic;
SIGNAL \inst11|Add0~29_sumout\ : std_logic;
SIGNAL \inst11|Add0~30\ : std_logic;
SIGNAL \inst11|Add0~25_sumout\ : std_logic;
SIGNAL \inst11|Add0~26\ : std_logic;
SIGNAL \inst11|Add0~21_sumout\ : std_logic;
SIGNAL \inst11|Add0~22\ : std_logic;
SIGNAL \inst11|Add0~17_sumout\ : std_logic;
SIGNAL \inst11|Add0~18\ : std_logic;
SIGNAL \inst11|Add0~13_sumout\ : std_logic;
SIGNAL \inst11|Add0~14\ : std_logic;
SIGNAL \inst11|Add0~9_sumout\ : std_logic;
SIGNAL \inst11|Add0~10\ : std_logic;
SIGNAL \inst11|Add0~5_sumout\ : std_logic;
SIGNAL \inst11|Selector1~0_combout\ : std_logic;
SIGNAL \inst11|mouse_state.LOAD_COMMAND~q\ : std_logic;
SIGNAL \inst11|INCNT~3_combout\ : std_logic;
SIGNAL \inst11|OUTCNT~0_combout\ : std_logic;
SIGNAL \inst11|send_char~0_combout\ : std_logic;
SIGNAL \inst11|send_char~q\ : std_logic;
SIGNAL \inst11|output_ready~0_combout\ : std_logic;
SIGNAL \inst11|OUTCNT~1_combout\ : std_logic;
SIGNAL \inst11|OUTCNT~3_combout\ : std_logic;
SIGNAL \inst11|OUTCNT~2_combout\ : std_logic;
SIGNAL \inst11|LessThan0~0_combout\ : std_logic;
SIGNAL \inst11|output_ready~q\ : std_logic;
SIGNAL \inst11|mouse_state.LOAD_COMMAND2~q\ : std_logic;
SIGNAL \inst11|Selector3~0_combout\ : std_logic;
SIGNAL \inst11|mouse_state.WAIT_OUTPUT_READY~q\ : std_logic;
SIGNAL \inst11|INCNT[3]~1_combout\ : std_logic;
SIGNAL \inst11|INCNT~2_combout\ : std_logic;
SIGNAL \inst11|INCNT~0_combout\ : std_logic;
SIGNAL \inst11|INCNT~4_combout\ : std_logic;
SIGNAL \mouse_data~input_o\ : std_logic;
SIGNAL \inst11|READ_CHAR~0_combout\ : std_logic;
SIGNAL \inst11|READ_CHAR~q\ : std_logic;
SIGNAL \inst11|LessThan1~0_combout\ : std_logic;
SIGNAL \inst11|iready_set~1_combout\ : std_logic;
SIGNAL \inst11|iready_set~q\ : std_logic;
SIGNAL \inst11|Selector4~0_combout\ : std_logic;
SIGNAL \inst11|mouse_state.WAIT_CMD_ACK~q\ : std_logic;
SIGNAL \inst11|mouse_state.INPUT_PACKETS~0_combout\ : std_logic;
SIGNAL \inst11|mouse_state.INPUT_PACKETS~q\ : std_logic;
SIGNAL \inst11|Selector6~0_combout\ : std_logic;
SIGNAL \inst11|send_data~q\ : std_logic;
SIGNAL \inst11|MOUSE_DATA_BUF~0_combout\ : std_logic;
SIGNAL \inst11|SHIFTOUT[8]~3_combout\ : std_logic;
SIGNAL \inst11|SHIFTOUT[4]~2_combout\ : std_logic;
SIGNAL \inst11|SHIFTOUT[3]~1_combout\ : std_logic;
SIGNAL \inst11|SHIFTOUT[2]~0_combout\ : std_logic;
SIGNAL \inst11|MOUSE_DATA_BUF~q\ : std_logic;
SIGNAL \inst11|WideOr4~combout\ : std_logic;
SIGNAL \inst3|Add0~21_sumout\ : std_logic;
SIGNAL \inst3|h_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|h_count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Add0~2\ : std_logic;
SIGNAL \inst3|Add0~37_sumout\ : std_logic;
SIGNAL \inst3|Add0~38\ : std_logic;
SIGNAL \inst3|Add0~33_sumout\ : std_logic;
SIGNAL \inst3|Add0~34\ : std_logic;
SIGNAL \inst3|Add0~29_sumout\ : std_logic;
SIGNAL \inst3|h_count[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Equal0~0_combout\ : std_logic;
SIGNAL \inst3|Equal0~1_combout\ : std_logic;
SIGNAL \inst3|Add0~22\ : std_logic;
SIGNAL \inst3|Add0~25_sumout\ : std_logic;
SIGNAL \inst3|Add0~26\ : std_logic;
SIGNAL \inst3|Add0~9_sumout\ : std_logic;
SIGNAL \inst3|Add0~10\ : std_logic;
SIGNAL \inst3|Add0~13_sumout\ : std_logic;
SIGNAL \inst3|Add0~14\ : std_logic;
SIGNAL \inst3|Add0~17_sumout\ : std_logic;
SIGNAL \inst3|Add0~18\ : std_logic;
SIGNAL \inst3|Add0~5_sumout\ : std_logic;
SIGNAL \inst3|Add0~6\ : std_logic;
SIGNAL \inst3|Add0~1_sumout\ : std_logic;
SIGNAL \inst3|process_0~1_combout\ : std_logic;
SIGNAL \inst3|process_0~0_combout\ : std_logic;
SIGNAL \inst3|process_0~8_combout\ : std_logic;
SIGNAL \inst3|horiz_sync~q\ : std_logic;
SIGNAL \inst3|Add1~37_sumout\ : std_logic;
SIGNAL \inst3|h_count[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Equal1~0_combout\ : std_logic;
SIGNAL \inst3|LessThan1~0_combout\ : std_logic;
SIGNAL \inst3|process_0~4_combout\ : std_logic;
SIGNAL \inst3|v_count[1]~0_combout\ : std_logic;
SIGNAL \inst3|Add1~6\ : std_logic;
SIGNAL \inst3|Add1~1_sumout\ : std_logic;
SIGNAL \inst3|v_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Add1~2\ : std_logic;
SIGNAL \inst3|Add1~25_sumout\ : std_logic;
SIGNAL \inst3|Add1~26\ : std_logic;
SIGNAL \inst3|Add1~21_sumout\ : std_logic;
SIGNAL \inst3|Add1~22\ : std_logic;
SIGNAL \inst3|Add1~9_sumout\ : std_logic;
SIGNAL \inst3|Add1~10\ : std_logic;
SIGNAL \inst3|Add1~13_sumout\ : std_logic;
SIGNAL \inst3|Add1~14\ : std_logic;
SIGNAL \inst3|Add1~17_sumout\ : std_logic;
SIGNAL \inst3|Add1~18\ : std_logic;
SIGNAL \inst3|Add1~29_sumout\ : std_logic;
SIGNAL \inst3|v_count[9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|h_count[9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|v_count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|process_0~5_combout\ : std_logic;
SIGNAL \inst3|process_0~6_combout\ : std_logic;
SIGNAL \inst3|process_0~7_combout\ : std_logic;
SIGNAL \inst3|Add1~38\ : std_logic;
SIGNAL \inst3|Add1~33_sumout\ : std_logic;
SIGNAL \inst3|Add1~34\ : std_logic;
SIGNAL \inst3|Add1~5_sumout\ : std_logic;
SIGNAL \inst3|LessThan7~0_combout\ : std_logic;
SIGNAL \inst3|process_0~2_combout\ : std_logic;
SIGNAL \inst3|process_0~3_combout\ : std_logic;
SIGNAL \inst3|vert_sync~q\ : std_logic;
SIGNAL \inst3|LessThan7~1_combout\ : std_logic;
SIGNAL \inst3|pixel_row[4]~feeder_combout\ : std_logic;
SIGNAL \inst3|pixel_row[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst6|Add2~0_combout\ : std_logic;
SIGNAL \inst3|v_count[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst15|Add0~81_sumout\ : std_logic;
SIGNAL \inst15|v_health~0_combout\ : std_logic;
SIGNAL \inst14|last_vert_sync~q\ : std_logic;
SIGNAL \inst14|pipe_collision~0_combout\ : std_logic;
SIGNAL \inst2|Add4~30\ : std_logic;
SIGNAL \inst2|Add4~26\ : std_logic;
SIGNAL \inst2|Add4~22\ : std_logic;
SIGNAL \inst2|Add4~18\ : std_logic;
SIGNAL \inst2|Add4~14\ : std_logic;
SIGNAL \inst2|Add4~10\ : std_logic;
SIGNAL \inst2|Add4~6\ : std_logic;
SIGNAL \inst2|Add4~1_sumout\ : std_logic;
SIGNAL \inst9|StateReg:activate~feeder_combout\ : std_logic;
SIGNAL \inst9|StateReg:activate~q\ : std_logic;
SIGNAL \inst9|Currstate~4_combout\ : std_logic;
SIGNAL \inst9|Currstate~3_combout\ : std_logic;
SIGNAL \inst2|Add7~4_combout\ : std_logic;
SIGNAL \inst9|Currstate[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst9|Currstate~5_combout\ : std_logic;
SIGNAL \inst9|Currstate[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst9|Currstate~7_combout\ : std_logic;
SIGNAL \inst9|Currstate~6_combout\ : std_logic;
SIGNAL \inst9|Currstate~0_combout\ : std_logic;
SIGNAL \inst9|Currstate~1_combout\ : std_logic;
SIGNAL \inst9|Currstate~2_combout\ : std_logic;
SIGNAL \inst9|Currstate[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst9|Currstate[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add7~0_combout\ : std_logic;
SIGNAL \sw_gamemode~input_o\ : std_logic;
SIGNAL \btn_reset~input_o\ : std_logic;
SIGNAL \inst8|v_game_state~1_combout\ : std_logic;
SIGNAL \inst8|game_state[1]~0_combout\ : std_logic;
SIGNAL \inst5|Equal1~0_combout\ : std_logic;
SIGNAL \inst2|Add10~1_sumout\ : std_logic;
SIGNAL \inst2|Add9~81_sumout\ : std_logic;
SIGNAL \inst2|count~1_combout\ : std_logic;
SIGNAL \inst2|Add9~82\ : std_logic;
SIGNAL \inst2|Add9~49_sumout\ : std_logic;
SIGNAL \inst2|Add10~30\ : std_logic;
SIGNAL \inst2|Add10~25_sumout\ : std_logic;
SIGNAL \inst2|speed_level~6_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[11]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[12]~q\ : std_logic;
SIGNAL \inst2|LessThan7~1_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[31]~q\ : std_logic;
SIGNAL \inst2|Add10~106\ : std_logic;
SIGNAL \inst2|Add10~101_sumout\ : std_logic;
SIGNAL \inst2|speed_level~25_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[22]~q\ : std_logic;
SIGNAL \inst2|Add10~102\ : std_logic;
SIGNAL \inst2|Add10~97_sumout\ : std_logic;
SIGNAL \inst2|speed_level~24_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[23]~q\ : std_logic;
SIGNAL \inst2|Add10~98\ : std_logic;
SIGNAL \inst2|Add10~93_sumout\ : std_logic;
SIGNAL \inst2|speed_level~23_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[24]~q\ : std_logic;
SIGNAL \inst2|Add10~94\ : std_logic;
SIGNAL \inst2|Add10~89_sumout\ : std_logic;
SIGNAL \inst2|speed_level~22_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[25]~q\ : std_logic;
SIGNAL \inst2|Add10~90\ : std_logic;
SIGNAL \inst2|Add10~85_sumout\ : std_logic;
SIGNAL \inst2|speed_level~21_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[26]~q\ : std_logic;
SIGNAL \inst2|Add10~86\ : std_logic;
SIGNAL \inst2|Add10~125_sumout\ : std_logic;
SIGNAL \inst2|speed_level~31_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[27]~q\ : std_logic;
SIGNAL \inst2|Add10~126\ : std_logic;
SIGNAL \inst2|Add10~121_sumout\ : std_logic;
SIGNAL \inst2|speed_level~30_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[28]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add10~122\ : std_logic;
SIGNAL \inst2|Add10~117_sumout\ : std_logic;
SIGNAL \inst2|speed_level~29_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[29]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add10~118\ : std_logic;
SIGNAL \inst2|Add10~113_sumout\ : std_logic;
SIGNAL \inst2|speed_level~28_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[30]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add10~114\ : std_logic;
SIGNAL \inst2|Add10~45_sumout\ : std_logic;
SIGNAL \inst2|speed_level~11_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[31]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[10]~0_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add10~26\ : std_logic;
SIGNAL \inst2|Add10~21_sumout\ : std_logic;
SIGNAL \inst2|speed_level~5_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add10~22\ : std_logic;
SIGNAL \inst2|Add10~17_sumout\ : std_logic;
SIGNAL \inst2|speed_level~4_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add10~18\ : std_logic;
SIGNAL \inst2|Add10~13_sumout\ : std_logic;
SIGNAL \inst2|speed_level~3_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add10~14\ : std_logic;
SIGNAL \inst2|Add10~5_sumout\ : std_logic;
SIGNAL \inst2|speed_level~1_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add10~6\ : std_logic;
SIGNAL \inst2|Add10~9_sumout\ : std_logic;
SIGNAL \inst2|speed_level~2_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add10~10\ : std_logic;
SIGNAL \inst2|Add10~41_sumout\ : std_logic;
SIGNAL \inst2|speed_level~10_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[10]~q\ : std_logic;
SIGNAL \inst2|Add10~42\ : std_logic;
SIGNAL \inst2|Add10~57_sumout\ : std_logic;
SIGNAL \inst2|speed_level~14_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[11]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add10~58\ : std_logic;
SIGNAL \inst2|Add10~53_sumout\ : std_logic;
SIGNAL \inst2|speed_level~13_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add10~54\ : std_logic;
SIGNAL \inst2|Add10~49_sumout\ : std_logic;
SIGNAL \inst2|speed_level~12_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[13]~q\ : std_logic;
SIGNAL \inst2|Add10~50\ : std_logic;
SIGNAL \inst2|Add10~81_sumout\ : std_logic;
SIGNAL \inst2|speed_level~20_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[14]~q\ : std_logic;
SIGNAL \inst2|Add10~82\ : std_logic;
SIGNAL \inst2|Add10~77_sumout\ : std_logic;
SIGNAL \inst2|speed_level~19_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[15]~q\ : std_logic;
SIGNAL \inst2|Add10~78\ : std_logic;
SIGNAL \inst2|Add10~73_sumout\ : std_logic;
SIGNAL \inst2|speed_level~18_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[16]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add10~74\ : std_logic;
SIGNAL \inst2|Add10~69_sumout\ : std_logic;
SIGNAL \inst2|speed_level~17_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[17]~q\ : std_logic;
SIGNAL \inst2|Add10~70\ : std_logic;
SIGNAL \inst2|Add10~65_sumout\ : std_logic;
SIGNAL \inst2|speed_level~16_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[18]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add10~66\ : std_logic;
SIGNAL \inst2|Add10~61_sumout\ : std_logic;
SIGNAL \inst2|speed_level~15_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[19]~q\ : std_logic;
SIGNAL \inst2|Add10~62\ : std_logic;
SIGNAL \inst2|Add10~109_sumout\ : std_logic;
SIGNAL \inst2|speed_level~27_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[20]~q\ : std_logic;
SIGNAL \inst2|Add10~110\ : std_logic;
SIGNAL \inst2|Add10~105_sumout\ : std_logic;
SIGNAL \inst2|speed_level~26_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[21]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[24]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|LessThan7~3_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[6]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[7]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[9]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[8]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[5]~q\ : std_logic;
SIGNAL \inst2|LessThan7~4_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[4]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[30]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[29]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[28]~q\ : std_logic;
SIGNAL \inst2|LessThan7~5_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[16]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[18]~q\ : std_logic;
SIGNAL \inst2|LessThan7~2_combout\ : std_logic;
SIGNAL \inst2|LessThan7~0_combout\ : std_logic;
SIGNAL \inst2|LessThan7~8_combout\ : std_logic;
SIGNAL \inst2|count[22]~0_combout\ : std_logic;
SIGNAL \inst2|count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add9~50\ : std_logic;
SIGNAL \inst2|Add9~41_sumout\ : std_logic;
SIGNAL \inst2|Add9~42\ : std_logic;
SIGNAL \inst2|Add9~37_sumout\ : std_logic;
SIGNAL \inst2|Add9~38\ : std_logic;
SIGNAL \inst2|Add9~33_sumout\ : std_logic;
SIGNAL \inst2|count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add9~34\ : std_logic;
SIGNAL \inst2|Add9~77_sumout\ : std_logic;
SIGNAL \inst2|Add9~78\ : std_logic;
SIGNAL \inst2|Add9~25_sumout\ : std_logic;
SIGNAL \inst2|Add9~26\ : std_logic;
SIGNAL \inst2|Add9~73_sumout\ : std_logic;
SIGNAL \inst2|Add9~74\ : std_logic;
SIGNAL \inst2|Add9~69_sumout\ : std_logic;
SIGNAL \inst2|count[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add9~70\ : std_logic;
SIGNAL \inst2|Add9~65_sumout\ : std_logic;
SIGNAL \inst2|Add9~66\ : std_logic;
SIGNAL \inst2|Add9~61_sumout\ : std_logic;
SIGNAL \inst2|count[10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add9~62\ : std_logic;
SIGNAL \inst2|Add9~57_sumout\ : std_logic;
SIGNAL \inst2|count[11]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add9~58\ : std_logic;
SIGNAL \inst2|Add9~125_sumout\ : std_logic;
SIGNAL \inst2|Add9~126\ : std_logic;
SIGNAL \inst2|Add9~121_sumout\ : std_logic;
SIGNAL \inst2|Add9~122\ : std_logic;
SIGNAL \inst2|Add9~117_sumout\ : std_logic;
SIGNAL \inst2|Add9~118\ : std_logic;
SIGNAL \inst2|Add9~113_sumout\ : std_logic;
SIGNAL \inst2|Add9~114\ : std_logic;
SIGNAL \inst2|Add9~105_sumout\ : std_logic;
SIGNAL \inst2|Add9~106\ : std_logic;
SIGNAL \inst2|Add9~101_sumout\ : std_logic;
SIGNAL \inst2|Add9~102\ : std_logic;
SIGNAL \inst2|Add9~97_sumout\ : std_logic;
SIGNAL \inst2|Add9~98\ : std_logic;
SIGNAL \inst2|Add9~93_sumout\ : std_logic;
SIGNAL \inst2|Add9~94\ : std_logic;
SIGNAL \inst2|Add9~109_sumout\ : std_logic;
SIGNAL \inst2|count[20]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add9~110\ : std_logic;
SIGNAL \inst2|Add9~89_sumout\ : std_logic;
SIGNAL \inst2|Add9~90\ : std_logic;
SIGNAL \inst2|Add9~85_sumout\ : std_logic;
SIGNAL \inst2|Add9~86\ : std_logic;
SIGNAL \inst2|Add9~5_sumout\ : std_logic;
SIGNAL \inst2|Add9~6\ : std_logic;
SIGNAL \inst2|Add9~1_sumout\ : std_logic;
SIGNAL \inst2|Move_Pipe~0_combout\ : std_logic;
SIGNAL \inst2|count[29]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add9~2\ : std_logic;
SIGNAL \inst2|Add9~29_sumout\ : std_logic;
SIGNAL \inst2|count[25]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add9~30\ : std_logic;
SIGNAL \inst2|Add9~53_sumout\ : std_logic;
SIGNAL \inst2|count[26]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add9~54\ : std_logic;
SIGNAL \inst2|Add9~45_sumout\ : std_logic;
SIGNAL \inst2|count[27]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add9~46\ : std_logic;
SIGNAL \inst2|Add9~21_sumout\ : std_logic;
SIGNAL \inst2|count[28]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add9~22\ : std_logic;
SIGNAL \inst2|Add9~17_sumout\ : std_logic;
SIGNAL \inst2|count[30]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add9~18\ : std_logic;
SIGNAL \inst2|Add9~13_sumout\ : std_logic;
SIGNAL \inst2|Add9~14\ : std_logic;
SIGNAL \inst2|Add9~9_sumout\ : std_logic;
SIGNAL \inst2|Move_Pipe~1_combout\ : std_logic;
SIGNAL \inst2|count[9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Move_Pipe~3_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe~2_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe~5_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe~4_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe~6_combout\ : std_logic;
SIGNAL \inst2|LessThan7~6_combout\ : std_logic;
SIGNAL \inst2|LessThan7~7_combout\ : std_logic;
SIGNAL \inst2|speed_level~0_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[0]~q\ : std_logic;
SIGNAL \inst2|Add10~2\ : std_logic;
SIGNAL \inst2|Add10~37_sumout\ : std_logic;
SIGNAL \inst2|speed_level~9_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add10~38\ : std_logic;
SIGNAL \inst2|Add10~33_sumout\ : std_logic;
SIGNAL \inst2|speed_level~8_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[2]~q\ : std_logic;
SIGNAL \inst2|Add10~34\ : std_logic;
SIGNAL \inst2|Add10~29_sumout\ : std_logic;
SIGNAL \inst2|speed_level~7_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[3]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:current_speed[10]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:current_speed[9]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:current_speed[8]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:current_speed[7]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:current_speed[6]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:current_speed[5]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:current_speed[4]~q\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \inst2|pipe_x_pos[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Move_Pipe:current_speed[2]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:speed_level[1]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:current_speed[1]~q\ : std_logic;
SIGNAL \inst2|pipe_x_pos[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|pipe_x_pos[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|LessThan6~0_combout\ : std_logic;
SIGNAL \inst2|current_speed~0_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:current_speed[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:current_speed[0]~q\ : std_logic;
SIGNAL \inst2|Add8~1_sumout\ : std_logic;
SIGNAL \inst2|pipe_x_pos[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add8~2\ : std_logic;
SIGNAL \inst2|Add8~3\ : std_logic;
SIGNAL \inst2|Add8~37_sumout\ : std_logic;
SIGNAL \inst2|Add8~38\ : std_logic;
SIGNAL \inst2|Add8~39\ : std_logic;
SIGNAL \inst2|Add8~33_sumout\ : std_logic;
SIGNAL \inst2|Add8~34\ : std_logic;
SIGNAL \inst2|Add8~35\ : std_logic;
SIGNAL \inst2|Add8~30\ : std_logic;
SIGNAL \inst2|Add8~31\ : std_logic;
SIGNAL \inst2|Add8~25_sumout\ : std_logic;
SIGNAL \inst2|Add8~26\ : std_logic;
SIGNAL \inst2|Add8~27\ : std_logic;
SIGNAL \inst2|Add8~21_sumout\ : std_logic;
SIGNAL \inst2|Add8~22\ : std_logic;
SIGNAL \inst2|Add8~23\ : std_logic;
SIGNAL \inst2|Add8~17_sumout\ : std_logic;
SIGNAL \inst2|Add8~18\ : std_logic;
SIGNAL \inst2|Add8~19\ : std_logic;
SIGNAL \inst2|Add8~13_sumout\ : std_logic;
SIGNAL \inst2|pipe_x_pos[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add8~14\ : std_logic;
SIGNAL \inst2|Add8~15\ : std_logic;
SIGNAL \inst2|Add8~5_sumout\ : std_logic;
SIGNAL \inst2|Add8~6\ : std_logic;
SIGNAL \inst2|Add8~7\ : std_logic;
SIGNAL \inst2|Add8~9_sumout\ : std_logic;
SIGNAL \inst2|pipe_x_pos[9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add8~10\ : std_logic;
SIGNAL \inst2|Add8~11\ : std_logic;
SIGNAL \inst2|Add8~41_sumout\ : std_logic;
SIGNAL \inst2|pipe_x_pos[3]~0_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:current_speed[3]~q\ : std_logic;
SIGNAL \inst2|Add8~29_sumout\ : std_logic;
SIGNAL \inst2|pipe_x_pos[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|LessThan6~1_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:v_height_gap[0]~0_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:v_height_gap[8]~q\ : std_logic;
SIGNAL \inst2|Add4~5_sumout\ : std_logic;
SIGNAL \inst2|pipe_on~9_combout\ : std_logic;
SIGNAL \inst2|Add5~38_cout\ : std_logic;
SIGNAL \inst2|Add5~30\ : std_logic;
SIGNAL \inst2|Add5~26\ : std_logic;
SIGNAL \inst2|Add5~22\ : std_logic;
SIGNAL \inst2|Add5~18\ : std_logic;
SIGNAL \inst2|Add5~14\ : std_logic;
SIGNAL \inst2|Add5~10\ : std_logic;
SIGNAL \inst2|Add5~6\ : std_logic;
SIGNAL \inst2|Add5~34\ : std_logic;
SIGNAL \inst2|Add5~1_sumout\ : std_logic;
SIGNAL \inst2|Add4~9_sumout\ : std_logic;
SIGNAL \inst2|Add4~13_sumout\ : std_logic;
SIGNAL \inst2|Add7~2_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:v_height_gap[6]~q\ : std_logic;
SIGNAL \inst2|Add7~1_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:v_height_gap[7]~q\ : std_logic;
SIGNAL \inst2|Add7~3_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:v_height_gap[5]~q\ : std_logic;
SIGNAL \inst2|Add4~17_sumout\ : std_logic;
SIGNAL \inst2|Add4~21_sumout\ : std_logic;
SIGNAL \inst2|Move_Pipe:v_height_gap[4]~q\ : std_logic;
SIGNAL \inst2|Add4~25_sumout\ : std_logic;
SIGNAL \inst2|Move_Pipe:v_height_gap[1]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:v_height_gap[0]~q\ : std_logic;
SIGNAL \inst2|LessThan4~4_combout\ : std_logic;
SIGNAL \inst2|Add4~29_sumout\ : std_logic;
SIGNAL \inst2|Move_Pipe:v_height_gap[2]~q\ : std_logic;
SIGNAL \inst2|Move_Pipe:v_height_gap[3]~0_combout\ : std_logic;
SIGNAL \inst2|Move_Pipe:v_height_gap[3]~q\ : std_logic;
SIGNAL \inst2|LessThan4~5_combout\ : std_logic;
SIGNAL \inst2|LessThan4~6_combout\ : std_logic;
SIGNAL \inst2|LessThan4~3_combout\ : std_logic;
SIGNAL \inst2|pipe_on~10_combout\ : std_logic;
SIGNAL \inst2|Add5~9_sumout\ : std_logic;
SIGNAL \inst2|Add5~13_sumout\ : std_logic;
SIGNAL \inst2|Add5~17_sumout\ : std_logic;
SIGNAL \inst2|Add5~21_sumout\ : std_logic;
SIGNAL \inst2|Add5~29_sumout\ : std_logic;
SIGNAL \inst2|LessThan5~3_combout\ : std_logic;
SIGNAL \inst2|Add5~25_sumout\ : std_logic;
SIGNAL \inst2|LessThan5~4_combout\ : std_logic;
SIGNAL \inst2|LessThan5~6_combout\ : std_logic;
SIGNAL \inst2|Add5~5_sumout\ : std_logic;
SIGNAL \inst2|LessThan5~0_combout\ : std_logic;
SIGNAL \inst2|pipe_on~8_combout\ : std_logic;
SIGNAL \inst2|Add5~33_sumout\ : std_logic;
SIGNAL \inst2|pipe_on~0_combout\ : std_logic;
SIGNAL \inst2|pipe_on~11_combout\ : std_logic;
SIGNAL \inst2|pipe_x_pos[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|pipe_x_pos[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add1~38\ : std_logic;
SIGNAL \inst2|Add1~34\ : std_logic;
SIGNAL \inst2|Add1~30\ : std_logic;
SIGNAL \inst2|Add1~26\ : std_logic;
SIGNAL \inst2|Add1~22\ : std_logic;
SIGNAL \inst2|Add1~18\ : std_logic;
SIGNAL \inst2|Add1~14\ : std_logic;
SIGNAL \inst2|Add1~10\ : std_logic;
SIGNAL \inst2|Add1~5_sumout\ : std_logic;
SIGNAL \inst2|Add1~9_sumout\ : std_logic;
SIGNAL \inst3|LessThan6~0_combout\ : std_logic;
SIGNAL \inst2|Add1~6\ : std_logic;
SIGNAL \inst2|Add1~1_sumout\ : std_logic;
SIGNAL \inst2|Add1~13_sumout\ : std_logic;
SIGNAL \inst2|Add1~17_sumout\ : std_logic;
SIGNAL \inst2|Add1~21_sumout\ : std_logic;
SIGNAL \inst2|LessThan1~5_combout\ : std_logic;
SIGNAL \inst2|Add1~25_sumout\ : std_logic;
SIGNAL \inst2|Add1~29_sumout\ : std_logic;
SIGNAL \inst2|Add1~37_sumout\ : std_logic;
SIGNAL \inst2|Add1~33_sumout\ : std_logic;
SIGNAL \inst2|LessThan1~2_combout\ : std_logic;
SIGNAL \inst2|LessThan1~6_combout\ : std_logic;
SIGNAL \inst2|LessThan1~7_combout\ : std_logic;
SIGNAL \inst2|LessThan1~8_combout\ : std_logic;
SIGNAL \inst2|pipe_on~12_combout\ : std_logic;
SIGNAL \inst2|Add0~34\ : std_logic;
SIGNAL \inst2|Add0~30\ : std_logic;
SIGNAL \inst2|Add0~26\ : std_logic;
SIGNAL \inst2|Add0~22\ : std_logic;
SIGNAL \inst2|Add0~18\ : std_logic;
SIGNAL \inst2|Add0~14\ : std_logic;
SIGNAL \inst2|Add0~9_sumout\ : std_logic;
SIGNAL \inst2|LessThan0~1_combout\ : std_logic;
SIGNAL \inst2|Add0~10\ : std_logic;
SIGNAL \inst2|Add0~5_sumout\ : std_logic;
SIGNAL \inst2|Add0~6\ : std_logic;
SIGNAL \inst2|Add0~1_sumout\ : std_logic;
SIGNAL \inst2|LessThan0~0_combout\ : std_logic;
SIGNAL \inst2|Add0~25_sumout\ : std_logic;
SIGNAL \inst2|Add0~21_sumout\ : std_logic;
SIGNAL \inst2|Add0~29_sumout\ : std_logic;
SIGNAL \inst2|Add0~33_sumout\ : std_logic;
SIGNAL \inst2|LessThan0~3_combout\ : std_logic;
SIGNAL \inst2|LessThan0~4_combout\ : std_logic;
SIGNAL \inst2|Add0~13_sumout\ : std_logic;
SIGNAL \inst2|Add0~17_sumout\ : std_logic;
SIGNAL \inst2|LessThan0~2_combout\ : std_logic;
SIGNAL \inst2|LessThan0~5_combout\ : std_logic;
SIGNAL \inst2|LessThan3~0_combout\ : std_logic;
SIGNAL \inst2|LessThan3~1_combout\ : std_logic;
SIGNAL \inst2|pipe_on~4_combout\ : std_logic;
SIGNAL \inst2|Add0~2\ : std_logic;
SIGNAL \inst2|Add0~37_sumout\ : std_logic;
SIGNAL \inst2|Add1~2\ : std_logic;
SIGNAL \inst2|Add1~41_sumout\ : std_logic;
SIGNAL \inst2|pipe_on~5_combout\ : std_logic;
SIGNAL \inst2|pipe_on~6_combout\ : std_logic;
SIGNAL \inst14|pipe_collision~1_combout\ : std_logic;
SIGNAL \inst14|pipe_collision~q\ : std_logic;
SIGNAL \sw7~input_o\ : std_logic;
SIGNAL \inst15|Add1~125_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[3]~0_combout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[0]~q\ : std_logic;
SIGNAL \inst15|Add1~126\ : std_logic;
SIGNAL \inst15|Add1~121_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[1]~q\ : std_logic;
SIGNAL \inst15|Add1~122\ : std_logic;
SIGNAL \inst15|Add1~77_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[2]~q\ : std_logic;
SIGNAL \inst15|Add1~78\ : std_logic;
SIGNAL \inst15|Add1~73_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[3]~q\ : std_logic;
SIGNAL \inst15|Add1~74\ : std_logic;
SIGNAL \inst15|Add1~81_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[4]~q\ : std_logic;
SIGNAL \inst15|Add1~82\ : std_logic;
SIGNAL \inst15|Add1~85_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[5]~q\ : std_logic;
SIGNAL \inst15|Add1~86\ : std_logic;
SIGNAL \inst15|Add1~109_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[6]~q\ : std_logic;
SIGNAL \inst15|Add1~110\ : std_logic;
SIGNAL \inst15|Add1~113_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[7]~q\ : std_logic;
SIGNAL \inst15|Add1~114\ : std_logic;
SIGNAL \inst15|Add1~117_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[8]~q\ : std_logic;
SIGNAL \inst15|Add1~118\ : std_logic;
SIGNAL \inst15|Add1~49_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[9]~q\ : std_logic;
SIGNAL \inst15|Add1~50\ : std_logic;
SIGNAL \inst15|Add1~53_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[10]~q\ : std_logic;
SIGNAL \inst15|Add1~54\ : std_logic;
SIGNAL \inst15|Add1~57_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[11]~q\ : std_logic;
SIGNAL \inst15|Add1~58\ : std_logic;
SIGNAL \inst15|Add1~61_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[12]~q\ : std_logic;
SIGNAL \inst15|Add1~62\ : std_logic;
SIGNAL \inst15|Add1~65_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[13]~q\ : std_logic;
SIGNAL \inst15|Add1~66\ : std_logic;
SIGNAL \inst15|Add1~5_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[14]~q\ : std_logic;
SIGNAL \inst15|Add1~6\ : std_logic;
SIGNAL \inst15|Add1~69_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[15]~q\ : std_logic;
SIGNAL \inst15|Add1~70\ : std_logic;
SIGNAL \inst15|Add1~25_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[16]~q\ : std_logic;
SIGNAL \inst15|Add1~26\ : std_logic;
SIGNAL \inst15|Add1~41_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[17]~q\ : std_logic;
SIGNAL \inst15|Add1~42\ : std_logic;
SIGNAL \inst15|Add1~9_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[18]~q\ : std_logic;
SIGNAL \inst15|Add1~10\ : std_logic;
SIGNAL \inst15|Add1~13_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[19]~q\ : std_logic;
SIGNAL \inst15|Add1~14\ : std_logic;
SIGNAL \inst15|Add1~17_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[20]~q\ : std_logic;
SIGNAL \inst15|Add1~18\ : std_logic;
SIGNAL \inst15|Add1~21_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[21]~q\ : std_logic;
SIGNAL \inst15|Add1~22\ : std_logic;
SIGNAL \inst15|Add1~89_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[22]~q\ : std_logic;
SIGNAL \inst15|Add1~90\ : std_logic;
SIGNAL \inst15|Add1~105_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[23]~q\ : std_logic;
SIGNAL \inst15|Add1~106\ : std_logic;
SIGNAL \inst15|Add1~93_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[24]~q\ : std_logic;
SIGNAL \inst15|Add1~94\ : std_logic;
SIGNAL \inst15|Add1~97_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[25]~q\ : std_logic;
SIGNAL \inst15|Add1~98\ : std_logic;
SIGNAL \inst15|Add1~101_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[26]~q\ : std_logic;
SIGNAL \inst15|Add1~102\ : std_logic;
SIGNAL \inst15|Add1~29_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[27]~q\ : std_logic;
SIGNAL \inst15|Add1~30\ : std_logic;
SIGNAL \inst15|Add1~33_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[28]~q\ : std_logic;
SIGNAL \inst15|Add1~34\ : std_logic;
SIGNAL \inst15|Add1~37_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[29]~q\ : std_logic;
SIGNAL \inst15|Add1~38\ : std_logic;
SIGNAL \inst15|Add1~45_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[30]~q\ : std_logic;
SIGNAL \inst15|Add1~46\ : std_logic;
SIGNAL \inst15|Add1~1_sumout\ : std_logic;
SIGNAL \inst15|damage:invincibility_count[31]~q\ : std_logic;
SIGNAL \inst15|LessThan0~2_combout\ : std_logic;
SIGNAL \inst15|LessThan0~0_combout\ : std_logic;
SIGNAL \inst15|LessThan0~4_combout\ : std_logic;
SIGNAL \inst15|LessThan0~3_combout\ : std_logic;
SIGNAL \inst15|LessThan0~1_combout\ : std_logic;
SIGNAL \inst15|LessThan0~5_combout\ : std_logic;
SIGNAL \inst15|invincibility_on~0_combout\ : std_logic;
SIGNAL \inst15|damage:invincibility_on~q\ : std_logic;
SIGNAL \inst15|damage:v_health[1]~0_combout\ : std_logic;
SIGNAL \inst15|damage:v_health[0]~q\ : std_logic;
SIGNAL \inst15|Add0~82\ : std_logic;
SIGNAL \inst15|Add0~85_sumout\ : std_logic;
SIGNAL \inst15|v_health~1_combout\ : std_logic;
SIGNAL \inst15|damage:v_health[1]~q\ : std_logic;
SIGNAL \inst15|Add0~86\ : std_logic;
SIGNAL \inst15|Add0~29_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[2]~q\ : std_logic;
SIGNAL \inst15|Add0~30\ : std_logic;
SIGNAL \inst15|Add0~1_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[3]~q\ : std_logic;
SIGNAL \inst15|Add0~2\ : std_logic;
SIGNAL \inst15|Add0~5_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[4]~q\ : std_logic;
SIGNAL \inst15|Add0~6\ : std_logic;
SIGNAL \inst15|Add0~89_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[5]~q\ : std_logic;
SIGNAL \inst15|Add0~90\ : std_logic;
SIGNAL \inst15|Add0~93_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[6]~q\ : std_logic;
SIGNAL \inst15|Add0~94\ : std_logic;
SIGNAL \inst15|Add0~97_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[7]~q\ : std_logic;
SIGNAL \inst15|Add0~98\ : std_logic;
SIGNAL \inst15|Add0~101_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[8]~q\ : std_logic;
SIGNAL \inst15|Add0~102\ : std_logic;
SIGNAL \inst15|Add0~105_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[9]~q\ : std_logic;
SIGNAL \inst15|Add0~106\ : std_logic;
SIGNAL \inst15|Add0~109_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[10]~q\ : std_logic;
SIGNAL \inst15|Add0~110\ : std_logic;
SIGNAL \inst15|Add0~113_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[11]~q\ : std_logic;
SIGNAL \inst15|Add0~114\ : std_logic;
SIGNAL \inst15|Add0~13_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[12]~q\ : std_logic;
SIGNAL \inst15|Add0~14\ : std_logic;
SIGNAL \inst15|Add0~117_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[13]~q\ : std_logic;
SIGNAL \inst15|Add0~118\ : std_logic;
SIGNAL \inst15|Add0~121_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[14]~q\ : std_logic;
SIGNAL \inst15|Add0~122\ : std_logic;
SIGNAL \inst15|Add0~125_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[15]~q\ : std_logic;
SIGNAL \inst15|Add0~126\ : std_logic;
SIGNAL \inst15|Add0~57_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[16]~q\ : std_logic;
SIGNAL \inst15|Add0~58\ : std_logic;
SIGNAL \inst15|Add0~61_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[17]~q\ : std_logic;
SIGNAL \inst15|Add0~62\ : std_logic;
SIGNAL \inst15|Add0~65_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[18]~q\ : std_logic;
SIGNAL \inst15|Add0~66\ : std_logic;
SIGNAL \inst15|Add0~69_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[19]~q\ : std_logic;
SIGNAL \inst15|Add0~70\ : std_logic;
SIGNAL \inst15|Add0~73_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[20]~q\ : std_logic;
SIGNAL \inst15|Add0~74\ : std_logic;
SIGNAL \inst15|Add0~77_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[21]~q\ : std_logic;
SIGNAL \inst15|Equal1~3_combout\ : std_logic;
SIGNAL \inst15|Add0~78\ : std_logic;
SIGNAL \inst15|Add0~33_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[22]~q\ : std_logic;
SIGNAL \inst15|Add0~34\ : std_logic;
SIGNAL \inst15|Add0~37_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[23]~q\ : std_logic;
SIGNAL \inst15|Add0~38\ : std_logic;
SIGNAL \inst15|Add0~41_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[24]~q\ : std_logic;
SIGNAL \inst15|Add0~42\ : std_logic;
SIGNAL \inst15|Add0~45_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[25]~q\ : std_logic;
SIGNAL \inst15|Add0~46\ : std_logic;
SIGNAL \inst15|Add0~49_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[26]~q\ : std_logic;
SIGNAL \inst15|Add0~50\ : std_logic;
SIGNAL \inst15|Add0~53_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[27]~q\ : std_logic;
SIGNAL \inst15|Equal1~2_combout\ : std_logic;
SIGNAL \inst15|Equal1~0_combout\ : std_logic;
SIGNAL \inst15|Equal1~5_combout\ : std_logic;
SIGNAL \inst15|Add0~54\ : std_logic;
SIGNAL \inst15|Add0~9_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[28]~q\ : std_logic;
SIGNAL \inst15|Add0~10\ : std_logic;
SIGNAL \inst15|Add0~25_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[29]~q\ : std_logic;
SIGNAL \inst15|Add0~26\ : std_logic;
SIGNAL \inst15|Add0~21_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[30]~q\ : std_logic;
SIGNAL \inst15|Add0~22\ : std_logic;
SIGNAL \inst15|Add0~17_sumout\ : std_logic;
SIGNAL \inst15|damage:v_health[31]~q\ : std_logic;
SIGNAL \inst15|Equal1~1_combout\ : std_logic;
SIGNAL \inst15|Equal1~4_combout\ : std_logic;
SIGNAL \inst15|Equal1~6_combout\ : std_logic;
SIGNAL \inst15|dead~0_combout\ : std_logic;
SIGNAL \inst15|dead~q\ : std_logic;
SIGNAL \inst8|v_game_state~0_combout\ : std_logic;
SIGNAL \inst7|Equal1~0_combout\ : std_logic;
SIGNAL \inst6|bird_y_pos[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst6|bird_y_pos[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst6|LessThan5~0_combout\ : std_logic;
SIGNAL \inst11|iready_set~0_combout\ : std_logic;
SIGNAL \inst11|PACKET_COUNT[0]~1_combout\ : std_logic;
SIGNAL \inst11|PACKET_COUNT[1]~0_combout\ : std_logic;
SIGNAL \inst11|SHIFTIN[0]~0_combout\ : std_logic;
SIGNAL \inst11|PACKET_CHAR1[0]~1_combout\ : std_logic;
SIGNAL \inst11|PACKET_CHAR1[0]~0_combout\ : std_logic;
SIGNAL \inst11|left_button~1_combout\ : std_logic;
SIGNAL \inst11|left_button~0_combout\ : std_logic;
SIGNAL \inst11|left_button~q\ : std_logic;
SIGNAL \inst6|bird_y_motion~1_combout\ : std_logic;
SIGNAL \inst6|LessThan4~0_combout\ : std_logic;
SIGNAL \inst6|bird_y_motion[1]~2_combout\ : std_logic;
SIGNAL \inst6|bird_y_motion~3_combout\ : std_logic;
SIGNAL \inst6|Add6~33_sumout\ : std_logic;
SIGNAL \inst6|bird_y_pos[0]~feeder_combout\ : std_logic;
SIGNAL \inst6|Add6~34\ : std_logic;
SIGNAL \inst6|Add6~29_sumout\ : std_logic;
SIGNAL \inst6|bird_y_pos[1]~feeder_combout\ : std_logic;
SIGNAL \inst6|bird_y_pos[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst6|Add6~30\ : std_logic;
SIGNAL \inst6|Add6~25_sumout\ : std_logic;
SIGNAL \inst6|bird_y_pos[2]~feeder_combout\ : std_logic;
SIGNAL \inst6|Add6~26\ : std_logic;
SIGNAL \inst6|Add6~21_sumout\ : std_logic;
SIGNAL \inst6|bird_y_pos[3]~feeder_combout\ : std_logic;
SIGNAL \inst6|Add6~22\ : std_logic;
SIGNAL \inst6|Add6~17_sumout\ : std_logic;
SIGNAL \inst6|bird_y_pos[4]~feeder_combout\ : std_logic;
SIGNAL \inst6|Add6~18\ : std_logic;
SIGNAL \inst6|Add6~13_sumout\ : std_logic;
SIGNAL \inst6|bird_y_pos[5]~feeder_combout\ : std_logic;
SIGNAL \inst6|bird_y_pos[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst6|Add6~14\ : std_logic;
SIGNAL \inst6|Add6~9_sumout\ : std_logic;
SIGNAL \inst6|bird_y_pos[6]~feeder_combout\ : std_logic;
SIGNAL \inst6|Add6~10\ : std_logic;
SIGNAL \inst6|Add6~5_sumout\ : std_logic;
SIGNAL \inst6|bird_y_pos[7]~feeder_combout\ : std_logic;
SIGNAL \inst6|Add6~6\ : std_logic;
SIGNAL \inst6|Add6~2\ : std_logic;
SIGNAL \inst6|Add6~37_sumout\ : std_logic;
SIGNAL \inst6|bird_y_pos[9]~feeder_combout\ : std_logic;
SIGNAL \inst6|bird_y_motion~0_combout\ : std_logic;
SIGNAL \inst6|Add6~1_sumout\ : std_logic;
SIGNAL \inst6|bird_y_pos[8]~feeder_combout\ : std_logic;
SIGNAL \inst6|LessThan2~0_combout\ : std_logic;
SIGNAL \inst6|bird_y_pos[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst6|Add3~18\ : std_logic;
SIGNAL \inst6|Add3~14\ : std_logic;
SIGNAL \inst6|Add3~10\ : std_logic;
SIGNAL \inst6|Add3~6\ : std_logic;
SIGNAL \inst6|Add3~1_sumout\ : std_logic;
SIGNAL \inst6|LessThan3~0_combout\ : std_logic;
SIGNAL \inst6|bird_y_pos[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst6|bird_y_pos[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst6|LessThan3~3_combout\ : std_logic;
SIGNAL \inst6|Add3~17_sumout\ : std_logic;
SIGNAL \inst6|LessThan3~4_combout\ : std_logic;
SIGNAL \inst6|Add3~9_sumout\ : std_logic;
SIGNAL \inst6|Add3~5_sumout\ : std_logic;
SIGNAL \inst6|LessThan3~2_combout\ : std_logic;
SIGNAL \inst6|Add3~13_sumout\ : std_logic;
SIGNAL \inst6|LessThan3~5_combout\ : std_logic;
SIGNAL \inst6|Add2~1_combout\ : std_logic;
SIGNAL \inst6|Add2~2_combout\ : std_logic;
SIGNAL \inst6|LessThan2~1_combout\ : std_logic;
SIGNAL \inst6|LessThan2~3_combout\ : std_logic;
SIGNAL \inst6|LessThan2~2_combout\ : std_logic;
SIGNAL \inst6|LessThan2~4_combout\ : std_logic;
SIGNAL \inst6|LessThan2~5_combout\ : std_logic;
SIGNAL \inst6|Add0~22\ : std_logic;
SIGNAL \inst6|Add0~25_sumout\ : std_logic;
SIGNAL \inst6|Add0~26\ : std_logic;
SIGNAL \inst6|Add0~18\ : std_logic;
SIGNAL \inst6|Add0~6\ : std_logic;
SIGNAL \inst6|Add0~9_sumout\ : std_logic;
SIGNAL \inst6|LessThan0~1_combout\ : std_logic;
SIGNAL \inst6|Add0~10\ : std_logic;
SIGNAL \inst6|Add0~13_sumout\ : std_logic;
SIGNAL \inst6|Add0~21_sumout\ : std_logic;
SIGNAL \inst6|Add0~5_sumout\ : std_logic;
SIGNAL \inst6|bird_on~3_combout\ : std_logic;
SIGNAL \inst6|Add0~14\ : std_logic;
SIGNAL \inst6|Add0~1_sumout\ : std_logic;
SIGNAL \inst6|LessThan3~6_combout\ : std_logic;
SIGNAL \inst6|Add0~17_sumout\ : std_logic;
SIGNAL \inst6|LessThan0~0_combout\ : std_logic;
SIGNAL \inst6|bird_on~1_combout\ : std_logic;
SIGNAL \inst6|LessThan1~0_combout\ : std_logic;
SIGNAL \inst6|bird_y_pos[9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst6|bird_on~0_combout\ : std_logic;
SIGNAL \inst6|bird_on~2_combout\ : std_logic;
SIGNAL \inst6|Add3~2\ : std_logic;
SIGNAL \inst6|Add3~21_sumout\ : std_logic;
SIGNAL \inst6|bird_on~4_combout\ : std_logic;
SIGNAL \inst6|LessThan3~1_combout\ : std_logic;
SIGNAL \inst6|bird_on~combout\ : std_logic;
SIGNAL \inst3|video_on_h~q\ : std_logic;
SIGNAL \inst3|video_on_v~q\ : std_logic;
SIGNAL \inst3|video_on~combout\ : std_logic;
SIGNAL \inst2|LessThan4~0_combout\ : std_logic;
SIGNAL \inst2|LessThan4~1_combout\ : std_logic;
SIGNAL \inst2|LessThan4~2_combout\ : std_logic;
SIGNAL \inst2|pipe_on~2_combout\ : std_logic;
SIGNAL \inst2|LessThan5~2_combout\ : std_logic;
SIGNAL \inst2|LessThan5~5_combout\ : std_logic;
SIGNAL \inst2|LessThan5~1_combout\ : std_logic;
SIGNAL \inst2|pipe_on~1_combout\ : std_logic;
SIGNAL \inst2|LessThan1~0_combout\ : std_logic;
SIGNAL \inst2|LessThan1~1_combout\ : std_logic;
SIGNAL \inst2|LessThan1~3_combout\ : std_logic;
SIGNAL \inst2|LessThan1~4_combout\ : std_logic;
SIGNAL \inst2|pipe_on~3_combout\ : std_logic;
SIGNAL \inst2|pipe_on~7_combout\ : std_logic;
SIGNAL \inst3|blue_out[3]~0_combout\ : std_logic;
SIGNAL \inst3|blue_out[2]~1_combout\ : std_logic;
SIGNAL \inst3|blue_out[3]~2_combout\ : std_logic;
SIGNAL \inst3|blue_out[2]~3_combout\ : std_logic;
SIGNAL \inst5|green~0_combout\ : std_logic;
SIGNAL \inst6|LessThan3~7_combout\ : std_logic;
SIGNAL \inst6|LessThan3~8_combout\ : std_logic;
SIGNAL \inst6|LessThan3~9_combout\ : std_logic;
SIGNAL \inst6|LessThan3~10_combout\ : std_logic;
SIGNAL \inst3|blue_out[0]~4_combout\ : std_logic;
SIGNAL \inst3|blue_out[0]~5_combout\ : std_logic;
SIGNAL \inst3|green_out[3]~0_combout\ : std_logic;
SIGNAL \inst2|LessThan0~6_combout\ : std_logic;
SIGNAL \inst2|LessThan0~7_combout\ : std_logic;
SIGNAL \inst2|LessThan0~8_combout\ : std_logic;
SIGNAL \inst2|LessThan0~9_combout\ : std_logic;
SIGNAL \inst2|LessThan0~10_combout\ : std_logic;
SIGNAL \inst2|pipe_on~13_combout\ : std_logic;
SIGNAL \inst2|pipe_on~14_combout\ : std_logic;
SIGNAL \inst3|green_out[1]~1_combout\ : std_logic;
SIGNAL \inst3|green_out[0]~2_combout\ : std_logic;
SIGNAL \inst6|LessThan3~11_combout\ : std_logic;
SIGNAL \inst6|LessThan3~12_combout\ : std_logic;
SIGNAL \inst3|red_out[3]~0_combout\ : std_logic;
SIGNAL \inst3|red_out[3]~1_combout\ : std_logic;
SIGNAL \inst7|Add0~81_sumout\ : std_logic;
SIGNAL \inst7|count[0]~0_combout\ : std_logic;
SIGNAL \inst7|Add0~82\ : std_logic;
SIGNAL \inst7|Add0~113_sumout\ : std_logic;
SIGNAL \inst7|Add0~114\ : std_logic;
SIGNAL \inst7|Add0~77_sumout\ : std_logic;
SIGNAL \inst7|Add0~78\ : std_logic;
SIGNAL \inst7|Add0~73_sumout\ : std_logic;
SIGNAL \inst7|Add0~74\ : std_logic;
SIGNAL \inst7|Add0~69_sumout\ : std_logic;
SIGNAL \inst7|Add0~70\ : std_logic;
SIGNAL \inst7|Add0~65_sumout\ : std_logic;
SIGNAL \inst7|Add0~66\ : std_logic;
SIGNAL \inst7|Add0~61_sumout\ : std_logic;
SIGNAL \inst7|Add0~62\ : std_logic;
SIGNAL \inst7|Add0~57_sumout\ : std_logic;
SIGNAL \inst7|Add0~58\ : std_logic;
SIGNAL \inst7|Add0~125_sumout\ : std_logic;
SIGNAL \inst7|Add0~126\ : std_logic;
SIGNAL \inst7|Add0~121_sumout\ : std_logic;
SIGNAL \inst7|Add0~122\ : std_logic;
SIGNAL \inst7|Add0~117_sumout\ : std_logic;
SIGNAL \inst7|Add0~118\ : std_logic;
SIGNAL \inst7|Add0~109_sumout\ : std_logic;
SIGNAL \inst7|Add0~110\ : std_logic;
SIGNAL \inst7|Add0~105_sumout\ : std_logic;
SIGNAL \inst7|Add0~106\ : std_logic;
SIGNAL \inst7|Add0~101_sumout\ : std_logic;
SIGNAL \inst7|Add0~102\ : std_logic;
SIGNAL \inst7|Add0~97_sumout\ : std_logic;
SIGNAL \inst7|Add0~98\ : std_logic;
SIGNAL \inst7|Add0~93_sumout\ : std_logic;
SIGNAL \inst7|Add0~94\ : std_logic;
SIGNAL \inst7|Add0~89_sumout\ : std_logic;
SIGNAL \inst7|Add0~90\ : std_logic;
SIGNAL \inst7|Add0~85_sumout\ : std_logic;
SIGNAL \inst7|Add0~86\ : std_logic;
SIGNAL \inst7|Add0~5_sumout\ : std_logic;
SIGNAL \inst7|Add0~6\ : std_logic;
SIGNAL \inst7|Add0~1_sumout\ : std_logic;
SIGNAL \inst7|Add0~2\ : std_logic;
SIGNAL \inst7|Add0~29_sumout\ : std_logic;
SIGNAL \inst7|Add0~30\ : std_logic;
SIGNAL \inst7|Add0~25_sumout\ : std_logic;
SIGNAL \inst7|Add0~26\ : std_logic;
SIGNAL \inst7|Add0~21_sumout\ : std_logic;
SIGNAL \inst7|Add0~22\ : std_logic;
SIGNAL \inst7|Add0~17_sumout\ : std_logic;
SIGNAL \inst7|Add0~18\ : std_logic;
SIGNAL \inst7|Add0~13_sumout\ : std_logic;
SIGNAL \inst7|Add0~14\ : std_logic;
SIGNAL \inst7|Add0~9_sumout\ : std_logic;
SIGNAL \inst7|Add0~10\ : std_logic;
SIGNAL \inst7|Add0~53_sumout\ : std_logic;
SIGNAL \inst7|count[26]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|Add0~54\ : std_logic;
SIGNAL \inst7|Add0~49_sumout\ : std_logic;
SIGNAL \inst7|Add0~50\ : std_logic;
SIGNAL \inst7|Add0~45_sumout\ : std_logic;
SIGNAL \inst7|Add0~46\ : std_logic;
SIGNAL \inst7|Add0~41_sumout\ : std_logic;
SIGNAL \inst7|Add0~42\ : std_logic;
SIGNAL \inst7|Add0~37_sumout\ : std_logic;
SIGNAL \inst7|Add0~38\ : std_logic;
SIGNAL \inst7|Add0~33_sumout\ : std_logic;
SIGNAL \inst7|Equal0~2_combout\ : std_logic;
SIGNAL \inst7|count[12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|count[11]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|Equal0~5_combout\ : std_logic;
SIGNAL \inst7|Equal0~0_combout\ : std_logic;
SIGNAL \inst7|Equal0~1_combout\ : std_logic;
SIGNAL \inst7|count[15]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|count[16]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|Equal0~4_combout\ : std_logic;
SIGNAL \inst7|count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|count[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|Equal0~3_combout\ : std_logic;
SIGNAL \inst7|Equal0~6_combout\ : std_logic;
SIGNAL \inst7|tmp~0_combout\ : std_logic;
SIGNAL \inst7|tmp~q\ : std_logic;
SIGNAL \inst7|Add1~1_sumout\ : std_logic;
SIGNAL \inst7|LessThan0~0_combout\ : std_logic;
SIGNAL \inst7|LessThan0~1_combout\ : std_logic;
SIGNAL \inst5|Equal1~1_combout\ : std_logic;
SIGNAL \inst7|Add1~2\ : std_logic;
SIGNAL \inst7|Add1~5_sumout\ : std_logic;
SIGNAL \inst7|Add1~6\ : std_logic;
SIGNAL \inst7|Add1~9_sumout\ : std_logic;
SIGNAL \inst7|Add1~10\ : std_logic;
SIGNAL \inst7|Add1~13_sumout\ : std_logic;
SIGNAL \inst7|Add1~14\ : std_logic;
SIGNAL \inst7|Add1~53_sumout\ : std_logic;
SIGNAL \inst7|Add1~54\ : std_logic;
SIGNAL \inst7|Add1~49_sumout\ : std_logic;
SIGNAL \inst7|Add1~50\ : std_logic;
SIGNAL \inst7|Add1~45_sumout\ : std_logic;
SIGNAL \inst7|Add1~46\ : std_logic;
SIGNAL \inst7|Add1~41_sumout\ : std_logic;
SIGNAL \inst7|Add1~42\ : std_logic;
SIGNAL \inst7|Add1~33_sumout\ : std_logic;
SIGNAL \inst7|Add1~34\ : std_logic;
SIGNAL \inst7|Add1~37_sumout\ : std_logic;
SIGNAL \inst7|Add1~38\ : std_logic;
SIGNAL \inst7|Add1~29_sumout\ : std_logic;
SIGNAL \inst7|Add1~30\ : std_logic;
SIGNAL \inst7|Add1~25_sumout\ : std_logic;
SIGNAL \inst7|Add1~26\ : std_logic;
SIGNAL \inst7|Add1~21_sumout\ : std_logic;
SIGNAL \inst7|Add1~22\ : std_logic;
SIGNAL \inst7|Add1~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~18\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~19\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~10\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~11\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~2\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~3\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[45]~16_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[45]~15_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[43]~43_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[43]~44_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~26_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[44]~29_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[44]~30_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[43]~45_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[42]~58_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~30_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~26\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[60]~14_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[60]~17_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[59]~31_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[58]~42_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[58]~46_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[56]~70_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~34_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~30\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[90]~12_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[75]~13_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[75]~18_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[74]~28_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[74]~32_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[73]~47_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[72]~57_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[72]~60_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[71]~71_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[70]~81_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~29_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~38_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~34\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~30\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[90]~19_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[89]~33_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[88]~41_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[88]~48_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[87]~61_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[86]~69_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[86]~72_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[85]~82_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[84]~90_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~29_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~33_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~42_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~38\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~34\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~30\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~26\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~22\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~18\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[105]~11_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[105]~20_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[104]~27_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[104]~34_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[103]~49_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[102]~56_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[102]~62_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[100]~80_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[100]~83_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[99]~91_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~29_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[98]~98_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~33_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_13~37_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~46_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~42\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~38\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~34\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[135]~9_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[120]~10_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[120]~21_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[119]~35_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[118]~40_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[118]~50_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[117]~63_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[116]~68_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[116]~74_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[115]~84_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[114]~89_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[114]~92_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[113]~99_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~33_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[112]~104_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~37_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_14~41_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~14_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~50\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~46\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[135]~22_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[134]~26_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[134]~36_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[133]~51_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[132]~55_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[132]~64_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[131]~75_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[130]~79_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[130]~85_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[129]~93_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[128]~97_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[128]~100_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[127]~105_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~45_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[126]~109_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~49_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~18_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~54\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~50\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~46\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~42\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[165]~7_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[150]~8_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[150]~23_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[149]~37_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[148]~39_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[147]~65_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[146]~67_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[146]~76_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[145]~86_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~41_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[144]~94_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[143]~101_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~45_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[142]~103_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~49_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[142]~106_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[141]~110_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~53_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[140]~4_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~22_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~58\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~54\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~50\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~46\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~42\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[165]~24_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[164]~25_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[164]~38_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[163]~53_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[162]~54_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[162]~66_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[161]~77_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~41_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[160]~78_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[160]~87_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~95_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~45_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~96_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~49_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~102_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~107_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~53_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~108_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~57_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~111_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[155]~5_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[154]~2_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~62_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~58_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~54_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~50_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~46_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~42_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~38_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~34_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\ : std_logic;
SIGNAL \inst7|Count_Score:v_all_off~0_combout\ : std_logic;
SIGNAL \inst7|Count_Score:v_all_off~q\ : std_logic;
SIGNAL \inst1|Mux0~0_combout\ : std_logic;
SIGNAL \inst1|Mux1~0_combout\ : std_logic;
SIGNAL \inst1|Mux2~0_combout\ : std_logic;
SIGNAL \inst1|Mux3~0_combout\ : std_logic;
SIGNAL \inst1|Mux4~0_combout\ : std_logic;
SIGNAL \inst1|Mux5~0_combout\ : std_logic;
SIGNAL \inst1|Mux6~0_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[18]~38_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[18]~39_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[16]~35_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~22_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~6\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~18_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~22\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~23\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[17]~36_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[17]~37_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[16]~32_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[15]~28_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~22_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~30_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~26\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[57]~46_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[56]~57_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[22]~31_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[22]~33_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[21]~29_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[20]~24_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~14_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~10_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~34_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~30\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[75]~13_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[75]~14_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[74]~24_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[74]~25_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[73]~35_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[72]~45_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[72]~47_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[71]~58_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[70]~68_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~29_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[27]~27_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[27]~30_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[26]~25_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[25]~19_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~18_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~14_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~38_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~34\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~30\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[90]~12_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[90]~15_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[89]~26_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[88]~34_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[88]~36_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[87]~48_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[86]~56_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[86]~59_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[85]~69_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[84]~77_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~29_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~33_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[32]~23_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[32]~26_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[31]~20_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[30]~13_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_13~22_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_13~26\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_13~18_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~42_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~38\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~34\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~30\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~26\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~22\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~18\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[105]~11_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[105]~16_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[104]~23_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[104]~27_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[103]~37_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[102]~44_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[102]~49_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[101]~60_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[100]~67_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[100]~70_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[99]~78_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~29_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[98]~85_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~33_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_13~37_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[37]~18_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_13~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[37]~21_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[36]~14_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[35]~9_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_14~26_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_14~22_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~46_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~42\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~38\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~34\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[120]~10_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[120]~17_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[119]~28_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[118]~33_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[118]~38_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[117]~50_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[116]~55_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[116]~61_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[115]~71_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[114]~76_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[114]~79_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[113]~86_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~33_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[112]~91_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~37_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_14~41_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[42]~12_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[42]~15_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[41]~10_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[40]~5_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_3~26_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_3~6_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~14_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~50\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~46\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[135]~9_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[135]~18_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[134]~22_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[134]~29_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[133]~39_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[132]~43_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[132]~51_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[131]~62_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[130]~66_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[130]~72_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[129]~80_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[128]~84_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[128]~87_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[127]~92_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~45_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[126]~96_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~49_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[47]~8_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[47]~11_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[46]~6_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_4~26_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_4~6_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~18_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~54\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~50\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~46\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~42\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[150]~8_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[150]~19_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[149]~30_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[148]~32_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[148]~40_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[147]~52_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[146]~54_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[146]~63_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[145]~73_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[144]~75_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~41_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[144]~81_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[143]~88_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~45_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[142]~90_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~49_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[142]~93_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[141]~97_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~53_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[140]~4_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[52]~7_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[51]~2_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_5~26_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~22_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~58\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~54\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~50\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~46\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~42\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[155]~5_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[154]~2_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[57]~0_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[57]~3_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[56]~17_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[55]~22_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_6~18_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_6~14_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_6~10_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[165]~7_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[165]~20_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[164]~21_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[164]~31_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[163]~41_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[162]~42_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[162]~53_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[161]~64_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[160]~65_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~41_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[160]~74_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~82_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~45_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~49_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~83_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~89_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~94_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~53_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~57_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~95_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~98_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~62_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~58_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~54_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~50_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~46_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~42_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~38_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~34_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[185]~6_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[182]~0_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[184]~3_combout\ : std_logic;
SIGNAL \inst1|Mux7~0_combout\ : std_logic;
SIGNAL \inst1|Mux8~0_combout\ : std_logic;
SIGNAL \inst1|Mux9~0_combout\ : std_logic;
SIGNAL \inst1|Mux10~0_combout\ : std_logic;
SIGNAL \inst1|Mux11~0_combout\ : std_logic;
SIGNAL \inst1|Mux12~0_combout\ : std_logic;
SIGNAL \inst1|Mux13~0_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~6\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~7\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~11\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~15\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~19\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[21]~30_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[21]~31_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~22_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_10~23\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_10~19\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_10~15\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_10~11\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_10~7\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[71]~54_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[71]~55_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[21]~28_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[20]~24_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~14_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~10_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_11~34_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_11~30\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[71]~47_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[70]~59_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_11~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[27]~27_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[27]~29_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[26]~25_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[25]~19_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~18_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~14_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_12~38_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_12~34\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_12~30\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[89]~20_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[88]~28_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[88]~29_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[87]~38_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[86]~46_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[86]~48_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[85]~60_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[84]~68_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_12~29_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_12~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[32]~23_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[32]~26_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[31]~20_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[30]~13_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_13~22_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_13~26\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_13~18_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~42_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~38\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~34\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~30\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~26\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~22\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~18\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[105]~11_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[105]~12_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[104]~19_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[104]~21_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[103]~30_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~17_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[102]~37_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[102]~39_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[101]~49_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~21_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~25_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[100]~58_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[100]~61_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[99]~69_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~29_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[98]~76_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~33_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_13~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_13~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[37]~18_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[37]~21_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[36]~14_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[35]~9_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_14~26_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_14~22_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~46_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~42\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~38\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~34\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[120]~10_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[120]~13_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[119]~22_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[118]~27_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[118]~31_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[117]~40_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[116]~45_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[116]~50_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[115]~62_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[114]~67_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[114]~70_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[113]~77_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~33_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[112]~82_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~37_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_14~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[42]~12_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[42]~15_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[41]~10_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[40]~5_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~26_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~6_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~14_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~50\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~46\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[135]~9_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[135]~14_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[134]~18_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[134]~23_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[133]~32_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[132]~36_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[132]~41_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[131]~51_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[130]~57_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[130]~63_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[129]~71_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[128]~75_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[128]~78_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[127]~83_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~45_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[126]~87_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~49_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[47]~8_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[47]~11_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[46]~6_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[45]~1_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~26_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~6_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~18_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~54\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~50\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~46\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~42\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[165]~7_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[150]~8_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[150]~15_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[149]~24_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[148]~26_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[148]~33_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[147]~42_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[146]~44_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[146]~52_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[145]~64_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[144]~66_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~41_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[144]~72_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[143]~79_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~45_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~49_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[142]~81_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[142]~84_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[141]~88_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~53_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[140]~4_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[52]~4_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[52]~7_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[51]~2_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[50]~16_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~26_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~22_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~58\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~54\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~50\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~46\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~42\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[165]~16_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[164]~17_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[164]~25_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[163]~34_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[162]~35_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[162]~43_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[161]~53_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[160]~56_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~41_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[160]~65_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~73_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~45_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~74_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~49_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~80_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~85_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~53_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[156]~86_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~57_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[156]~89_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[155]~5_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[154]~2_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[57]~0_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[57]~3_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[56]~17_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[55]~22_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~18_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~14_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~10_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~62_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~58_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~54_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~50_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~46_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~42_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~38_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~34_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\ : std_logic;
SIGNAL \inst1|Mux14~0_combout\ : std_logic;
SIGNAL \inst1|Mux15~0_combout\ : std_logic;
SIGNAL \inst1|Mux16~0_combout\ : std_logic;
SIGNAL \inst1|Mux17~0_combout\ : std_logic;
SIGNAL \inst1|Mux18~0_combout\ : std_logic;
SIGNAL \inst1|Mux19~0_combout\ : std_logic;
SIGNAL \inst1|Mux20~0_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~7\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~11\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~15\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~19\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[26]~26_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[26]~27_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~14_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~10_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_11~23\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_11~19\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_11~15\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_11~11\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_11~7\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[85]~43_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[85]~44_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[26]~24_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[25]~19_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~18_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~14_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_12~34_cout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_12~30\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[100]~45_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[84]~54_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[84]~55_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_12~29_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[98]~63_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[32]~23_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[32]~25_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[31]~20_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[30]~13_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_13~22_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_13~26\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_13~18_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~42_cout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~38\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~34\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~30\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~26\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~22\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~18\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[103]~21_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~17_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[102]~28_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[102]~29_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[101]~36_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~21_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[100]~50_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~25_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[100]~51_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[99]~56_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~29_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~33_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_13~37_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[37]~18_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_13~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[37]~21_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[36]~14_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[35]~9_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_14~26_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_14~22_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~46_cout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~42\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~38\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~34\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[119]~15_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[118]~20_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[118]~22_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[117]~30_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[116]~35_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[116]~37_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[115]~46_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[114]~53_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[114]~57_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[113]~64_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~33_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[112]~69_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~37_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_14~41_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[42]~12_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[42]~15_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[41]~10_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[40]~5_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~26_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~6_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~14_cout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~50\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~46\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[135]~9_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[135]~10_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[134]~14_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[134]~16_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[133]~23_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[132]~27_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[132]~31_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[131]~38_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[130]~42_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[130]~47_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[129]~58_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[128]~62_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[128]~65_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[127]~70_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~45_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[126]~74_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~49_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[47]~8_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[47]~11_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[46]~6_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[45]~1_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~26_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~6_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~18_cout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~54\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~50\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~46\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~42\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[150]~8_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[150]~11_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[149]~17_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[148]~19_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[148]~24_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[147]~32_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[146]~34_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[146]~39_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[145]~48_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[144]~52_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~41_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[144]~59_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[143]~66_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~45_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[142]~68_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~49_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[142]~71_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[141]~75_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~53_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[140]~4_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[52]~4_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[52]~7_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[51]~2_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[50]~16_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~26_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~22_cout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~58\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~54\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~50\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~46\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~42\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[165]~7_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[165]~12_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[164]~13_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[164]~18_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[163]~25_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[162]~26_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[162]~33_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[161]~40_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[160]~41_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~41_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[160]~49_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[159]~60_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~45_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[158]~61_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~49_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[158]~67_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[157]~72_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~53_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[156]~73_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~57_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[156]~76_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[155]~5_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[154]~2_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[57]~0_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[57]~3_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[56]~17_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[55]~22_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~18_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~14_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~10_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~62_cout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~58_cout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~54_cout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~50_cout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~46_cout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~42_cout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~38_cout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~34_cout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[182]~0_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|StageOut[185]~6_combout\ : std_logic;
SIGNAL \inst1|Mux21~0_combout\ : std_logic;
SIGNAL \inst1|Mux22~0_combout\ : std_logic;
SIGNAL \inst1|Mux23~0_combout\ : std_logic;
SIGNAL \inst1|Mux24~0_combout\ : std_logic;
SIGNAL \inst1|Mux25~0_combout\ : std_logic;
SIGNAL \inst1|Mux26~0_combout\ : std_logic;
SIGNAL \inst1|Mux27~0_combout\ : std_logic;
SIGNAL \inst8|game_state\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|score_tmp\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst6|bird_y_pos\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst11|OUTCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst3|pixel_row\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|pipe_x_pos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst3|h_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst7|count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst11|PACKET_COUNT\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst3|v_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst11|INCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst3|pixel_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst9|Currstate\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst6|bird_y_motion\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst11|SHIFTOUT\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst11|inhibit_wait_count\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst11|PACKET_CHAR1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst11|filter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst11|SHIFTIN\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst11|ALT_INV_filter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst9|ALT_INV_Currstate[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst9|ALT_INV_Currstate[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst9|ALT_INV_Currstate[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst9|ALT_INV_Currstate[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_pixel_row[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_count[20]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_count[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_count[9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_count[10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_count[11]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_count[26]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_count[27]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_count[25]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_count[28]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_count[29]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_count[30]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[28]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[29]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[30]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[24]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[16]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[18]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[11]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[31]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|ALT_INV_count[11]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|ALT_INV_count[12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|ALT_INV_count[15]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|ALT_INV_count[16]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|ALT_INV_count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|ALT_INV_count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|ALT_INV_count[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|ALT_INV_count[26]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_v_count[9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_v_count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_v_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_h_count[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_h_count[9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_h_count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_h_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_h_count[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_x_pos[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_x_pos[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_x_pos[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_x_pos[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_x_pos[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_x_pos[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_x_pos[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_x_pos[9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_x_pos[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst6|ALT_INV_bird_y_pos[9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst6|ALT_INV_bird_y_pos[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst6|ALT_INV_bird_y_pos[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst6|ALT_INV_bird_y_pos[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst6|ALT_INV_bird_y_pos[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst6|ALT_INV_bird_y_pos[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst6|ALT_INV_bird_y_pos[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst6|ALT_INV_bird_y_pos[8]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sw7~input_o\ : std_logic;
SIGNAL \ALT_INV_sw_gamemode~input_o\ : std_logic;
SIGNAL \ALT_INV_btn_reset~input_o\ : std_logic;
SIGNAL \ALT_INV_mouse_data~input_o\ : std_logic;
SIGNAL \inst11|ALT_INV_PACKET_CHAR1[0]~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_left_button~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_inhibit_wait_count\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst11|ALT_INV_SHIFTOUT\ : std_logic_vector(9 DOWNTO 3);
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[156]~76_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[141]~75_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[126]~74_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[156]~73_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[156]~89_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[141]~88_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[126]~87_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[156]~86_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[156]~98_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[141]~97_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[126]~96_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[156]~95_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~111_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[141]~110_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[126]~109_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~108_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[157]~72_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[142]~71_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[127]~70_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[112]~69_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[142]~68_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[157]~85_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[142]~84_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[127]~83_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[112]~82_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[142]~81_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[157]~94_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[142]~93_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[127]~92_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[112]~91_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[142]~90_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[157]~107_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~106_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[127]~105_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[112]~104_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~103_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[158]~67_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[143]~66_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[128]~65_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[113]~64_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[98]~63_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[128]~62_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[158]~61_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[158]~80_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[143]~79_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[128]~78_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[113]~77_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[98]~76_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[128]~75_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[158]~74_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[158]~89_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[143]~88_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[128]~87_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[113]~86_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[98]~85_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[128]~84_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[158]~83_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~102_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[143]~101_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~100_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[113]~99_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[98]~98_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~97_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~96_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[159]~60_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[144]~59_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[129]~58_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[114]~57_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[99]~56_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[84]~55_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[84]~54_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[114]~53_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[144]~52_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[100]~51_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[100]~50_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[159]~73_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[144]~72_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[129]~71_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[114]~70_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[99]~69_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[84]~68_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[114]~67_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[144]~66_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[159]~82_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[144]~81_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[129]~80_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[114]~79_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[99]~78_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[84]~77_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[114]~76_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[144]~75_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[159]~95_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~94_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[129]~93_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~92_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~91_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~90_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~89_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~88_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[160]~49_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[145]~48_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[130]~47_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[115]~46_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[100]~45_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[85]~44_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[85]~43_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[130]~42_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[160]~41_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[160]~65_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[145]~64_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[130]~63_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[115]~62_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[100]~61_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[85]~60_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[70]~59_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[100]~58_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[130]~57_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[160]~56_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[71]~55_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[71]~54_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[160]~74_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[145]~73_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~72_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[115]~71_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[100]~70_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~69_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[70]~68_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[100]~67_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~66_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[160]~65_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~87_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[145]~86_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~85_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[115]~84_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~83_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~82_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~81_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~80_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~79_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~78_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[161]~40_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[146]~39_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[131]~38_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[116]~37_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[101]~36_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[116]~35_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[146]~34_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[161]~53_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[146]~52_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[131]~51_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[116]~50_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[101]~49_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[86]~48_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[71]~47_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[86]~46_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[116]~45_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[146]~44_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~39_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~38_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[161]~64_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[146]~63_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[131]~62_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[116]~61_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[101]~60_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~59_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[71]~58_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[56]~57_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~56_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[116]~55_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[146]~54_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~37_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~36_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[161]~77_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~76_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~75_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~74_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~73_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~72_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~71_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~70_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~69_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~68_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~67_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_mouse_state.WAIT_CMD_ACK~q\ : std_logic;
SIGNAL \inst11|ALT_INV_iready_set~q\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[26]~27_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[26]~26_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[162]~33_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[147]~32_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[132]~31_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[117]~30_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[102]~29_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[102]~28_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[132]~27_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[162]~26_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~31_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~30_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[162]~43_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[147]~42_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[132]~41_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[117]~40_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[102]~39_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[87]~38_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[102]~37_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[132]~36_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[162]~35_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~35_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~34_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[162]~53_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[147]~52_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~51_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[117]~50_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[102]~49_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~48_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~47_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~46_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~45_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[102]~44_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~43_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[162]~42_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~66_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[147]~65_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~64_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[117]~63_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~62_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~61_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~60_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~59_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~58_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~57_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~56_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~55_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~54_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_SHIFTIN\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst11|ALT_INV_OUTCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst11|ALT_INV_mouse_state.INPUT_PACKETS~q\ : std_logic;
SIGNAL \inst11|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_filter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[32]~25_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[26]~24_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[32]~23_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[163]~25_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[148]~24_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[133]~23_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[118]~22_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[103]~21_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[118]~20_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[148]~19_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[55]~22_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~21_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[31]~20_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~19_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~18_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~29_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~28_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~27_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[32]~26_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[26]~25_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[20]~24_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[32]~23_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[163]~34_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[148]~33_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[133]~32_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[118]~31_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[103]~30_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[88]~29_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[88]~28_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[118]~27_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[148]~26_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~22_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~21_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[31]~20_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~19_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~18_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~33_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~32_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~31_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~30_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~29_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~28_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~27_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~26_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~25_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~24_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~23_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[163]~41_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[148]~40_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[133]~39_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[118]~38_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[103]~37_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~36_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[73]~35_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~34_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[118]~33_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[148]~32_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~22_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~21_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~20_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~19_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~18_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[163]~53_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~52_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~51_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~50_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[103]~49_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~48_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~47_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~46_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~45_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~44_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~43_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~42_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~41_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~40_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~39_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan7~8_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe~6_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe~5_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|ALT_INV_Move_Pipe~3_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe~2_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan7~7_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan7~6_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan7~5_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan7~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan7~3_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan7~2_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan7~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan7~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_iready_set~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_INCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst11|ALT_INV_READ_CHAR~q\ : std_logic;
SIGNAL \inst11|ALT_INV_PACKET_COUNT\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst11|ALT_INV_PACKET_CHAR1\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst11|ALT_INV_output_ready~q\ : std_logic;
SIGNAL \inst11|ALT_INV_send_char~q\ : std_logic;
SIGNAL \inst11|ALT_INV_send_data~q\ : std_logic;
SIGNAL \inst11|ALT_INV_MOUSE_CLK_FILTER~q\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[164]~18_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[149]~17_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[134]~16_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[119]~15_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[134]~14_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[164]~13_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[56]~17_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[164]~25_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[149]~24_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[134]~23_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[119]~22_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[104]~21_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[89]~20_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[104]~19_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[134]~18_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[164]~17_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~17_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[164]~31_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[149]~30_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~29_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[119]~28_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~27_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[89]~26_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~25_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~24_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~23_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~22_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[164]~21_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~17_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~38_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[149]~37_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~36_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[119]~35_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~34_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[89]~33_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~32_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~31_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~30_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~29_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~28_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~27_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~26_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~25_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_current_speed~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[0]~q\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_left_button~q\ : std_logic;
SIGNAL \inst11|ALT_INV_mouse_state.LOAD_COMMAND2~q\ : std_logic;
SIGNAL \inst11|ALT_INV_mouse_state.LOAD_COMMAND~q\ : std_logic;
SIGNAL \inst11|ALT_INV_mouse_state.INHIBIT_TRANS~q\ : std_logic;
SIGNAL \inst11|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[42]~15_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[36]~14_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[42]~12_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[47]~11_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[41]~10_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[35]~9_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[47]~8_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[52]~7_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[46]~6_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[40]~5_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[52]~4_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[165]~12_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[150]~11_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[135]~10_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[150]~8_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[165]~7_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[57]~3_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~2_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[45]~1_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[57]~0_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[42]~15_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[36]~14_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[42]~12_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[47]~11_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[41]~10_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[35]~9_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[47]~8_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~7_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[46]~6_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[40]~5_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~4_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[165]~16_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[150]~15_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[135]~14_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[120]~13_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[105]~12_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[105]~11_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[120]~10_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[150]~8_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[165]~7_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~3_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~2_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~1_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~0_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~15_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~14_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~12_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~11_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~10_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~9_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~8_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~7_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~6_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~5_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~4_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[165]~20_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[150]~19_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~18_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[120]~17_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~16_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~15_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~14_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~13_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~12_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~11_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[120]~10_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[150]~8_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[165]~7_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~3_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~2_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~1_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~0_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~24_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~23_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~22_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~21_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~20_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~19_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~18_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~17_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~16_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~15_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~14_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~13_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~12_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~11_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~10_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~8_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~7_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:current_speed[0]~q\ : std_logic;
SIGNAL \inst9|ALT_INV_StateReg:activate~q\ : std_logic;
SIGNAL \inst6|ALT_INV_bird_y_motion\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst14|ALT_INV_pipe_collision~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_last_vert_sync~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_process_0~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_process_0~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_process_0~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_tmp~q\ : std_logic;
SIGNAL \inst9|ALT_INV_Currstate\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|ALT_INV_Add7~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan6~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan6~0_combout\ : std_logic;
SIGNAL \inst15|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \inst15|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \inst15|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \inst15|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \inst15|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \inst15|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \inst15|ALT_INV_Equal1~6_combout\ : std_logic;
SIGNAL \inst15|ALT_INV_Equal1~5_combout\ : std_logic;
SIGNAL \inst15|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[1]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[0]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \inst15|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \inst15|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \inst15|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_pipe_collision~q\ : std_logic;
SIGNAL \inst3|ALT_INV_process_0~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan7~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[155]~5_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[140]~4_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[154]~2_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[155]~5_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[140]~4_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[154]~2_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[155]~5_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[140]~4_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[154]~2_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[155]~5_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[140]~4_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[154]~2_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Count_Score:v_all_off~q\ : std_logic;
SIGNAL \inst3|ALT_INV_red_out[3]~0_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan3~12_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan3~11_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_on~14_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_on~13_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~10_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~9_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~8_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~7_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_blue_out[0]~4_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan3~10_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan3~9_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan3~8_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan3~7_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_green~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_blue_out[2]~3_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_on~12_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan1~8_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan1~7_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan1~6_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan1~5_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_on~11_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_on~10_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan4~6_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan4~5_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan4~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan4~3_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_on~9_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_on~8_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan5~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_blue_out[3]~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_video_on~combout\ : std_logic;
SIGNAL \inst3|ALT_INV_video_on_h~q\ : std_logic;
SIGNAL \inst3|ALT_INV_video_on_v~q\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_on~7_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_on~6_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_on~5_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_on~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_on~3_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan1~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan1~3_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_on~2_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan4~2_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan4~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_on~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_on~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan5~5_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan5~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan5~3_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:v_height_gap[1]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:v_height_gap[0]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:v_height_gap[2]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:v_height_gap[3]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:v_height_gap[4]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:v_height_gap[5]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan5~2_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan5~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:v_height_gap[6]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:v_height_gap[7]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:v_height_gap[8]~q\ : std_logic;
SIGNAL \inst6|ALT_INV_bird_on~combout\ : std_logic;
SIGNAL \inst6|ALT_INV_bird_on~4_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_bird_on~3_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_bird_on~2_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_bird_on~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_pixel_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|ALT_INV_bird_on~0_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan3~6_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan3~5_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan3~4_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan3~3_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan3~2_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan2~5_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan2~4_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan2~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_pixel_row\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|ALT_INV_LessThan2~2_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add2~2_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add2~1_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add2~0_combout\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_on~q\ : std_logic;
SIGNAL \inst8|ALT_INV_game_state\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst3|ALT_INV_vert_sync~q\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~57_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~57_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~57_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~57_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add9~81_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~125_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~121_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~117_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~113_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~109_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~105_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~101_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~97_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~93_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~89_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~85_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~81_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~77_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~73_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~69_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~65_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~61_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~57_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~53_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~49_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~45_sumout\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[0]~q\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~41_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~37_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~33_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~29_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~25_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~21_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~17_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~13_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~9_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~5_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add10~1_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[27]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[28]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[29]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[30]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[20]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[21]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[22]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[23]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[24]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[25]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[26]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[14]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[15]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[16]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[17]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[18]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[19]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[11]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[12]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[13]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[31]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[1]~q\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \inst7|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[10]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[2]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[3]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[4]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[5]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[6]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[7]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[9]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:speed_level[8]~q\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:current_speed[10]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:current_speed[1]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:current_speed[2]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:current_speed[3]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:current_speed[4]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:current_speed[5]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:current_speed[6]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:current_speed[7]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:current_speed[9]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_Move_Pipe:current_speed[8]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \inst15|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \inst7|ALT_INV_score_tmp\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst6|ALT_INV_Add6~37_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add6~33_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add6~29_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add6~25_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add6~21_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add6~17_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add6~9_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[8]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[7]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[6]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[23]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[26]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[25]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[24]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[22]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[5]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[4]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[2]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[3]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[15]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[13]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[12]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[11]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[10]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[9]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[30]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[17]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[29]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[28]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[27]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[16]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[21]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[20]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[19]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[18]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[14]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:invincibility_count[31]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[15]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[14]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[13]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[11]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[10]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[9]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[8]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[7]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[6]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[5]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[21]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[20]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[19]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[18]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[17]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[16]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[27]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[26]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[25]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[24]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[23]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[22]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[2]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[29]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[30]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[31]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[12]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[28]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[4]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_damage:v_health[3]~q\ : std_logic;
SIGNAL \inst15|ALT_INV_dead~q\ : std_logic;
SIGNAL \inst3|ALT_INV_v_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|ALT_INV_h_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_pipe_x_pos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst2|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add4~29_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add4~25_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add4~21_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add5~33_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add5~29_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add5~25_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add5~21_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add5~17_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add5~9_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_bird_y_pos\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \inst6|ALT_INV_Add3~1_sumout\ : std_logic;

BEGIN

horiz_sync_out <= ww_horiz_sync_out;
ww_clk <= clk;
ww_sw7 <= sw7;
ww_btn_reset <= btn_reset;
ww_sw_gamemode <= sw_gamemode;
vert_sync_out <= ww_vert_sync_out;
blue_out <= ww_blue_out;
green_out <= ww_green_out;
red_out <= ww_red_out;
seg0 <= ww_seg0;
seg1 <= ww_seg1;
seg2 <= ww_seg2;
seg3 <= ww_seg3;
ww_btn_start <= btn_start;
ww_btn_pause <= btn_pause;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ <= \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(0);
\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ <= \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(1);
\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ <= \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(2);
\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ <= \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(3);
\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ <= \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(4);
\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ <= \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(5);
\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ <= \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(6);
\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ <= \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(7);

\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ <= \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(0);
\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ <= \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(1);
\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ <= \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(2);
\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ <= \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(3);
\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ <= \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(4);
\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ <= \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(5);
\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ <= \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(6);
\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ <= \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(7);

\inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \clk~input_o\);

\inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ <= (\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ & \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ & 
\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ & \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ & \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ & 
\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ & \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ & \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\);

\inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTEN0\ <= \inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(0);

\inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ & 
\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ & \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & 
\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);
\inst11|ALT_INV_filter[1]~DUPLICATE_q\ <= NOT \inst11|filter[1]~DUPLICATE_q\;
\inst9|ALT_INV_Currstate[2]~DUPLICATE_q\ <= NOT \inst9|Currstate[2]~DUPLICATE_q\;
\inst9|ALT_INV_Currstate[3]~DUPLICATE_q\ <= NOT \inst9|Currstate[3]~DUPLICATE_q\;
\inst9|ALT_INV_Currstate[6]~DUPLICATE_q\ <= NOT \inst9|Currstate[6]~DUPLICATE_q\;
\inst9|ALT_INV_Currstate[7]~DUPLICATE_q\ <= NOT \inst9|Currstate[7]~DUPLICATE_q\;
\inst3|ALT_INV_pixel_row[4]~DUPLICATE_q\ <= NOT \inst3|pixel_row[4]~DUPLICATE_q\;
\inst2|ALT_INV_count[20]~DUPLICATE_q\ <= NOT \inst2|count[20]~DUPLICATE_q\;
\inst2|ALT_INV_count[8]~DUPLICATE_q\ <= NOT \inst2|count[8]~DUPLICATE_q\;
\inst2|ALT_INV_count[9]~DUPLICATE_q\ <= NOT \inst2|count[9]~DUPLICATE_q\;
\inst2|ALT_INV_count[10]~DUPLICATE_q\ <= NOT \inst2|count[10]~DUPLICATE_q\;
\inst2|ALT_INV_count[11]~DUPLICATE_q\ <= NOT \inst2|count[11]~DUPLICATE_q\;
\inst2|ALT_INV_count[26]~DUPLICATE_q\ <= NOT \inst2|count[26]~DUPLICATE_q\;
\inst2|ALT_INV_count[1]~DUPLICATE_q\ <= NOT \inst2|count[1]~DUPLICATE_q\;
\inst2|ALT_INV_count[27]~DUPLICATE_q\ <= NOT \inst2|count[27]~DUPLICATE_q\;
\inst2|ALT_INV_count[4]~DUPLICATE_q\ <= NOT \inst2|count[4]~DUPLICATE_q\;
\inst2|ALT_INV_count[25]~DUPLICATE_q\ <= NOT \inst2|count[25]~DUPLICATE_q\;
\inst2|ALT_INV_count[28]~DUPLICATE_q\ <= NOT \inst2|count[28]~DUPLICATE_q\;
\inst2|ALT_INV_count[29]~DUPLICATE_q\ <= NOT \inst2|count[29]~DUPLICATE_q\;
\inst2|ALT_INV_count[30]~DUPLICATE_q\ <= NOT \inst2|count[30]~DUPLICATE_q\;
\inst2|ALT_INV_Move_Pipe:speed_level[28]~DUPLICATE_q\ <= NOT \inst2|Move_Pipe:speed_level[28]~DUPLICATE_q\;
\inst2|ALT_INV_Move_Pipe:speed_level[29]~DUPLICATE_q\ <= NOT \inst2|Move_Pipe:speed_level[29]~DUPLICATE_q\;
\inst2|ALT_INV_Move_Pipe:speed_level[30]~DUPLICATE_q\ <= NOT \inst2|Move_Pipe:speed_level[30]~DUPLICATE_q\;
\inst2|ALT_INV_Move_Pipe:speed_level[24]~DUPLICATE_q\ <= NOT \inst2|Move_Pipe:speed_level[24]~DUPLICATE_q\;
\inst2|ALT_INV_Move_Pipe:speed_level[16]~DUPLICATE_q\ <= NOT \inst2|Move_Pipe:speed_level[16]~DUPLICATE_q\;
\inst2|ALT_INV_Move_Pipe:speed_level[18]~DUPLICATE_q\ <= NOT \inst2|Move_Pipe:speed_level[18]~DUPLICATE_q\;
\inst2|ALT_INV_Move_Pipe:speed_level[11]~DUPLICATE_q\ <= NOT \inst2|Move_Pipe:speed_level[11]~DUPLICATE_q\;
\inst2|ALT_INV_Move_Pipe:speed_level[12]~DUPLICATE_q\ <= NOT \inst2|Move_Pipe:speed_level[12]~DUPLICATE_q\;
\inst2|ALT_INV_Move_Pipe:speed_level[31]~DUPLICATE_q\ <= NOT \inst2|Move_Pipe:speed_level[31]~DUPLICATE_q\;
\inst2|ALT_INV_Move_Pipe:speed_level[1]~DUPLICATE_q\ <= NOT \inst2|Move_Pipe:speed_level[1]~DUPLICATE_q\;
\inst2|ALT_INV_Move_Pipe:speed_level[4]~DUPLICATE_q\ <= NOT \inst2|Move_Pipe:speed_level[4]~DUPLICATE_q\;
\inst2|ALT_INV_Move_Pipe:speed_level[5]~DUPLICATE_q\ <= NOT \inst2|Move_Pipe:speed_level[5]~DUPLICATE_q\;
\inst2|ALT_INV_Move_Pipe:speed_level[6]~DUPLICATE_q\ <= NOT \inst2|Move_Pipe:speed_level[6]~DUPLICATE_q\;
\inst2|ALT_INV_Move_Pipe:speed_level[7]~DUPLICATE_q\ <= NOT \inst2|Move_Pipe:speed_level[7]~DUPLICATE_q\;
\inst2|ALT_INV_Move_Pipe:speed_level[9]~DUPLICATE_q\ <= NOT \inst2|Move_Pipe:speed_level[9]~DUPLICATE_q\;
\inst2|ALT_INV_Move_Pipe:speed_level[8]~DUPLICATE_q\ <= NOT \inst2|Move_Pipe:speed_level[8]~DUPLICATE_q\;
\inst7|ALT_INV_count[11]~DUPLICATE_q\ <= NOT \inst7|count[11]~DUPLICATE_q\;
\inst7|ALT_INV_count[12]~DUPLICATE_q\ <= NOT \inst7|count[12]~DUPLICATE_q\;
\inst7|ALT_INV_count[15]~DUPLICATE_q\ <= NOT \inst7|count[15]~DUPLICATE_q\;
\inst7|ALT_INV_count[16]~DUPLICATE_q\ <= NOT \inst7|count[16]~DUPLICATE_q\;
\inst7|ALT_INV_count[2]~DUPLICATE_q\ <= NOT \inst7|count[2]~DUPLICATE_q\;
\inst7|ALT_INV_count[4]~DUPLICATE_q\ <= NOT \inst7|count[4]~DUPLICATE_q\;
\inst7|ALT_INV_count[7]~DUPLICATE_q\ <= NOT \inst7|count[7]~DUPLICATE_q\;
\inst7|ALT_INV_count[26]~DUPLICATE_q\ <= NOT \inst7|count[26]~DUPLICATE_q\;
\inst3|ALT_INV_v_count[9]~DUPLICATE_q\ <= NOT \inst3|v_count[9]~DUPLICATE_q\;
\inst3|ALT_INV_v_count[4]~DUPLICATE_q\ <= NOT \inst3|v_count[4]~DUPLICATE_q\;
\inst3|ALT_INV_v_count[3]~DUPLICATE_q\ <= NOT \inst3|v_count[3]~DUPLICATE_q\;
\inst3|ALT_INV_h_count[7]~DUPLICATE_q\ <= NOT \inst3|h_count[7]~DUPLICATE_q\;
\inst3|ALT_INV_h_count[9]~DUPLICATE_q\ <= NOT \inst3|h_count[9]~DUPLICATE_q\;
\inst3|ALT_INV_h_count[4]~DUPLICATE_q\ <= NOT \inst3|h_count[4]~DUPLICATE_q\;
\inst3|ALT_INV_h_count[3]~DUPLICATE_q\ <= NOT \inst3|h_count[3]~DUPLICATE_q\;
\inst3|ALT_INV_h_count[6]~DUPLICATE_q\ <= NOT \inst3|h_count[6]~DUPLICATE_q\;
\inst2|ALT_INV_pipe_x_pos[1]~DUPLICATE_q\ <= NOT \inst2|pipe_x_pos[1]~DUPLICATE_q\;
\inst2|ALT_INV_pipe_x_pos[2]~DUPLICATE_q\ <= NOT \inst2|pipe_x_pos[2]~DUPLICATE_q\;
\inst2|ALT_INV_pipe_x_pos[3]~DUPLICATE_q\ <= NOT \inst2|pipe_x_pos[3]~DUPLICATE_q\;
\inst2|ALT_INV_pipe_x_pos[4]~DUPLICATE_q\ <= NOT \inst2|pipe_x_pos[4]~DUPLICATE_q\;
\inst2|ALT_INV_pipe_x_pos[5]~DUPLICATE_q\ <= NOT \inst2|pipe_x_pos[5]~DUPLICATE_q\;
\inst2|ALT_INV_pipe_x_pos[6]~DUPLICATE_q\ <= NOT \inst2|pipe_x_pos[6]~DUPLICATE_q\;
\inst2|ALT_INV_pipe_x_pos[7]~DUPLICATE_q\ <= NOT \inst2|pipe_x_pos[7]~DUPLICATE_q\;
\inst2|ALT_INV_pipe_x_pos[9]~DUPLICATE_q\ <= NOT \inst2|pipe_x_pos[9]~DUPLICATE_q\;
\inst2|ALT_INV_pipe_x_pos[0]~DUPLICATE_q\ <= NOT \inst2|pipe_x_pos[0]~DUPLICATE_q\;
\inst6|ALT_INV_bird_y_pos[9]~DUPLICATE_q\ <= NOT \inst6|bird_y_pos[9]~DUPLICATE_q\;
\inst6|ALT_INV_bird_y_pos[0]~DUPLICATE_q\ <= NOT \inst6|bird_y_pos[0]~DUPLICATE_q\;
\inst6|ALT_INV_bird_y_pos[1]~DUPLICATE_q\ <= NOT \inst6|bird_y_pos[1]~DUPLICATE_q\;
\inst6|ALT_INV_bird_y_pos[2]~DUPLICATE_q\ <= NOT \inst6|bird_y_pos[2]~DUPLICATE_q\;
\inst6|ALT_INV_bird_y_pos[3]~DUPLICATE_q\ <= NOT \inst6|bird_y_pos[3]~DUPLICATE_q\;
\inst6|ALT_INV_bird_y_pos[4]~DUPLICATE_q\ <= NOT \inst6|bird_y_pos[4]~DUPLICATE_q\;
\inst6|ALT_INV_bird_y_pos[5]~DUPLICATE_q\ <= NOT \inst6|bird_y_pos[5]~DUPLICATE_q\;
\inst6|ALT_INV_bird_y_pos[8]~DUPLICATE_q\ <= NOT \inst6|bird_y_pos[8]~DUPLICATE_q\;
\ALT_INV_sw7~input_o\ <= NOT \sw7~input_o\;
\ALT_INV_sw_gamemode~input_o\ <= NOT \sw_gamemode~input_o\;
\ALT_INV_btn_reset~input_o\ <= NOT \btn_reset~input_o\;
\ALT_INV_mouse_data~input_o\ <= NOT \mouse_data~input_o\;
\inst11|ALT_INV_PACKET_CHAR1[0]~1_combout\ <= NOT \inst11|PACKET_CHAR1[0]~1_combout\;
\inst11|ALT_INV_left_button~1_combout\ <= NOT \inst11|left_button~1_combout\;
\inst11|ALT_INV_inhibit_wait_count\(1) <= NOT \inst11|inhibit_wait_count\(1);
\inst11|ALT_INV_inhibit_wait_count\(0) <= NOT \inst11|inhibit_wait_count\(0);
\inst11|ALT_INV_inhibit_wait_count\(2) <= NOT \inst11|inhibit_wait_count\(2);
\inst11|ALT_INV_inhibit_wait_count\(3) <= NOT \inst11|inhibit_wait_count\(3);
\inst11|ALT_INV_inhibit_wait_count\(4) <= NOT \inst11|inhibit_wait_count\(4);
\inst11|ALT_INV_SHIFTOUT\(9) <= NOT \inst11|SHIFTOUT\(9);
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[156]~76_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[156]~76_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[141]~75_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[141]~75_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[126]~74_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[126]~74_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[156]~73_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[156]~73_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[156]~89_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[156]~89_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[141]~88_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[141]~88_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[126]~87_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[126]~87_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[156]~86_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[156]~86_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[156]~98_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~98_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[141]~97_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[141]~97_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[126]~96_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[126]~96_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[156]~95_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~95_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~111_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~111_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[141]~110_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[141]~110_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[126]~109_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[126]~109_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~108_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~108_combout\;
\inst11|ALT_INV_inhibit_wait_count\(5) <= NOT \inst11|inhibit_wait_count\(5);
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[157]~72_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[157]~72_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[142]~71_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[142]~71_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[127]~70_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[127]~70_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[112]~69_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[112]~69_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[142]~68_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[142]~68_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[157]~85_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~85_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[142]~84_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[142]~84_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[127]~83_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[127]~83_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[112]~82_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[112]~82_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[142]~81_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[142]~81_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[157]~94_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~94_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[142]~93_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[142]~93_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[127]~92_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[127]~92_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[112]~91_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[112]~91_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[142]~90_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[142]~90_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[157]~107_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~107_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~106_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[142]~106_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[127]~105_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[127]~105_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[112]~104_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[112]~104_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~103_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[142]~103_combout\;
\inst11|ALT_INV_inhibit_wait_count\(6) <= NOT \inst11|inhibit_wait_count\(6);
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[158]~67_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[158]~67_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[143]~66_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[143]~66_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[128]~65_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[128]~65_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[113]~64_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[113]~64_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[98]~63_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[98]~63_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[128]~62_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[128]~62_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[158]~61_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[158]~61_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[158]~80_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~80_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[143]~79_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[143]~79_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[128]~78_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[128]~78_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[113]~77_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[113]~77_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[98]~76_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[98]~76_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[128]~75_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[128]~75_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[158]~74_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~74_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[158]~89_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~89_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[143]~88_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[143]~88_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[128]~87_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[128]~87_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[113]~86_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[113]~86_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[98]~85_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[98]~85_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[128]~84_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[128]~84_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[158]~83_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~83_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~102_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~102_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[143]~101_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[143]~101_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~100_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[128]~100_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[113]~99_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[113]~99_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[98]~98_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[98]~98_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~97_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[128]~97_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~96_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~96_combout\;
\inst11|ALT_INV_inhibit_wait_count\(7) <= NOT \inst11|inhibit_wait_count\(7);
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[159]~60_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[159]~60_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[144]~59_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[144]~59_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[129]~58_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[129]~58_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[114]~57_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[114]~57_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[99]~56_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[99]~56_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[84]~55_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[84]~55_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[84]~54_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[84]~54_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[114]~53_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[114]~53_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[144]~52_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[144]~52_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[100]~51_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[100]~51_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[100]~50_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[100]~50_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[159]~73_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~73_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[144]~72_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[144]~72_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[129]~71_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[129]~71_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[114]~70_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[114]~70_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[99]~69_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[99]~69_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[84]~68_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[84]~68_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[114]~67_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[114]~67_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[144]~66_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[144]~66_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[159]~82_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~82_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[144]~81_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[144]~81_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[129]~80_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[129]~80_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[114]~79_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[114]~79_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[99]~78_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[99]~78_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[84]~77_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[84]~77_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[114]~76_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[114]~76_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[144]~75_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[144]~75_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[159]~95_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~95_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~94_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[144]~94_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[129]~93_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[129]~93_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~92_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[114]~92_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~91_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[99]~91_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~90_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[84]~90_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~89_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[114]~89_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~88_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\;
\inst11|ALT_INV_inhibit_wait_count\(8) <= NOT \inst11|inhibit_wait_count\(8);
\inst11|ALT_INV_SHIFTOUT\(5) <= NOT \inst11|SHIFTOUT\(5);
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[160]~49_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[160]~49_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[145]~48_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[145]~48_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[130]~47_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[130]~47_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[115]~46_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[115]~46_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[100]~45_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[100]~45_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[85]~44_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[85]~44_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[85]~43_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[85]~43_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[130]~42_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[130]~42_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[160]~41_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[160]~41_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[160]~65_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[160]~65_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[145]~64_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[145]~64_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[130]~63_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[130]~63_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[115]~62_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[115]~62_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[100]~61_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[100]~61_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[85]~60_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[85]~60_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[70]~59_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[70]~59_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[100]~58_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[100]~58_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[130]~57_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[130]~57_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[160]~56_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[160]~56_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[71]~55_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[71]~55_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[71]~54_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[71]~54_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[160]~74_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[160]~74_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[145]~73_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[145]~73_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~72_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[130]~72_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[115]~71_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[115]~71_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[100]~70_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[100]~70_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~69_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[85]~69_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[70]~68_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[70]~68_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[100]~67_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[100]~67_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~66_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[130]~66_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[160]~65_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[160]~65_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~87_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[160]~87_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[145]~86_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[145]~86_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~85_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[130]~85_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[115]~84_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[115]~84_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~83_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[100]~83_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~82_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[85]~82_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~81_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[70]~81_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~80_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[100]~80_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~79_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[130]~79_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~78_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[160]~78_combout\;
\inst11|ALT_INV_inhibit_wait_count\(9) <= NOT \inst11|inhibit_wait_count\(9);
\inst11|ALT_INV_SHIFTOUT\(4) <= NOT \inst11|SHIFTOUT\(4);
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[161]~40_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[161]~40_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[146]~39_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[146]~39_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[131]~38_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[131]~38_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[116]~37_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[116]~37_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[101]~36_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[101]~36_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[116]~35_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[116]~35_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[146]~34_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[146]~34_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[161]~53_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[161]~53_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[146]~52_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[146]~52_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[131]~51_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[131]~51_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[116]~50_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[116]~50_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[101]~49_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[101]~49_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[86]~48_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[86]~48_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[71]~47_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[71]~47_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[86]~46_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[86]~46_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[116]~45_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[116]~45_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[146]~44_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[146]~44_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~39_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[18]~39_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~38_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[18]~38_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[161]~64_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[161]~64_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[146]~63_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[146]~63_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[131]~62_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[131]~62_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[116]~61_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[116]~61_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[101]~60_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[101]~60_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~59_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[86]~59_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[71]~58_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[71]~58_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[56]~57_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[56]~57_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~56_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[86]~56_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[116]~55_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[116]~55_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[146]~54_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[146]~54_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~37_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[17]~37_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~36_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[17]~36_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[161]~77_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[161]~77_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~76_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[146]~76_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~75_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[131]~75_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~74_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[116]~74_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~73_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~72_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[86]~72_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~71_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[71]~71_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~70_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[56]~70_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~69_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[86]~69_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~68_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[116]~68_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~67_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[146]~67_combout\;
\inst11|ALT_INV_mouse_state.WAIT_CMD_ACK~q\ <= NOT \inst11|mouse_state.WAIT_CMD_ACK~q\;
\inst11|ALT_INV_iready_set~q\ <= NOT \inst11|iready_set~q\;
\inst11|ALT_INV_SHIFTOUT\(3) <= NOT \inst11|SHIFTOUT\(3);
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[26]~27_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[26]~27_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[26]~26_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[26]~26_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[162]~33_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[162]~33_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[147]~32_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[147]~32_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[132]~31_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[132]~31_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[117]~30_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[117]~30_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[102]~29_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[102]~29_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[102]~28_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[102]~28_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[132]~27_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[132]~27_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[162]~26_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[162]~26_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~31_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[21]~31_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~30_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[21]~30_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[162]~43_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[162]~43_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[147]~42_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[147]~42_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[132]~41_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[132]~41_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[117]~40_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[117]~40_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[102]~39_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[102]~39_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[87]~38_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[87]~38_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[102]~37_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[102]~37_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[132]~36_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[132]~36_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[162]~35_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[162]~35_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~35_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[16]~35_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~34_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[162]~53_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[162]~53_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[147]~52_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[147]~52_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~51_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[132]~51_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[117]~50_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[117]~50_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[102]~49_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[102]~49_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~48_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[87]~48_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~47_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[72]~47_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~46_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[57]~46_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~45_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[72]~45_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[102]~44_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[102]~44_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~43_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[132]~43_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[162]~42_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[162]~42_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~66_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[162]~66_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[147]~65_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[147]~65_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~64_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[132]~64_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[117]~63_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[117]~63_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~62_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[102]~62_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~61_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[87]~61_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~60_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[72]~60_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~59_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~58_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[42]~58_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~57_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[72]~57_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~56_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[102]~56_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~55_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[132]~55_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~54_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[162]~54_combout\;
\inst11|ALT_INV_LessThan1~0_combout\ <= NOT \inst11|LessThan1~0_combout\;
\inst11|ALT_INV_SHIFTIN\(0) <= NOT \inst11|SHIFTIN\(0);
\inst11|ALT_INV_OUTCNT\(0) <= NOT \inst11|OUTCNT\(0);
\inst11|ALT_INV_mouse_state.INPUT_PACKETS~q\ <= NOT \inst11|mouse_state.INPUT_PACKETS~q\;
\inst11|ALT_INV_Equal1~0_combout\ <= NOT \inst11|Equal1~0_combout\;
\inst11|ALT_INV_Equal2~0_combout\ <= NOT \inst11|Equal2~0_combout\;
\inst11|ALT_INV_filter\(4) <= NOT \inst11|filter\(4);
\inst11|ALT_INV_filter\(3) <= NOT \inst11|filter\(3);
\inst11|ALT_INV_filter\(2) <= NOT \inst11|filter\(2);
\inst11|ALT_INV_filter\(1) <= NOT \inst11|filter\(1);
\inst11|ALT_INV_filter\(0) <= NOT \inst11|filter\(0);
\inst11|ALT_INV_filter\(7) <= NOT \inst11|filter\(7);
\inst11|ALT_INV_filter\(6) <= NOT \inst11|filter\(6);
\inst11|ALT_INV_filter\(5) <= NOT \inst11|filter\(5);
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[32]~25_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[32]~25_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[26]~24_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[26]~24_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[32]~23_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[32]~23_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[163]~25_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[163]~25_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[148]~24_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[148]~24_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[133]~23_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[133]~23_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[118]~22_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[118]~22_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[103]~21_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[103]~21_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[118]~20_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[118]~20_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[148]~19_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[148]~19_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[55]~22_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[55]~22_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~21_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[37]~21_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[31]~20_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[31]~20_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~19_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[25]~19_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~18_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[37]~18_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~29_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[27]~29_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~28_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[21]~28_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~27_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[27]~27_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[32]~26_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[32]~26_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[26]~25_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[26]~25_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[20]~24_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[20]~24_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[32]~23_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[32]~23_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[163]~34_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[163]~34_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[148]~33_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[148]~33_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[133]~32_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[133]~32_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[118]~31_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[118]~31_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[103]~30_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[103]~30_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[88]~29_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[88]~29_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[88]~28_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[88]~28_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[118]~27_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[118]~27_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[148]~26_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[148]~26_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~22_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[55]~22_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~21_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[37]~21_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[31]~20_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[31]~20_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~19_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[25]~19_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~18_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[37]~18_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~33_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[22]~33_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~32_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[16]~32_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~31_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[22]~31_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~30_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[27]~30_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~29_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[21]~29_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~28_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[15]~28_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~27_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[27]~27_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~26_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[32]~26_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~25_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[26]~25_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~24_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[20]~24_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~23_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[32]~23_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[163]~41_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[163]~41_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[148]~40_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[148]~40_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[133]~39_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[133]~39_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[118]~38_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[118]~38_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[103]~37_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[103]~37_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~36_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[88]~36_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[73]~35_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[73]~35_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~34_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[88]~34_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[118]~33_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[118]~33_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[148]~32_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[148]~32_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~22_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[55]~22_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~21_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[37]~21_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~20_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[31]~20_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~19_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[25]~19_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~18_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[37]~18_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[163]~53_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[163]~53_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~52_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~51_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[133]~51_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~50_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[118]~50_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[103]~49_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[103]~49_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~48_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[88]~48_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~47_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[73]~47_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~46_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[58]~46_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~45_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[43]~45_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~44_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[43]~44_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~43_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[43]~43_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~42_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[58]~42_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~41_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[88]~41_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~40_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[118]~40_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~39_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[148]~39_combout\;
\inst2|ALT_INV_LessThan7~8_combout\ <= NOT \inst2|LessThan7~8_combout\;
\inst2|ALT_INV_Move_Pipe~6_combout\ <= NOT \inst2|Move_Pipe~6_combout\;
\inst2|ALT_INV_Move_Pipe~5_combout\ <= NOT \inst2|Move_Pipe~5_combout\;
\inst2|ALT_INV_Move_Pipe~4_combout\ <= NOT \inst2|Move_Pipe~4_combout\;
\inst2|ALT_INV_count\(0) <= NOT \inst2|count\(0);
\inst2|ALT_INV_Move_Pipe~3_combout\ <= NOT \inst2|Move_Pipe~3_combout\;
\inst2|ALT_INV_Move_Pipe~2_combout\ <= NOT \inst2|Move_Pipe~2_combout\;
\inst2|ALT_INV_Move_Pipe~1_combout\ <= NOT \inst2|Move_Pipe~1_combout\;
\inst2|ALT_INV_Move_Pipe~0_combout\ <= NOT \inst2|Move_Pipe~0_combout\;
\inst2|ALT_INV_LessThan7~7_combout\ <= NOT \inst2|LessThan7~7_combout\;
\inst2|ALT_INV_LessThan7~6_combout\ <= NOT \inst2|LessThan7~6_combout\;
\inst2|ALT_INV_LessThan7~5_combout\ <= NOT \inst2|LessThan7~5_combout\;
\inst2|ALT_INV_LessThan7~4_combout\ <= NOT \inst2|LessThan7~4_combout\;
\inst2|ALT_INV_LessThan7~3_combout\ <= NOT \inst2|LessThan7~3_combout\;
\inst2|ALT_INV_LessThan7~2_combout\ <= NOT \inst2|LessThan7~2_combout\;
\inst2|ALT_INV_LessThan7~1_combout\ <= NOT \inst2|LessThan7~1_combout\;
\inst2|ALT_INV_LessThan7~0_combout\ <= NOT \inst2|LessThan7~0_combout\;
\inst11|ALT_INV_iready_set~0_combout\ <= NOT \inst11|iready_set~0_combout\;
\inst11|ALT_INV_INCNT\(0) <= NOT \inst11|INCNT\(0);
\inst11|ALT_INV_INCNT\(1) <= NOT \inst11|INCNT\(1);
\inst11|ALT_INV_INCNT\(2) <= NOT \inst11|INCNT\(2);
\inst11|ALT_INV_INCNT\(3) <= NOT \inst11|INCNT\(3);
\inst11|ALT_INV_READ_CHAR~q\ <= NOT \inst11|READ_CHAR~q\;
\inst11|ALT_INV_PACKET_COUNT\(0) <= NOT \inst11|PACKET_COUNT\(0);
\inst11|ALT_INV_PACKET_COUNT\(1) <= NOT \inst11|PACKET_COUNT\(1);
\inst11|ALT_INV_PACKET_CHAR1\(0) <= NOT \inst11|PACKET_CHAR1\(0);
\inst11|ALT_INV_inhibit_wait_count\(10) <= NOT \inst11|inhibit_wait_count\(10);
\inst11|ALT_INV_inhibit_wait_count\(11) <= NOT \inst11|inhibit_wait_count\(11);
\inst11|ALT_INV_output_ready~q\ <= NOT \inst11|output_ready~q\;
\inst11|ALT_INV_send_char~q\ <= NOT \inst11|send_char~q\;
\inst11|ALT_INV_OUTCNT\(1) <= NOT \inst11|OUTCNT\(1);
\inst11|ALT_INV_OUTCNT\(2) <= NOT \inst11|OUTCNT\(2);
\inst11|ALT_INV_OUTCNT\(3) <= NOT \inst11|OUTCNT\(3);
\inst11|ALT_INV_send_data~q\ <= NOT \inst11|send_data~q\;
\inst11|ALT_INV_MOUSE_CLK_FILTER~q\ <= NOT \inst11|MOUSE_CLK_FILTER~q\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[164]~18_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[164]~18_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[149]~17_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[149]~17_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[134]~16_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[134]~16_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[119]~15_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[119]~15_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[134]~14_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[134]~14_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[164]~13_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[164]~13_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[56]~17_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[56]~17_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[50]~16_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[164]~25_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[164]~25_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[149]~24_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[149]~24_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[134]~23_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[134]~23_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[119]~22_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[119]~22_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[104]~21_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[104]~21_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[89]~20_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[89]~20_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[104]~19_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[104]~19_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[134]~18_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[134]~18_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[164]~17_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[164]~17_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~17_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[56]~17_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[50]~16_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[164]~31_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[164]~31_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[149]~30_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[149]~30_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~29_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[134]~29_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[119]~28_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[119]~28_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~27_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[104]~27_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[89]~26_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[89]~26_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~25_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[74]~25_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~24_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[74]~24_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~23_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[104]~23_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~22_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[134]~22_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[164]~21_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[164]~21_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~17_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[56]~17_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~38_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[164]~38_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[149]~37_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[149]~37_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~36_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[134]~36_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[119]~35_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[119]~35_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~34_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[104]~34_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[89]~33_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[89]~33_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~32_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[74]~32_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~31_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[59]~31_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~30_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[44]~30_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~29_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[44]~29_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~28_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[74]~28_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~27_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[104]~27_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~26_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[134]~26_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~25_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[164]~25_combout\;
\inst2|ALT_INV_current_speed~0_combout\ <= NOT \inst2|current_speed~0_combout\;
\inst2|ALT_INV_Move_Pipe:speed_level[0]~q\ <= NOT \inst2|Move_Pipe:speed_level[0]~q\;
\inst6|ALT_INV_LessThan5~0_combout\ <= NOT \inst6|LessThan5~0_combout\;
\inst6|ALT_INV_LessThan4~0_combout\ <= NOT \inst6|LessThan4~0_combout\;
\inst11|ALT_INV_left_button~q\ <= NOT \inst11|left_button~q\;
\inst11|ALT_INV_mouse_state.LOAD_COMMAND2~q\ <= NOT \inst11|mouse_state.LOAD_COMMAND2~q\;
\inst11|ALT_INV_mouse_state.LOAD_COMMAND~q\ <= NOT \inst11|mouse_state.LOAD_COMMAND~q\;
\inst11|ALT_INV_mouse_state.INHIBIT_TRANS~q\ <= NOT \inst11|mouse_state.INHIBIT_TRANS~q\;
\inst11|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\ <= NOT \inst11|mouse_state.WAIT_OUTPUT_READY~q\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[42]~15_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[42]~15_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[36]~14_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[36]~14_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[30]~13_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[42]~12_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[42]~12_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[47]~11_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[47]~11_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[41]~10_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[41]~10_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[35]~9_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[35]~9_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[47]~8_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[47]~8_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[52]~7_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[52]~7_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[46]~6_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[46]~6_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[40]~5_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[40]~5_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[52]~4_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[52]~4_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[165]~12_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[165]~12_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[150]~11_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[150]~11_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[135]~10_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[135]~10_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[135]~9_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[150]~8_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[150]~8_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[165]~7_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[165]~7_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[57]~3_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[57]~3_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~2_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[51]~2_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[45]~1_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[45]~1_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[57]~0_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[57]~0_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[42]~15_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[42]~15_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[36]~14_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[36]~14_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[30]~13_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[42]~12_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[42]~12_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[47]~11_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[47]~11_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[41]~10_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[41]~10_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[35]~9_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[35]~9_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[47]~8_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[47]~8_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~7_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[52]~7_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[46]~6_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[46]~6_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[40]~5_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[40]~5_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~4_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[52]~4_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[165]~16_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[165]~16_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[150]~15_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[150]~15_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[135]~14_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[135]~14_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[120]~13_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[120]~13_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[105]~12_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[105]~12_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[105]~11_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[105]~11_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[120]~10_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[120]~10_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[135]~9_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[150]~8_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[150]~8_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[165]~7_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[165]~7_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~3_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[57]~3_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~2_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[51]~2_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~1_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[45]~1_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~0_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[57]~0_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~15_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[42]~15_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~14_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[36]~14_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[30]~13_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~12_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[42]~12_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~11_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[47]~11_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~10_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[41]~10_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~9_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[35]~9_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~8_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[47]~8_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~7_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[52]~7_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~6_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[46]~6_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~5_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[40]~5_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~4_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[165]~20_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[165]~20_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[150]~19_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[150]~19_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~18_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[135]~18_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[120]~17_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[120]~17_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~16_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[105]~16_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~15_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[90]~15_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~14_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[75]~14_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~13_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[75]~13_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~12_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[90]~12_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~11_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[105]~11_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[120]~10_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[120]~10_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[135]~9_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[150]~8_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[150]~8_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[165]~7_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[165]~7_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~3_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[57]~3_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~2_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[51]~2_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~1_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~0_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[57]~0_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~24_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[165]~24_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~23_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[150]~23_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~22_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[135]~22_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~21_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[120]~21_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~20_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[105]~20_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~19_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[90]~19_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~18_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[75]~18_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~17_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[60]~17_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~16_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[45]~16_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~15_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[45]~15_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~14_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[60]~14_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~13_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[75]~13_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~12_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[90]~12_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~11_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[105]~11_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~10_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[120]~10_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[135]~9_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~8_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[150]~8_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~7_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[165]~7_combout\;
\inst7|ALT_INV_Equal0~6_combout\ <= NOT \inst7|Equal0~6_combout\;
\inst7|ALT_INV_Equal0~5_combout\ <= NOT \inst7|Equal0~5_combout\;
\inst7|ALT_INV_Equal0~4_combout\ <= NOT \inst7|Equal0~4_combout\;
\inst7|ALT_INV_count\(0) <= NOT \inst7|count\(0);
\inst7|ALT_INV_Equal0~3_combout\ <= NOT \inst7|Equal0~3_combout\;
\inst7|ALT_INV_Equal0~2_combout\ <= NOT \inst7|Equal0~2_combout\;
\inst7|ALT_INV_Equal0~1_combout\ <= NOT \inst7|Equal0~1_combout\;
\inst7|ALT_INV_Equal0~0_combout\ <= NOT \inst7|Equal0~0_combout\;
\inst2|ALT_INV_Move_Pipe:current_speed[0]~q\ <= NOT \inst2|Move_Pipe:current_speed[0]~q\;
\inst9|ALT_INV_StateReg:activate~q\ <= NOT \inst9|StateReg:activate~q\;
\inst6|ALT_INV_bird_y_motion\(0) <= NOT \inst6|bird_y_motion\(0);
\inst6|ALT_INV_bird_y_motion\(1) <= NOT \inst6|bird_y_motion\(1);
\inst6|ALT_INV_bird_y_motion\(3) <= NOT \inst6|bird_y_motion\(3);
\inst14|ALT_INV_pipe_collision~0_combout\ <= NOT \inst14|pipe_collision~0_combout\;
\inst14|ALT_INV_last_vert_sync~q\ <= NOT \inst14|last_vert_sync~q\;
\inst3|ALT_INV_Equal1~0_combout\ <= NOT \inst3|Equal1~0_combout\;
\inst3|ALT_INV_process_0~6_combout\ <= NOT \inst3|process_0~6_combout\;
\inst3|ALT_INV_process_0~5_combout\ <= NOT \inst3|process_0~5_combout\;
\inst3|ALT_INV_process_0~4_combout\ <= NOT \inst3|process_0~4_combout\;
\inst3|ALT_INV_LessThan1~0_combout\ <= NOT \inst3|LessThan1~0_combout\;
\inst3|ALT_INV_Equal0~0_combout\ <= NOT \inst3|Equal0~0_combout\;
\inst7|ALT_INV_LessThan0~0_combout\ <= NOT \inst7|LessThan0~0_combout\;
\inst7|ALT_INV_tmp~q\ <= NOT \inst7|tmp~q\;
\inst9|ALT_INV_Currstate\(1) <= NOT \inst9|Currstate\(1);
\inst9|ALT_INV_Currstate\(0) <= NOT \inst9|Currstate\(0);
\inst9|ALT_INV_Currstate\(2) <= NOT \inst9|Currstate\(2);
\inst2|ALT_INV_Add7~4_combout\ <= NOT \inst2|Add7~4_combout\;
\inst2|ALT_INV_LessThan6~1_combout\ <= NOT \inst2|LessThan6~1_combout\;
\inst2|ALT_INV_LessThan6~0_combout\ <= NOT \inst2|LessThan6~0_combout\;
\inst9|ALT_INV_Currstate\(4) <= NOT \inst9|Currstate\(4);
\inst9|ALT_INV_Currstate\(3) <= NOT \inst9|Currstate\(3);
\inst9|ALT_INV_Currstate\(5) <= NOT \inst9|Currstate\(5);
\inst9|ALT_INV_Currstate\(6) <= NOT \inst9|Currstate\(6);
\inst9|ALT_INV_Currstate\(7) <= NOT \inst9|Currstate\(7);
\inst15|ALT_INV_LessThan0~5_combout\ <= NOT \inst15|LessThan0~5_combout\;
\inst15|ALT_INV_LessThan0~4_combout\ <= NOT \inst15|LessThan0~4_combout\;
\inst15|ALT_INV_LessThan0~3_combout\ <= NOT \inst15|LessThan0~3_combout\;
\inst15|ALT_INV_LessThan0~2_combout\ <= NOT \inst15|LessThan0~2_combout\;
\inst15|ALT_INV_LessThan0~1_combout\ <= NOT \inst15|LessThan0~1_combout\;
\inst15|ALT_INV_LessThan0~0_combout\ <= NOT \inst15|LessThan0~0_combout\;
\inst15|ALT_INV_Equal1~6_combout\ <= NOT \inst15|Equal1~6_combout\;
\inst15|ALT_INV_Equal1~5_combout\ <= NOT \inst15|Equal1~5_combout\;
\inst15|ALT_INV_Equal1~4_combout\ <= NOT \inst15|Equal1~4_combout\;
\inst15|ALT_INV_damage:v_health[1]~q\ <= NOT \inst15|damage:v_health[1]~q\;
\inst15|ALT_INV_damage:v_health[0]~q\ <= NOT \inst15|damage:v_health[0]~q\;
\inst15|ALT_INV_Equal1~3_combout\ <= NOT \inst15|Equal1~3_combout\;
\inst15|ALT_INV_Equal1~2_combout\ <= NOT \inst15|Equal1~2_combout\;
\inst15|ALT_INV_Equal1~1_combout\ <= NOT \inst15|Equal1~1_combout\;
\inst15|ALT_INV_Equal1~0_combout\ <= NOT \inst15|Equal1~0_combout\;
\inst14|ALT_INV_pipe_collision~q\ <= NOT \inst14|pipe_collision~q\;
\inst3|ALT_INV_process_0~2_combout\ <= NOT \inst3|process_0~2_combout\;
\inst3|ALT_INV_LessThan7~0_combout\ <= NOT \inst3|LessThan7~0_combout\;
\inst3|ALT_INV_process_0~1_combout\ <= NOT \inst3|process_0~1_combout\;
\inst3|ALT_INV_process_0~0_combout\ <= NOT \inst3|process_0~0_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[185]~6_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[155]~5_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[155]~5_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[140]~4_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[140]~4_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[154]~2_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[154]~2_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|StageOut[182]~0_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[155]~5_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[155]~5_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[140]~4_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[140]~4_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[154]~2_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[154]~2_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[185]~6_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[155]~5_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[155]~5_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[140]~4_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[140]~4_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[184]~3_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[154]~2_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[154]~2_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[182]~0_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[155]~5_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[155]~5_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[140]~4_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[140]~4_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[154]~2_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[154]~2_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\;
\inst7|ALT_INV_Count_Score:v_all_off~q\ <= NOT \inst7|Count_Score:v_all_off~q\;
\inst3|ALT_INV_red_out[3]~0_combout\ <= NOT \inst3|red_out[3]~0_combout\;
\inst6|ALT_INV_LessThan3~12_combout\ <= NOT \inst6|LessThan3~12_combout\;
\inst6|ALT_INV_LessThan3~11_combout\ <= NOT \inst6|LessThan3~11_combout\;
\inst5|ALT_INV_Equal1~0_combout\ <= NOT \inst5|Equal1~0_combout\;
\inst2|ALT_INV_pipe_on~14_combout\ <= NOT \inst2|pipe_on~14_combout\;
\inst2|ALT_INV_pipe_on~13_combout\ <= NOT \inst2|pipe_on~13_combout\;
\inst2|ALT_INV_LessThan0~10_combout\ <= NOT \inst2|LessThan0~10_combout\;
\inst2|ALT_INV_LessThan0~9_combout\ <= NOT \inst2|LessThan0~9_combout\;
\inst2|ALT_INV_LessThan0~8_combout\ <= NOT \inst2|LessThan0~8_combout\;
\inst2|ALT_INV_LessThan0~7_combout\ <= NOT \inst2|LessThan0~7_combout\;
\inst2|ALT_INV_LessThan0~6_combout\ <= NOT \inst2|LessThan0~6_combout\;
\inst3|ALT_INV_blue_out[0]~4_combout\ <= NOT \inst3|blue_out[0]~4_combout\;
\inst6|ALT_INV_LessThan3~10_combout\ <= NOT \inst6|LessThan3~10_combout\;
\inst6|ALT_INV_LessThan3~9_combout\ <= NOT \inst6|LessThan3~9_combout\;
\inst6|ALT_INV_LessThan3~8_combout\ <= NOT \inst6|LessThan3~8_combout\;
\inst6|ALT_INV_LessThan3~7_combout\ <= NOT \inst6|LessThan3~7_combout\;
\inst5|ALT_INV_green~0_combout\ <= NOT \inst5|green~0_combout\;
\inst3|ALT_INV_blue_out[2]~3_combout\ <= NOT \inst3|blue_out[2]~3_combout\;
\inst7|ALT_INV_Equal1~0_combout\ <= NOT \inst7|Equal1~0_combout\;
\inst2|ALT_INV_pipe_on~12_combout\ <= NOT \inst2|pipe_on~12_combout\;
\inst2|ALT_INV_LessThan1~8_combout\ <= NOT \inst2|LessThan1~8_combout\;
\inst2|ALT_INV_LessThan1~7_combout\ <= NOT \inst2|LessThan1~7_combout\;
\inst2|ALT_INV_LessThan1~6_combout\ <= NOT \inst2|LessThan1~6_combout\;
\inst2|ALT_INV_LessThan1~5_combout\ <= NOT \inst2|LessThan1~5_combout\;
\inst2|ALT_INV_pipe_on~11_combout\ <= NOT \inst2|pipe_on~11_combout\;
\inst2|ALT_INV_pipe_on~10_combout\ <= NOT \inst2|pipe_on~10_combout\;
\inst2|ALT_INV_LessThan4~6_combout\ <= NOT \inst2|LessThan4~6_combout\;
\inst2|ALT_INV_LessThan4~5_combout\ <= NOT \inst2|LessThan4~5_combout\;
\inst2|ALT_INV_LessThan4~4_combout\ <= NOT \inst2|LessThan4~4_combout\;
\inst2|ALT_INV_LessThan4~3_combout\ <= NOT \inst2|LessThan4~3_combout\;
\inst2|ALT_INV_pipe_on~9_combout\ <= NOT \inst2|pipe_on~9_combout\;
\inst2|ALT_INV_pipe_on~8_combout\ <= NOT \inst2|pipe_on~8_combout\;
\inst2|ALT_INV_LessThan5~6_combout\ <= NOT \inst2|LessThan5~6_combout\;
\inst3|ALT_INV_blue_out[3]~2_combout\ <= NOT \inst3|blue_out[3]~2_combout\;
\inst3|ALT_INV_video_on~combout\ <= NOT \inst3|video_on~combout\;
\inst3|ALT_INV_video_on_h~q\ <= NOT \inst3|video_on_h~q\;
\inst3|ALT_INV_video_on_v~q\ <= NOT \inst3|video_on_v~q\;
\inst2|ALT_INV_pipe_on~7_combout\ <= NOT \inst2|pipe_on~7_combout\;
\inst2|ALT_INV_pipe_on~6_combout\ <= NOT \inst2|pipe_on~6_combout\;
\inst2|ALT_INV_pipe_on~5_combout\ <= NOT \inst2|pipe_on~5_combout\;
\inst2|ALT_INV_pipe_on~4_combout\ <= NOT \inst2|pipe_on~4_combout\;
\inst2|ALT_INV_LessThan3~1_combout\ <= NOT \inst2|LessThan3~1_combout\;
\inst2|ALT_INV_LessThan3~0_combout\ <= NOT \inst2|LessThan3~0_combout\;
\inst2|ALT_INV_LessThan0~5_combout\ <= NOT \inst2|LessThan0~5_combout\;
\inst2|ALT_INV_LessThan0~4_combout\ <= NOT \inst2|LessThan0~4_combout\;
\inst2|ALT_INV_LessThan0~3_combout\ <= NOT \inst2|LessThan0~3_combout\;
\inst2|ALT_INV_LessThan0~2_combout\ <= NOT \inst2|LessThan0~2_combout\;
\inst2|ALT_INV_LessThan0~1_combout\ <= NOT \inst2|LessThan0~1_combout\;
\inst2|ALT_INV_LessThan0~0_combout\ <= NOT \inst2|LessThan0~0_combout\;
\inst2|ALT_INV_pipe_on~3_combout\ <= NOT \inst2|pipe_on~3_combout\;
\inst2|ALT_INV_LessThan1~4_combout\ <= NOT \inst2|LessThan1~4_combout\;
\inst2|ALT_INV_LessThan1~3_combout\ <= NOT \inst2|LessThan1~3_combout\;
\inst2|ALT_INV_LessThan1~2_combout\ <= NOT \inst2|LessThan1~2_combout\;
\inst2|ALT_INV_LessThan1~1_combout\ <= NOT \inst2|LessThan1~1_combout\;
\inst2|ALT_INV_LessThan1~0_combout\ <= NOT \inst2|LessThan1~0_combout\;
\inst2|ALT_INV_pipe_on~2_combout\ <= NOT \inst2|pipe_on~2_combout\;
\inst2|ALT_INV_LessThan4~2_combout\ <= NOT \inst2|LessThan4~2_combout\;
\inst2|ALT_INV_LessThan4~1_combout\ <= NOT \inst2|LessThan4~1_combout\;
\inst2|ALT_INV_LessThan4~0_combout\ <= NOT \inst2|LessThan4~0_combout\;
\inst2|ALT_INV_pipe_on~1_combout\ <= NOT \inst2|pipe_on~1_combout\;
\inst2|ALT_INV_pipe_on~0_combout\ <= NOT \inst2|pipe_on~0_combout\;
\inst2|ALT_INV_LessThan5~5_combout\ <= NOT \inst2|LessThan5~5_combout\;
\inst2|ALT_INV_LessThan5~4_combout\ <= NOT \inst2|LessThan5~4_combout\;
\inst2|ALT_INV_LessThan5~3_combout\ <= NOT \inst2|LessThan5~3_combout\;
\inst2|ALT_INV_Move_Pipe:v_height_gap[1]~q\ <= NOT \inst2|Move_Pipe:v_height_gap[1]~q\;
\inst2|ALT_INV_Move_Pipe:v_height_gap[0]~q\ <= NOT \inst2|Move_Pipe:v_height_gap[0]~q\;
\inst2|ALT_INV_Move_Pipe:v_height_gap[2]~q\ <= NOT \inst2|Move_Pipe:v_height_gap[2]~q\;
\inst2|ALT_INV_Move_Pipe:v_height_gap[3]~q\ <= NOT \inst2|Move_Pipe:v_height_gap[3]~q\;
\inst2|ALT_INV_Move_Pipe:v_height_gap[4]~q\ <= NOT \inst2|Move_Pipe:v_height_gap[4]~q\;
\inst2|ALT_INV_Move_Pipe:v_height_gap[5]~q\ <= NOT \inst2|Move_Pipe:v_height_gap[5]~q\;
\inst2|ALT_INV_LessThan5~2_combout\ <= NOT \inst2|LessThan5~2_combout\;
\inst2|ALT_INV_LessThan5~1_combout\ <= NOT \inst2|LessThan5~1_combout\;
\inst2|ALT_INV_Move_Pipe:v_height_gap[6]~q\ <= NOT \inst2|Move_Pipe:v_height_gap[6]~q\;
\inst2|ALT_INV_Move_Pipe:v_height_gap[7]~q\ <= NOT \inst2|Move_Pipe:v_height_gap[7]~q\;
\inst2|ALT_INV_LessThan5~0_combout\ <= NOT \inst2|LessThan5~0_combout\;
\inst2|ALT_INV_Move_Pipe:v_height_gap[8]~q\ <= NOT \inst2|Move_Pipe:v_height_gap[8]~q\;
\inst6|ALT_INV_bird_on~combout\ <= NOT \inst6|bird_on~combout\;
\inst6|ALT_INV_bird_on~4_combout\ <= NOT \inst6|bird_on~4_combout\;
\inst6|ALT_INV_bird_on~3_combout\ <= NOT \inst6|bird_on~3_combout\;
\inst6|ALT_INV_LessThan0~1_combout\ <= NOT \inst6|LessThan0~1_combout\;
\inst6|ALT_INV_bird_on~2_combout\ <= NOT \inst6|bird_on~2_combout\;
\inst6|ALT_INV_bird_on~1_combout\ <= NOT \inst6|bird_on~1_combout\;
\inst3|ALT_INV_pixel_column\(1) <= NOT \inst3|pixel_column\(1);
\inst3|ALT_INV_pixel_column\(4) <= NOT \inst3|pixel_column\(4);
\inst6|ALT_INV_bird_on~0_combout\ <= NOT \inst6|bird_on~0_combout\;
\inst3|ALT_INV_pixel_column\(9) <= NOT \inst3|pixel_column\(9);
\inst3|ALT_INV_pixel_column\(8) <= NOT \inst3|pixel_column\(8);
\inst3|ALT_INV_pixel_column\(7) <= NOT \inst3|pixel_column\(7);
\inst6|ALT_INV_LessThan1~0_combout\ <= NOT \inst6|LessThan1~0_combout\;
\inst3|ALT_INV_pixel_column\(0) <= NOT \inst3|pixel_column\(0);
\inst3|ALT_INV_pixel_column\(2) <= NOT \inst3|pixel_column\(2);
\inst3|ALT_INV_pixel_column\(3) <= NOT \inst3|pixel_column\(3);
\inst3|ALT_INV_pixel_column\(5) <= NOT \inst3|pixel_column\(5);
\inst3|ALT_INV_pixel_column\(6) <= NOT \inst3|pixel_column\(6);
\inst6|ALT_INV_LessThan0~0_combout\ <= NOT \inst6|LessThan0~0_combout\;
\inst6|ALT_INV_LessThan3~6_combout\ <= NOT \inst6|LessThan3~6_combout\;
\inst6|ALT_INV_LessThan3~5_combout\ <= NOT \inst6|LessThan3~5_combout\;
\inst6|ALT_INV_LessThan3~4_combout\ <= NOT \inst6|LessThan3~4_combout\;
\inst6|ALT_INV_LessThan3~3_combout\ <= NOT \inst6|LessThan3~3_combout\;
\inst6|ALT_INV_LessThan3~2_combout\ <= NOT \inst6|LessThan3~2_combout\;
\inst6|ALT_INV_LessThan3~1_combout\ <= NOT \inst6|LessThan3~1_combout\;
\inst6|ALT_INV_LessThan3~0_combout\ <= NOT \inst6|LessThan3~0_combout\;
\inst6|ALT_INV_LessThan2~5_combout\ <= NOT \inst6|LessThan2~5_combout\;
\inst6|ALT_INV_LessThan2~4_combout\ <= NOT \inst6|LessThan2~4_combout\;
\inst6|ALT_INV_LessThan2~3_combout\ <= NOT \inst6|LessThan2~3_combout\;
\inst3|ALT_INV_pixel_row\(0) <= NOT \inst3|pixel_row\(0);
\inst3|ALT_INV_pixel_row\(1) <= NOT \inst3|pixel_row\(1);
\inst3|ALT_INV_pixel_row\(2) <= NOT \inst3|pixel_row\(2);
\inst6|ALT_INV_LessThan2~2_combout\ <= NOT \inst6|LessThan2~2_combout\;
\inst6|ALT_INV_LessThan2~1_combout\ <= NOT \inst6|LessThan2~1_combout\;
\inst6|ALT_INV_Add2~2_combout\ <= NOT \inst6|Add2~2_combout\;
\inst6|ALT_INV_Add2~1_combout\ <= NOT \inst6|Add2~1_combout\;
\inst6|ALT_INV_LessThan2~0_combout\ <= NOT \inst6|LessThan2~0_combout\;
\inst6|ALT_INV_Add2~0_combout\ <= NOT \inst6|Add2~0_combout\;
\inst3|ALT_INV_pixel_row\(4) <= NOT \inst3|pixel_row\(4);
\inst3|ALT_INV_pixel_row\(3) <= NOT \inst3|pixel_row\(3);
\inst3|ALT_INV_pixel_row\(5) <= NOT \inst3|pixel_row\(5);
\inst3|ALT_INV_pixel_row\(6) <= NOT \inst3|pixel_row\(6);
\inst3|ALT_INV_pixel_row\(7) <= NOT \inst3|pixel_row\(7);
\inst3|ALT_INV_pixel_row\(8) <= NOT \inst3|pixel_row\(8);
\inst15|ALT_INV_damage:invincibility_on~q\ <= NOT \inst15|damage:invincibility_on~q\;
\inst8|ALT_INV_game_state\(0) <= NOT \inst8|game_state\(0);
\inst8|ALT_INV_game_state\(1) <= NOT \inst8|game_state\(1);
\inst3|ALT_INV_vert_sync~q\ <= NOT \inst3|vert_sync~q\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_14~41_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_14~41_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_14~41_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_14~41_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_3~49_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_4~53_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~57_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_5~57_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_13~37_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_14~37_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_3~49_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_4~53_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~57_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_5~57_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_13~37_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_14~37_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_3~49_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_4~53_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~57_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_5~57_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_13~37_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_14~37_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_3~49_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_4~53_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~57_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_5~57_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_13~37_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_14~37_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_3~45_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_4~49_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_5~53_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_12~29_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_13~33_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_14~33_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_3~45_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_4~49_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_5~53_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_12~33_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_13~33_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_14~33_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_3~45_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_4~49_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_5~53_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_12~33_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_13~33_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_14~33_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_3~45_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_4~49_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_5~53_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_12~33_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_13~33_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_14~33_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_3~41_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_4~45_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_5~49_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_11~21_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_12~25_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_13~29_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_14~29_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_3~41_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_4~45_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_5~49_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_11~29_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_12~29_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_13~29_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_14~29_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_3~41_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_4~45_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_5~49_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_11~29_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_12~29_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_13~29_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_14~29_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_3~41_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_4~45_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_5~49_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_11~29_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_12~29_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_13~29_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_14~29_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_3~37_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_4~41_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_5~45_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_11~17_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_12~21_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_13~25_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_14~25_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_3~37_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_4~41_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_5~45_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_10~21_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_11~25_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_12~25_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_13~25_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_14~25_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_3~37_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_4~41_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_5~45_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_10~25_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_11~25_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_12~25_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_13~25_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_14~25_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_3~37_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_4~41_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_5~45_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_10~25_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_11~25_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_12~25_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_13~25_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_14~25_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_3~33_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_4~37_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_5~41_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_11~13_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_12~17_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_13~21_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_14~21_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_3~33_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_4~37_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_5~41_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_10~17_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_11~21_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_12~21_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_13~21_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_14~21_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_3~33_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_4~37_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_5~41_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~21_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_10~21_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_11~21_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_12~21_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_13~21_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_14~21_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~25_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_3~33_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_4~37_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_5~41_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_9~21_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_10~21_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_11~21_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_12~21_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_13~21_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_14~21_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_3~29_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_4~33_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_5~37_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_11~9_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_12~13_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_13~17_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_14~17_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_5~21_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_3~29_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_4~33_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_5~37_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_9~17_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_10~13_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_11~17_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_12~17_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_13~17_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_14~17_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_5~21_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_3~29_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_4~33_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~13_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_5~37_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~17_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_10~17_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_11~17_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_12~17_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_13~17_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_14~17_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_5~21_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_3~29_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_4~33_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_5~37_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~17_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_9~17_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_10~17_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_11~17_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_12~17_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_13~17_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_14~17_sumout\;
\inst2|ALT_INV_Add9~81_sumout\ <= NOT \inst2|Add9~81_sumout\;
\inst2|ALT_INV_Add10~125_sumout\ <= NOT \inst2|Add10~125_sumout\;
\inst2|ALT_INV_Add10~121_sumout\ <= NOT \inst2|Add10~121_sumout\;
\inst2|ALT_INV_Add10~117_sumout\ <= NOT \inst2|Add10~117_sumout\;
\inst2|ALT_INV_Add10~113_sumout\ <= NOT \inst2|Add10~113_sumout\;
\inst2|ALT_INV_Add10~109_sumout\ <= NOT \inst2|Add10~109_sumout\;
\inst2|ALT_INV_Add10~105_sumout\ <= NOT \inst2|Add10~105_sumout\;
\inst2|ALT_INV_Add10~101_sumout\ <= NOT \inst2|Add10~101_sumout\;
\inst2|ALT_INV_Add10~97_sumout\ <= NOT \inst2|Add10~97_sumout\;
\inst2|ALT_INV_Add10~93_sumout\ <= NOT \inst2|Add10~93_sumout\;
\inst2|ALT_INV_Add10~89_sumout\ <= NOT \inst2|Add10~89_sumout\;
\inst2|ALT_INV_Add10~85_sumout\ <= NOT \inst2|Add10~85_sumout\;
\inst2|ALT_INV_Add10~81_sumout\ <= NOT \inst2|Add10~81_sumout\;
\inst2|ALT_INV_Add10~77_sumout\ <= NOT \inst2|Add10~77_sumout\;
\inst2|ALT_INV_Add10~73_sumout\ <= NOT \inst2|Add10~73_sumout\;
\inst2|ALT_INV_Add10~69_sumout\ <= NOT \inst2|Add10~69_sumout\;
\inst2|ALT_INV_Add10~65_sumout\ <= NOT \inst2|Add10~65_sumout\;
\inst2|ALT_INV_Add10~61_sumout\ <= NOT \inst2|Add10~61_sumout\;
\inst2|ALT_INV_Add10~57_sumout\ <= NOT \inst2|Add10~57_sumout\;
\inst2|ALT_INV_Add10~53_sumout\ <= NOT \inst2|Add10~53_sumout\;
\inst2|ALT_INV_Add10~49_sumout\ <= NOT \inst2|Add10~49_sumout\;
\inst2|ALT_INV_Add10~45_sumout\ <= NOT \inst2|Add10~45_sumout\;
\inst15|ALT_INV_damage:invincibility_count[0]~q\ <= NOT \inst15|damage:invincibility_count[0]~q\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_3~25_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_10~17_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_4~29_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_11~25_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_10~13_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_5~33_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_10~9_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_12~25_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_11~21_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_11~5_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_12~9_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_13~13_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_14~13_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_11~17_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_10~5_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_13~25_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_12~21_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_5~17_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_4~21_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_3~25_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_10~17_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_9~13_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_4~29_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_9~9_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_11~25_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_10~13_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_5~33_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_10~9_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_9~5_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_12~25_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_11~21_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_10~9_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_11~13_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_12~13_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_13~13_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_14~13_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_11~17_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_10~5_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_13~25_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_12~21_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_5~17_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_4~21_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_3~25_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~17_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~13_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_4~29_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~9_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~25_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~13_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_5~33_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~9_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~5_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_12~25_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~21_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_10~13_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_11~13_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_12~13_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_13~13_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_14~13_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~17_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~5_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_13~25_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_12~21_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_5~17_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_4~21_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_3~25_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_4~29_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_5~33_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~13_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_9~13_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_10~13_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_11~13_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_12~13_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_13~13_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_14~13_sumout\;
\inst2|ALT_INV_Add10~41_sumout\ <= NOT \inst2|Add10~41_sumout\;
\inst2|ALT_INV_Add10~37_sumout\ <= NOT \inst2|Add10~37_sumout\;
\inst2|ALT_INV_Add10~33_sumout\ <= NOT \inst2|Add10~33_sumout\;
\inst2|ALT_INV_Add10~29_sumout\ <= NOT \inst2|Add10~29_sumout\;
\inst2|ALT_INV_Add10~25_sumout\ <= NOT \inst2|Add10~25_sumout\;
\inst2|ALT_INV_Add10~21_sumout\ <= NOT \inst2|Add10~21_sumout\;
\inst2|ALT_INV_Add10~17_sumout\ <= NOT \inst2|Add10~17_sumout\;
\inst2|ALT_INV_Add10~13_sumout\ <= NOT \inst2|Add10~13_sumout\;
\inst2|ALT_INV_Add10~9_sumout\ <= NOT \inst2|Add10~9_sumout\;
\inst2|ALT_INV_Add10~5_sumout\ <= NOT \inst2|Add10~5_sumout\;
\inst2|ALT_INV_Add10~1_sumout\ <= NOT \inst2|Add10~1_sumout\;
\inst2|ALT_INV_count\(12) <= NOT \inst2|count\(12);
\inst2|ALT_INV_count\(13) <= NOT \inst2|count\(13);
\inst2|ALT_INV_count\(14) <= NOT \inst2|count\(14);
\inst2|ALT_INV_count\(15) <= NOT \inst2|count\(15);
\inst2|ALT_INV_count\(20) <= NOT \inst2|count\(20);
\inst2|ALT_INV_count\(16) <= NOT \inst2|count\(16);
\inst2|ALT_INV_count\(17) <= NOT \inst2|count\(17);
\inst2|ALT_INV_count\(18) <= NOT \inst2|count\(18);
\inst2|ALT_INV_count\(19) <= NOT \inst2|count\(19);
\inst2|ALT_INV_count\(21) <= NOT \inst2|count\(21);
\inst2|ALT_INV_count\(22) <= NOT \inst2|count\(22);
\inst2|ALT_INV_count\(5) <= NOT \inst2|count\(5);
\inst2|ALT_INV_count\(7) <= NOT \inst2|count\(7);
\inst2|ALT_INV_count\(8) <= NOT \inst2|count\(8);
\inst2|ALT_INV_count\(9) <= NOT \inst2|count\(9);
\inst2|ALT_INV_count\(10) <= NOT \inst2|count\(10);
\inst2|ALT_INV_count\(11) <= NOT \inst2|count\(11);
\inst2|ALT_INV_count\(26) <= NOT \inst2|count\(26);
\inst2|ALT_INV_count\(1) <= NOT \inst2|count\(1);
\inst2|ALT_INV_count\(27) <= NOT \inst2|count\(27);
\inst2|ALT_INV_count\(2) <= NOT \inst2|count\(2);
\inst2|ALT_INV_count\(3) <= NOT \inst2|count\(3);
\inst2|ALT_INV_count\(4) <= NOT \inst2|count\(4);
\inst2|ALT_INV_count\(25) <= NOT \inst2|count\(25);
\inst2|ALT_INV_count\(6) <= NOT \inst2|count\(6);
\inst2|ALT_INV_count\(28) <= NOT \inst2|count\(28);
\inst2|ALT_INV_count\(29) <= NOT \inst2|count\(29);
\inst2|ALT_INV_count\(30) <= NOT \inst2|count\(30);
\inst2|ALT_INV_count\(31) <= NOT \inst2|count\(31);
\inst2|ALT_INV_count\(23) <= NOT \inst2|count\(23);
\inst2|ALT_INV_count\(24) <= NOT \inst2|count\(24);
\inst2|ALT_INV_Move_Pipe:speed_level[27]~q\ <= NOT \inst2|Move_Pipe:speed_level[27]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[28]~q\ <= NOT \inst2|Move_Pipe:speed_level[28]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[29]~q\ <= NOT \inst2|Move_Pipe:speed_level[29]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[30]~q\ <= NOT \inst2|Move_Pipe:speed_level[30]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[20]~q\ <= NOT \inst2|Move_Pipe:speed_level[20]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[21]~q\ <= NOT \inst2|Move_Pipe:speed_level[21]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[22]~q\ <= NOT \inst2|Move_Pipe:speed_level[22]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[23]~q\ <= NOT \inst2|Move_Pipe:speed_level[23]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[24]~q\ <= NOT \inst2|Move_Pipe:speed_level[24]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[25]~q\ <= NOT \inst2|Move_Pipe:speed_level[25]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[26]~q\ <= NOT \inst2|Move_Pipe:speed_level[26]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[14]~q\ <= NOT \inst2|Move_Pipe:speed_level[14]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[15]~q\ <= NOT \inst2|Move_Pipe:speed_level[15]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[16]~q\ <= NOT \inst2|Move_Pipe:speed_level[16]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[17]~q\ <= NOT \inst2|Move_Pipe:speed_level[17]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[18]~q\ <= NOT \inst2|Move_Pipe:speed_level[18]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[19]~q\ <= NOT \inst2|Move_Pipe:speed_level[19]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[11]~q\ <= NOT \inst2|Move_Pipe:speed_level[11]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[12]~q\ <= NOT \inst2|Move_Pipe:speed_level[12]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[13]~q\ <= NOT \inst2|Move_Pipe:speed_level[13]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[31]~q\ <= NOT \inst2|Move_Pipe:speed_level[31]~q\;
\inst15|ALT_INV_damage:invincibility_count[1]~q\ <= NOT \inst15|damage:invincibility_count[1]~q\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_3~21_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_4~25_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_5~29_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_12~5_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_13~9_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_14~9_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_3~21_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_5~13_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_4~17_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_3~21_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_4~25_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_5~29_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_10~5_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_11~9_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_12~9_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_13~9_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_14~9_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_3~21_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_5~13_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_4~17_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_3~21_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_4~25_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_5~29_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_10~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_11~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_12~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_13~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_14~9_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_3~21_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_5~13_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_4~17_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_3~21_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_4~25_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_5~29_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~9_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_9~9_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_10~9_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_11~9_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_12~9_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_13~9_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_14~9_sumout\;
\inst7|ALT_INV_Add0~81_sumout\ <= NOT \inst7|Add0~81_sumout\;
\inst2|ALT_INV_Move_Pipe:speed_level[10]~q\ <= NOT \inst2|Move_Pipe:speed_level[10]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[2]~q\ <= NOT \inst2|Move_Pipe:speed_level[2]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[3]~q\ <= NOT \inst2|Move_Pipe:speed_level[3]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[4]~q\ <= NOT \inst2|Move_Pipe:speed_level[4]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[5]~q\ <= NOT \inst2|Move_Pipe:speed_level[5]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[6]~q\ <= NOT \inst2|Move_Pipe:speed_level[6]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[7]~q\ <= NOT \inst2|Move_Pipe:speed_level[7]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[9]~q\ <= NOT \inst2|Move_Pipe:speed_level[9]~q\;
\inst2|ALT_INV_Move_Pipe:speed_level[8]~q\ <= NOT \inst2|Move_Pipe:speed_level[8]~q\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_3~17_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_12~9_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_11~5_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_14~17_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_13~13_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_4~21_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_13~9_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_12~5_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_3~17_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_14~13_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_5~25_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_14~9_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_13~5_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_4~13_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_3~13_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_13~5_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_14~5_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_3~9_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_14~5_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_5~9_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_4~9_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_3~17_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_12~9_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_11~5_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_14~17_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_13~13_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_4~21_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_13~9_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_12~5_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_3~17_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_14~13_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_5~25_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_14~9_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_13~5_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_4~13_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_3~13_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_11~5_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_12~5_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_13~5_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_14~5_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_3~9_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_14~5_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_5~9_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_4~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_3~17_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_12~9_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~5_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_14~17_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_13~13_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_4~21_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_13~9_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_12~5_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_3~17_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_14~13_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_5~25_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_14~9_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_13~5_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_4~13_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_3~13_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_10~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_11~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_12~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_13~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_14~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_3~9_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_14~5_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_5~9_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_4~9_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_3~17_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_4~21_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_5~25_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_9~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_10~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_11~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_12~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_13~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_14~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\;
\inst7|ALT_INV_count\(8) <= NOT \inst7|count\(8);
\inst7|ALT_INV_count\(9) <= NOT \inst7|count\(9);
\inst7|ALT_INV_count\(10) <= NOT \inst7|count\(10);
\inst7|ALT_INV_count\(1) <= NOT \inst7|count\(1);
\inst7|ALT_INV_count\(11) <= NOT \inst7|count\(11);
\inst7|ALT_INV_count\(12) <= NOT \inst7|count\(12);
\inst7|ALT_INV_count\(13) <= NOT \inst7|count\(13);
\inst7|ALT_INV_count\(14) <= NOT \inst7|count\(14);
\inst7|ALT_INV_count\(15) <= NOT \inst7|count\(15);
\inst7|ALT_INV_count\(16) <= NOT \inst7|count\(16);
\inst7|ALT_INV_count\(17) <= NOT \inst7|count\(17);
\inst7|ALT_INV_count\(2) <= NOT \inst7|count\(2);
\inst7|ALT_INV_count\(3) <= NOT \inst7|count\(3);
\inst7|ALT_INV_count\(4) <= NOT \inst7|count\(4);
\inst7|ALT_INV_count\(5) <= NOT \inst7|count\(5);
\inst7|ALT_INV_count\(6) <= NOT \inst7|count\(6);
\inst7|ALT_INV_count\(7) <= NOT \inst7|count\(7);
\inst7|ALT_INV_count\(26) <= NOT \inst7|count\(26);
\inst7|ALT_INV_count\(27) <= NOT \inst7|count\(27);
\inst7|ALT_INV_count\(28) <= NOT \inst7|count\(28);
\inst7|ALT_INV_count\(29) <= NOT \inst7|count\(29);
\inst7|ALT_INV_count\(30) <= NOT \inst7|count\(30);
\inst7|ALT_INV_count\(31) <= NOT \inst7|count\(31);
\inst7|ALT_INV_count\(20) <= NOT \inst7|count\(20);
\inst7|ALT_INV_count\(21) <= NOT \inst7|count\(21);
\inst7|ALT_INV_count\(22) <= NOT \inst7|count\(22);
\inst7|ALT_INV_count\(23) <= NOT \inst7|count\(23);
\inst7|ALT_INV_count\(24) <= NOT \inst7|count\(24);
\inst7|ALT_INV_count\(25) <= NOT \inst7|count\(25);
\inst7|ALT_INV_count\(18) <= NOT \inst7|count\(18);
\inst7|ALT_INV_count\(19) <= NOT \inst7|count\(19);
\inst2|ALT_INV_Move_Pipe:current_speed[10]~q\ <= NOT \inst2|Move_Pipe:current_speed[10]~q\;
\inst2|ALT_INV_Move_Pipe:current_speed[1]~q\ <= NOT \inst2|Move_Pipe:current_speed[1]~q\;
\inst2|ALT_INV_Move_Pipe:current_speed[2]~q\ <= NOT \inst2|Move_Pipe:current_speed[2]~q\;
\inst2|ALT_INV_Move_Pipe:current_speed[3]~q\ <= NOT \inst2|Move_Pipe:current_speed[3]~q\;
\inst2|ALT_INV_Move_Pipe:current_speed[4]~q\ <= NOT \inst2|Move_Pipe:current_speed[4]~q\;
\inst2|ALT_INV_Move_Pipe:current_speed[5]~q\ <= NOT \inst2|Move_Pipe:current_speed[5]~q\;
\inst2|ALT_INV_Move_Pipe:current_speed[6]~q\ <= NOT \inst2|Move_Pipe:current_speed[6]~q\;
\inst2|ALT_INV_Move_Pipe:current_speed[7]~q\ <= NOT \inst2|Move_Pipe:current_speed[7]~q\;
\inst2|ALT_INV_Move_Pipe:current_speed[9]~q\ <= NOT \inst2|Move_Pipe:current_speed[9]~q\;
\inst2|ALT_INV_Move_Pipe:current_speed[8]~q\ <= NOT \inst2|Move_Pipe:current_speed[8]~q\;
\inst15|ALT_INV_Add0~85_sumout\ <= NOT \inst15|Add0~85_sumout\;
\inst15|ALT_INV_Add0~81_sumout\ <= NOT \inst15|Add0~81_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_3~9_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_4~13_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_5~17_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_3~9_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_4~13_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_5~17_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_3~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_4~13_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_5~17_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_3~9_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_4~13_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_5~17_sumout\;
\inst7|ALT_INV_score_tmp\(4) <= NOT \inst7|score_tmp\(4);
\inst7|ALT_INV_score_tmp\(5) <= NOT \inst7|score_tmp\(5);
\inst7|ALT_INV_score_tmp\(6) <= NOT \inst7|score_tmp\(6);
\inst7|ALT_INV_score_tmp\(7) <= NOT \inst7|score_tmp\(7);
\inst7|ALT_INV_score_tmp\(9) <= NOT \inst7|score_tmp\(9);
\inst7|ALT_INV_score_tmp\(8) <= NOT \inst7|score_tmp\(8);
\inst7|ALT_INV_score_tmp\(10) <= NOT \inst7|score_tmp\(10);
\inst7|ALT_INV_score_tmp\(11) <= NOT \inst7|score_tmp\(11);
\inst7|ALT_INV_score_tmp\(12) <= NOT \inst7|score_tmp\(12);
\inst7|ALT_INV_score_tmp\(13) <= NOT \inst7|score_tmp\(13);
\inst6|ALT_INV_Add6~37_sumout\ <= NOT \inst6|Add6~37_sumout\;
\inst6|ALT_INV_Add6~33_sumout\ <= NOT \inst6|Add6~33_sumout\;
\inst6|ALT_INV_Add6~29_sumout\ <= NOT \inst6|Add6~29_sumout\;
\inst6|ALT_INV_Add6~25_sumout\ <= NOT \inst6|Add6~25_sumout\;
\inst6|ALT_INV_Add6~21_sumout\ <= NOT \inst6|Add6~21_sumout\;
\inst6|ALT_INV_Add6~17_sumout\ <= NOT \inst6|Add6~17_sumout\;
\inst6|ALT_INV_Add6~13_sumout\ <= NOT \inst6|Add6~13_sumout\;
\inst6|ALT_INV_Add6~9_sumout\ <= NOT \inst6|Add6~9_sumout\;
\inst6|ALT_INV_Add6~5_sumout\ <= NOT \inst6|Add6~5_sumout\;
\inst6|ALT_INV_Add6~1_sumout\ <= NOT \inst6|Add6~1_sumout\;
\inst15|ALT_INV_damage:invincibility_count[8]~q\ <= NOT \inst15|damage:invincibility_count[8]~q\;
\inst15|ALT_INV_damage:invincibility_count[7]~q\ <= NOT \inst15|damage:invincibility_count[7]~q\;
\inst15|ALT_INV_damage:invincibility_count[6]~q\ <= NOT \inst15|damage:invincibility_count[6]~q\;
\inst15|ALT_INV_damage:invincibility_count[23]~q\ <= NOT \inst15|damage:invincibility_count[23]~q\;
\inst15|ALT_INV_damage:invincibility_count[26]~q\ <= NOT \inst15|damage:invincibility_count[26]~q\;
\inst15|ALT_INV_damage:invincibility_count[25]~q\ <= NOT \inst15|damage:invincibility_count[25]~q\;
\inst15|ALT_INV_damage:invincibility_count[24]~q\ <= NOT \inst15|damage:invincibility_count[24]~q\;
\inst15|ALT_INV_damage:invincibility_count[22]~q\ <= NOT \inst15|damage:invincibility_count[22]~q\;
\inst15|ALT_INV_damage:invincibility_count[5]~q\ <= NOT \inst15|damage:invincibility_count[5]~q\;
\inst15|ALT_INV_damage:invincibility_count[4]~q\ <= NOT \inst15|damage:invincibility_count[4]~q\;
\inst15|ALT_INV_damage:invincibility_count[2]~q\ <= NOT \inst15|damage:invincibility_count[2]~q\;
\inst15|ALT_INV_damage:invincibility_count[3]~q\ <= NOT \inst15|damage:invincibility_count[3]~q\;
\inst15|ALT_INV_damage:invincibility_count[15]~q\ <= NOT \inst15|damage:invincibility_count[15]~q\;
\inst15|ALT_INV_damage:invincibility_count[13]~q\ <= NOT \inst15|damage:invincibility_count[13]~q\;
\inst15|ALT_INV_damage:invincibility_count[12]~q\ <= NOT \inst15|damage:invincibility_count[12]~q\;
\inst15|ALT_INV_damage:invincibility_count[11]~q\ <= NOT \inst15|damage:invincibility_count[11]~q\;
\inst15|ALT_INV_damage:invincibility_count[10]~q\ <= NOT \inst15|damage:invincibility_count[10]~q\;
\inst15|ALT_INV_damage:invincibility_count[9]~q\ <= NOT \inst15|damage:invincibility_count[9]~q\;
\inst15|ALT_INV_damage:invincibility_count[30]~q\ <= NOT \inst15|damage:invincibility_count[30]~q\;
\inst15|ALT_INV_damage:invincibility_count[17]~q\ <= NOT \inst15|damage:invincibility_count[17]~q\;
\inst15|ALT_INV_damage:invincibility_count[29]~q\ <= NOT \inst15|damage:invincibility_count[29]~q\;
\inst15|ALT_INV_damage:invincibility_count[28]~q\ <= NOT \inst15|damage:invincibility_count[28]~q\;
\inst15|ALT_INV_damage:invincibility_count[27]~q\ <= NOT \inst15|damage:invincibility_count[27]~q\;
\inst15|ALT_INV_damage:invincibility_count[16]~q\ <= NOT \inst15|damage:invincibility_count[16]~q\;
\inst15|ALT_INV_damage:invincibility_count[21]~q\ <= NOT \inst15|damage:invincibility_count[21]~q\;
\inst15|ALT_INV_damage:invincibility_count[20]~q\ <= NOT \inst15|damage:invincibility_count[20]~q\;
\inst15|ALT_INV_damage:invincibility_count[19]~q\ <= NOT \inst15|damage:invincibility_count[19]~q\;
\inst15|ALT_INV_damage:invincibility_count[18]~q\ <= NOT \inst15|damage:invincibility_count[18]~q\;
\inst15|ALT_INV_damage:invincibility_count[14]~q\ <= NOT \inst15|damage:invincibility_count[14]~q\;
\inst15|ALT_INV_damage:invincibility_count[31]~q\ <= NOT \inst15|damage:invincibility_count[31]~q\;
\inst15|ALT_INV_damage:v_health[15]~q\ <= NOT \inst15|damage:v_health[15]~q\;
\inst15|ALT_INV_damage:v_health[14]~q\ <= NOT \inst15|damage:v_health[14]~q\;
\inst15|ALT_INV_damage:v_health[13]~q\ <= NOT \inst15|damage:v_health[13]~q\;
\inst15|ALT_INV_damage:v_health[11]~q\ <= NOT \inst15|damage:v_health[11]~q\;
\inst15|ALT_INV_damage:v_health[10]~q\ <= NOT \inst15|damage:v_health[10]~q\;
\inst15|ALT_INV_damage:v_health[9]~q\ <= NOT \inst15|damage:v_health[9]~q\;
\inst15|ALT_INV_damage:v_health[8]~q\ <= NOT \inst15|damage:v_health[8]~q\;
\inst15|ALT_INV_damage:v_health[7]~q\ <= NOT \inst15|damage:v_health[7]~q\;
\inst15|ALT_INV_damage:v_health[6]~q\ <= NOT \inst15|damage:v_health[6]~q\;
\inst15|ALT_INV_damage:v_health[5]~q\ <= NOT \inst15|damage:v_health[5]~q\;
\inst15|ALT_INV_damage:v_health[21]~q\ <= NOT \inst15|damage:v_health[21]~q\;
\inst15|ALT_INV_damage:v_health[20]~q\ <= NOT \inst15|damage:v_health[20]~q\;
\inst15|ALT_INV_damage:v_health[19]~q\ <= NOT \inst15|damage:v_health[19]~q\;
\inst15|ALT_INV_damage:v_health[18]~q\ <= NOT \inst15|damage:v_health[18]~q\;
\inst15|ALT_INV_damage:v_health[17]~q\ <= NOT \inst15|damage:v_health[17]~q\;
\inst15|ALT_INV_damage:v_health[16]~q\ <= NOT \inst15|damage:v_health[16]~q\;
\inst15|ALT_INV_damage:v_health[27]~q\ <= NOT \inst15|damage:v_health[27]~q\;
\inst15|ALT_INV_damage:v_health[26]~q\ <= NOT \inst15|damage:v_health[26]~q\;
\inst15|ALT_INV_damage:v_health[25]~q\ <= NOT \inst15|damage:v_health[25]~q\;
\inst15|ALT_INV_damage:v_health[24]~q\ <= NOT \inst15|damage:v_health[24]~q\;
\inst15|ALT_INV_damage:v_health[23]~q\ <= NOT \inst15|damage:v_health[23]~q\;
\inst15|ALT_INV_damage:v_health[22]~q\ <= NOT \inst15|damage:v_health[22]~q\;
\inst15|ALT_INV_damage:v_health[2]~q\ <= NOT \inst15|damage:v_health[2]~q\;
\inst15|ALT_INV_damage:v_health[29]~q\ <= NOT \inst15|damage:v_health[29]~q\;
\inst15|ALT_INV_damage:v_health[30]~q\ <= NOT \inst15|damage:v_health[30]~q\;
\inst15|ALT_INV_damage:v_health[31]~q\ <= NOT \inst15|damage:v_health[31]~q\;
\inst15|ALT_INV_damage:v_health[12]~q\ <= NOT \inst15|damage:v_health[12]~q\;
\inst15|ALT_INV_damage:v_health[28]~q\ <= NOT \inst15|damage:v_health[28]~q\;
\inst15|ALT_INV_damage:v_health[4]~q\ <= NOT \inst15|damage:v_health[4]~q\;
\inst15|ALT_INV_damage:v_health[3]~q\ <= NOT \inst15|damage:v_health[3]~q\;
\inst15|ALT_INV_dead~q\ <= NOT \inst15|dead~q\;
\inst3|ALT_INV_v_count\(0) <= NOT \inst3|v_count\(0);
\inst3|ALT_INV_v_count\(1) <= NOT \inst3|v_count\(1);
\inst3|ALT_INV_v_count\(9) <= NOT \inst3|v_count\(9);
\inst3|ALT_INV_v_count\(4) <= NOT \inst3|v_count\(4);
\inst3|ALT_INV_v_count\(5) <= NOT \inst3|v_count\(5);
\inst3|ALT_INV_v_count\(8) <= NOT \inst3|v_count\(8);
\inst3|ALT_INV_v_count\(7) <= NOT \inst3|v_count\(7);
\inst3|ALT_INV_v_count\(6) <= NOT \inst3|v_count\(6);
\inst3|ALT_INV_v_count\(2) <= NOT \inst3|v_count\(2);
\inst3|ALT_INV_v_count\(3) <= NOT \inst3|v_count\(3);
\inst3|ALT_INV_h_count\(7) <= NOT \inst3|h_count\(7);
\inst3|ALT_INV_h_count\(8) <= NOT \inst3|h_count\(8);
\inst3|ALT_INV_h_count\(9) <= NOT \inst3|h_count\(9);
\inst3|ALT_INV_h_count\(1) <= NOT \inst3|h_count\(1);
\inst3|ALT_INV_h_count\(0) <= NOT \inst3|h_count\(0);
\inst3|ALT_INV_h_count\(4) <= NOT \inst3|h_count\(4);
\inst3|ALT_INV_h_count\(3) <= NOT \inst3|h_count\(3);
\inst3|ALT_INV_h_count\(2) <= NOT \inst3|h_count\(2);
\inst3|ALT_INV_h_count\(5) <= NOT \inst3|h_count\(5);
\inst3|ALT_INV_h_count\(6) <= NOT \inst3|h_count\(6);
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_6~17_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_5~13_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_4~9_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_3~5_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_6~13_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_5~9_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_4~5_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_6~9_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_5~5_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_6~5_sumout\;
\inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst1|Mod3|auto_generated|divider|divider|op_6~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_6~17_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_5~13_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_4~9_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_3~5_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_6~13_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_5~9_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_4~5_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_6~9_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_5~5_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_6~5_sumout\;
\inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst1|Mod2|auto_generated|divider|divider|op_6~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_6~17_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_5~13_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_4~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_3~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_6~13_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_5~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_4~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_6~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_5~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_6~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_6~1_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_6~17_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_5~13_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_4~9_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_3~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\;
\inst7|ALT_INV_score_tmp\(3) <= NOT \inst7|score_tmp\(3);
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_6~13_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_5~9_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_4~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\;
\inst7|ALT_INV_score_tmp\(2) <= NOT \inst7|score_tmp\(2);
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_6~9_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_5~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\;
\inst7|ALT_INV_score_tmp\(1) <= NOT \inst7|score_tmp\(1);
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_6~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\;
\inst7|ALT_INV_score_tmp\(0) <= NOT \inst7|score_tmp\(0);
\inst2|ALT_INV_pipe_x_pos\(10) <= NOT \inst2|pipe_x_pos\(10);
\inst2|ALT_INV_Add1~41_sumout\ <= NOT \inst2|Add1~41_sumout\;
\inst2|ALT_INV_Add0~37_sumout\ <= NOT \inst2|Add0~37_sumout\;
\inst2|ALT_INV_Add0~33_sumout\ <= NOT \inst2|Add0~33_sumout\;
\inst2|ALT_INV_Add0~29_sumout\ <= NOT \inst2|Add0~29_sumout\;
\inst2|ALT_INV_pipe_x_pos\(1) <= NOT \inst2|pipe_x_pos\(1);
\inst2|ALT_INV_pipe_x_pos\(2) <= NOT \inst2|pipe_x_pos\(2);
\inst2|ALT_INV_Add0~25_sumout\ <= NOT \inst2|Add0~25_sumout\;
\inst2|ALT_INV_Add0~21_sumout\ <= NOT \inst2|Add0~21_sumout\;
\inst2|ALT_INV_pipe_x_pos\(3) <= NOT \inst2|pipe_x_pos\(3);
\inst2|ALT_INV_pipe_x_pos\(4) <= NOT \inst2|pipe_x_pos\(4);
\inst2|ALT_INV_Add0~17_sumout\ <= NOT \inst2|Add0~17_sumout\;
\inst2|ALT_INV_Add0~13_sumout\ <= NOT \inst2|Add0~13_sumout\;
\inst2|ALT_INV_pipe_x_pos\(5) <= NOT \inst2|pipe_x_pos\(5);
\inst2|ALT_INV_pipe_x_pos\(6) <= NOT \inst2|pipe_x_pos\(6);
\inst2|ALT_INV_Add0~9_sumout\ <= NOT \inst2|Add0~9_sumout\;
\inst2|ALT_INV_pipe_x_pos\(7) <= NOT \inst2|pipe_x_pos\(7);
\inst2|ALT_INV_Add0~5_sumout\ <= NOT \inst2|Add0~5_sumout\;
\inst2|ALT_INV_Add0~1_sumout\ <= NOT \inst2|Add0~1_sumout\;
\inst2|ALT_INV_pipe_x_pos\(9) <= NOT \inst2|pipe_x_pos\(9);
\inst2|ALT_INV_pipe_x_pos\(8) <= NOT \inst2|pipe_x_pos\(8);
\inst2|ALT_INV_Add1~37_sumout\ <= NOT \inst2|Add1~37_sumout\;
\inst2|ALT_INV_Add1~33_sumout\ <= NOT \inst2|Add1~33_sumout\;
\inst2|ALT_INV_pipe_x_pos\(0) <= NOT \inst2|pipe_x_pos\(0);
\inst2|ALT_INV_Add1~29_sumout\ <= NOT \inst2|Add1~29_sumout\;
\inst2|ALT_INV_Add1~25_sumout\ <= NOT \inst2|Add1~25_sumout\;
\inst2|ALT_INV_Add1~21_sumout\ <= NOT \inst2|Add1~21_sumout\;
\inst2|ALT_INV_Add1~17_sumout\ <= NOT \inst2|Add1~17_sumout\;
\inst2|ALT_INV_Add1~13_sumout\ <= NOT \inst2|Add1~13_sumout\;
\inst2|ALT_INV_Add1~9_sumout\ <= NOT \inst2|Add1~9_sumout\;
\inst2|ALT_INV_Add1~5_sumout\ <= NOT \inst2|Add1~5_sumout\;
\inst2|ALT_INV_Add1~1_sumout\ <= NOT \inst2|Add1~1_sumout\;
\inst2|ALT_INV_Add4~29_sumout\ <= NOT \inst2|Add4~29_sumout\;
\inst2|ALT_INV_Add4~25_sumout\ <= NOT \inst2|Add4~25_sumout\;
\inst2|ALT_INV_Add4~21_sumout\ <= NOT \inst2|Add4~21_sumout\;
\inst2|ALT_INV_Add4~17_sumout\ <= NOT \inst2|Add4~17_sumout\;
\inst2|ALT_INV_Add4~13_sumout\ <= NOT \inst2|Add4~13_sumout\;
\inst2|ALT_INV_Add4~9_sumout\ <= NOT \inst2|Add4~9_sumout\;
\inst2|ALT_INV_Add4~5_sumout\ <= NOT \inst2|Add4~5_sumout\;
\inst2|ALT_INV_Add4~1_sumout\ <= NOT \inst2|Add4~1_sumout\;
\inst2|ALT_INV_Add5~33_sumout\ <= NOT \inst2|Add5~33_sumout\;
\inst2|ALT_INV_Add5~29_sumout\ <= NOT \inst2|Add5~29_sumout\;
\inst2|ALT_INV_Add5~25_sumout\ <= NOT \inst2|Add5~25_sumout\;
\inst2|ALT_INV_Add5~21_sumout\ <= NOT \inst2|Add5~21_sumout\;
\inst2|ALT_INV_Add5~17_sumout\ <= NOT \inst2|Add5~17_sumout\;
\inst2|ALT_INV_Add5~13_sumout\ <= NOT \inst2|Add5~13_sumout\;
\inst2|ALT_INV_Add5~9_sumout\ <= NOT \inst2|Add5~9_sumout\;
\inst2|ALT_INV_Add5~5_sumout\ <= NOT \inst2|Add5~5_sumout\;
\inst2|ALT_INV_Add5~1_sumout\ <= NOT \inst2|Add5~1_sumout\;
\inst6|ALT_INV_Add0~25_sumout\ <= NOT \inst6|Add0~25_sumout\;
\inst6|ALT_INV_Add0~21_sumout\ <= NOT \inst6|Add0~21_sumout\;
\inst6|ALT_INV_bird_y_pos\(9) <= NOT \inst6|bird_y_pos\(9);
\inst6|ALT_INV_Add0~17_sumout\ <= NOT \inst6|Add0~17_sumout\;
\inst6|ALT_INV_Add0~13_sumout\ <= NOT \inst6|Add0~13_sumout\;
\inst6|ALT_INV_Add0~9_sumout\ <= NOT \inst6|Add0~9_sumout\;
\inst6|ALT_INV_Add0~5_sumout\ <= NOT \inst6|Add0~5_sumout\;
\inst6|ALT_INV_Add3~21_sumout\ <= NOT \inst6|Add3~21_sumout\;
\inst6|ALT_INV_Add0~1_sumout\ <= NOT \inst6|Add0~1_sumout\;
\inst6|ALT_INV_Add3~17_sumout\ <= NOT \inst6|Add3~17_sumout\;
\inst6|ALT_INV_Add3~13_sumout\ <= NOT \inst6|Add3~13_sumout\;
\inst6|ALT_INV_Add3~9_sumout\ <= NOT \inst6|Add3~9_sumout\;
\inst6|ALT_INV_Add3~5_sumout\ <= NOT \inst6|Add3~5_sumout\;
\inst6|ALT_INV_Add3~1_sumout\ <= NOT \inst6|Add3~1_sumout\;
\inst6|ALT_INV_bird_y_pos\(0) <= NOT \inst6|bird_y_pos\(0);
\inst6|ALT_INV_bird_y_pos\(1) <= NOT \inst6|bird_y_pos\(1);
\inst6|ALT_INV_bird_y_pos\(2) <= NOT \inst6|bird_y_pos\(2);
\inst6|ALT_INV_bird_y_pos\(3) <= NOT \inst6|bird_y_pos\(3);
\inst6|ALT_INV_bird_y_pos\(4) <= NOT \inst6|bird_y_pos\(4);
\inst6|ALT_INV_bird_y_pos\(5) <= NOT \inst6|bird_y_pos\(5);
\inst6|ALT_INV_bird_y_pos\(6) <= NOT \inst6|bird_y_pos\(6);
\inst6|ALT_INV_bird_y_pos\(7) <= NOT \inst6|bird_y_pos\(7);
\inst6|ALT_INV_bird_y_pos\(8) <= NOT \inst6|bird_y_pos\(8);

-- Location: IOOBUF_X20_Y45_N36
\horiz_sync_out~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|horiz_sync~q\,
	devoe => ww_devoe,
	o => ww_horiz_sync_out);

-- Location: IOOBUF_X20_Y45_N53
\vert_sync_out~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|vert_sync~q\,
	devoe => ww_devoe,
	o => ww_vert_sync_out);

-- Location: IOOBUF_X12_Y45_N19
\blue_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|blue_out[3]~0_combout\,
	devoe => ww_devoe,
	o => ww_blue_out(3));

-- Location: IOOBUF_X12_Y45_N2
\blue_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|blue_out[2]~1_combout\,
	devoe => ww_devoe,
	o => ww_blue_out(2));

-- Location: IOOBUF_X14_Y45_N53
\blue_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|blue_out[3]~0_combout\,
	devoe => ww_devoe,
	o => ww_blue_out(1));

-- Location: IOOBUF_X14_Y45_N36
\blue_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|blue_out[0]~5_combout\,
	devoe => ww_devoe,
	o => ww_blue_out(0));

-- Location: IOOBUF_X20_Y45_N19
\green_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|green_out[3]~0_combout\,
	devoe => ww_devoe,
	o => ww_green_out(3));

-- Location: IOOBUF_X20_Y45_N2
\green_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|green_out[3]~0_combout\,
	devoe => ww_devoe,
	o => ww_green_out(2));

-- Location: IOOBUF_X22_Y45_N53
\green_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|green_out[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_green_out(1));

-- Location: IOOBUF_X22_Y45_N36
\green_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|green_out[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_green_out(0));

-- Location: IOOBUF_X16_Y45_N76
\red_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|red_out[3]~1_combout\,
	devoe => ww_devoe,
	o => ww_red_out(3));

-- Location: IOOBUF_X16_Y45_N59
\red_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|red_out[3]~1_combout\,
	devoe => ww_devoe,
	o => ww_red_out(2));

-- Location: IOOBUF_X16_Y45_N42
\red_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|red_out[3]~1_combout\,
	devoe => ww_devoe,
	o => ww_red_out(1));

-- Location: IOOBUF_X18_Y45_N53
\red_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|red_out[3]~1_combout\,
	devoe => ww_devoe,
	o => ww_red_out(0));

-- Location: IOOBUF_X46_Y0_N36
\seg0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_seg0(6));

-- Location: IOOBUF_X50_Y0_N53
\seg0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_seg0(5));

-- Location: IOOBUF_X48_Y0_N93
\seg0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_seg0(4));

-- Location: IOOBUF_X50_Y0_N36
\seg0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_seg0(3));

-- Location: IOOBUF_X48_Y0_N76
\seg0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_seg0(2));

-- Location: IOOBUF_X51_Y0_N36
\seg0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_seg0(1));

-- Location: IOOBUF_X52_Y0_N53
\seg0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_seg0(0));

-- Location: IOOBUF_X51_Y0_N53
\seg1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux7~0_combout\,
	devoe => ww_devoe,
	o => ww_seg1(6));

-- Location: IOOBUF_X43_Y0_N53
\seg1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux8~0_combout\,
	devoe => ww_devoe,
	o => ww_seg1(5));

-- Location: IOOBUF_X38_Y0_N36
\seg1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux9~0_combout\,
	devoe => ww_devoe,
	o => ww_seg1(4));

-- Location: IOOBUF_X43_Y0_N36
\seg1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux10~0_combout\,
	devoe => ww_devoe,
	o => ww_seg1(3));

-- Location: IOOBUF_X44_Y0_N53
\seg1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux11~0_combout\,
	devoe => ww_devoe,
	o => ww_seg1(2));

-- Location: IOOBUF_X40_Y0_N93
\seg1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux12~0_combout\,
	devoe => ww_devoe,
	o => ww_seg1(1));

-- Location: IOOBUF_X44_Y0_N36
\seg1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux13~0_combout\,
	devoe => ww_devoe,
	o => ww_seg1(0));

-- Location: IOOBUF_X40_Y0_N76
\seg2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux14~0_combout\,
	devoe => ww_devoe,
	o => ww_seg2(6));

-- Location: IOOBUF_X46_Y0_N53
\seg2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux15~0_combout\,
	devoe => ww_devoe,
	o => ww_seg2(5));

-- Location: IOOBUF_X38_Y0_N19
\seg2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux16~0_combout\,
	devoe => ww_devoe,
	o => ww_seg2(4));

-- Location: IOOBUF_X36_Y0_N19
\seg2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux17~0_combout\,
	devoe => ww_devoe,
	o => ww_seg2(3));

-- Location: IOOBUF_X52_Y0_N19
\seg2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux18~0_combout\,
	devoe => ww_devoe,
	o => ww_seg2(2));

-- Location: IOOBUF_X38_Y0_N53
\seg2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux19~0_combout\,
	devoe => ww_devoe,
	o => ww_seg2(1));

-- Location: IOOBUF_X48_Y0_N42
\seg2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux20~0_combout\,
	devoe => ww_devoe,
	o => ww_seg2(0));

-- Location: IOOBUF_X51_Y0_N19
\seg3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux21~0_combout\,
	devoe => ww_devoe,
	o => ww_seg3(6));

-- Location: IOOBUF_X51_Y0_N2
\seg3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux22~0_combout\,
	devoe => ww_devoe,
	o => ww_seg3(5));

-- Location: IOOBUF_X52_Y0_N2
\seg3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux23~0_combout\,
	devoe => ww_devoe,
	o => ww_seg3(4));

-- Location: IOOBUF_X46_Y0_N19
\seg3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux24~0_combout\,
	devoe => ww_devoe,
	o => ww_seg3(3));

-- Location: IOOBUF_X40_Y0_N42
\seg3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux25~0_combout\,
	devoe => ww_devoe,
	o => ww_seg3(2));

-- Location: IOOBUF_X46_Y0_N2
\seg3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux26~0_combout\,
	devoe => ww_devoe,
	o => ww_seg3(1));

-- Location: IOOBUF_X40_Y0_N59
\seg3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux27~0_combout\,
	devoe => ww_devoe,
	o => ww_seg3(0));

-- Location: IOOBUF_X0_Y21_N5
\mouse_data~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst11|MOUSE_DATA_BUF~q\,
	oe => \inst11|mouse_state.WAIT_OUTPUT_READY~q\,
	devoe => ww_devoe,
	o => mouse_data);

-- Location: IOOBUF_X0_Y20_N5
\mouse_clk~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst11|mouse_state.INHIBIT_TRANS~q\,
	oe => \inst11|WideOr4~combout\,
	devoe => ww_devoe,
	o => mouse_clk);

-- Location: IOIBUF_X22_Y0_N1
\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: PLLREFCLKSELECT_X0_Y7_N0
\inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y1_N0
\inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "gclk_far",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "fb_1",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \inst|altpll_component|auto_generated|fb_clkin\,
	ecnc1test => \inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	cntnen => \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \inst|altpll_component|auto_generated|fb_clkin\,
	tclk => \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y5_N0
\inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\,
	shift => \inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	shiften => \inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y0_N1
\inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 6,
	dprio0_cnt_lo_div => 6,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "25.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 0)
-- pragma translate_on
PORT MAP (
	nen0 => \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTEN0\,
	tclk0 => \inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk\);

-- Location: CLKCTRL_G3
\inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk\,
	outclk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\);

-- Location: IOIBUF_X0_Y20_N4
\mouse_clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => mouse_clk,
	o => \mouse_clk~input_o\);

-- Location: FF_X32_Y13_N2
\inst11|filter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \mouse_clk~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|filter\(0));

-- Location: FF_X32_Y13_N38
\inst11|filter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst11|filter\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|filter\(1));

-- Location: FF_X32_Y13_N32
\inst11|filter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst11|filter\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|filter\(2));

-- Location: FF_X32_Y13_N8
\inst11|filter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst11|filter\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|filter\(3));

-- Location: FF_X34_Y12_N35
\inst11|filter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst11|filter\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|filter\(4));

-- Location: FF_X32_Y13_N37
\inst11|filter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst11|filter\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|filter[1]~DUPLICATE_q\);

-- Location: LABCELL_X32_Y12_N57
\inst11|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Equal2~0_combout\ = ( !\inst11|filter\(0) & ( (!\inst11|filter\(3) & (!\inst11|filter\(4) & (!\inst11|filter\(2) & !\inst11|filter[1]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_filter\(3),
	datab => \inst11|ALT_INV_filter\(4),
	datac => \inst11|ALT_INV_filter\(2),
	datad => \inst11|ALT_INV_filter[1]~DUPLICATE_q\,
	dataf => \inst11|ALT_INV_filter\(0),
	combout => \inst11|Equal2~0_combout\);

-- Location: LABCELL_X32_Y13_N15
\inst11|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Equal1~0_combout\ = ( \inst11|filter\(4) & ( (\inst11|filter\(1) & (\inst11|filter\(3) & (\inst11|filter\(2) & \inst11|filter\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_filter\(1),
	datab => \inst11|ALT_INV_filter\(3),
	datac => \inst11|ALT_INV_filter\(2),
	datad => \inst11|ALT_INV_filter\(0),
	dataf => \inst11|ALT_INV_filter\(4),
	combout => \inst11|Equal1~0_combout\);

-- Location: FF_X32_Y12_N46
\inst11|filter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst11|filter\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|filter\(5));

-- Location: FF_X32_Y12_N38
\inst11|filter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst11|filter\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|filter\(6));

-- Location: FF_X32_Y12_N44
\inst11|filter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst11|filter\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|filter\(7));

-- Location: LABCELL_X32_Y12_N42
\inst11|MOUSE_CLK_FILTER~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|MOUSE_CLK_FILTER~0_combout\ = ( \inst11|filter\(6) & ( \inst11|MOUSE_CLK_FILTER~q\ ) ) # ( !\inst11|filter\(6) & ( \inst11|MOUSE_CLK_FILTER~q\ & ( (!\inst11|Equal2~0_combout\) # ((\inst11|filter\(7)) # (\inst11|filter\(5))) ) ) ) # ( 
-- \inst11|filter\(6) & ( !\inst11|MOUSE_CLK_FILTER~q\ & ( (\inst11|Equal1~0_combout\ & (\inst11|filter\(5) & \inst11|filter\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001110101111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Equal2~0_combout\,
	datab => \inst11|ALT_INV_Equal1~0_combout\,
	datac => \inst11|ALT_INV_filter\(5),
	datad => \inst11|ALT_INV_filter\(7),
	datae => \inst11|ALT_INV_filter\(6),
	dataf => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	combout => \inst11|MOUSE_CLK_FILTER~0_combout\);

-- Location: FF_X32_Y12_N41
\inst11|MOUSE_CLK_FILTER\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst11|MOUSE_CLK_FILTER~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MOUSE_CLK_FILTER~q\);

-- Location: LABCELL_X31_Y12_N15
\inst11|SHIFTOUT[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|SHIFTOUT[9]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \inst11|SHIFTOUT[9]~feeder_combout\);

-- Location: LABCELL_X32_Y11_N36
\inst11|inhibit_wait_count[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|inhibit_wait_count[0]~0_combout\ = ( !\inst11|inhibit_wait_count\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst11|ALT_INV_inhibit_wait_count\(0),
	combout => \inst11|inhibit_wait_count[0]~0_combout\);

-- Location: LABCELL_X29_Y12_N27
\inst11|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~5_sumout\ = SUM(( \inst11|inhibit_wait_count\(10) ) + ( GND ) + ( \inst11|Add0~10\ ))
-- \inst11|Add0~6\ = CARRY(( \inst11|inhibit_wait_count\(10) ) + ( GND ) + ( \inst11|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_inhibit_wait_count\(10),
	cin => \inst11|Add0~10\,
	sumout => \inst11|Add0~5_sumout\,
	cout => \inst11|Add0~6\);

-- Location: LABCELL_X29_Y12_N30
\inst11|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~1_sumout\ = SUM(( \inst11|inhibit_wait_count\(11) ) + ( GND ) + ( \inst11|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_inhibit_wait_count\(11),
	cin => \inst11|Add0~6\,
	sumout => \inst11|Add0~1_sumout\);

-- Location: FF_X29_Y12_N31
\inst11|inhibit_wait_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|Add0~1_sumout\,
	ena => \inst11|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inhibit_wait_count\(11));

-- Location: LABCELL_X32_Y11_N12
\inst11|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Selector0~0_combout\ = ( \inst11|mouse_state.INHIBIT_TRANS~q\ ) # ( !\inst11|mouse_state.INHIBIT_TRANS~q\ & ( (\inst11|inhibit_wait_count\(10) & \inst11|inhibit_wait_count\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111111111111111100000101000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_inhibit_wait_count\(10),
	datac => \inst11|ALT_INV_inhibit_wait_count\(11),
	datae => \inst11|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	combout => \inst11|Selector0~0_combout\);

-- Location: FF_X32_Y11_N14
\inst11|mouse_state.INHIBIT_TRANS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|mouse_state.INHIBIT_TRANS~q\);

-- Location: FF_X32_Y11_N37
\inst11|inhibit_wait_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|inhibit_wait_count[0]~0_combout\,
	ena => \inst11|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inhibit_wait_count\(0));

-- Location: LABCELL_X29_Y12_N0
\inst11|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~41_sumout\ = SUM(( \inst11|inhibit_wait_count\(1) ) + ( \inst11|inhibit_wait_count\(0) ) + ( !VCC ))
-- \inst11|Add0~42\ = CARRY(( \inst11|inhibit_wait_count\(1) ) + ( \inst11|inhibit_wait_count\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_inhibit_wait_count\(0),
	datad => \inst11|ALT_INV_inhibit_wait_count\(1),
	cin => GND,
	sumout => \inst11|Add0~41_sumout\,
	cout => \inst11|Add0~42\);

-- Location: FF_X29_Y12_N2
\inst11|inhibit_wait_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|Add0~41_sumout\,
	ena => \inst11|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inhibit_wait_count\(1));

-- Location: LABCELL_X29_Y12_N3
\inst11|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~37_sumout\ = SUM(( \inst11|inhibit_wait_count\(2) ) + ( GND ) + ( \inst11|Add0~42\ ))
-- \inst11|Add0~38\ = CARRY(( \inst11|inhibit_wait_count\(2) ) + ( GND ) + ( \inst11|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_inhibit_wait_count\(2),
	cin => \inst11|Add0~42\,
	sumout => \inst11|Add0~37_sumout\,
	cout => \inst11|Add0~38\);

-- Location: FF_X29_Y12_N5
\inst11|inhibit_wait_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|Add0~37_sumout\,
	ena => \inst11|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inhibit_wait_count\(2));

-- Location: LABCELL_X29_Y12_N6
\inst11|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~33_sumout\ = SUM(( \inst11|inhibit_wait_count\(3) ) + ( GND ) + ( \inst11|Add0~38\ ))
-- \inst11|Add0~34\ = CARRY(( \inst11|inhibit_wait_count\(3) ) + ( GND ) + ( \inst11|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_inhibit_wait_count\(3),
	cin => \inst11|Add0~38\,
	sumout => \inst11|Add0~33_sumout\,
	cout => \inst11|Add0~34\);

-- Location: FF_X29_Y12_N8
\inst11|inhibit_wait_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|Add0~33_sumout\,
	ena => \inst11|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inhibit_wait_count\(3));

-- Location: LABCELL_X29_Y12_N9
\inst11|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~29_sumout\ = SUM(( \inst11|inhibit_wait_count\(4) ) + ( GND ) + ( \inst11|Add0~34\ ))
-- \inst11|Add0~30\ = CARRY(( \inst11|inhibit_wait_count\(4) ) + ( GND ) + ( \inst11|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_inhibit_wait_count\(4),
	cin => \inst11|Add0~34\,
	sumout => \inst11|Add0~29_sumout\,
	cout => \inst11|Add0~30\);

-- Location: FF_X29_Y12_N11
\inst11|inhibit_wait_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|Add0~29_sumout\,
	ena => \inst11|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inhibit_wait_count\(4));

-- Location: LABCELL_X29_Y12_N12
\inst11|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~25_sumout\ = SUM(( \inst11|inhibit_wait_count\(5) ) + ( GND ) + ( \inst11|Add0~30\ ))
-- \inst11|Add0~26\ = CARRY(( \inst11|inhibit_wait_count\(5) ) + ( GND ) + ( \inst11|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_inhibit_wait_count\(5),
	cin => \inst11|Add0~30\,
	sumout => \inst11|Add0~25_sumout\,
	cout => \inst11|Add0~26\);

-- Location: FF_X29_Y12_N14
\inst11|inhibit_wait_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|Add0~25_sumout\,
	ena => \inst11|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inhibit_wait_count\(5));

-- Location: LABCELL_X29_Y12_N15
\inst11|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~21_sumout\ = SUM(( \inst11|inhibit_wait_count\(6) ) + ( GND ) + ( \inst11|Add0~26\ ))
-- \inst11|Add0~22\ = CARRY(( \inst11|inhibit_wait_count\(6) ) + ( GND ) + ( \inst11|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_inhibit_wait_count\(6),
	cin => \inst11|Add0~26\,
	sumout => \inst11|Add0~21_sumout\,
	cout => \inst11|Add0~22\);

-- Location: FF_X29_Y12_N17
\inst11|inhibit_wait_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|Add0~21_sumout\,
	ena => \inst11|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inhibit_wait_count\(6));

-- Location: LABCELL_X29_Y12_N18
\inst11|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~17_sumout\ = SUM(( \inst11|inhibit_wait_count\(7) ) + ( GND ) + ( \inst11|Add0~22\ ))
-- \inst11|Add0~18\ = CARRY(( \inst11|inhibit_wait_count\(7) ) + ( GND ) + ( \inst11|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_inhibit_wait_count\(7),
	cin => \inst11|Add0~22\,
	sumout => \inst11|Add0~17_sumout\,
	cout => \inst11|Add0~18\);

-- Location: FF_X29_Y12_N20
\inst11|inhibit_wait_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|Add0~17_sumout\,
	ena => \inst11|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inhibit_wait_count\(7));

-- Location: LABCELL_X29_Y12_N21
\inst11|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~13_sumout\ = SUM(( \inst11|inhibit_wait_count\(8) ) + ( GND ) + ( \inst11|Add0~18\ ))
-- \inst11|Add0~14\ = CARRY(( \inst11|inhibit_wait_count\(8) ) + ( GND ) + ( \inst11|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_inhibit_wait_count\(8),
	cin => \inst11|Add0~18\,
	sumout => \inst11|Add0~13_sumout\,
	cout => \inst11|Add0~14\);

-- Location: FF_X29_Y12_N23
\inst11|inhibit_wait_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|Add0~13_sumout\,
	ena => \inst11|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inhibit_wait_count\(8));

-- Location: LABCELL_X29_Y12_N24
\inst11|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~9_sumout\ = SUM(( \inst11|inhibit_wait_count\(9) ) + ( GND ) + ( \inst11|Add0~14\ ))
-- \inst11|Add0~10\ = CARRY(( \inst11|inhibit_wait_count\(9) ) + ( GND ) + ( \inst11|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_inhibit_wait_count\(9),
	cin => \inst11|Add0~14\,
	sumout => \inst11|Add0~9_sumout\,
	cout => \inst11|Add0~10\);

-- Location: FF_X29_Y12_N26
\inst11|inhibit_wait_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|Add0~9_sumout\,
	ena => \inst11|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inhibit_wait_count\(9));

-- Location: FF_X29_Y12_N28
\inst11|inhibit_wait_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|Add0~5_sumout\,
	ena => \inst11|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inhibit_wait_count\(10));

-- Location: LABCELL_X32_Y11_N21
\inst11|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Selector1~0_combout\ = ( \inst11|inhibit_wait_count\(11) & ( !\inst11|mouse_state.INHIBIT_TRANS~q\ & ( \inst11|inhibit_wait_count\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_inhibit_wait_count\(10),
	datae => \inst11|ALT_INV_inhibit_wait_count\(11),
	dataf => \inst11|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	combout => \inst11|Selector1~0_combout\);

-- Location: FF_X32_Y11_N23
\inst11|mouse_state.LOAD_COMMAND\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|mouse_state.LOAD_COMMAND~q\);

-- Location: LABCELL_X32_Y13_N27
\inst11|INCNT~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|INCNT~3_combout\ = ( \inst11|INCNT\(0) & ( (!\inst11|INCNT\(3) & !\inst11|INCNT\(1)) ) ) # ( !\inst11|INCNT\(0) & ( (!\inst11|INCNT\(3) & \inst11|INCNT\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_INCNT\(3),
	datac => \inst11|ALT_INV_INCNT\(1),
	dataf => \inst11|ALT_INV_INCNT\(0),
	combout => \inst11|INCNT~3_combout\);

-- Location: LABCELL_X31_Y12_N36
\inst11|OUTCNT~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|OUTCNT~0_combout\ = ( \inst11|OUTCNT\(1) & ( (\inst11|OUTCNT\(2) & (!\inst11|OUTCNT\(3) & \inst11|OUTCNT\(0))) ) ) # ( !\inst11|OUTCNT\(1) & ( (!\inst11|OUTCNT\(2) & \inst11|OUTCNT\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_OUTCNT\(2),
	datac => \inst11|ALT_INV_OUTCNT\(3),
	datad => \inst11|ALT_INV_OUTCNT\(0),
	dataf => \inst11|ALT_INV_OUTCNT\(1),
	combout => \inst11|OUTCNT~0_combout\);

-- Location: LABCELL_X31_Y12_N48
\inst11|send_char~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|send_char~0_combout\ = ( \inst11|OUTCNT\(1) & ( ((\inst11|OUTCNT\(3) & \inst11|mouse_state.WAIT_OUTPUT_READY~q\)) # (\inst11|send_char~q\) ) ) # ( !\inst11|OUTCNT\(1) & ( ((\inst11|OUTCNT\(3) & (\inst11|OUTCNT\(2) & 
-- \inst11|mouse_state.WAIT_OUTPUT_READY~q\))) # (\inst11|send_char~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111111000000011111111100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_OUTCNT\(3),
	datab => \inst11|ALT_INV_OUTCNT\(2),
	datac => \inst11|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	datad => \inst11|ALT_INV_send_char~q\,
	dataf => \inst11|ALT_INV_OUTCNT\(1),
	combout => \inst11|send_char~0_combout\);

-- Location: FF_X31_Y12_N11
\inst11|send_char\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|send_char~0_combout\,
	clrn => \inst11|ALT_INV_send_data~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|send_char~q\);

-- Location: LABCELL_X31_Y12_N12
\inst11|output_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|output_ready~0_combout\ = ( \inst11|mouse_state.WAIT_OUTPUT_READY~q\ & ( !\inst11|send_char~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_send_char~q\,
	dataf => \inst11|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst11|output_ready~0_combout\);

-- Location: FF_X31_Y12_N5
\inst11|OUTCNT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|OUTCNT~0_combout\,
	clrn => \inst11|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst11|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|OUTCNT\(3));

-- Location: LABCELL_X31_Y12_N3
\inst11|OUTCNT~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|OUTCNT~1_combout\ = ( \inst11|OUTCNT\(1) & ( (!\inst11|OUTCNT\(3) & (!\inst11|OUTCNT\(2) $ (!\inst11|OUTCNT\(0)))) ) ) # ( !\inst11|OUTCNT\(1) & ( (\inst11|OUTCNT\(2) & !\inst11|OUTCNT\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000111100000000000011110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_OUTCNT\(2),
	datac => \inst11|ALT_INV_OUTCNT\(0),
	datad => \inst11|ALT_INV_OUTCNT\(3),
	dataf => \inst11|ALT_INV_OUTCNT\(1),
	combout => \inst11|OUTCNT~1_combout\);

-- Location: FF_X31_Y12_N41
\inst11|OUTCNT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|OUTCNT~1_combout\,
	clrn => \inst11|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst11|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|OUTCNT\(2));

-- Location: LABCELL_X32_Y12_N24
\inst11|OUTCNT~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|OUTCNT~3_combout\ = ( \inst11|OUTCNT\(3) & ( (!\inst11|OUTCNT\(0) & (!\inst11|OUTCNT\(2) & !\inst11|OUTCNT\(1))) ) ) # ( !\inst11|OUTCNT\(3) & ( !\inst11|OUTCNT\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_OUTCNT\(0),
	datab => \inst11|ALT_INV_OUTCNT\(2),
	datac => \inst11|ALT_INV_OUTCNT\(1),
	dataf => \inst11|ALT_INV_OUTCNT\(3),
	combout => \inst11|OUTCNT~3_combout\);

-- Location: FF_X32_Y12_N14
\inst11|OUTCNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|OUTCNT~3_combout\,
	clrn => \inst11|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst11|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|OUTCNT\(0));

-- Location: LABCELL_X31_Y12_N6
\inst11|OUTCNT~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|OUTCNT~2_combout\ = ( \inst11|OUTCNT\(2) & ( (!\inst11|OUTCNT\(3) & (!\inst11|OUTCNT\(1) $ (!\inst11|OUTCNT\(0)))) ) ) # ( !\inst11|OUTCNT\(2) & ( (!\inst11|OUTCNT\(1) & (\inst11|OUTCNT\(0))) # (\inst11|OUTCNT\(1) & (!\inst11|OUTCNT\(0) & 
-- !\inst11|OUTCNT\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001001100010011000100110001001100000011000000110000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_OUTCNT\(1),
	datab => \inst11|ALT_INV_OUTCNT\(0),
	datac => \inst11|ALT_INV_OUTCNT\(3),
	dataf => \inst11|ALT_INV_OUTCNT\(2),
	combout => \inst11|OUTCNT~2_combout\);

-- Location: FF_X31_Y12_N53
\inst11|OUTCNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|OUTCNT~2_combout\,
	clrn => \inst11|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst11|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|OUTCNT\(1));

-- Location: LABCELL_X32_Y12_N9
\inst11|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|LessThan0~0_combout\ = ( \inst11|OUTCNT\(3) & ( (\inst11|OUTCNT\(2)) # (\inst11|OUTCNT\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_OUTCNT\(1),
	datac => \inst11|ALT_INV_OUTCNT\(2),
	dataf => \inst11|ALT_INV_OUTCNT\(3),
	combout => \inst11|LessThan0~0_combout\);

-- Location: FF_X32_Y12_N17
\inst11|output_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|LessThan0~0_combout\,
	clrn => \inst11|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst11|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|output_ready~q\);

-- Location: FF_X32_Y11_N44
\inst11|mouse_state.LOAD_COMMAND2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst11|mouse_state.LOAD_COMMAND~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|mouse_state.LOAD_COMMAND2~q\);

-- Location: LABCELL_X32_Y11_N51
\inst11|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Selector3~0_combout\ = ( \inst11|mouse_state.WAIT_OUTPUT_READY~q\ & ( \inst11|mouse_state.LOAD_COMMAND2~q\ ) ) # ( !\inst11|mouse_state.WAIT_OUTPUT_READY~q\ & ( \inst11|mouse_state.LOAD_COMMAND2~q\ ) ) # ( \inst11|mouse_state.WAIT_OUTPUT_READY~q\ 
-- & ( !\inst11|mouse_state.LOAD_COMMAND2~q\ & ( !\inst11|output_ready~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_output_ready~q\,
	datae => \inst11|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	dataf => \inst11|ALT_INV_mouse_state.LOAD_COMMAND2~q\,
	combout => \inst11|Selector3~0_combout\);

-- Location: FF_X32_Y11_N2
\inst11|mouse_state.WAIT_OUTPUT_READY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst11|Selector3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|mouse_state.WAIT_OUTPUT_READY~q\);

-- Location: LABCELL_X32_Y13_N6
\inst11|INCNT[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|INCNT[3]~1_combout\ = ( \inst11|READ_CHAR~q\ & ( !\inst11|mouse_state.WAIT_OUTPUT_READY~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	dataf => \inst11|ALT_INV_READ_CHAR~q\,
	combout => \inst11|INCNT[3]~1_combout\);

-- Location: FF_X32_Y13_N53
\inst11|INCNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|INCNT~3_combout\,
	sload => VCC,
	ena => \inst11|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|INCNT\(1));

-- Location: LABCELL_X32_Y13_N42
\inst11|INCNT~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|INCNT~2_combout\ = ( \inst11|INCNT\(0) & ( (!\inst11|INCNT\(3) & (!\inst11|INCNT\(2) $ (!\inst11|INCNT\(1)))) ) ) # ( !\inst11|INCNT\(0) & ( (\inst11|INCNT\(2) & !\inst11|INCNT\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000111100000000000011110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_INCNT\(2),
	datac => \inst11|ALT_INV_INCNT\(1),
	datad => \inst11|ALT_INV_INCNT\(3),
	dataf => \inst11|ALT_INV_INCNT\(0),
	combout => \inst11|INCNT~2_combout\);

-- Location: FF_X32_Y13_N26
\inst11|INCNT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|INCNT~2_combout\,
	sload => VCC,
	ena => \inst11|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|INCNT\(2));

-- Location: LABCELL_X32_Y13_N48
\inst11|INCNT~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|INCNT~0_combout\ = ( \inst11|INCNT\(1) & ( (!\inst11|INCNT\(3) & (\inst11|INCNT\(2) & \inst11|INCNT\(0))) ) ) # ( !\inst11|INCNT\(1) & ( (\inst11|INCNT\(3) & (!\inst11|INCNT\(2) & !\inst11|INCNT\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_INCNT\(3),
	datac => \inst11|ALT_INV_INCNT\(2),
	datad => \inst11|ALT_INV_INCNT\(0),
	dataf => \inst11|ALT_INV_INCNT\(1),
	combout => \inst11|INCNT~0_combout\);

-- Location: FF_X32_Y13_N44
\inst11|INCNT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|INCNT~0_combout\,
	sload => VCC,
	ena => \inst11|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|INCNT\(3));

-- Location: LABCELL_X32_Y13_N51
\inst11|INCNT~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|INCNT~4_combout\ = ( \inst11|INCNT\(2) & ( (!\inst11|INCNT\(0) & !\inst11|INCNT\(3)) ) ) # ( !\inst11|INCNT\(2) & ( (!\inst11|INCNT\(0) & ((!\inst11|INCNT\(3)) # (!\inst11|INCNT\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101010101010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_INCNT\(0),
	datac => \inst11|ALT_INV_INCNT\(3),
	datad => \inst11|ALT_INV_INCNT\(1),
	dataf => \inst11|ALT_INV_INCNT\(2),
	combout => \inst11|INCNT~4_combout\);

-- Location: FF_X32_Y13_N50
\inst11|INCNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|INCNT~4_combout\,
	sload => VCC,
	ena => \inst11|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|INCNT\(0));

-- Location: IOIBUF_X0_Y21_N4
\mouse_data~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => mouse_data,
	o => \mouse_data~input_o\);

-- Location: LABCELL_X32_Y13_N57
\inst11|READ_CHAR~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|READ_CHAR~0_combout\ = ( \inst11|READ_CHAR~q\ & ( \inst11|INCNT\(2) & ( !\inst11|INCNT\(3) ) ) ) # ( !\inst11|READ_CHAR~q\ & ( \inst11|INCNT\(2) & ( !\mouse_data~input_o\ ) ) ) # ( \inst11|READ_CHAR~q\ & ( !\inst11|INCNT\(2) & ( 
-- (!\inst11|INCNT\(3)) # ((!\inst11|INCNT\(0) & !\inst11|INCNT\(1))) ) ) ) # ( !\inst11|READ_CHAR~q\ & ( !\inst11|INCNT\(2) & ( !\mouse_data~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111110101111000011001100110011001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_INCNT\(0),
	datab => \ALT_INV_mouse_data~input_o\,
	datac => \inst11|ALT_INV_INCNT\(3),
	datad => \inst11|ALT_INV_INCNT\(1),
	datae => \inst11|ALT_INV_READ_CHAR~q\,
	dataf => \inst11|ALT_INV_INCNT\(2),
	combout => \inst11|READ_CHAR~0_combout\);

-- Location: FF_X32_Y13_N56
\inst11|READ_CHAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|READ_CHAR~0_combout\,
	sload => VCC,
	ena => \inst11|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|READ_CHAR~q\);

-- Location: LABCELL_X32_Y13_N30
\inst11|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|LessThan1~0_combout\ = ( \inst11|INCNT\(3) & ( ((\inst11|INCNT\(1)) # (\inst11|INCNT\(2))) # (\inst11|INCNT\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_INCNT\(0),
	datac => \inst11|ALT_INV_INCNT\(2),
	datad => \inst11|ALT_INV_INCNT\(1),
	dataf => \inst11|ALT_INV_INCNT\(3),
	combout => \inst11|LessThan1~0_combout\);

-- Location: LABCELL_X32_Y13_N45
\inst11|iready_set~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|iready_set~1_combout\ = ( \inst11|LessThan1~0_combout\ & ( ((\inst11|iready_set~q\ & \mouse_data~input_o\)) # (\inst11|READ_CHAR~q\) ) ) # ( !\inst11|LessThan1~0_combout\ & ( (!\inst11|READ_CHAR~q\ & (\inst11|iready_set~q\ & \mouse_data~input_o\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101001010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_READ_CHAR~q\,
	datac => \inst11|ALT_INV_iready_set~q\,
	datad => \ALT_INV_mouse_data~input_o\,
	dataf => \inst11|ALT_INV_LessThan1~0_combout\,
	combout => \inst11|iready_set~1_combout\);

-- Location: FF_X32_Y13_N17
\inst11|iready_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|iready_set~1_combout\,
	sload => VCC,
	ena => \inst11|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|iready_set~q\);

-- Location: LABCELL_X32_Y11_N54
\inst11|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Selector4~0_combout\ = ( \inst11|mouse_state.WAIT_CMD_ACK~q\ & ( \inst11|output_ready~q\ & ( (!\inst11|iready_set~q\) # (\inst11|mouse_state.WAIT_OUTPUT_READY~q\) ) ) ) # ( !\inst11|mouse_state.WAIT_CMD_ACK~q\ & ( \inst11|output_ready~q\ & ( 
-- \inst11|mouse_state.WAIT_OUTPUT_READY~q\ ) ) ) # ( \inst11|mouse_state.WAIT_CMD_ACK~q\ & ( !\inst11|output_ready~q\ & ( !\inst11|iready_set~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000001111000011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_iready_set~q\,
	datac => \inst11|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	datae => \inst11|ALT_INV_mouse_state.WAIT_CMD_ACK~q\,
	dataf => \inst11|ALT_INV_output_ready~q\,
	combout => \inst11|Selector4~0_combout\);

-- Location: FF_X32_Y11_N56
\inst11|mouse_state.WAIT_CMD_ACK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|mouse_state.WAIT_CMD_ACK~q\);

-- Location: LABCELL_X32_Y13_N18
\inst11|mouse_state.INPUT_PACKETS~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|mouse_state.INPUT_PACKETS~0_combout\ = ( \inst11|iready_set~q\ & ( (\inst11|mouse_state.INPUT_PACKETS~q\) # (\inst11|mouse_state.WAIT_CMD_ACK~q\) ) ) # ( !\inst11|iready_set~q\ & ( \inst11|mouse_state.INPUT_PACKETS~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_mouse_state.WAIT_CMD_ACK~q\,
	datad => \inst11|ALT_INV_mouse_state.INPUT_PACKETS~q\,
	dataf => \inst11|ALT_INV_iready_set~q\,
	combout => \inst11|mouse_state.INPUT_PACKETS~0_combout\);

-- Location: FF_X32_Y13_N19
\inst11|mouse_state.INPUT_PACKETS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst11|mouse_state.INPUT_PACKETS~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|mouse_state.INPUT_PACKETS~q\);

-- Location: LABCELL_X32_Y11_N3
\inst11|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Selector6~0_combout\ = ( \inst11|send_data~q\ & ( \inst11|mouse_state.LOAD_COMMAND2~q\ ) ) # ( !\inst11|send_data~q\ & ( \inst11|mouse_state.LOAD_COMMAND2~q\ ) ) # ( \inst11|send_data~q\ & ( !\inst11|mouse_state.LOAD_COMMAND2~q\ & ( 
-- ((!\inst11|mouse_state.INHIBIT_TRANS~q\) # (\inst11|mouse_state.INPUT_PACKETS~q\)) # (\inst11|mouse_state.LOAD_COMMAND~q\) ) ) ) # ( !\inst11|send_data~q\ & ( !\inst11|mouse_state.LOAD_COMMAND2~q\ & ( \inst11|mouse_state.LOAD_COMMAND~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111101011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_mouse_state.LOAD_COMMAND~q\,
	datac => \inst11|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	datad => \inst11|ALT_INV_mouse_state.INPUT_PACKETS~q\,
	datae => \inst11|ALT_INV_send_data~q\,
	dataf => \inst11|ALT_INV_mouse_state.LOAD_COMMAND2~q\,
	combout => \inst11|Selector6~0_combout\);

-- Location: FF_X32_Y12_N59
\inst11|send_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst11|Selector6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|send_data~q\);

-- Location: LABCELL_X31_Y12_N45
\inst11|MOUSE_DATA_BUF~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|MOUSE_DATA_BUF~0_combout\ = ( \inst11|OUTCNT\(3) & ( \inst11|mouse_state.WAIT_OUTPUT_READY~q\ & ( (!\inst11|OUTCNT\(1) & (!\inst11|OUTCNT\(2) & !\inst11|send_char~q\)) ) ) ) # ( !\inst11|OUTCNT\(3) & ( \inst11|mouse_state.WAIT_OUTPUT_READY~q\ & ( 
-- !\inst11|send_char~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_OUTCNT\(1),
	datab => \inst11|ALT_INV_OUTCNT\(2),
	datac => \inst11|ALT_INV_send_char~q\,
	datae => \inst11|ALT_INV_OUTCNT\(3),
	dataf => \inst11|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst11|MOUSE_DATA_BUF~0_combout\);

-- Location: FF_X31_Y12_N17
\inst11|SHIFTOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst11|SHIFTOUT[9]~feeder_combout\,
	clrn => \inst11|ALT_INV_send_data~q\,
	ena => \inst11|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|SHIFTOUT\(9));

-- Location: LABCELL_X31_Y12_N24
\inst11|SHIFTOUT[8]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|SHIFTOUT[8]~3_combout\ = !\inst11|SHIFTOUT\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_SHIFTOUT\(9),
	combout => \inst11|SHIFTOUT[8]~3_combout\);

-- Location: FF_X31_Y12_N25
\inst11|SHIFTOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst11|SHIFTOUT[8]~3_combout\,
	clrn => \inst11|ALT_INV_send_data~q\,
	ena => \inst11|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|SHIFTOUT\(8));

-- Location: FF_X32_Y12_N4
\inst11|SHIFTOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|SHIFTOUT\(8),
	clrn => \inst11|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst11|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|SHIFTOUT\(7));

-- Location: FF_X32_Y12_N52
\inst11|SHIFTOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|SHIFTOUT\(7),
	clrn => \inst11|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst11|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|SHIFTOUT\(6));

-- Location: FF_X32_Y12_N25
\inst11|SHIFTOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|SHIFTOUT\(6),
	clrn => \inst11|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst11|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|SHIFTOUT\(5));

-- Location: LABCELL_X32_Y12_N6
\inst11|SHIFTOUT[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|SHIFTOUT[4]~2_combout\ = ( !\inst11|SHIFTOUT\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst11|ALT_INV_SHIFTOUT\(5),
	combout => \inst11|SHIFTOUT[4]~2_combout\);

-- Location: FF_X32_Y12_N7
\inst11|SHIFTOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst11|SHIFTOUT[4]~2_combout\,
	clrn => \inst11|ALT_INV_send_data~q\,
	ena => \inst11|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|SHIFTOUT\(4));

-- Location: LABCELL_X32_Y12_N48
\inst11|SHIFTOUT[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|SHIFTOUT[3]~1_combout\ = ( !\inst11|SHIFTOUT\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst11|ALT_INV_SHIFTOUT\(4),
	combout => \inst11|SHIFTOUT[3]~1_combout\);

-- Location: FF_X32_Y12_N49
\inst11|SHIFTOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst11|SHIFTOUT[3]~1_combout\,
	clrn => \inst11|ALT_INV_send_data~q\,
	ena => \inst11|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|SHIFTOUT\(3));

-- Location: LABCELL_X32_Y12_N27
\inst11|SHIFTOUT[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|SHIFTOUT[2]~0_combout\ = ( !\inst11|SHIFTOUT\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst11|ALT_INV_SHIFTOUT\(3),
	combout => \inst11|SHIFTOUT[2]~0_combout\);

-- Location: FF_X32_Y12_N29
\inst11|SHIFTOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst11|SHIFTOUT[2]~0_combout\,
	clrn => \inst11|ALT_INV_send_data~q\,
	ena => \inst11|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|SHIFTOUT\(2));

-- Location: FF_X32_Y12_N11
\inst11|SHIFTOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|SHIFTOUT\(2),
	clrn => \inst11|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst11|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|SHIFTOUT\(1));

-- Location: FF_X32_Y12_N34
\inst11|MOUSE_DATA_BUF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|SHIFTOUT\(1),
	clrn => \inst11|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst11|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|MOUSE_DATA_BUF~q\);

-- Location: LABCELL_X32_Y11_N9
\inst11|WideOr4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|WideOr4~combout\ = ( \inst11|mouse_state.LOAD_COMMAND~q\ & ( \inst11|mouse_state.INHIBIT_TRANS~q\ ) ) # ( !\inst11|mouse_state.LOAD_COMMAND~q\ & ( \inst11|mouse_state.INHIBIT_TRANS~q\ & ( \inst11|mouse_state.LOAD_COMMAND2~q\ ) ) ) # ( 
-- \inst11|mouse_state.LOAD_COMMAND~q\ & ( !\inst11|mouse_state.INHIBIT_TRANS~q\ ) ) # ( !\inst11|mouse_state.LOAD_COMMAND~q\ & ( !\inst11|mouse_state.INHIBIT_TRANS~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_mouse_state.LOAD_COMMAND2~q\,
	datae => \inst11|ALT_INV_mouse_state.LOAD_COMMAND~q\,
	dataf => \inst11|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	combout => \inst11|WideOr4~combout\);

-- Location: LABCELL_X29_Y11_N30
\inst3|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~21_sumout\ = SUM(( \inst3|h_count\(0) ) + ( VCC ) + ( !VCC ))
-- \inst3|Add0~22\ = CARRY(( \inst3|h_count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_h_count\(0),
	cin => GND,
	sumout => \inst3|Add0~21_sumout\,
	cout => \inst3|Add0~22\);

-- Location: FF_X29_Y11_N40
\inst3|h_count[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add0~13_sumout\,
	sclr => \inst3|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|h_count[3]~DUPLICATE_q\);

-- Location: FF_X29_Y11_N43
\inst3|h_count[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add0~17_sumout\,
	sclr => \inst3|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|h_count[4]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y11_N48
\inst3|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~1_sumout\ = SUM(( \inst3|h_count\(6) ) + ( GND ) + ( \inst3|Add0~6\ ))
-- \inst3|Add0~2\ = CARRY(( \inst3|h_count\(6) ) + ( GND ) + ( \inst3|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_h_count\(6),
	cin => \inst3|Add0~6\,
	sumout => \inst3|Add0~1_sumout\,
	cout => \inst3|Add0~2\);

-- Location: LABCELL_X29_Y11_N51
\inst3|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~37_sumout\ = SUM(( \inst3|h_count\(7) ) + ( GND ) + ( \inst3|Add0~2\ ))
-- \inst3|Add0~38\ = CARRY(( \inst3|h_count\(7) ) + ( GND ) + ( \inst3|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_h_count\(7),
	cin => \inst3|Add0~2\,
	sumout => \inst3|Add0~37_sumout\,
	cout => \inst3|Add0~38\);

-- Location: FF_X29_Y11_N53
\inst3|h_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add0~37_sumout\,
	sclr => \inst3|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|h_count\(7));

-- Location: LABCELL_X29_Y11_N54
\inst3|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~33_sumout\ = SUM(( \inst3|h_count\(8) ) + ( GND ) + ( \inst3|Add0~38\ ))
-- \inst3|Add0~34\ = CARRY(( \inst3|h_count\(8) ) + ( GND ) + ( \inst3|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_h_count\(8),
	cin => \inst3|Add0~38\,
	sumout => \inst3|Add0~33_sumout\,
	cout => \inst3|Add0~34\);

-- Location: FF_X29_Y11_N55
\inst3|h_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add0~33_sumout\,
	sclr => \inst3|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|h_count\(8));

-- Location: LABCELL_X29_Y11_N57
\inst3|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~29_sumout\ = SUM(( \inst3|h_count\(9) ) + ( GND ) + ( \inst3|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_h_count\(9),
	cin => \inst3|Add0~34\,
	sumout => \inst3|Add0~29_sumout\);

-- Location: FF_X29_Y11_N59
\inst3|h_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add0~29_sumout\,
	sclr => \inst3|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|h_count\(9));

-- Location: FF_X29_Y11_N49
\inst3|h_count[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add0~1_sumout\,
	sclr => \inst3|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|h_count[6]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y11_N24
\inst3|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Equal0~0_combout\ = ( !\inst3|h_count[6]~DUPLICATE_q\ & ( \inst3|h_count\(0) & ( (\inst3|h_count[3]~DUPLICATE_q\ & (\inst3|h_count\(1) & (\inst3|h_count[4]~DUPLICATE_q\ & \inst3|h_count\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_h_count[3]~DUPLICATE_q\,
	datab => \inst3|ALT_INV_h_count\(1),
	datac => \inst3|ALT_INV_h_count[4]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_h_count\(9),
	datae => \inst3|ALT_INV_h_count[6]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_h_count\(0),
	combout => \inst3|Equal0~0_combout\);

-- Location: LABCELL_X29_Y11_N6
\inst3|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Equal0~1_combout\ = ( !\inst3|h_count\(7) & ( (\inst3|Equal0~0_combout\ & (!\inst3|h_count\(5) & (\inst3|h_count\(2) & \inst3|h_count\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Equal0~0_combout\,
	datab => \inst3|ALT_INV_h_count\(5),
	datac => \inst3|ALT_INV_h_count\(2),
	datad => \inst3|ALT_INV_h_count\(8),
	dataf => \inst3|ALT_INV_h_count\(7),
	combout => \inst3|Equal0~1_combout\);

-- Location: FF_X29_Y11_N31
\inst3|h_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add0~21_sumout\,
	sclr => \inst3|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|h_count\(0));

-- Location: LABCELL_X29_Y11_N33
\inst3|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~25_sumout\ = SUM(( \inst3|h_count\(1) ) + ( GND ) + ( \inst3|Add0~22\ ))
-- \inst3|Add0~26\ = CARRY(( \inst3|h_count\(1) ) + ( GND ) + ( \inst3|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_h_count\(1),
	cin => \inst3|Add0~22\,
	sumout => \inst3|Add0~25_sumout\,
	cout => \inst3|Add0~26\);

-- Location: FF_X29_Y11_N34
\inst3|h_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add0~25_sumout\,
	sclr => \inst3|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|h_count\(1));

-- Location: LABCELL_X29_Y11_N36
\inst3|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~9_sumout\ = SUM(( \inst3|h_count\(2) ) + ( GND ) + ( \inst3|Add0~26\ ))
-- \inst3|Add0~10\ = CARRY(( \inst3|h_count\(2) ) + ( GND ) + ( \inst3|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_h_count\(2),
	cin => \inst3|Add0~26\,
	sumout => \inst3|Add0~9_sumout\,
	cout => \inst3|Add0~10\);

-- Location: FF_X29_Y11_N38
\inst3|h_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add0~9_sumout\,
	sclr => \inst3|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|h_count\(2));

-- Location: LABCELL_X29_Y11_N39
\inst3|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~13_sumout\ = SUM(( \inst3|h_count\(3) ) + ( GND ) + ( \inst3|Add0~10\ ))
-- \inst3|Add0~14\ = CARRY(( \inst3|h_count\(3) ) + ( GND ) + ( \inst3|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_h_count\(3),
	cin => \inst3|Add0~10\,
	sumout => \inst3|Add0~13_sumout\,
	cout => \inst3|Add0~14\);

-- Location: FF_X29_Y11_N41
\inst3|h_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add0~13_sumout\,
	sclr => \inst3|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|h_count\(3));

-- Location: LABCELL_X29_Y11_N42
\inst3|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~17_sumout\ = SUM(( \inst3|h_count\(4) ) + ( GND ) + ( \inst3|Add0~14\ ))
-- \inst3|Add0~18\ = CARRY(( \inst3|h_count\(4) ) + ( GND ) + ( \inst3|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_h_count\(4),
	cin => \inst3|Add0~14\,
	sumout => \inst3|Add0~17_sumout\,
	cout => \inst3|Add0~18\);

-- Location: FF_X29_Y11_N44
\inst3|h_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add0~17_sumout\,
	sclr => \inst3|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|h_count\(4));

-- Location: LABCELL_X29_Y11_N45
\inst3|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~5_sumout\ = SUM(( \inst3|h_count\(5) ) + ( GND ) + ( \inst3|Add0~18\ ))
-- \inst3|Add0~6\ = CARRY(( \inst3|h_count\(5) ) + ( GND ) + ( \inst3|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_h_count\(5),
	cin => \inst3|Add0~18\,
	sumout => \inst3|Add0~5_sumout\,
	cout => \inst3|Add0~6\);

-- Location: FF_X29_Y11_N46
\inst3|h_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add0~5_sumout\,
	sclr => \inst3|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|h_count\(5));

-- Location: FF_X29_Y11_N50
\inst3|h_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add0~1_sumout\,
	sclr => \inst3|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|h_count\(6));

-- Location: LABCELL_X29_Y11_N21
\inst3|process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|process_0~1_combout\ = ( \inst3|h_count\(7) & ( (!\inst3|h_count\(9)) # (\inst3|h_count\(8)) ) ) # ( !\inst3|h_count\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_h_count\(9),
	datad => \inst3|ALT_INV_h_count\(8),
	dataf => \inst3|ALT_INV_h_count\(7),
	combout => \inst3|process_0~1_combout\);

-- Location: LABCELL_X29_Y11_N18
\inst3|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|process_0~0_combout\ = ( \inst3|h_count[3]~DUPLICATE_q\ & ( !\inst3|h_count[4]~DUPLICATE_q\ ) ) # ( !\inst3|h_count[3]~DUPLICATE_q\ & ( (!\inst3|h_count[4]~DUPLICATE_q\) # ((!\inst3|h_count\(2) & ((!\inst3|h_count\(1)) # (!\inst3|h_count\(0))))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111010101010111111101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_h_count[4]~DUPLICATE_q\,
	datab => \inst3|ALT_INV_h_count\(1),
	datac => \inst3|ALT_INV_h_count\(0),
	datad => \inst3|ALT_INV_h_count\(2),
	dataf => \inst3|ALT_INV_h_count[3]~DUPLICATE_q\,
	combout => \inst3|process_0~0_combout\);

-- Location: LABCELL_X29_Y11_N12
\inst3|process_0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|process_0~8_combout\ = ( !\inst3|h_count\(5) & ( ((((!\inst3|h_count\(6) & \inst3|process_0~0_combout\)) # (\inst3|process_0~1_combout\))) ) ) # ( \inst3|h_count\(5) & ( ((\inst3|h_count\(6) & (\inst3|h_count\(4) & ((\inst3|h_count\(3)) # 
-- (\inst3|h_count\(2)))))) # (\inst3|process_0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000000010001000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_h_count\(6),
	datab => \inst3|ALT_INV_h_count\(4),
	datac => \inst3|ALT_INV_h_count\(2),
	datad => \inst3|ALT_INV_h_count\(3),
	datae => \inst3|ALT_INV_h_count\(5),
	dataf => \inst3|ALT_INV_process_0~1_combout\,
	datag => \inst3|ALT_INV_process_0~0_combout\,
	combout => \inst3|process_0~8_combout\);

-- Location: FF_X29_Y11_N13
\inst3|horiz_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|process_0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|horiz_sync~q\);

-- Location: LABCELL_X35_Y14_N30
\inst3|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~37_sumout\ = SUM(( \inst3|v_count\(0) ) + ( VCC ) + ( !VCC ))
-- \inst3|Add1~38\ = CARRY(( \inst3|v_count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_v_count\(0),
	cin => GND,
	sumout => \inst3|Add1~37_sumout\,
	cout => \inst3|Add1~38\);

-- Location: FF_X29_Y11_N52
\inst3|h_count[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add0~37_sumout\,
	sclr => \inst3|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|h_count[7]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y11_N9
\inst3|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Equal1~0_combout\ = ( \inst3|h_count\(7) & ( (\inst3|Equal0~0_combout\ & (\inst3|h_count\(5) & (!\inst3|h_count\(8) & !\inst3|h_count\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Equal0~0_combout\,
	datab => \inst3|ALT_INV_h_count\(5),
	datac => \inst3|ALT_INV_h_count\(8),
	datad => \inst3|ALT_INV_h_count\(2),
	dataf => \inst3|ALT_INV_h_count\(7),
	combout => \inst3|Equal1~0_combout\);

-- Location: LABCELL_X29_Y11_N0
\inst3|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan1~0_combout\ = ( \inst3|h_count\(0) & ( (!\inst3|h_count\(2) & !\inst3|h_count\(1)) ) ) # ( !\inst3|h_count\(0) & ( !\inst3|h_count\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_h_count\(2),
	datad => \inst3|ALT_INV_h_count\(1),
	dataf => \inst3|ALT_INV_h_count\(0),
	combout => \inst3|LessThan1~0_combout\);

-- Location: LABCELL_X29_Y11_N3
\inst3|process_0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|process_0~4_combout\ = ( \inst3|h_count[3]~DUPLICATE_q\ & ( (!\inst3|h_count[6]~DUPLICATE_q\ & ((!\inst3|h_count[4]~DUPLICATE_q\) # ((!\inst3|h_count\(5)) # (\inst3|LessThan1~0_combout\)))) ) ) # ( !\inst3|h_count[3]~DUPLICATE_q\ & ( 
-- !\inst3|h_count[6]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001000110011001100100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_h_count[4]~DUPLICATE_q\,
	datab => \inst3|ALT_INV_h_count[6]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_h_count\(5),
	datad => \inst3|ALT_INV_LessThan1~0_combout\,
	dataf => \inst3|ALT_INV_h_count[3]~DUPLICATE_q\,
	combout => \inst3|process_0~4_combout\);

-- Location: LABCELL_X35_Y14_N6
\inst3|v_count[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|v_count[1]~0_combout\ = ( \inst3|process_0~4_combout\ & ( ((\inst3|process_0~6_combout\ & \inst3|h_count\(8))) # (\inst3|Equal1~0_combout\) ) ) # ( !\inst3|process_0~4_combout\ & ( ((\inst3|process_0~6_combout\ & ((\inst3|h_count\(8)) # 
-- (\inst3|h_count[7]~DUPLICATE_q\)))) # (\inst3|Equal1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010111111111000101011111111100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_process_0~6_combout\,
	datab => \inst3|ALT_INV_h_count[7]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_h_count\(8),
	datad => \inst3|ALT_INV_Equal1~0_combout\,
	dataf => \inst3|ALT_INV_process_0~4_combout\,
	combout => \inst3|v_count[1]~0_combout\);

-- Location: FF_X35_Y14_N41
\inst3|v_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add1~1_sumout\,
	sclr => \inst3|process_0~7_combout\,
	ena => \inst3|v_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|v_count\(3));

-- Location: LABCELL_X35_Y14_N36
\inst3|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~5_sumout\ = SUM(( \inst3|v_count\(2) ) + ( GND ) + ( \inst3|Add1~34\ ))
-- \inst3|Add1~6\ = CARRY(( \inst3|v_count\(2) ) + ( GND ) + ( \inst3|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_v_count\(2),
	cin => \inst3|Add1~34\,
	sumout => \inst3|Add1~5_sumout\,
	cout => \inst3|Add1~6\);

-- Location: LABCELL_X35_Y14_N39
\inst3|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~1_sumout\ = SUM(( \inst3|v_count\(3) ) + ( GND ) + ( \inst3|Add1~6\ ))
-- \inst3|Add1~2\ = CARRY(( \inst3|v_count\(3) ) + ( GND ) + ( \inst3|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_v_count\(3),
	cin => \inst3|Add1~6\,
	sumout => \inst3|Add1~1_sumout\,
	cout => \inst3|Add1~2\);

-- Location: FF_X35_Y14_N40
\inst3|v_count[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add1~1_sumout\,
	sclr => \inst3|process_0~7_combout\,
	ena => \inst3|v_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|v_count[3]~DUPLICATE_q\);

-- Location: FF_X35_Y14_N59
\inst3|v_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add1~29_sumout\,
	sclr => \inst3|process_0~7_combout\,
	ena => \inst3|v_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|v_count\(9));

-- Location: LABCELL_X35_Y14_N42
\inst3|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~25_sumout\ = SUM(( \inst3|v_count\(4) ) + ( GND ) + ( \inst3|Add1~2\ ))
-- \inst3|Add1~26\ = CARRY(( \inst3|v_count\(4) ) + ( GND ) + ( \inst3|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_v_count\(4),
	cin => \inst3|Add1~2\,
	sumout => \inst3|Add1~25_sumout\,
	cout => \inst3|Add1~26\);

-- Location: FF_X35_Y14_N43
\inst3|v_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add1~25_sumout\,
	sclr => \inst3|process_0~7_combout\,
	ena => \inst3|v_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|v_count\(4));

-- Location: LABCELL_X35_Y14_N45
\inst3|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~21_sumout\ = SUM(( \inst3|v_count\(5) ) + ( GND ) + ( \inst3|Add1~26\ ))
-- \inst3|Add1~22\ = CARRY(( \inst3|v_count\(5) ) + ( GND ) + ( \inst3|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_v_count\(5),
	cin => \inst3|Add1~26\,
	sumout => \inst3|Add1~21_sumout\,
	cout => \inst3|Add1~22\);

-- Location: FF_X35_Y14_N47
\inst3|v_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add1~21_sumout\,
	sclr => \inst3|process_0~7_combout\,
	ena => \inst3|v_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|v_count\(5));

-- Location: LABCELL_X35_Y14_N48
\inst3|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~9_sumout\ = SUM(( \inst3|v_count\(6) ) + ( GND ) + ( \inst3|Add1~22\ ))
-- \inst3|Add1~10\ = CARRY(( \inst3|v_count\(6) ) + ( GND ) + ( \inst3|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_v_count\(6),
	cin => \inst3|Add1~22\,
	sumout => \inst3|Add1~9_sumout\,
	cout => \inst3|Add1~10\);

-- Location: FF_X35_Y14_N49
\inst3|v_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add1~9_sumout\,
	sclr => \inst3|process_0~7_combout\,
	ena => \inst3|v_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|v_count\(6));

-- Location: LABCELL_X35_Y14_N51
\inst3|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~13_sumout\ = SUM(( \inst3|v_count\(7) ) + ( GND ) + ( \inst3|Add1~10\ ))
-- \inst3|Add1~14\ = CARRY(( \inst3|v_count\(7) ) + ( GND ) + ( \inst3|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_v_count\(7),
	cin => \inst3|Add1~10\,
	sumout => \inst3|Add1~13_sumout\,
	cout => \inst3|Add1~14\);

-- Location: FF_X35_Y14_N53
\inst3|v_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add1~13_sumout\,
	sclr => \inst3|process_0~7_combout\,
	ena => \inst3|v_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|v_count\(7));

-- Location: LABCELL_X35_Y14_N54
\inst3|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~17_sumout\ = SUM(( \inst3|v_count\(8) ) + ( GND ) + ( \inst3|Add1~14\ ))
-- \inst3|Add1~18\ = CARRY(( \inst3|v_count\(8) ) + ( GND ) + ( \inst3|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_v_count\(8),
	cin => \inst3|Add1~14\,
	sumout => \inst3|Add1~17_sumout\,
	cout => \inst3|Add1~18\);

-- Location: FF_X35_Y14_N56
\inst3|v_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add1~17_sumout\,
	sclr => \inst3|process_0~7_combout\,
	ena => \inst3|v_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|v_count\(8));

-- Location: LABCELL_X35_Y14_N57
\inst3|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~29_sumout\ = SUM(( \inst3|v_count\(9) ) + ( GND ) + ( \inst3|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_v_count\(9),
	cin => \inst3|Add1~18\,
	sumout => \inst3|Add1~29_sumout\);

-- Location: FF_X35_Y14_N58
\inst3|v_count[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add1~29_sumout\,
	sclr => \inst3|process_0~7_combout\,
	ena => \inst3|v_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|v_count[9]~DUPLICATE_q\);

-- Location: FF_X29_Y11_N58
\inst3|h_count[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add0~29_sumout\,
	sclr => \inst3|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|h_count[9]~DUPLICATE_q\);

-- Location: FF_X35_Y14_N44
\inst3|v_count[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add1~25_sumout\,
	sclr => \inst3|process_0~7_combout\,
	ena => \inst3|v_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|v_count[4]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y14_N12
\inst3|process_0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|process_0~5_combout\ = ( !\inst3|v_count[4]~DUPLICATE_q\ & ( (!\inst3|v_count\(8) & (!\inst3|v_count\(6) & (!\inst3|v_count\(7) & !\inst3|v_count\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_v_count\(8),
	datab => \inst3|ALT_INV_v_count\(6),
	datac => \inst3|ALT_INV_v_count\(7),
	datad => \inst3|ALT_INV_v_count\(5),
	dataf => \inst3|ALT_INV_v_count[4]~DUPLICATE_q\,
	combout => \inst3|process_0~5_combout\);

-- Location: LABCELL_X35_Y14_N24
\inst3|process_0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|process_0~6_combout\ = ( \inst3|process_0~5_combout\ & ( (\inst3|v_count\(2) & (\inst3|v_count[3]~DUPLICATE_q\ & (\inst3|v_count[9]~DUPLICATE_q\ & \inst3|h_count[9]~DUPLICATE_q\))) ) ) # ( !\inst3|process_0~5_combout\ & ( 
-- (\inst3|v_count[9]~DUPLICATE_q\ & \inst3|h_count[9]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_v_count\(2),
	datab => \inst3|ALT_INV_v_count[3]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_v_count[9]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_h_count[9]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_process_0~5_combout\,
	combout => \inst3|process_0~6_combout\);

-- Location: LABCELL_X35_Y14_N9
\inst3|process_0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|process_0~7_combout\ = ( \inst3|h_count\(8) & ( \inst3|process_0~6_combout\ ) ) # ( !\inst3|h_count\(8) & ( (\inst3|process_0~6_combout\ & (\inst3|h_count[7]~DUPLICATE_q\ & !\inst3|process_0~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_process_0~6_combout\,
	datab => \inst3|ALT_INV_h_count[7]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_process_0~4_combout\,
	dataf => \inst3|ALT_INV_h_count\(8),
	combout => \inst3|process_0~7_combout\);

-- Location: FF_X35_Y14_N31
\inst3|v_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add1~37_sumout\,
	sclr => \inst3|process_0~7_combout\,
	ena => \inst3|v_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|v_count\(0));

-- Location: LABCELL_X35_Y14_N33
\inst3|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~33_sumout\ = SUM(( \inst3|v_count\(1) ) + ( GND ) + ( \inst3|Add1~38\ ))
-- \inst3|Add1~34\ = CARRY(( \inst3|v_count\(1) ) + ( GND ) + ( \inst3|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_v_count\(1),
	cin => \inst3|Add1~38\,
	sumout => \inst3|Add1~33_sumout\,
	cout => \inst3|Add1~34\);

-- Location: FF_X35_Y14_N35
\inst3|v_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add1~33_sumout\,
	sclr => \inst3|process_0~7_combout\,
	ena => \inst3|v_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|v_count\(1));

-- Location: FF_X35_Y14_N38
\inst3|v_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add1~5_sumout\,
	sclr => \inst3|process_0~7_combout\,
	ena => \inst3|v_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|v_count\(2));

-- Location: LABCELL_X35_Y14_N21
\inst3|LessThan7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan7~0_combout\ = ( \inst3|v_count\(7) & ( (\inst3|v_count\(5) & (\inst3|v_count\(6) & \inst3|v_count\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_v_count\(5),
	datac => \inst3|ALT_INV_v_count\(6),
	datad => \inst3|ALT_INV_v_count\(8),
	dataf => \inst3|ALT_INV_v_count\(7),
	combout => \inst3|LessThan7~0_combout\);

-- Location: LABCELL_X35_Y14_N18
\inst3|process_0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|process_0~2_combout\ = ( !\inst3|v_count[4]~DUPLICATE_q\ & ( (!\inst3|v_count[9]~DUPLICATE_q\ & (!\inst3|v_count\(1) $ (!\inst3|v_count\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010100000010100001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_v_count\(1),
	datac => \inst3|ALT_INV_v_count[9]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_v_count\(0),
	dataf => \inst3|ALT_INV_v_count[4]~DUPLICATE_q\,
	combout => \inst3|process_0~2_combout\);

-- Location: LABCELL_X35_Y14_N27
\inst3|process_0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|process_0~3_combout\ = ( \inst3|process_0~2_combout\ & ( (!\inst3|v_count\(2)) # ((!\inst3|v_count\(3)) # (!\inst3|LessThan7~0_combout\)) ) ) # ( !\inst3|process_0~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111110101111111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_v_count\(2),
	datac => \inst3|ALT_INV_v_count\(3),
	datad => \inst3|ALT_INV_LessThan7~0_combout\,
	dataf => \inst3|ALT_INV_process_0~2_combout\,
	combout => \inst3|process_0~3_combout\);

-- Location: FF_X35_Y14_N29
\inst3|vert_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|process_0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|vert_sync~q\);

-- Location: LABCELL_X35_Y14_N15
\inst3|LessThan7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan7~1_combout\ = ( \inst3|v_count\(7) & ( (!\inst3|v_count\(9) & ((!\inst3|v_count\(8)) # ((!\inst3|v_count\(6)) # (!\inst3|v_count\(5))))) ) ) # ( !\inst3|v_count\(7) & ( !\inst3|v_count\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111000001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_v_count\(8),
	datab => \inst3|ALT_INV_v_count\(6),
	datac => \inst3|ALT_INV_v_count\(9),
	datad => \inst3|ALT_INV_v_count\(5),
	dataf => \inst3|ALT_INV_v_count\(7),
	combout => \inst3|LessThan7~1_combout\);

-- Location: FF_X35_Y12_N35
\inst3|pixel_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|v_count[3]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst3|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_row\(3));

-- Location: FF_X35_Y14_N4
\inst3|pixel_row[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|v_count\(5),
	sload => VCC,
	ena => \inst3|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_row\(5));

-- Location: FF_X35_Y12_N44
\inst3|pixel_row[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|v_count\(6),
	sload => VCC,
	ena => \inst3|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_row\(6));

-- Location: MLABCELL_X34_Y12_N21
\inst3|pixel_row[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|pixel_row[4]~feeder_combout\ = ( \inst3|v_count\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_v_count\(4),
	combout => \inst3|pixel_row[4]~feeder_combout\);

-- Location: FF_X34_Y12_N22
\inst3|pixel_row[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|pixel_row[4]~feeder_combout\,
	ena => \inst3|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_row[4]~DUPLICATE_q\);

-- Location: FF_X35_Y12_N47
\inst3|pixel_row[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|v_count\(7),
	sload => VCC,
	ena => \inst3|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_row\(7));

-- Location: MLABCELL_X34_Y12_N27
\inst6|Add2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add2~0_combout\ = ( \inst3|pixel_row\(7) & ( (\inst3|pixel_row\(3) & (\inst3|pixel_row\(5) & (\inst3|pixel_row\(6) & \inst3|pixel_row[4]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_row\(3),
	datab => \inst3|ALT_INV_pixel_row\(5),
	datac => \inst3|ALT_INV_pixel_row\(6),
	datad => \inst3|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_pixel_row\(7),
	combout => \inst6|Add2~0_combout\);

-- Location: FF_X35_Y14_N55
\inst3|v_count[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|Add1~17_sumout\,
	sclr => \inst3|process_0~7_combout\,
	ena => \inst3|v_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|v_count[8]~DUPLICATE_q\);

-- Location: FF_X35_Y12_N50
\inst3|pixel_row[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|v_count[8]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst3|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_row\(8));

-- Location: MLABCELL_X34_Y14_N0
\inst15|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~81_sumout\ = SUM(( !\inst15|damage:v_health[0]~q\ ) + ( VCC ) + ( !VCC ))
-- \inst15|Add0~82\ = CARRY(( !\inst15|damage:v_health[0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_damage:v_health[0]~q\,
	cin => GND,
	sumout => \inst15|Add0~81_sumout\,
	cout => \inst15|Add0~82\);

-- Location: LABCELL_X35_Y13_N27
\inst15|v_health~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|v_health~0_combout\ = ( !\inst15|Add0~81_sumout\ & ( \inst7|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_Equal1~0_combout\,
	dataf => \inst15|ALT_INV_Add0~81_sumout\,
	combout => \inst15|v_health~0_combout\);

-- Location: FF_X34_Y13_N46
\inst14|last_vert_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|vert_sync~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|last_vert_sync~q\);

-- Location: LABCELL_X35_Y14_N0
\inst14|pipe_collision~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|pipe_collision~0_combout\ = ( !\inst14|last_vert_sync~q\ & ( \inst3|vert_sync~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst14|ALT_INV_last_vert_sync~q\,
	dataf => \inst3|ALT_INV_vert_sync~q\,
	combout => \inst14|pipe_collision~0_combout\);

-- Location: FF_X35_Y14_N2
\inst3|pixel_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|v_count\(1),
	sload => VCC,
	ena => \inst3|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_row\(1));

-- Location: FF_X35_Y12_N32
\inst3|pixel_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|v_count\(2),
	sload => VCC,
	ena => \inst3|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_row\(2));

-- Location: LABCELL_X35_Y12_N30
\inst2|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add4~29_sumout\ = SUM(( \inst3|pixel_row\(2) ) + ( \inst3|pixel_row\(1) ) + ( !VCC ))
-- \inst2|Add4~30\ = CARRY(( \inst3|pixel_row\(2) ) + ( \inst3|pixel_row\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_pixel_row\(1),
	datad => \inst3|ALT_INV_pixel_row\(2),
	cin => GND,
	sumout => \inst2|Add4~29_sumout\,
	cout => \inst2|Add4~30\);

-- Location: LABCELL_X35_Y12_N33
\inst2|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add4~25_sumout\ = SUM(( \inst3|pixel_row\(3) ) + ( GND ) + ( \inst2|Add4~30\ ))
-- \inst2|Add4~26\ = CARRY(( \inst3|pixel_row\(3) ) + ( GND ) + ( \inst2|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_pixel_row\(3),
	cin => \inst2|Add4~30\,
	sumout => \inst2|Add4~25_sumout\,
	cout => \inst2|Add4~26\);

-- Location: LABCELL_X35_Y12_N36
\inst2|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add4~21_sumout\ = SUM(( \inst3|pixel_row[4]~DUPLICATE_q\ ) + ( VCC ) + ( \inst2|Add4~26\ ))
-- \inst2|Add4~22\ = CARRY(( \inst3|pixel_row[4]~DUPLICATE_q\ ) + ( VCC ) + ( \inst2|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	cin => \inst2|Add4~26\,
	sumout => \inst2|Add4~21_sumout\,
	cout => \inst2|Add4~22\);

-- Location: LABCELL_X35_Y12_N39
\inst2|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add4~17_sumout\ = SUM(( \inst3|pixel_row\(5) ) + ( VCC ) + ( \inst2|Add4~22\ ))
-- \inst2|Add4~18\ = CARRY(( \inst3|pixel_row\(5) ) + ( VCC ) + ( \inst2|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_row\(5),
	cin => \inst2|Add4~22\,
	sumout => \inst2|Add4~17_sumout\,
	cout => \inst2|Add4~18\);

-- Location: LABCELL_X35_Y12_N42
\inst2|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add4~13_sumout\ = SUM(( \inst3|pixel_row\(6) ) + ( GND ) + ( \inst2|Add4~18\ ))
-- \inst2|Add4~14\ = CARRY(( \inst3|pixel_row\(6) ) + ( GND ) + ( \inst2|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_pixel_row\(6),
	cin => \inst2|Add4~18\,
	sumout => \inst2|Add4~13_sumout\,
	cout => \inst2|Add4~14\);

-- Location: LABCELL_X35_Y12_N45
\inst2|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add4~9_sumout\ = SUM(( \inst3|pixel_row\(7) ) + ( GND ) + ( \inst2|Add4~14\ ))
-- \inst2|Add4~10\ = CARRY(( \inst3|pixel_row\(7) ) + ( GND ) + ( \inst2|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_pixel_row\(7),
	cin => \inst2|Add4~14\,
	sumout => \inst2|Add4~9_sumout\,
	cout => \inst2|Add4~10\);

-- Location: LABCELL_X35_Y12_N48
\inst2|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add4~5_sumout\ = SUM(( \inst3|pixel_row\(8) ) + ( GND ) + ( \inst2|Add4~10\ ))
-- \inst2|Add4~6\ = CARRY(( \inst3|pixel_row\(8) ) + ( GND ) + ( \inst2|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_pixel_row\(8),
	cin => \inst2|Add4~10\,
	sumout => \inst2|Add4~5_sumout\,
	cout => \inst2|Add4~6\);

-- Location: LABCELL_X35_Y12_N51
\inst2|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add4~1_sumout\ = SUM(( GND ) + ( GND ) + ( \inst2|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Add4~6\,
	sumout => \inst2|Add4~1_sumout\);

-- Location: LABCELL_X32_Y13_N33
\inst9|StateReg:activate~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|StateReg:activate~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \inst9|StateReg:activate~feeder_combout\);

-- Location: FF_X32_Y13_N34
\inst9|StateReg:activate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst9|StateReg:activate~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|StateReg:activate~q\);

-- Location: LABCELL_X35_Y12_N15
\inst9|Currstate~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Currstate~4_combout\ = ( \inst9|StateReg:activate~q\ & ( \inst9|Currstate\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst9|ALT_INV_Currstate\(5),
	dataf => \inst9|ALT_INV_StateReg:activate~q\,
	combout => \inst9|Currstate~4_combout\);

-- Location: FF_X35_Y12_N17
\inst9|Currstate[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst9|Currstate~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|Currstate\(4));

-- Location: LABCELL_X35_Y12_N24
\inst9|Currstate~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Currstate~3_combout\ = ( \inst9|Currstate\(4) & ( \inst9|StateReg:activate~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst9|ALT_INV_StateReg:activate~q\,
	dataf => \inst9|ALT_INV_Currstate\(4),
	combout => \inst9|Currstate~3_combout\);

-- Location: FF_X35_Y12_N25
\inst9|Currstate[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst9|Currstate~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|Currstate\(3));

-- Location: LABCELL_X35_Y12_N57
\inst2|Add7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add7~4_combout\ = ( \inst9|Currstate\(3) & ( \inst9|Currstate\(4) ) ) # ( !\inst9|Currstate\(3) & ( !\inst9|Currstate\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst9|ALT_INV_Currstate\(4),
	dataf => \inst9|ALT_INV_Currstate\(3),
	combout => \inst2|Add7~4_combout\);

-- Location: FF_X35_Y12_N26
\inst9|Currstate[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst9|Currstate~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|Currstate[3]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y12_N54
\inst9|Currstate~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Currstate~5_combout\ = ( \inst9|Currstate[3]~DUPLICATE_q\ & ( \inst9|StateReg:activate~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst9|ALT_INV_StateReg:activate~q\,
	dataf => \inst9|ALT_INV_Currstate[3]~DUPLICATE_q\,
	combout => \inst9|Currstate~5_combout\);

-- Location: FF_X36_Y12_N56
\inst9|Currstate[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst9|Currstate~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|Currstate[2]~DUPLICATE_q\);

-- Location: FF_X36_Y12_N55
\inst9|Currstate[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst9|Currstate~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|Currstate\(2));

-- Location: LABCELL_X36_Y12_N42
\inst9|Currstate~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Currstate~7_combout\ = ( \inst9|Currstate\(2) & ( \inst9|StateReg:activate~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst9|ALT_INV_StateReg:activate~q\,
	dataf => \inst9|ALT_INV_Currstate\(2),
	combout => \inst9|Currstate~7_combout\);

-- Location: FF_X36_Y12_N44
\inst9|Currstate[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst9|Currstate~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|Currstate\(1));

-- Location: LABCELL_X36_Y12_N33
\inst9|Currstate~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Currstate~6_combout\ = ( \inst9|StateReg:activate~q\ & ( \inst9|Currstate\(1) ) ) # ( !\inst9|StateReg:activate~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst9|ALT_INV_Currstate\(1),
	dataf => \inst9|ALT_INV_StateReg:activate~q\,
	combout => \inst9|Currstate~6_combout\);

-- Location: FF_X36_Y12_N14
\inst9|Currstate[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst9|Currstate~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|Currstate\(0));

-- Location: LABCELL_X36_Y12_N24
\inst9|Currstate~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Currstate~0_combout\ = (\inst9|StateReg:activate~q\ & (!\inst2|Add7~4_combout\ $ (!\inst9|Currstate[2]~DUPLICATE_q\ $ (!\inst9|Currstate\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001000001000101000100000100010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_StateReg:activate~q\,
	datab => \inst2|ALT_INV_Add7~4_combout\,
	datac => \inst9|ALT_INV_Currstate[2]~DUPLICATE_q\,
	datad => \inst9|ALT_INV_Currstate\(0),
	combout => \inst9|Currstate~0_combout\);

-- Location: FF_X36_Y12_N47
\inst9|Currstate[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst9|Currstate~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|Currstate\(7));

-- Location: LABCELL_X36_Y12_N21
\inst9|Currstate~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Currstate~1_combout\ = ( \inst9|StateReg:activate~q\ & ( \inst9|Currstate\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst9|ALT_INV_Currstate\(7),
	dataf => \inst9|ALT_INV_StateReg:activate~q\,
	combout => \inst9|Currstate~1_combout\);

-- Location: FF_X36_Y12_N53
\inst9|Currstate[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst9|Currstate~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|Currstate\(6));

-- Location: LABCELL_X36_Y12_N27
\inst9|Currstate~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Currstate~2_combout\ = ( \inst9|Currstate\(6) & ( \inst9|StateReg:activate~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_StateReg:activate~q\,
	dataf => \inst9|ALT_INV_Currstate\(6),
	combout => \inst9|Currstate~2_combout\);

-- Location: FF_X36_Y12_N59
\inst9|Currstate[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst9|Currstate~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|Currstate\(5));

-- Location: FF_X36_Y12_N46
\inst9|Currstate[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst9|Currstate~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|Currstate[7]~DUPLICATE_q\);

-- Location: FF_X36_Y12_N52
\inst9|Currstate[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst9|Currstate~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|Currstate[6]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y12_N9
\inst2|Add7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add7~0_combout\ = ( \inst9|Currstate[6]~DUPLICATE_q\ & ( \inst9|Currstate[3]~DUPLICATE_q\ & ( !\inst9|Currstate[7]~DUPLICATE_q\ ) ) ) # ( !\inst9|Currstate[6]~DUPLICATE_q\ & ( \inst9|Currstate[3]~DUPLICATE_q\ & ( (\inst9|Currstate\(5) & 
-- (!\inst9|Currstate[7]~DUPLICATE_q\ & \inst9|Currstate\(4))) ) ) ) # ( \inst9|Currstate[6]~DUPLICATE_q\ & ( !\inst9|Currstate[3]~DUPLICATE_q\ & ( !\inst9|Currstate[7]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000100000001001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Currstate\(5),
	datab => \inst9|ALT_INV_Currstate[7]~DUPLICATE_q\,
	datac => \inst9|ALT_INV_Currstate\(4),
	datae => \inst9|ALT_INV_Currstate[6]~DUPLICATE_q\,
	dataf => \inst9|ALT_INV_Currstate[3]~DUPLICATE_q\,
	combout => \inst2|Add7~0_combout\);

-- Location: IOIBUF_X33_Y0_N41
\sw_gamemode~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw_gamemode,
	o => \sw_gamemode~input_o\);

-- Location: IOIBUF_X10_Y0_N92
\btn_reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_btn_reset,
	o => \btn_reset~input_o\);

-- Location: LABCELL_X36_Y11_N24
\inst8|v_game_state~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|v_game_state~1_combout\ = ( \btn_reset~input_o\ & ( (!\sw_gamemode~input_o\) # (\inst15|dead~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_dead~q\,
	datac => \ALT_INV_sw_gamemode~input_o\,
	dataf => \ALT_INV_btn_reset~input_o\,
	combout => \inst8|v_game_state~1_combout\);

-- Location: MLABCELL_X34_Y11_N18
\inst8|game_state[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|game_state[1]~0_combout\ = ( \inst15|dead~q\ ) # ( !\inst15|dead~q\ & ( (!\btn_reset~input_o\) # ((!\inst8|game_state\(0) & !\inst8|game_state\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111000000111111111100000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_game_state\(0),
	datac => \inst8|ALT_INV_game_state\(1),
	datad => \ALT_INV_btn_reset~input_o\,
	dataf => \inst15|ALT_INV_dead~q\,
	combout => \inst8|game_state[1]~0_combout\);

-- Location: FF_X36_Y11_N26
\inst8|game_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst8|v_game_state~1_combout\,
	ena => \inst8|game_state[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|game_state\(0));

-- Location: MLABCELL_X34_Y11_N51
\inst5|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Equal1~0_combout\ = ( !\inst8|game_state\(1) & ( \inst8|game_state\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_game_state\(0),
	dataf => \inst8|ALT_INV_game_state\(1),
	combout => \inst5|Equal1~0_combout\);

-- Location: LABCELL_X40_Y12_N0
\inst2|Add10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~1_sumout\ = SUM(( !\inst2|Move_Pipe:speed_level[0]~q\ ) + ( VCC ) + ( !VCC ))
-- \inst2|Add10~2\ = CARRY(( !\inst2|Move_Pipe:speed_level[0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[0]~q\,
	cin => GND,
	sumout => \inst2|Add10~1_sumout\,
	cout => \inst2|Add10~2\);

-- Location: MLABCELL_X37_Y12_N0
\inst2|Add9~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~81_sumout\ = SUM(( !\inst2|count\(0) ) + ( VCC ) + ( !VCC ))
-- \inst2|Add9~82\ = CARRY(( !\inst2|count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_count\(0),
	cin => GND,
	sumout => \inst2|Add9~81_sumout\,
	cout => \inst2|Add9~82\);

-- Location: LABCELL_X36_Y11_N54
\inst2|count~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|count~1_combout\ = ( !\inst2|Add9~81_sumout\ & ( \inst7|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add9~81_sumout\,
	combout => \inst2|count~1_combout\);

-- Location: FF_X36_Y11_N55
\inst2|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|count~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(0));

-- Location: MLABCELL_X37_Y12_N3
\inst2|Add9~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~49_sumout\ = SUM(( \inst2|count[1]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~82\ ))
-- \inst2|Add9~50\ = CARRY(( \inst2|count[1]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_count[1]~DUPLICATE_q\,
	cin => \inst2|Add9~82\,
	sumout => \inst2|Add9~49_sumout\,
	cout => \inst2|Add9~50\);

-- Location: LABCELL_X40_Y12_N9
\inst2|Add10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~29_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[3]~q\ ) + ( GND ) + ( \inst2|Add10~34\ ))
-- \inst2|Add10~30\ = CARRY(( \inst2|Move_Pipe:speed_level[3]~q\ ) + ( GND ) + ( \inst2|Add10~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[3]~q\,
	cin => \inst2|Add10~34\,
	sumout => \inst2|Add10~29_sumout\,
	cout => \inst2|Add10~30\);

-- Location: LABCELL_X40_Y12_N12
\inst2|Add10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~25_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[4]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~30\ ))
-- \inst2|Add10~26\ = CARRY(( \inst2|Move_Pipe:speed_level[4]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[4]~DUPLICATE_q\,
	cin => \inst2|Add10~30\,
	sumout => \inst2|Add10~25_sumout\,
	cout => \inst2|Add10~26\);

-- Location: LABCELL_X41_Y11_N51
\inst2|speed_level~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~6_combout\ = (!\inst5|Equal1~0_combout\ & \inst2|Add10~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	datab => \inst2|ALT_INV_Add10~25_sumout\,
	combout => \inst2|speed_level~6_combout\);

-- Location: FF_X41_Y11_N8
\inst2|Move_Pipe:speed_level[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~14_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[11]~q\);

-- Location: FF_X41_Y11_N17
\inst2|Move_Pipe:speed_level[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~13_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[12]~q\);

-- Location: LABCELL_X41_Y11_N42
\inst2|LessThan7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan7~1_combout\ = ( !\inst2|Move_Pipe:speed_level[12]~q\ & ( (!\inst2|Move_Pipe:speed_level[11]~q\ & !\inst2|Move_Pipe:speed_level[13]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_Move_Pipe:speed_level[11]~q\,
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[13]~q\,
	dataf => \inst2|ALT_INV_Move_Pipe:speed_level[12]~q\,
	combout => \inst2|LessThan7~1_combout\);

-- Location: FF_X40_Y11_N49
\inst2|Move_Pipe:speed_level[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~11_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[31]~q\);

-- Location: LABCELL_X40_Y11_N3
\inst2|Add10~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~105_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[21]~q\ ) + ( GND ) + ( \inst2|Add10~110\ ))
-- \inst2|Add10~106\ = CARRY(( \inst2|Move_Pipe:speed_level[21]~q\ ) + ( GND ) + ( \inst2|Add10~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_Move_Pipe:speed_level[21]~q\,
	cin => \inst2|Add10~110\,
	sumout => \inst2|Add10~105_sumout\,
	cout => \inst2|Add10~106\);

-- Location: LABCELL_X40_Y11_N6
\inst2|Add10~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~101_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[22]~q\ ) + ( GND ) + ( \inst2|Add10~106\ ))
-- \inst2|Add10~102\ = CARRY(( \inst2|Move_Pipe:speed_level[22]~q\ ) + ( GND ) + ( \inst2|Add10~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[22]~q\,
	cin => \inst2|Add10~106\,
	sumout => \inst2|Add10~101_sumout\,
	cout => \inst2|Add10~102\);

-- Location: LABCELL_X39_Y11_N42
\inst2|speed_level~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~25_combout\ = ( \inst2|Add10~101_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~101_sumout\,
	combout => \inst2|speed_level~25_combout\);

-- Location: FF_X39_Y11_N44
\inst2|Move_Pipe:speed_level[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~25_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[22]~q\);

-- Location: LABCELL_X40_Y11_N9
\inst2|Add10~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~97_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[23]~q\ ) + ( GND ) + ( \inst2|Add10~102\ ))
-- \inst2|Add10~98\ = CARRY(( \inst2|Move_Pipe:speed_level[23]~q\ ) + ( GND ) + ( \inst2|Add10~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[23]~q\,
	cin => \inst2|Add10~102\,
	sumout => \inst2|Add10~97_sumout\,
	cout => \inst2|Add10~98\);

-- Location: LABCELL_X39_Y11_N6
\inst2|speed_level~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~24_combout\ = ( \inst2|Add10~97_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~97_sumout\,
	combout => \inst2|speed_level~24_combout\);

-- Location: FF_X39_Y11_N8
\inst2|Move_Pipe:speed_level[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~24_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[23]~q\);

-- Location: LABCELL_X40_Y11_N12
\inst2|Add10~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~93_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[24]~q\ ) + ( GND ) + ( \inst2|Add10~98\ ))
-- \inst2|Add10~94\ = CARRY(( \inst2|Move_Pipe:speed_level[24]~q\ ) + ( GND ) + ( \inst2|Add10~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[24]~q\,
	cin => \inst2|Add10~98\,
	sumout => \inst2|Add10~93_sumout\,
	cout => \inst2|Add10~94\);

-- Location: LABCELL_X40_Y11_N54
\inst2|speed_level~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~23_combout\ = ( \inst2|Add10~93_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~93_sumout\,
	combout => \inst2|speed_level~23_combout\);

-- Location: FF_X40_Y11_N55
\inst2|Move_Pipe:speed_level[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~23_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[24]~q\);

-- Location: LABCELL_X40_Y11_N15
\inst2|Add10~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~89_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[25]~q\ ) + ( GND ) + ( \inst2|Add10~94\ ))
-- \inst2|Add10~90\ = CARRY(( \inst2|Move_Pipe:speed_level[25]~q\ ) + ( GND ) + ( \inst2|Add10~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Move_Pipe:speed_level[25]~q\,
	cin => \inst2|Add10~94\,
	sumout => \inst2|Add10~89_sumout\,
	cout => \inst2|Add10~90\);

-- Location: LABCELL_X39_Y11_N45
\inst2|speed_level~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~22_combout\ = ( \inst2|Add10~89_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~89_sumout\,
	combout => \inst2|speed_level~22_combout\);

-- Location: FF_X39_Y11_N47
\inst2|Move_Pipe:speed_level[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~22_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[25]~q\);

-- Location: LABCELL_X40_Y11_N18
\inst2|Add10~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~85_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[26]~q\ ) + ( GND ) + ( \inst2|Add10~90\ ))
-- \inst2|Add10~86\ = CARRY(( \inst2|Move_Pipe:speed_level[26]~q\ ) + ( GND ) + ( \inst2|Add10~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[26]~q\,
	cin => \inst2|Add10~90\,
	sumout => \inst2|Add10~85_sumout\,
	cout => \inst2|Add10~86\);

-- Location: LABCELL_X39_Y11_N39
\inst2|speed_level~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~21_combout\ = ( \inst2|Add10~85_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~85_sumout\,
	combout => \inst2|speed_level~21_combout\);

-- Location: FF_X39_Y11_N41
\inst2|Move_Pipe:speed_level[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~21_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[26]~q\);

-- Location: LABCELL_X40_Y11_N21
\inst2|Add10~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~125_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[27]~q\ ) + ( GND ) + ( \inst2|Add10~86\ ))
-- \inst2|Add10~126\ = CARRY(( \inst2|Move_Pipe:speed_level[27]~q\ ) + ( GND ) + ( \inst2|Add10~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[27]~q\,
	cin => \inst2|Add10~86\,
	sumout => \inst2|Add10~125_sumout\,
	cout => \inst2|Add10~126\);

-- Location: LABCELL_X41_Y11_N39
\inst2|speed_level~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~31_combout\ = (!\inst5|Equal1~0_combout\ & \inst2|Add10~125_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Equal1~0_combout\,
	datad => \inst2|ALT_INV_Add10~125_sumout\,
	combout => \inst2|speed_level~31_combout\);

-- Location: FF_X41_Y11_N40
\inst2|Move_Pipe:speed_level[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~31_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[27]~q\);

-- Location: LABCELL_X40_Y11_N24
\inst2|Add10~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~121_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[28]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~126\ ))
-- \inst2|Add10~122\ = CARRY(( \inst2|Move_Pipe:speed_level[28]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[28]~DUPLICATE_q\,
	cin => \inst2|Add10~126\,
	sumout => \inst2|Add10~121_sumout\,
	cout => \inst2|Add10~122\);

-- Location: LABCELL_X41_Y11_N24
\inst2|speed_level~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~30_combout\ = ( \inst2|Add10~121_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~121_sumout\,
	combout => \inst2|speed_level~30_combout\);

-- Location: FF_X41_Y11_N25
\inst2|Move_Pipe:speed_level[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~30_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[28]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y11_N27
\inst2|Add10~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~117_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[29]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~122\ ))
-- \inst2|Add10~118\ = CARRY(( \inst2|Move_Pipe:speed_level[29]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[29]~DUPLICATE_q\,
	cin => \inst2|Add10~122\,
	sumout => \inst2|Add10~117_sumout\,
	cout => \inst2|Add10~118\);

-- Location: LABCELL_X40_Y11_N39
\inst2|speed_level~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~29_combout\ = ( \inst2|Add10~117_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~117_sumout\,
	combout => \inst2|speed_level~29_combout\);

-- Location: FF_X40_Y11_N40
\inst2|Move_Pipe:speed_level[29]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~29_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[29]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y11_N30
\inst2|Add10~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~113_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[30]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~118\ ))
-- \inst2|Add10~114\ = CARRY(( \inst2|Move_Pipe:speed_level[30]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[30]~DUPLICATE_q\,
	cin => \inst2|Add10~118\,
	sumout => \inst2|Add10~113_sumout\,
	cout => \inst2|Add10~114\);

-- Location: LABCELL_X40_Y11_N57
\inst2|speed_level~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~28_combout\ = ( \inst2|Add10~113_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~113_sumout\,
	combout => \inst2|speed_level~28_combout\);

-- Location: FF_X40_Y11_N58
\inst2|Move_Pipe:speed_level[30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~28_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[30]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y11_N33
\inst2|Add10~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~45_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[31]~q\ ) + ( GND ) + ( \inst2|Add10~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[31]~q\,
	cin => \inst2|Add10~114\,
	sumout => \inst2|Add10~45_sumout\);

-- Location: LABCELL_X40_Y11_N48
\inst2|speed_level~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~11_combout\ = ( \inst2|Add10~45_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~45_sumout\,
	combout => \inst2|speed_level~11_combout\);

-- Location: FF_X40_Y11_N50
\inst2|Move_Pipe:speed_level[31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~11_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[31]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y11_N54
\inst2|Move_Pipe:speed_level[10]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Move_Pipe:speed_level[10]~0_combout\ = ( \inst8|game_state\(1) & ( \inst2|LessThan7~8_combout\ & ( (\inst2|Move_Pipe~6_combout\ & ((\inst2|Move_Pipe:speed_level[31]~DUPLICATE_q\) # (\inst2|LessThan7~1_combout\))) ) ) ) # ( !\inst8|game_state\(1) & 
-- ( \inst2|LessThan7~8_combout\ ) ) # ( \inst8|game_state\(1) & ( !\inst2|LessThan7~8_combout\ & ( (\inst2|Move_Pipe:speed_level[31]~DUPLICATE_q\ & \inst2|Move_Pipe~6_combout\) ) ) ) # ( !\inst8|game_state\(1) & ( !\inst2|LessThan7~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000111111111111111111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_LessThan7~1_combout\,
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[31]~DUPLICATE_q\,
	datad => \inst2|ALT_INV_Move_Pipe~6_combout\,
	datae => \inst8|ALT_INV_game_state\(1),
	dataf => \inst2|ALT_INV_LessThan7~8_combout\,
	combout => \inst2|Move_Pipe:speed_level[10]~0_combout\);

-- Location: FF_X41_Y11_N52
\inst2|Move_Pipe:speed_level[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~6_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[4]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y12_N15
\inst2|Add10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~21_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[5]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~26\ ))
-- \inst2|Add10~22\ = CARRY(( \inst2|Move_Pipe:speed_level[5]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[5]~DUPLICATE_q\,
	cin => \inst2|Add10~26\,
	sumout => \inst2|Add10~21_sumout\,
	cout => \inst2|Add10~22\);

-- Location: LABCELL_X39_Y11_N33
\inst2|speed_level~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~5_combout\ = ( \inst2|Add10~21_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~21_sumout\,
	combout => \inst2|speed_level~5_combout\);

-- Location: FF_X39_Y11_N34
\inst2|Move_Pipe:speed_level[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~5_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[5]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y12_N18
\inst2|Add10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~17_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[6]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~22\ ))
-- \inst2|Add10~18\ = CARRY(( \inst2|Move_Pipe:speed_level[6]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[6]~DUPLICATE_q\,
	cin => \inst2|Add10~22\,
	sumout => \inst2|Add10~17_sumout\,
	cout => \inst2|Add10~18\);

-- Location: LABCELL_X39_Y11_N0
\inst2|speed_level~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~4_combout\ = (!\inst5|Equal1~0_combout\ & \inst2|Add10~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	datac => \inst2|ALT_INV_Add10~17_sumout\,
	combout => \inst2|speed_level~4_combout\);

-- Location: FF_X39_Y11_N1
\inst2|Move_Pipe:speed_level[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~4_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[6]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y12_N21
\inst2|Add10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~13_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[7]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~18\ ))
-- \inst2|Add10~14\ = CARRY(( \inst2|Move_Pipe:speed_level[7]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[7]~DUPLICATE_q\,
	cin => \inst2|Add10~18\,
	sumout => \inst2|Add10~13_sumout\,
	cout => \inst2|Add10~14\);

-- Location: LABCELL_X39_Y11_N51
\inst2|speed_level~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~3_combout\ = ( \inst2|Add10~13_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~13_sumout\,
	combout => \inst2|speed_level~3_combout\);

-- Location: FF_X39_Y11_N53
\inst2|Move_Pipe:speed_level[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~3_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[7]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y12_N24
\inst2|Add10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~5_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[8]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~14\ ))
-- \inst2|Add10~6\ = CARRY(( \inst2|Move_Pipe:speed_level[8]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[8]~DUPLICATE_q\,
	cin => \inst2|Add10~14\,
	sumout => \inst2|Add10~5_sumout\,
	cout => \inst2|Add10~6\);

-- Location: LABCELL_X39_Y11_N30
\inst2|speed_level~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~1_combout\ = (!\inst5|Equal1~0_combout\ & \inst2|Add10~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	datac => \inst2|ALT_INV_Add10~5_sumout\,
	combout => \inst2|speed_level~1_combout\);

-- Location: FF_X39_Y11_N31
\inst2|Move_Pipe:speed_level[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~1_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[8]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y12_N27
\inst2|Add10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~9_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[9]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~6\ ))
-- \inst2|Add10~10\ = CARRY(( \inst2|Move_Pipe:speed_level[9]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[9]~DUPLICATE_q\,
	cin => \inst2|Add10~6\,
	sumout => \inst2|Add10~9_sumout\,
	cout => \inst2|Add10~10\);

-- Location: LABCELL_X39_Y11_N48
\inst2|speed_level~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~2_combout\ = ( \inst2|Add10~9_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~9_sumout\,
	combout => \inst2|speed_level~2_combout\);

-- Location: FF_X39_Y11_N49
\inst2|Move_Pipe:speed_level[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~2_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[9]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y12_N30
\inst2|Add10~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~41_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[10]~q\ ) + ( GND ) + ( \inst2|Add10~10\ ))
-- \inst2|Add10~42\ = CARRY(( \inst2|Move_Pipe:speed_level[10]~q\ ) + ( GND ) + ( \inst2|Add10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[10]~q\,
	cin => \inst2|Add10~10\,
	sumout => \inst2|Add10~41_sumout\,
	cout => \inst2|Add10~42\);

-- Location: LABCELL_X39_Y11_N36
\inst2|speed_level~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~10_combout\ = (!\inst5|Equal1~0_combout\ & \inst2|Add10~41_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	datad => \inst2|ALT_INV_Add10~41_sumout\,
	combout => \inst2|speed_level~10_combout\);

-- Location: FF_X39_Y11_N38
\inst2|Move_Pipe:speed_level[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~10_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[10]~q\);

-- Location: LABCELL_X40_Y12_N33
\inst2|Add10~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~57_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[11]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~42\ ))
-- \inst2|Add10~58\ = CARRY(( \inst2|Move_Pipe:speed_level[11]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[11]~DUPLICATE_q\,
	cin => \inst2|Add10~42\,
	sumout => \inst2|Add10~57_sumout\,
	cout => \inst2|Add10~58\);

-- Location: LABCELL_X41_Y11_N6
\inst2|speed_level~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~14_combout\ = ( \inst2|Add10~57_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~57_sumout\,
	combout => \inst2|speed_level~14_combout\);

-- Location: FF_X41_Y11_N7
\inst2|Move_Pipe:speed_level[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~14_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[11]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y12_N36
\inst2|Add10~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~53_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[12]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~58\ ))
-- \inst2|Add10~54\ = CARRY(( \inst2|Move_Pipe:speed_level[12]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[12]~DUPLICATE_q\,
	cin => \inst2|Add10~58\,
	sumout => \inst2|Add10~53_sumout\,
	cout => \inst2|Add10~54\);

-- Location: LABCELL_X41_Y11_N15
\inst2|speed_level~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~13_combout\ = ( \inst2|Add10~53_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~53_sumout\,
	combout => \inst2|speed_level~13_combout\);

-- Location: FF_X41_Y11_N16
\inst2|Move_Pipe:speed_level[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~13_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[12]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y12_N39
\inst2|Add10~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~49_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[13]~q\ ) + ( GND ) + ( \inst2|Add10~54\ ))
-- \inst2|Add10~50\ = CARRY(( \inst2|Move_Pipe:speed_level[13]~q\ ) + ( GND ) + ( \inst2|Add10~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[13]~q\,
	cin => \inst2|Add10~54\,
	sumout => \inst2|Add10~49_sumout\,
	cout => \inst2|Add10~50\);

-- Location: LABCELL_X41_Y11_N33
\inst2|speed_level~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~12_combout\ = ( \inst2|Add10~49_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~49_sumout\,
	combout => \inst2|speed_level~12_combout\);

-- Location: FF_X41_Y11_N35
\inst2|Move_Pipe:speed_level[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~12_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[13]~q\);

-- Location: LABCELL_X40_Y12_N42
\inst2|Add10~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~81_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[14]~q\ ) + ( GND ) + ( \inst2|Add10~50\ ))
-- \inst2|Add10~82\ = CARRY(( \inst2|Move_Pipe:speed_level[14]~q\ ) + ( GND ) + ( \inst2|Add10~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[14]~q\,
	cin => \inst2|Add10~50\,
	sumout => \inst2|Add10~81_sumout\,
	cout => \inst2|Add10~82\);

-- Location: LABCELL_X39_Y11_N18
\inst2|speed_level~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~20_combout\ = ( \inst2|Add10~81_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~81_sumout\,
	combout => \inst2|speed_level~20_combout\);

-- Location: FF_X39_Y11_N19
\inst2|Move_Pipe:speed_level[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~20_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[14]~q\);

-- Location: LABCELL_X40_Y12_N45
\inst2|Add10~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~77_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[15]~q\ ) + ( GND ) + ( \inst2|Add10~82\ ))
-- \inst2|Add10~78\ = CARRY(( \inst2|Move_Pipe:speed_level[15]~q\ ) + ( GND ) + ( \inst2|Add10~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[15]~q\,
	cin => \inst2|Add10~82\,
	sumout => \inst2|Add10~77_sumout\,
	cout => \inst2|Add10~78\);

-- Location: LABCELL_X41_Y11_N54
\inst2|speed_level~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~19_combout\ = (!\inst5|Equal1~0_combout\ & \inst2|Add10~77_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	datac => \inst2|ALT_INV_Add10~77_sumout\,
	combout => \inst2|speed_level~19_combout\);

-- Location: FF_X41_Y11_N55
\inst2|Move_Pipe:speed_level[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~19_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[15]~q\);

-- Location: LABCELL_X40_Y12_N48
\inst2|Add10~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~73_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[16]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~78\ ))
-- \inst2|Add10~74\ = CARRY(( \inst2|Move_Pipe:speed_level[16]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[16]~DUPLICATE_q\,
	cin => \inst2|Add10~78\,
	sumout => \inst2|Add10~73_sumout\,
	cout => \inst2|Add10~74\);

-- Location: LABCELL_X41_Y11_N30
\inst2|speed_level~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~18_combout\ = ( \inst2|Add10~73_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~73_sumout\,
	combout => \inst2|speed_level~18_combout\);

-- Location: FF_X41_Y11_N31
\inst2|Move_Pipe:speed_level[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~18_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[16]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y12_N51
\inst2|Add10~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~69_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[17]~q\ ) + ( GND ) + ( \inst2|Add10~74\ ))
-- \inst2|Add10~70\ = CARRY(( \inst2|Move_Pipe:speed_level[17]~q\ ) + ( GND ) + ( \inst2|Add10~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[17]~q\,
	cin => \inst2|Add10~74\,
	sumout => \inst2|Add10~69_sumout\,
	cout => \inst2|Add10~70\);

-- Location: LABCELL_X41_Y11_N12
\inst2|speed_level~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~17_combout\ = ( \inst2|Add10~69_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~69_sumout\,
	combout => \inst2|speed_level~17_combout\);

-- Location: FF_X41_Y11_N13
\inst2|Move_Pipe:speed_level[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~17_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[17]~q\);

-- Location: LABCELL_X40_Y12_N54
\inst2|Add10~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~65_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[18]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~70\ ))
-- \inst2|Add10~66\ = CARRY(( \inst2|Move_Pipe:speed_level[18]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[18]~DUPLICATE_q\,
	cin => \inst2|Add10~70\,
	sumout => \inst2|Add10~65_sumout\,
	cout => \inst2|Add10~66\);

-- Location: LABCELL_X41_Y11_N45
\inst2|speed_level~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~16_combout\ = ( \inst2|Add10~65_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~65_sumout\,
	combout => \inst2|speed_level~16_combout\);

-- Location: FF_X41_Y11_N46
\inst2|Move_Pipe:speed_level[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~16_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[18]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y12_N57
\inst2|Add10~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~61_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[19]~q\ ) + ( GND ) + ( \inst2|Add10~66\ ))
-- \inst2|Add10~62\ = CARRY(( \inst2|Move_Pipe:speed_level[19]~q\ ) + ( GND ) + ( \inst2|Add10~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[19]~q\,
	cin => \inst2|Add10~66\,
	sumout => \inst2|Add10~61_sumout\,
	cout => \inst2|Add10~62\);

-- Location: LABCELL_X39_Y11_N9
\inst2|speed_level~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~15_combout\ = ( \inst2|Add10~61_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~61_sumout\,
	combout => \inst2|speed_level~15_combout\);

-- Location: FF_X39_Y11_N10
\inst2|Move_Pipe:speed_level[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~15_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[19]~q\);

-- Location: LABCELL_X40_Y11_N0
\inst2|Add10~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~109_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[20]~q\ ) + ( GND ) + ( \inst2|Add10~62\ ))
-- \inst2|Add10~110\ = CARRY(( \inst2|Move_Pipe:speed_level[20]~q\ ) + ( GND ) + ( \inst2|Add10~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Move_Pipe:speed_level[20]~q\,
	cin => \inst2|Add10~62\,
	sumout => \inst2|Add10~109_sumout\,
	cout => \inst2|Add10~110\);

-- Location: LABCELL_X39_Y11_N21
\inst2|speed_level~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~27_combout\ = ( \inst2|Add10~109_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~109_sumout\,
	combout => \inst2|speed_level~27_combout\);

-- Location: FF_X39_Y11_N23
\inst2|Move_Pipe:speed_level[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~27_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[20]~q\);

-- Location: LABCELL_X39_Y11_N3
\inst2|speed_level~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~26_combout\ = ( \inst2|Add10~105_sumout\ & ( !\inst5|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_Add10~105_sumout\,
	combout => \inst2|speed_level~26_combout\);

-- Location: FF_X39_Y11_N5
\inst2|Move_Pipe:speed_level[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~26_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[21]~q\);

-- Location: FF_X40_Y11_N56
\inst2|Move_Pipe:speed_level[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~23_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[24]~DUPLICATE_q\);

-- Location: LABCELL_X39_Y11_N54
\inst2|LessThan7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan7~3_combout\ = ( !\inst2|Move_Pipe:speed_level[24]~DUPLICATE_q\ & ( !\inst2|Move_Pipe:speed_level[22]~q\ & ( (!\inst2|Move_Pipe:speed_level[21]~q\ & (!\inst2|Move_Pipe:speed_level[23]~q\ & (!\inst2|Move_Pipe:speed_level[20]~q\ & 
-- !\inst2|Move_Pipe:speed_level[25]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Move_Pipe:speed_level[21]~q\,
	datab => \inst2|ALT_INV_Move_Pipe:speed_level[23]~q\,
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[20]~q\,
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[25]~q\,
	datae => \inst2|ALT_INV_Move_Pipe:speed_level[24]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_Move_Pipe:speed_level[22]~q\,
	combout => \inst2|LessThan7~3_combout\);

-- Location: FF_X39_Y11_N2
\inst2|Move_Pipe:speed_level[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~4_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[6]~q\);

-- Location: FF_X39_Y11_N52
\inst2|Move_Pipe:speed_level[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~3_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[7]~q\);

-- Location: FF_X39_Y11_N50
\inst2|Move_Pipe:speed_level[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~2_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[9]~q\);

-- Location: FF_X39_Y11_N32
\inst2|Move_Pipe:speed_level[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~1_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[8]~q\);

-- Location: FF_X39_Y11_N35
\inst2|Move_Pipe:speed_level[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~5_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[5]~q\);

-- Location: LABCELL_X39_Y11_N12
\inst2|LessThan7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan7~4_combout\ = ( !\inst2|Move_Pipe:speed_level[10]~q\ & ( !\inst2|Move_Pipe:speed_level[5]~q\ & ( (!\inst2|Move_Pipe:speed_level[6]~q\ & (!\inst2|Move_Pipe:speed_level[7]~q\ & (!\inst2|Move_Pipe:speed_level[9]~q\ & 
-- !\inst2|Move_Pipe:speed_level[8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Move_Pipe:speed_level[6]~q\,
	datab => \inst2|ALT_INV_Move_Pipe:speed_level[7]~q\,
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[9]~q\,
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[8]~q\,
	datae => \inst2|ALT_INV_Move_Pipe:speed_level[10]~q\,
	dataf => \inst2|ALT_INV_Move_Pipe:speed_level[5]~q\,
	combout => \inst2|LessThan7~4_combout\);

-- Location: FF_X41_Y11_N53
\inst2|Move_Pipe:speed_level[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~6_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[4]~q\);

-- Location: FF_X40_Y11_N59
\inst2|Move_Pipe:speed_level[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~28_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[30]~q\);

-- Location: FF_X40_Y11_N41
\inst2|Move_Pipe:speed_level[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~29_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[29]~q\);

-- Location: FF_X41_Y11_N26
\inst2|Move_Pipe:speed_level[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~30_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[28]~q\);

-- Location: LABCELL_X40_Y11_N51
\inst2|LessThan7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan7~5_combout\ = ( !\inst2|Move_Pipe:speed_level[28]~q\ & ( (!\inst2|Move_Pipe:speed_level[4]~q\ & (!\inst2|Move_Pipe:speed_level[30]~q\ & (!\inst2|Move_Pipe:speed_level[29]~q\ & !\inst2|Move_Pipe:speed_level[27]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Move_Pipe:speed_level[4]~q\,
	datab => \inst2|ALT_INV_Move_Pipe:speed_level[30]~q\,
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[29]~q\,
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[27]~q\,
	dataf => \inst2|ALT_INV_Move_Pipe:speed_level[28]~q\,
	combout => \inst2|LessThan7~5_combout\);

-- Location: FF_X41_Y11_N32
\inst2|Move_Pipe:speed_level[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~18_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[16]~q\);

-- Location: FF_X41_Y11_N47
\inst2|Move_Pipe:speed_level[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~16_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[18]~q\);

-- Location: LABCELL_X40_Y11_N42
\inst2|LessThan7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan7~2_combout\ = ( !\inst2|Move_Pipe:speed_level[17]~q\ & ( !\inst2|Move_Pipe:speed_level[18]~q\ & ( (!\inst2|Move_Pipe:speed_level[16]~q\ & (!\inst2|Move_Pipe:speed_level[14]~q\ & (!\inst2|Move_Pipe:speed_level[15]~q\ & 
-- !\inst2|Move_Pipe:speed_level[19]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Move_Pipe:speed_level[16]~q\,
	datab => \inst2|ALT_INV_Move_Pipe:speed_level[14]~q\,
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[15]~q\,
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[19]~q\,
	datae => \inst2|ALT_INV_Move_Pipe:speed_level[17]~q\,
	dataf => \inst2|ALT_INV_Move_Pipe:speed_level[18]~q\,
	combout => \inst2|LessThan7~2_combout\);

-- Location: LABCELL_X40_Y11_N36
\inst2|LessThan7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan7~0_combout\ = ( \inst2|Move_Pipe:speed_level[0]~q\ & ( (\inst2|Move_Pipe:speed_level[3]~q\ & \inst2|Move_Pipe:speed_level[2]~q\) ) ) # ( !\inst2|Move_Pipe:speed_level[0]~q\ & ( (\inst2|Move_Pipe:speed_level[3]~q\ & 
-- ((\inst2|Move_Pipe:speed_level[1]~DUPLICATE_q\) # (\inst2|Move_Pipe:speed_level[2]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_Move_Pipe:speed_level[3]~q\,
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[2]~q\,
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[1]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_Move_Pipe:speed_level[0]~q\,
	combout => \inst2|LessThan7~0_combout\);

-- Location: LABCELL_X39_Y11_N24
\inst2|LessThan7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan7~8_combout\ = ( !\inst2|LessThan7~0_combout\ & ( !\inst2|Move_Pipe:speed_level[26]~q\ & ( (\inst2|LessThan7~3_combout\ & (\inst2|LessThan7~4_combout\ & (\inst2|LessThan7~5_combout\ & \inst2|LessThan7~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_LessThan7~3_combout\,
	datab => \inst2|ALT_INV_LessThan7~4_combout\,
	datac => \inst2|ALT_INV_LessThan7~5_combout\,
	datad => \inst2|ALT_INV_LessThan7~2_combout\,
	datae => \inst2|ALT_INV_LessThan7~0_combout\,
	dataf => \inst2|ALT_INV_Move_Pipe:speed_level[26]~q\,
	combout => \inst2|LessThan7~8_combout\);

-- Location: LABCELL_X36_Y11_N36
\inst2|count[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|count[22]~0_combout\ = ( \inst8|game_state\(1) & ( \inst8|game_state\(0) & ( (\inst2|Move_Pipe~6_combout\ & (((\inst2|LessThan7~8_combout\ & \inst2|LessThan7~1_combout\)) # (\inst2|Move_Pipe:speed_level[31]~DUPLICATE_q\))) ) ) ) # ( 
-- \inst8|game_state\(1) & ( !\inst8|game_state\(0) & ( (\inst2|Move_Pipe~6_combout\ & (((\inst2|LessThan7~8_combout\ & \inst2|LessThan7~1_combout\)) # (\inst2|Move_Pipe:speed_level[31]~DUPLICATE_q\))) ) ) ) # ( !\inst8|game_state\(1) & ( 
-- !\inst8|game_state\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000010011001100000000000000000000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_LessThan7~8_combout\,
	datab => \inst2|ALT_INV_Move_Pipe~6_combout\,
	datac => \inst2|ALT_INV_LessThan7~1_combout\,
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[31]~DUPLICATE_q\,
	datae => \inst8|ALT_INV_game_state\(1),
	dataf => \inst8|ALT_INV_game_state\(0),
	combout => \inst2|count[22]~0_combout\);

-- Location: FF_X37_Y12_N4
\inst2|count[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~49_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count[1]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y12_N6
\inst2|Add9~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~41_sumout\ = SUM(( \inst2|count\(2) ) + ( GND ) + ( \inst2|Add9~50\ ))
-- \inst2|Add9~42\ = CARRY(( \inst2|count\(2) ) + ( GND ) + ( \inst2|Add9~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_count\(2),
	cin => \inst2|Add9~50\,
	sumout => \inst2|Add9~41_sumout\,
	cout => \inst2|Add9~42\);

-- Location: FF_X37_Y12_N7
\inst2|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~41_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(2));

-- Location: MLABCELL_X37_Y12_N9
\inst2|Add9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~37_sumout\ = SUM(( \inst2|count\(3) ) + ( GND ) + ( \inst2|Add9~42\ ))
-- \inst2|Add9~38\ = CARRY(( \inst2|count\(3) ) + ( GND ) + ( \inst2|Add9~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_count\(3),
	cin => \inst2|Add9~42\,
	sumout => \inst2|Add9~37_sumout\,
	cout => \inst2|Add9~38\);

-- Location: FF_X37_Y12_N10
\inst2|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~37_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(3));

-- Location: MLABCELL_X37_Y12_N12
\inst2|Add9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~33_sumout\ = SUM(( \inst2|count[4]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~38\ ))
-- \inst2|Add9~34\ = CARRY(( \inst2|count[4]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_count[4]~DUPLICATE_q\,
	cin => \inst2|Add9~38\,
	sumout => \inst2|Add9~33_sumout\,
	cout => \inst2|Add9~34\);

-- Location: FF_X37_Y12_N13
\inst2|count[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~33_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count[4]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y12_N15
\inst2|Add9~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~77_sumout\ = SUM(( \inst2|count\(5) ) + ( GND ) + ( \inst2|Add9~34\ ))
-- \inst2|Add9~78\ = CARRY(( \inst2|count\(5) ) + ( GND ) + ( \inst2|Add9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_count\(5),
	cin => \inst2|Add9~34\,
	sumout => \inst2|Add9~77_sumout\,
	cout => \inst2|Add9~78\);

-- Location: FF_X37_Y12_N16
\inst2|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~77_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(5));

-- Location: MLABCELL_X37_Y12_N18
\inst2|Add9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~25_sumout\ = SUM(( \inst2|count\(6) ) + ( GND ) + ( \inst2|Add9~78\ ))
-- \inst2|Add9~26\ = CARRY(( \inst2|count\(6) ) + ( GND ) + ( \inst2|Add9~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_count\(6),
	cin => \inst2|Add9~78\,
	sumout => \inst2|Add9~25_sumout\,
	cout => \inst2|Add9~26\);

-- Location: FF_X37_Y12_N19
\inst2|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~25_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(6));

-- Location: MLABCELL_X37_Y12_N21
\inst2|Add9~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~73_sumout\ = SUM(( \inst2|count\(7) ) + ( GND ) + ( \inst2|Add9~26\ ))
-- \inst2|Add9~74\ = CARRY(( \inst2|count\(7) ) + ( GND ) + ( \inst2|Add9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_count\(7),
	cin => \inst2|Add9~26\,
	sumout => \inst2|Add9~73_sumout\,
	cout => \inst2|Add9~74\);

-- Location: FF_X37_Y12_N22
\inst2|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~73_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(7));

-- Location: MLABCELL_X37_Y12_N24
\inst2|Add9~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~69_sumout\ = SUM(( \inst2|count[8]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~74\ ))
-- \inst2|Add9~70\ = CARRY(( \inst2|count[8]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_count[8]~DUPLICATE_q\,
	cin => \inst2|Add9~74\,
	sumout => \inst2|Add9~69_sumout\,
	cout => \inst2|Add9~70\);

-- Location: FF_X37_Y12_N25
\inst2|count[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~69_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count[8]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y12_N27
\inst2|Add9~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~65_sumout\ = SUM(( \inst2|count\(9) ) + ( GND ) + ( \inst2|Add9~70\ ))
-- \inst2|Add9~66\ = CARRY(( \inst2|count\(9) ) + ( GND ) + ( \inst2|Add9~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_count\(9),
	cin => \inst2|Add9~70\,
	sumout => \inst2|Add9~65_sumout\,
	cout => \inst2|Add9~66\);

-- Location: FF_X37_Y12_N28
\inst2|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~65_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(9));

-- Location: MLABCELL_X37_Y12_N30
\inst2|Add9~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~61_sumout\ = SUM(( \inst2|count[10]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~66\ ))
-- \inst2|Add9~62\ = CARRY(( \inst2|count[10]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_count[10]~DUPLICATE_q\,
	cin => \inst2|Add9~66\,
	sumout => \inst2|Add9~61_sumout\,
	cout => \inst2|Add9~62\);

-- Location: FF_X37_Y12_N31
\inst2|count[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~61_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count[10]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y12_N33
\inst2|Add9~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~57_sumout\ = SUM(( \inst2|count[11]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~62\ ))
-- \inst2|Add9~58\ = CARRY(( \inst2|count[11]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_count[11]~DUPLICATE_q\,
	cin => \inst2|Add9~62\,
	sumout => \inst2|Add9~57_sumout\,
	cout => \inst2|Add9~58\);

-- Location: FF_X37_Y12_N35
\inst2|count[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~57_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count[11]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y12_N36
\inst2|Add9~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~125_sumout\ = SUM(( \inst2|count\(12) ) + ( GND ) + ( \inst2|Add9~58\ ))
-- \inst2|Add9~126\ = CARRY(( \inst2|count\(12) ) + ( GND ) + ( \inst2|Add9~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_count\(12),
	cin => \inst2|Add9~58\,
	sumout => \inst2|Add9~125_sumout\,
	cout => \inst2|Add9~126\);

-- Location: FF_X37_Y12_N37
\inst2|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~125_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(12));

-- Location: MLABCELL_X37_Y12_N39
\inst2|Add9~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~121_sumout\ = SUM(( \inst2|count\(13) ) + ( GND ) + ( \inst2|Add9~126\ ))
-- \inst2|Add9~122\ = CARRY(( \inst2|count\(13) ) + ( GND ) + ( \inst2|Add9~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_count\(13),
	cin => \inst2|Add9~126\,
	sumout => \inst2|Add9~121_sumout\,
	cout => \inst2|Add9~122\);

-- Location: FF_X37_Y12_N41
\inst2|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~121_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(13));

-- Location: MLABCELL_X37_Y12_N42
\inst2|Add9~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~117_sumout\ = SUM(( \inst2|count\(14) ) + ( GND ) + ( \inst2|Add9~122\ ))
-- \inst2|Add9~118\ = CARRY(( \inst2|count\(14) ) + ( GND ) + ( \inst2|Add9~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_count\(14),
	cin => \inst2|Add9~122\,
	sumout => \inst2|Add9~117_sumout\,
	cout => \inst2|Add9~118\);

-- Location: FF_X37_Y12_N43
\inst2|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~117_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(14));

-- Location: MLABCELL_X37_Y12_N45
\inst2|Add9~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~113_sumout\ = SUM(( \inst2|count\(15) ) + ( GND ) + ( \inst2|Add9~118\ ))
-- \inst2|Add9~114\ = CARRY(( \inst2|count\(15) ) + ( GND ) + ( \inst2|Add9~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_count\(15),
	cin => \inst2|Add9~118\,
	sumout => \inst2|Add9~113_sumout\,
	cout => \inst2|Add9~114\);

-- Location: FF_X37_Y12_N46
\inst2|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~113_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(15));

-- Location: MLABCELL_X37_Y12_N48
\inst2|Add9~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~105_sumout\ = SUM(( \inst2|count\(16) ) + ( GND ) + ( \inst2|Add9~114\ ))
-- \inst2|Add9~106\ = CARRY(( \inst2|count\(16) ) + ( GND ) + ( \inst2|Add9~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_count\(16),
	cin => \inst2|Add9~114\,
	sumout => \inst2|Add9~105_sumout\,
	cout => \inst2|Add9~106\);

-- Location: FF_X37_Y12_N50
\inst2|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~105_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(16));

-- Location: MLABCELL_X37_Y12_N51
\inst2|Add9~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~101_sumout\ = SUM(( \inst2|count\(17) ) + ( GND ) + ( \inst2|Add9~106\ ))
-- \inst2|Add9~102\ = CARRY(( \inst2|count\(17) ) + ( GND ) + ( \inst2|Add9~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_count\(17),
	cin => \inst2|Add9~106\,
	sumout => \inst2|Add9~101_sumout\,
	cout => \inst2|Add9~102\);

-- Location: FF_X37_Y12_N52
\inst2|count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~101_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(17));

-- Location: MLABCELL_X37_Y12_N54
\inst2|Add9~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~97_sumout\ = SUM(( \inst2|count\(18) ) + ( GND ) + ( \inst2|Add9~102\ ))
-- \inst2|Add9~98\ = CARRY(( \inst2|count\(18) ) + ( GND ) + ( \inst2|Add9~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_count\(18),
	cin => \inst2|Add9~102\,
	sumout => \inst2|Add9~97_sumout\,
	cout => \inst2|Add9~98\);

-- Location: FF_X37_Y12_N56
\inst2|count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~97_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(18));

-- Location: MLABCELL_X37_Y12_N57
\inst2|Add9~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~93_sumout\ = SUM(( \inst2|count\(19) ) + ( GND ) + ( \inst2|Add9~98\ ))
-- \inst2|Add9~94\ = CARRY(( \inst2|count\(19) ) + ( GND ) + ( \inst2|Add9~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_count\(19),
	cin => \inst2|Add9~98\,
	sumout => \inst2|Add9~93_sumout\,
	cout => \inst2|Add9~94\);

-- Location: FF_X37_Y12_N58
\inst2|count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~93_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(19));

-- Location: MLABCELL_X37_Y11_N0
\inst2|Add9~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~109_sumout\ = SUM(( \inst2|count[20]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~94\ ))
-- \inst2|Add9~110\ = CARRY(( \inst2|count[20]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_count[20]~DUPLICATE_q\,
	cin => \inst2|Add9~94\,
	sumout => \inst2|Add9~109_sumout\,
	cout => \inst2|Add9~110\);

-- Location: FF_X37_Y11_N1
\inst2|count[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~109_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count[20]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y11_N3
\inst2|Add9~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~89_sumout\ = SUM(( \inst2|count\(21) ) + ( GND ) + ( \inst2|Add9~110\ ))
-- \inst2|Add9~90\ = CARRY(( \inst2|count\(21) ) + ( GND ) + ( \inst2|Add9~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_count\(21),
	cin => \inst2|Add9~110\,
	sumout => \inst2|Add9~89_sumout\,
	cout => \inst2|Add9~90\);

-- Location: FF_X37_Y11_N5
\inst2|count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~89_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(21));

-- Location: MLABCELL_X37_Y11_N6
\inst2|Add9~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~85_sumout\ = SUM(( \inst2|count\(22) ) + ( GND ) + ( \inst2|Add9~90\ ))
-- \inst2|Add9~86\ = CARRY(( \inst2|count\(22) ) + ( GND ) + ( \inst2|Add9~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_count\(22),
	cin => \inst2|Add9~90\,
	sumout => \inst2|Add9~85_sumout\,
	cout => \inst2|Add9~86\);

-- Location: FF_X37_Y11_N8
\inst2|count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~85_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(22));

-- Location: MLABCELL_X37_Y11_N9
\inst2|Add9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~5_sumout\ = SUM(( \inst2|count\(23) ) + ( GND ) + ( \inst2|Add9~86\ ))
-- \inst2|Add9~6\ = CARRY(( \inst2|count\(23) ) + ( GND ) + ( \inst2|Add9~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_count\(23),
	cin => \inst2|Add9~86\,
	sumout => \inst2|Add9~5_sumout\,
	cout => \inst2|Add9~6\);

-- Location: FF_X37_Y11_N11
\inst2|count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~5_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(23));

-- Location: MLABCELL_X37_Y11_N12
\inst2|Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~1_sumout\ = SUM(( \inst2|count\(24) ) + ( GND ) + ( \inst2|Add9~6\ ))
-- \inst2|Add9~2\ = CARRY(( \inst2|count\(24) ) + ( GND ) + ( \inst2|Add9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_count\(24),
	cin => \inst2|Add9~6\,
	sumout => \inst2|Add9~1_sumout\,
	cout => \inst2|Add9~2\);

-- Location: FF_X37_Y11_N14
\inst2|count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~1_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(24));

-- Location: LABCELL_X36_Y11_N51
\inst2|Move_Pipe~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Move_Pipe~0_combout\ = ( !\inst2|count\(23) & ( !\inst2|count\(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst2|ALT_INV_count\(23),
	dataf => \inst2|ALT_INV_count\(24),
	combout => \inst2|Move_Pipe~0_combout\);

-- Location: FF_X37_Y11_N28
\inst2|count[29]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~17_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count[29]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y11_N15
\inst2|Add9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~29_sumout\ = SUM(( \inst2|count[25]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~2\ ))
-- \inst2|Add9~30\ = CARRY(( \inst2|count[25]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_count[25]~DUPLICATE_q\,
	cin => \inst2|Add9~2\,
	sumout => \inst2|Add9~29_sumout\,
	cout => \inst2|Add9~30\);

-- Location: FF_X37_Y11_N16
\inst2|count[25]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~29_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count[25]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y11_N18
\inst2|Add9~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~53_sumout\ = SUM(( \inst2|count[26]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~30\ ))
-- \inst2|Add9~54\ = CARRY(( \inst2|count[26]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_count[26]~DUPLICATE_q\,
	cin => \inst2|Add9~30\,
	sumout => \inst2|Add9~53_sumout\,
	cout => \inst2|Add9~54\);

-- Location: FF_X37_Y11_N19
\inst2|count[26]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~53_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count[26]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y11_N21
\inst2|Add9~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~45_sumout\ = SUM(( \inst2|count[27]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~54\ ))
-- \inst2|Add9~46\ = CARRY(( \inst2|count[27]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_count[27]~DUPLICATE_q\,
	cin => \inst2|Add9~54\,
	sumout => \inst2|Add9~45_sumout\,
	cout => \inst2|Add9~46\);

-- Location: FF_X37_Y11_N22
\inst2|count[27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~45_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count[27]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y11_N24
\inst2|Add9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~21_sumout\ = SUM(( \inst2|count[28]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~46\ ))
-- \inst2|Add9~22\ = CARRY(( \inst2|count[28]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_count[28]~DUPLICATE_q\,
	cin => \inst2|Add9~46\,
	sumout => \inst2|Add9~21_sumout\,
	cout => \inst2|Add9~22\);

-- Location: FF_X37_Y11_N25
\inst2|count[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~21_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count[28]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y11_N27
\inst2|Add9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~17_sumout\ = SUM(( \inst2|count[29]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~22\ ))
-- \inst2|Add9~18\ = CARRY(( \inst2|count[29]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_count[29]~DUPLICATE_q\,
	cin => \inst2|Add9~22\,
	sumout => \inst2|Add9~17_sumout\,
	cout => \inst2|Add9~18\);

-- Location: FF_X37_Y11_N29
\inst2|count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~17_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(29));

-- Location: FF_X37_Y11_N17
\inst2|count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~29_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(25));

-- Location: FF_X37_Y11_N26
\inst2|count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~21_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(28));

-- Location: FF_X37_Y11_N31
\inst2|count[30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~13_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count[30]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y11_N30
\inst2|Add9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~13_sumout\ = SUM(( \inst2|count[30]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~18\ ))
-- \inst2|Add9~14\ = CARRY(( \inst2|count[30]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_count[30]~DUPLICATE_q\,
	cin => \inst2|Add9~18\,
	sumout => \inst2|Add9~13_sumout\,
	cout => \inst2|Add9~14\);

-- Location: FF_X37_Y11_N32
\inst2|count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~13_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(30));

-- Location: MLABCELL_X37_Y11_N33
\inst2|Add9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add9~9_sumout\ = SUM(( \inst2|count\(31) ) + ( GND ) + ( \inst2|Add9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_count\(31),
	cin => \inst2|Add9~14\,
	sumout => \inst2|Add9~9_sumout\);

-- Location: FF_X37_Y11_N35
\inst2|count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~9_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(31));

-- Location: MLABCELL_X37_Y11_N48
\inst2|Move_Pipe~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Move_Pipe~1_combout\ = ( \inst2|count\(6) & ( !\inst2|count\(31) & ( (!\inst2|count\(29) & (!\inst2|count\(25) & (!\inst2|count\(28) & !\inst2|count\(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_count\(29),
	datab => \inst2|ALT_INV_count\(25),
	datac => \inst2|ALT_INV_count\(28),
	datad => \inst2|ALT_INV_count\(30),
	datae => \inst2|ALT_INV_count\(6),
	dataf => \inst2|ALT_INV_count\(31),
	combout => \inst2|Move_Pipe~1_combout\);

-- Location: FF_X37_Y12_N34
\inst2|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~57_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(11));

-- Location: FF_X37_Y12_N26
\inst2|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~69_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(8));

-- Location: FF_X37_Y12_N32
\inst2|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~61_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(10));

-- Location: FF_X37_Y12_N29
\inst2|count[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~65_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count[9]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y11_N0
\inst2|Move_Pipe~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Move_Pipe~3_combout\ = ( !\inst2|count\(7) & ( \inst2|count[9]~DUPLICATE_q\ & ( (!\inst2|count\(11) & (!\inst2|count\(5) & (!\inst2|count\(8) & !\inst2|count\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_count\(11),
	datab => \inst2|ALT_INV_count\(5),
	datac => \inst2|ALT_INV_count\(8),
	datad => \inst2|ALT_INV_count\(10),
	datae => \inst2|ALT_INV_count\(7),
	dataf => \inst2|ALT_INV_count[9]~DUPLICATE_q\,
	combout => \inst2|Move_Pipe~3_combout\);

-- Location: FF_X37_Y11_N20
\inst2|count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~53_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(26));

-- Location: FF_X37_Y12_N5
\inst2|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~49_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(1));

-- Location: FF_X37_Y12_N14
\inst2|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~33_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(4));

-- Location: FF_X37_Y11_N23
\inst2|count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~45_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(27));

-- Location: MLABCELL_X37_Y11_N42
\inst2|Move_Pipe~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Move_Pipe~2_combout\ = ( !\inst2|count\(27) & ( !\inst2|count\(2) & ( (!\inst2|count\(26) & (\inst2|count\(3) & (!\inst2|count\(1) & \inst2|count\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_count\(26),
	datab => \inst2|ALT_INV_count\(3),
	datac => \inst2|ALT_INV_count\(1),
	datad => \inst2|ALT_INV_count\(4),
	datae => \inst2|ALT_INV_count\(27),
	dataf => \inst2|ALT_INV_count\(2),
	combout => \inst2|Move_Pipe~2_combout\);

-- Location: FF_X37_Y11_N2
\inst2|count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add9~109_sumout\,
	sclr => \inst2|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|count\(20));

-- Location: MLABCELL_X37_Y11_N36
\inst2|Move_Pipe~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Move_Pipe~5_combout\ = ( !\inst2|count\(12) & ( !\inst2|count\(16) & ( (!\inst2|count\(14) & (!\inst2|count\(15) & (!\inst2|count\(20) & !\inst2|count\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_count\(14),
	datab => \inst2|ALT_INV_count\(15),
	datac => \inst2|ALT_INV_count\(20),
	datad => \inst2|ALT_INV_count\(13),
	datae => \inst2|ALT_INV_count\(12),
	dataf => \inst2|ALT_INV_count\(16),
	combout => \inst2|Move_Pipe~5_combout\);

-- Location: LABCELL_X36_Y11_N42
\inst2|Move_Pipe~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Move_Pipe~4_combout\ = ( !\inst2|count\(19) & ( \inst2|count\(0) & ( (!\inst2|count\(22) & (!\inst2|count\(18) & (!\inst2|count\(21) & !\inst2|count\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_count\(22),
	datab => \inst2|ALT_INV_count\(18),
	datac => \inst2|ALT_INV_count\(21),
	datad => \inst2|ALT_INV_count\(17),
	datae => \inst2|ALT_INV_count\(19),
	dataf => \inst2|ALT_INV_count\(0),
	combout => \inst2|Move_Pipe~4_combout\);

-- Location: LABCELL_X36_Y11_N30
\inst2|Move_Pipe~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Move_Pipe~6_combout\ = ( \inst2|Move_Pipe~5_combout\ & ( \inst2|Move_Pipe~4_combout\ & ( (\inst2|Move_Pipe~0_combout\ & (\inst2|Move_Pipe~1_combout\ & (\inst2|Move_Pipe~3_combout\ & \inst2|Move_Pipe~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Move_Pipe~0_combout\,
	datab => \inst2|ALT_INV_Move_Pipe~1_combout\,
	datac => \inst2|ALT_INV_Move_Pipe~3_combout\,
	datad => \inst2|ALT_INV_Move_Pipe~2_combout\,
	datae => \inst2|ALT_INV_Move_Pipe~5_combout\,
	dataf => \inst2|ALT_INV_Move_Pipe~4_combout\,
	combout => \inst2|Move_Pipe~6_combout\);

-- Location: LABCELL_X41_Y11_N9
\inst2|LessThan7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan7~6_combout\ = ( \inst2|LessThan7~3_combout\ & ( (\inst2|LessThan7~5_combout\ & (!\inst2|Move_Pipe:speed_level[26]~q\ & \inst2|LessThan7~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_LessThan7~5_combout\,
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[26]~q\,
	datad => \inst2|ALT_INV_LessThan7~4_combout\,
	dataf => \inst2|ALT_INV_LessThan7~3_combout\,
	combout => \inst2|LessThan7~6_combout\);

-- Location: LABCELL_X41_Y11_N36
\inst2|LessThan7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan7~7_combout\ = ( \inst2|LessThan7~1_combout\ & ( (!\inst2|Move_Pipe:speed_level[31]~q\ & (((!\inst2|LessThan7~6_combout\) # (!\inst2|LessThan7~2_combout\)) # (\inst2|LessThan7~0_combout\))) ) ) # ( !\inst2|LessThan7~1_combout\ & ( 
-- !\inst2|Move_Pipe:speed_level[31]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_LessThan7~0_combout\,
	datab => \inst2|ALT_INV_LessThan7~6_combout\,
	datac => \inst2|ALT_INV_LessThan7~2_combout\,
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[31]~q\,
	dataf => \inst2|ALT_INV_LessThan7~1_combout\,
	combout => \inst2|LessThan7~7_combout\);

-- Location: LABCELL_X41_Y12_N45
\inst2|speed_level~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~0_combout\ = ( \inst2|Move_Pipe~6_combout\ & ( \inst2|LessThan7~7_combout\ & ( (!\inst8|game_state\(1) & (\inst8|game_state\(0))) # (\inst8|game_state\(1) & ((\inst2|Move_Pipe:speed_level[0]~q\))) ) ) ) # ( !\inst2|Move_Pipe~6_combout\ 
-- & ( \inst2|LessThan7~7_combout\ & ( (!\inst8|game_state\(1) & (\inst8|game_state\(0))) # (\inst8|game_state\(1) & ((\inst2|Move_Pipe:speed_level[0]~q\))) ) ) ) # ( \inst2|Move_Pipe~6_combout\ & ( !\inst2|LessThan7~7_combout\ & ( (!\inst8|game_state\(1) & 
-- (\inst8|game_state\(0))) # (\inst8|game_state\(1) & ((!\inst2|Add10~1_sumout\))) ) ) ) # ( !\inst2|Move_Pipe~6_combout\ & ( !\inst2|LessThan7~7_combout\ & ( (!\inst8|game_state\(1) & (\inst8|game_state\(0))) # (\inst8|game_state\(1) & 
-- ((\inst2|Move_Pipe:speed_level[0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111011100100111001000100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_game_state\(1),
	datab => \inst8|ALT_INV_game_state\(0),
	datac => \inst2|ALT_INV_Add10~1_sumout\,
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[0]~q\,
	datae => \inst2|ALT_INV_Move_Pipe~6_combout\,
	dataf => \inst2|ALT_INV_LessThan7~7_combout\,
	combout => \inst2|speed_level~0_combout\);

-- Location: FF_X40_Y12_N2
\inst2|Move_Pipe:speed_level[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	asdata => \inst2|speed_level~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[0]~q\);

-- Location: LABCELL_X40_Y12_N3
\inst2|Add10~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~37_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[1]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~2\ ))
-- \inst2|Add10~38\ = CARRY(( \inst2|Move_Pipe:speed_level[1]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add10~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[1]~DUPLICATE_q\,
	cin => \inst2|Add10~2\,
	sumout => \inst2|Add10~37_sumout\,
	cout => \inst2|Add10~38\);

-- Location: LABCELL_X41_Y11_N57
\inst2|speed_level~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~9_combout\ = (\inst2|Add10~37_sumout\) # (\inst5|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	datab => \inst2|ALT_INV_Add10~37_sumout\,
	combout => \inst2|speed_level~9_combout\);

-- Location: FF_X41_Y11_N59
\inst2|Move_Pipe:speed_level[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~9_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[1]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y12_N6
\inst2|Add10~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add10~33_sumout\ = SUM(( \inst2|Move_Pipe:speed_level[2]~q\ ) + ( GND ) + ( \inst2|Add10~38\ ))
-- \inst2|Add10~34\ = CARRY(( \inst2|Move_Pipe:speed_level[2]~q\ ) + ( GND ) + ( \inst2|Add10~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Move_Pipe:speed_level[2]~q\,
	cin => \inst2|Add10~38\,
	sumout => \inst2|Add10~33_sumout\,
	cout => \inst2|Add10~34\);

-- Location: LABCELL_X41_Y11_N0
\inst2|speed_level~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~8_combout\ = (!\inst5|Equal1~0_combout\ & \inst2|Add10~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	datab => \inst2|ALT_INV_Add10~33_sumout\,
	combout => \inst2|speed_level~8_combout\);

-- Location: FF_X41_Y11_N2
\inst2|Move_Pipe:speed_level[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~8_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[2]~q\);

-- Location: LABCELL_X41_Y11_N18
\inst2|speed_level~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|speed_level~7_combout\ = (\inst2|Add10~29_sumout\ & !\inst5|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Add10~29_sumout\,
	datac => \inst5|ALT_INV_Equal1~0_combout\,
	combout => \inst2|speed_level~7_combout\);

-- Location: FF_X41_Y11_N20
\inst2|Move_Pipe:speed_level[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~7_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[3]~q\);

-- Location: FF_X34_Y12_N5
\inst2|Move_Pipe:current_speed[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	asdata => \inst2|Move_Pipe:speed_level[10]~q\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	sload => VCC,
	ena => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:current_speed[10]~q\);

-- Location: FF_X35_Y13_N47
\inst2|Move_Pipe:current_speed[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	asdata => \inst2|Move_Pipe:speed_level[9]~DUPLICATE_q\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	sload => VCC,
	ena => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:current_speed[9]~q\);

-- Location: FF_X36_Y12_N7
\inst2|Move_Pipe:current_speed[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	asdata => \inst2|Move_Pipe:speed_level[8]~DUPLICATE_q\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	sload => VCC,
	ena => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:current_speed[8]~q\);

-- Location: FF_X35_Y13_N34
\inst2|Move_Pipe:current_speed[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	asdata => \inst2|Move_Pipe:speed_level[7]~DUPLICATE_q\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	sload => VCC,
	ena => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:current_speed[7]~q\);

-- Location: FF_X35_Y10_N34
\inst2|Move_Pipe:current_speed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	asdata => \inst2|Move_Pipe:speed_level[6]~DUPLICATE_q\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	sload => VCC,
	ena => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:current_speed[6]~q\);

-- Location: FF_X35_Y13_N17
\inst2|Move_Pipe:current_speed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	asdata => \inst2|Move_Pipe:speed_level[5]~q\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	sload => VCC,
	ena => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:current_speed[5]~q\);

-- Location: FF_X35_Y10_N52
\inst2|Move_Pipe:current_speed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	asdata => \inst2|Move_Pipe:speed_level[4]~q\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	sload => VCC,
	ena => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:current_speed[4]~q\);

-- Location: LABCELL_X36_Y10_N42
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X36_Y10_N10
\inst2|pipe_x_pos[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~29_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos[3]~DUPLICATE_q\);

-- Location: FF_X36_Y12_N4
\inst2|Move_Pipe:current_speed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	asdata => \inst2|Move_Pipe:speed_level[2]~q\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	sload => VCC,
	ena => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:current_speed[2]~q\);

-- Location: FF_X41_Y11_N58
\inst2|Move_Pipe:speed_level[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|speed_level~9_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst2|Move_Pipe:speed_level[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:speed_level[1]~q\);

-- Location: FF_X36_Y12_N35
\inst2|Move_Pipe:current_speed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	asdata => \inst2|Move_Pipe:speed_level[1]~q\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	sload => VCC,
	ena => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:current_speed[1]~q\);

-- Location: FF_X36_Y10_N14
\inst2|pipe_x_pos[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~25_sumout\,
	asdata => VCC,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos[4]~DUPLICATE_q\);

-- Location: FF_X36_Y10_N17
\inst2|pipe_x_pos[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~21_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos[5]~DUPLICATE_q\);

-- Location: FF_X36_Y10_N23
\inst2|pipe_x_pos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~13_sumout\,
	asdata => VCC,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos\(7));

-- Location: FF_X36_Y10_N28
\inst2|pipe_x_pos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~9_sumout\,
	asdata => VCC,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos\(9));

-- Location: LABCELL_X36_Y10_N54
\inst2|LessThan6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan6~0_combout\ = ( !\inst2|pipe_x_pos\(7) & ( !\inst2|pipe_x_pos\(9) & ( (!\inst2|pipe_x_pos\(6) & (!\inst2|pipe_x_pos[4]~DUPLICATE_q\ & (!\inst2|pipe_x_pos\(8) & !\inst2|pipe_x_pos[5]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pipe_x_pos\(6),
	datab => \inst2|ALT_INV_pipe_x_pos[4]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pipe_x_pos\(8),
	datad => \inst2|ALT_INV_pipe_x_pos[5]~DUPLICATE_q\,
	datae => \inst2|ALT_INV_pipe_x_pos\(7),
	dataf => \inst2|ALT_INV_pipe_x_pos\(9),
	combout => \inst2|LessThan6~0_combout\);

-- Location: MLABCELL_X37_Y10_N33
\inst2|current_speed~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|current_speed~0_combout\ = ( \inst2|LessThan6~0_combout\ & ( \inst2|pipe_x_pos\(10) & ( (\inst7|Equal1~0_combout\ & \inst2|Move_Pipe:speed_level[0]~q\) ) ) ) # ( !\inst2|LessThan6~0_combout\ & ( \inst2|pipe_x_pos\(10) & ( (\inst7|Equal1~0_combout\ 
-- & \inst2|Move_Pipe:speed_level[0]~q\) ) ) ) # ( \inst2|LessThan6~0_combout\ & ( !\inst2|pipe_x_pos\(10) & ( (\inst7|Equal1~0_combout\ & ((!\inst2|LessThan6~1_combout\ & (\inst2|Move_Pipe:current_speed[0]~q\)) # (\inst2|LessThan6~1_combout\ & 
-- ((\inst2|Move_Pipe:speed_level[0]~q\))))) ) ) ) # ( !\inst2|LessThan6~0_combout\ & ( !\inst2|pipe_x_pos\(10) & ( (\inst7|Equal1~0_combout\ & \inst2|Move_Pipe:current_speed[0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001000001010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Equal1~0_combout\,
	datab => \inst2|ALT_INV_LessThan6~1_combout\,
	datac => \inst2|ALT_INV_Move_Pipe:current_speed[0]~q\,
	datad => \inst2|ALT_INV_Move_Pipe:speed_level[0]~q\,
	datae => \inst2|ALT_INV_LessThan6~0_combout\,
	dataf => \inst2|ALT_INV_pipe_x_pos\(10),
	combout => \inst2|current_speed~0_combout\);

-- Location: MLABCELL_X37_Y10_N15
\inst2|Move_Pipe:current_speed[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Move_Pipe:current_speed[0]~feeder_combout\ = \inst2|current_speed~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_current_speed~0_combout\,
	combout => \inst2|Move_Pipe:current_speed[0]~feeder_combout\);

-- Location: FF_X37_Y10_N16
\inst2|Move_Pipe:current_speed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Move_Pipe:current_speed[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:current_speed[0]~q\);

-- Location: LABCELL_X36_Y10_N0
\inst2|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add8~1_sumout\ = SUM(( !\inst2|Move_Pipe:current_speed[0]~q\ $ (\inst2|pipe_x_pos[0]~DUPLICATE_q\) ) + ( !VCC ) + ( !VCC ))
-- \inst2|Add8~2\ = CARRY(( !\inst2|Move_Pipe:current_speed[0]~q\ $ (\inst2|pipe_x_pos[0]~DUPLICATE_q\) ) + ( !VCC ) + ( !VCC ))
-- \inst2|Add8~3\ = SHARE((\inst2|pipe_x_pos[0]~DUPLICATE_q\) # (\inst2|Move_Pipe:current_speed[0]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011111111100000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Move_Pipe:current_speed[0]~q\,
	datad => \inst2|ALT_INV_pipe_x_pos[0]~DUPLICATE_q\,
	cin => GND,
	sharein => GND,
	sumout => \inst2|Add8~1_sumout\,
	cout => \inst2|Add8~2\,
	shareout => \inst2|Add8~3\);

-- Location: FF_X36_Y10_N1
\inst2|pipe_x_pos[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~1_sumout\,
	asdata => VCC,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos[0]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y10_N3
\inst2|Add8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add8~37_sumout\ = SUM(( !\inst2|pipe_x_pos\(1) $ (\inst2|Move_Pipe:current_speed[1]~q\) ) + ( \inst2|Add8~3\ ) + ( \inst2|Add8~2\ ))
-- \inst2|Add8~38\ = CARRY(( !\inst2|pipe_x_pos\(1) $ (\inst2|Move_Pipe:current_speed[1]~q\) ) + ( \inst2|Add8~3\ ) + ( \inst2|Add8~2\ ))
-- \inst2|Add8~39\ = SHARE((\inst2|pipe_x_pos\(1) & !\inst2|Move_Pipe:current_speed[1]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pipe_x_pos\(1),
	datac => \inst2|ALT_INV_Move_Pipe:current_speed[1]~q\,
	cin => \inst2|Add8~2\,
	sharein => \inst2|Add8~3\,
	sumout => \inst2|Add8~37_sumout\,
	cout => \inst2|Add8~38\,
	shareout => \inst2|Add8~39\);

-- Location: FF_X36_Y10_N4
\inst2|pipe_x_pos[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~37_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos\(1));

-- Location: LABCELL_X36_Y10_N6
\inst2|Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add8~33_sumout\ = SUM(( !\inst2|Move_Pipe:current_speed[2]~q\ $ (\inst2|pipe_x_pos\(2)) ) + ( \inst2|Add8~39\ ) + ( \inst2|Add8~38\ ))
-- \inst2|Add8~34\ = CARRY(( !\inst2|Move_Pipe:current_speed[2]~q\ $ (\inst2|pipe_x_pos\(2)) ) + ( \inst2|Add8~39\ ) + ( \inst2|Add8~38\ ))
-- \inst2|Add8~35\ = SHARE((!\inst2|Move_Pipe:current_speed[2]~q\ & \inst2|pipe_x_pos\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_Move_Pipe:current_speed[2]~q\,
	datad => \inst2|ALT_INV_pipe_x_pos\(2),
	cin => \inst2|Add8~38\,
	sharein => \inst2|Add8~39\,
	sumout => \inst2|Add8~33_sumout\,
	cout => \inst2|Add8~34\,
	shareout => \inst2|Add8~35\);

-- Location: FF_X36_Y10_N7
\inst2|pipe_x_pos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~33_sumout\,
	asdata => VCC,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos\(2));

-- Location: LABCELL_X36_Y10_N9
\inst2|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add8~29_sumout\ = SUM(( !\inst2|Move_Pipe:current_speed[3]~q\ $ (\inst2|pipe_x_pos[3]~DUPLICATE_q\) ) + ( \inst2|Add8~35\ ) + ( \inst2|Add8~34\ ))
-- \inst2|Add8~30\ = CARRY(( !\inst2|Move_Pipe:current_speed[3]~q\ $ (\inst2|pipe_x_pos[3]~DUPLICATE_q\) ) + ( \inst2|Add8~35\ ) + ( \inst2|Add8~34\ ))
-- \inst2|Add8~31\ = SHARE((!\inst2|Move_Pipe:current_speed[3]~q\ & \inst2|pipe_x_pos[3]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Move_Pipe:current_speed[3]~q\,
	datac => \inst2|ALT_INV_pipe_x_pos[3]~DUPLICATE_q\,
	cin => \inst2|Add8~34\,
	sharein => \inst2|Add8~35\,
	sumout => \inst2|Add8~29_sumout\,
	cout => \inst2|Add8~30\,
	shareout => \inst2|Add8~31\);

-- Location: LABCELL_X36_Y10_N12
\inst2|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add8~25_sumout\ = SUM(( !\inst2|pipe_x_pos\(4) $ (\inst2|Move_Pipe:current_speed[4]~q\) ) + ( \inst2|Add8~31\ ) + ( \inst2|Add8~30\ ))
-- \inst2|Add8~26\ = CARRY(( !\inst2|pipe_x_pos\(4) $ (\inst2|Move_Pipe:current_speed[4]~q\) ) + ( \inst2|Add8~31\ ) + ( \inst2|Add8~30\ ))
-- \inst2|Add8~27\ = SHARE((\inst2|pipe_x_pos\(4) & !\inst2|Move_Pipe:current_speed[4]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pipe_x_pos\(4),
	datac => \inst2|ALT_INV_Move_Pipe:current_speed[4]~q\,
	cin => \inst2|Add8~30\,
	sharein => \inst2|Add8~31\,
	sumout => \inst2|Add8~25_sumout\,
	cout => \inst2|Add8~26\,
	shareout => \inst2|Add8~27\);

-- Location: FF_X36_Y10_N13
\inst2|pipe_x_pos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~25_sumout\,
	asdata => VCC,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos\(4));

-- Location: LABCELL_X36_Y10_N15
\inst2|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add8~21_sumout\ = SUM(( !\inst2|pipe_x_pos\(5) $ (\inst2|Move_Pipe:current_speed[5]~q\) ) + ( \inst2|Add8~27\ ) + ( \inst2|Add8~26\ ))
-- \inst2|Add8~22\ = CARRY(( !\inst2|pipe_x_pos\(5) $ (\inst2|Move_Pipe:current_speed[5]~q\) ) + ( \inst2|Add8~27\ ) + ( \inst2|Add8~26\ ))
-- \inst2|Add8~23\ = SHARE((\inst2|pipe_x_pos\(5) & !\inst2|Move_Pipe:current_speed[5]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pipe_x_pos\(5),
	datac => \inst2|ALT_INV_Move_Pipe:current_speed[5]~q\,
	cin => \inst2|Add8~26\,
	sharein => \inst2|Add8~27\,
	sumout => \inst2|Add8~21_sumout\,
	cout => \inst2|Add8~22\,
	shareout => \inst2|Add8~23\);

-- Location: FF_X36_Y10_N16
\inst2|pipe_x_pos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~21_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos\(5));

-- Location: LABCELL_X36_Y10_N18
\inst2|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add8~17_sumout\ = SUM(( !\inst2|pipe_x_pos\(6) $ (\inst2|Move_Pipe:current_speed[6]~q\) ) + ( \inst2|Add8~23\ ) + ( \inst2|Add8~22\ ))
-- \inst2|Add8~18\ = CARRY(( !\inst2|pipe_x_pos\(6) $ (\inst2|Move_Pipe:current_speed[6]~q\) ) + ( \inst2|Add8~23\ ) + ( \inst2|Add8~22\ ))
-- \inst2|Add8~19\ = SHARE((\inst2|pipe_x_pos\(6) & !\inst2|Move_Pipe:current_speed[6]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pipe_x_pos\(6),
	datac => \inst2|ALT_INV_Move_Pipe:current_speed[6]~q\,
	cin => \inst2|Add8~22\,
	sharein => \inst2|Add8~23\,
	sumout => \inst2|Add8~17_sumout\,
	cout => \inst2|Add8~18\,
	shareout => \inst2|Add8~19\);

-- Location: FF_X36_Y10_N20
\inst2|pipe_x_pos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~17_sumout\,
	asdata => VCC,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos\(6));

-- Location: LABCELL_X36_Y10_N21
\inst2|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add8~13_sumout\ = SUM(( !\inst2|Move_Pipe:current_speed[7]~q\ $ (\inst2|pipe_x_pos[7]~DUPLICATE_q\) ) + ( \inst2|Add8~19\ ) + ( \inst2|Add8~18\ ))
-- \inst2|Add8~14\ = CARRY(( !\inst2|Move_Pipe:current_speed[7]~q\ $ (\inst2|pipe_x_pos[7]~DUPLICATE_q\) ) + ( \inst2|Add8~19\ ) + ( \inst2|Add8~18\ ))
-- \inst2|Add8~15\ = SHARE((!\inst2|Move_Pipe:current_speed[7]~q\ & \inst2|pipe_x_pos[7]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Move_Pipe:current_speed[7]~q\,
	datad => \inst2|ALT_INV_pipe_x_pos[7]~DUPLICATE_q\,
	cin => \inst2|Add8~18\,
	sharein => \inst2|Add8~19\,
	sumout => \inst2|Add8~13_sumout\,
	cout => \inst2|Add8~14\,
	shareout => \inst2|Add8~15\);

-- Location: FF_X36_Y10_N22
\inst2|pipe_x_pos[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~13_sumout\,
	asdata => VCC,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos[7]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y10_N24
\inst2|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add8~5_sumout\ = SUM(( !\inst2|Move_Pipe:current_speed[8]~q\ $ (\inst2|pipe_x_pos\(8)) ) + ( \inst2|Add8~15\ ) + ( \inst2|Add8~14\ ))
-- \inst2|Add8~6\ = CARRY(( !\inst2|Move_Pipe:current_speed[8]~q\ $ (\inst2|pipe_x_pos\(8)) ) + ( \inst2|Add8~15\ ) + ( \inst2|Add8~14\ ))
-- \inst2|Add8~7\ = SHARE((!\inst2|Move_Pipe:current_speed[8]~q\ & \inst2|pipe_x_pos\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Move_Pipe:current_speed[8]~q\,
	datac => \inst2|ALT_INV_pipe_x_pos\(8),
	cin => \inst2|Add8~14\,
	sharein => \inst2|Add8~15\,
	sumout => \inst2|Add8~5_sumout\,
	cout => \inst2|Add8~6\,
	shareout => \inst2|Add8~7\);

-- Location: FF_X36_Y10_N26
\inst2|pipe_x_pos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~5_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos\(8));

-- Location: LABCELL_X36_Y10_N27
\inst2|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add8~9_sumout\ = SUM(( !\inst2|Move_Pipe:current_speed[9]~q\ $ (\inst2|pipe_x_pos[9]~DUPLICATE_q\) ) + ( \inst2|Add8~7\ ) + ( \inst2|Add8~6\ ))
-- \inst2|Add8~10\ = CARRY(( !\inst2|Move_Pipe:current_speed[9]~q\ $ (\inst2|pipe_x_pos[9]~DUPLICATE_q\) ) + ( \inst2|Add8~7\ ) + ( \inst2|Add8~6\ ))
-- \inst2|Add8~11\ = SHARE((!\inst2|Move_Pipe:current_speed[9]~q\ & \inst2|pipe_x_pos[9]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_Move_Pipe:current_speed[9]~q\,
	datad => \inst2|ALT_INV_pipe_x_pos[9]~DUPLICATE_q\,
	cin => \inst2|Add8~6\,
	sharein => \inst2|Add8~7\,
	sumout => \inst2|Add8~9_sumout\,
	cout => \inst2|Add8~10\,
	shareout => \inst2|Add8~11\);

-- Location: FF_X36_Y10_N29
\inst2|pipe_x_pos[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~9_sumout\,
	asdata => VCC,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos[9]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y10_N30
\inst2|Add8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add8~41_sumout\ = SUM(( !\inst2|Move_Pipe:current_speed[10]~q\ $ (\inst2|pipe_x_pos\(10)) ) + ( \inst2|Add8~11\ ) + ( \inst2|Add8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_Move_Pipe:current_speed[10]~q\,
	datac => \inst2|ALT_INV_pipe_x_pos\(10),
	cin => \inst2|Add8~10\,
	sharein => \inst2|Add8~11\,
	sumout => \inst2|Add8~41_sumout\);

-- Location: FF_X36_Y10_N31
\inst2|pipe_x_pos[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~41_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos\(10));

-- Location: LABCELL_X36_Y10_N36
\inst2|pipe_x_pos[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|pipe_x_pos[3]~0_combout\ = ( \inst2|LessThan6~0_combout\ & ( \inst2|LessThan6~1_combout\ ) ) # ( !\inst2|LessThan6~0_combout\ & ( \inst2|LessThan6~1_combout\ & ( (!\inst7|Equal1~0_combout\) # (\inst2|pipe_x_pos\(10)) ) ) ) # ( 
-- \inst2|LessThan6~0_combout\ & ( !\inst2|LessThan6~1_combout\ & ( (!\inst7|Equal1~0_combout\) # (\inst2|pipe_x_pos\(10)) ) ) ) # ( !\inst2|LessThan6~0_combout\ & ( !\inst2|LessThan6~1_combout\ & ( (!\inst7|Equal1~0_combout\) # (\inst2|pipe_x_pos\(10)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010111110101111101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pipe_x_pos\(10),
	datac => \inst7|ALT_INV_Equal1~0_combout\,
	datae => \inst2|ALT_INV_LessThan6~0_combout\,
	dataf => \inst2|ALT_INV_LessThan6~1_combout\,
	combout => \inst2|pipe_x_pos[3]~0_combout\);

-- Location: FF_X36_Y12_N22
\inst2|Move_Pipe:current_speed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	asdata => \inst2|Move_Pipe:speed_level[3]~q\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	sload => VCC,
	ena => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:current_speed[3]~q\);

-- Location: FF_X36_Y10_N11
\inst2|pipe_x_pos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~29_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos\(3));

-- Location: FF_X36_Y10_N5
\inst2|pipe_x_pos[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~37_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos[1]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y10_N48
\inst2|LessThan6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan6~1_combout\ = ( !\inst2|pipe_x_pos\(2) & ( (!\inst2|pipe_x_pos\(3) & !\inst2|pipe_x_pos[1]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pipe_x_pos\(3),
	datac => \inst2|ALT_INV_pipe_x_pos[1]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_pipe_x_pos\(2),
	combout => \inst2|LessThan6~1_combout\);

-- Location: LABCELL_X35_Y12_N12
\inst2|Move_Pipe:v_height_gap[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Move_Pipe:v_height_gap[0]~0_combout\ = ( \inst2|pipe_x_pos\(10) & ( (\inst8|game_state\(0)) # (\inst8|game_state\(1)) ) ) # ( !\inst2|pipe_x_pos\(10) & ( (\inst2|LessThan6~1_combout\ & (\inst2|LessThan6~0_combout\ & ((\inst8|game_state\(0)) # 
-- (\inst8|game_state\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000000011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_game_state\(1),
	datab => \inst8|ALT_INV_game_state\(0),
	datac => \inst2|ALT_INV_LessThan6~1_combout\,
	datad => \inst2|ALT_INV_LessThan6~0_combout\,
	dataf => \inst2|ALT_INV_pipe_x_pos\(10),
	combout => \inst2|Move_Pipe:v_height_gap[0]~0_combout\);

-- Location: FF_X35_Y12_N11
\inst2|Move_Pipe:v_height_gap[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add7~0_combout\,
	ena => \inst2|Move_Pipe:v_height_gap[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:v_height_gap[8]~q\);

-- Location: MLABCELL_X34_Y12_N9
\inst2|pipe_on~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|pipe_on~9_combout\ = (\inst2|Move_Pipe:v_height_gap[8]~q\ & !\inst2|Add4~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Move_Pipe:v_height_gap[8]~q\,
	datac => \inst2|ALT_INV_Add4~5_sumout\,
	combout => \inst2|pipe_on~9_combout\);

-- Location: MLABCELL_X34_Y12_N30
\inst2|Add5~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add5~38_cout\ = CARRY(( \inst3|pixel_row\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_pixel_row\(1),
	cin => GND,
	cout => \inst2|Add5~38_cout\);

-- Location: MLABCELL_X34_Y12_N33
\inst2|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add5~29_sumout\ = SUM(( \inst3|pixel_row\(2) ) + ( VCC ) + ( \inst2|Add5~38_cout\ ))
-- \inst2|Add5~30\ = CARRY(( \inst3|pixel_row\(2) ) + ( VCC ) + ( \inst2|Add5~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_row\(2),
	cin => \inst2|Add5~38_cout\,
	sumout => \inst2|Add5~29_sumout\,
	cout => \inst2|Add5~30\);

-- Location: MLABCELL_X34_Y12_N36
\inst2|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add5~25_sumout\ = SUM(( \inst3|pixel_row\(3) ) + ( VCC ) + ( \inst2|Add5~30\ ))
-- \inst2|Add5~26\ = CARRY(( \inst3|pixel_row\(3) ) + ( VCC ) + ( \inst2|Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_pixel_row\(3),
	cin => \inst2|Add5~30\,
	sumout => \inst2|Add5~25_sumout\,
	cout => \inst2|Add5~26\);

-- Location: MLABCELL_X34_Y12_N39
\inst2|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add5~21_sumout\ = SUM(( \inst3|pixel_row[4]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add5~26\ ))
-- \inst2|Add5~22\ = CARRY(( \inst3|pixel_row[4]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	cin => \inst2|Add5~26\,
	sumout => \inst2|Add5~21_sumout\,
	cout => \inst2|Add5~22\);

-- Location: MLABCELL_X34_Y12_N42
\inst2|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add5~17_sumout\ = SUM(( \inst3|pixel_row\(5) ) + ( GND ) + ( \inst2|Add5~22\ ))
-- \inst2|Add5~18\ = CARRY(( \inst3|pixel_row\(5) ) + ( GND ) + ( \inst2|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_pixel_row\(5),
	cin => \inst2|Add5~22\,
	sumout => \inst2|Add5~17_sumout\,
	cout => \inst2|Add5~18\);

-- Location: MLABCELL_X34_Y12_N45
\inst2|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add5~13_sumout\ = SUM(( \inst3|pixel_row\(6) ) + ( VCC ) + ( \inst2|Add5~18\ ))
-- \inst2|Add5~14\ = CARRY(( \inst3|pixel_row\(6) ) + ( VCC ) + ( \inst2|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_pixel_row\(6),
	cin => \inst2|Add5~18\,
	sumout => \inst2|Add5~13_sumout\,
	cout => \inst2|Add5~14\);

-- Location: MLABCELL_X34_Y12_N48
\inst2|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add5~9_sumout\ = SUM(( \inst3|pixel_row\(7) ) + ( VCC ) + ( \inst2|Add5~14\ ))
-- \inst2|Add5~10\ = CARRY(( \inst3|pixel_row\(7) ) + ( VCC ) + ( \inst2|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_pixel_row\(7),
	cin => \inst2|Add5~14\,
	sumout => \inst2|Add5~9_sumout\,
	cout => \inst2|Add5~10\);

-- Location: MLABCELL_X34_Y12_N51
\inst2|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add5~5_sumout\ = SUM(( \inst3|pixel_row\(8) ) + ( VCC ) + ( \inst2|Add5~10\ ))
-- \inst2|Add5~6\ = CARRY(( \inst3|pixel_row\(8) ) + ( VCC ) + ( \inst2|Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_pixel_row\(8),
	cin => \inst2|Add5~10\,
	sumout => \inst2|Add5~5_sumout\,
	cout => \inst2|Add5~6\);

-- Location: MLABCELL_X34_Y12_N54
\inst2|Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add5~33_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst2|Add5~6\ ))
-- \inst2|Add5~34\ = CARRY(( VCC ) + ( GND ) + ( \inst2|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Add5~6\,
	sumout => \inst2|Add5~33_sumout\,
	cout => \inst2|Add5~34\);

-- Location: MLABCELL_X34_Y12_N57
\inst2|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst2|Add5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Add5~34\,
	sumout => \inst2|Add5~1_sumout\);

-- Location: LABCELL_X35_Y12_N0
\inst2|Add7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add7~2_combout\ = ( \inst9|Currstate[6]~DUPLICATE_q\ & ( (!\inst9|Currstate[3]~DUPLICATE_q\) # ((!\inst9|Currstate\(5)) # (!\inst9|Currstate\(4))) ) ) # ( !\inst9|Currstate[6]~DUPLICATE_q\ & ( (\inst9|Currstate[3]~DUPLICATE_q\ & 
-- (\inst9|Currstate\(5) & \inst9|Currstate\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010111111111111110101111111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Currstate[3]~DUPLICATE_q\,
	datac => \inst9|ALT_INV_Currstate\(5),
	datad => \inst9|ALT_INV_Currstate\(4),
	dataf => \inst9|ALT_INV_Currstate[6]~DUPLICATE_q\,
	combout => \inst2|Add7~2_combout\);

-- Location: FF_X35_Y12_N2
\inst2|Move_Pipe:v_height_gap[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add7~2_combout\,
	ena => \inst2|Move_Pipe:v_height_gap[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:v_height_gap[6]~q\);

-- Location: LABCELL_X35_Y12_N54
\inst2|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add7~1_combout\ = ( \inst9|Currstate[6]~DUPLICATE_q\ & ( !\inst9|Currstate[7]~DUPLICATE_q\ ) ) # ( !\inst9|Currstate[6]~DUPLICATE_q\ & ( !\inst9|Currstate[7]~DUPLICATE_q\ $ (((!\inst9|Currstate[3]~DUPLICATE_q\) # ((!\inst9|Currstate\(4)) # 
-- (!\inst9|Currstate\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011110000011110001111011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Currstate[3]~DUPLICATE_q\,
	datab => \inst9|ALT_INV_Currstate\(4),
	datac => \inst9|ALT_INV_Currstate[7]~DUPLICATE_q\,
	datad => \inst9|ALT_INV_Currstate\(5),
	dataf => \inst9|ALT_INV_Currstate[6]~DUPLICATE_q\,
	combout => \inst2|Add7~1_combout\);

-- Location: FF_X35_Y12_N56
\inst2|Move_Pipe:v_height_gap[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add7~1_combout\,
	ena => \inst2|Move_Pipe:v_height_gap[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:v_height_gap[7]~q\);

-- Location: LABCELL_X35_Y12_N3
\inst2|Add7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add7~3_combout\ = ( \inst9|Currstate\(5) & ( (\inst9|Currstate[3]~DUPLICATE_q\ & \inst9|Currstate\(4)) ) ) # ( !\inst9|Currstate\(5) & ( (!\inst9|Currstate[3]~DUPLICATE_q\) # (!\inst9|Currstate\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111111100110000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst9|ALT_INV_Currstate[3]~DUPLICATE_q\,
	datad => \inst9|ALT_INV_Currstate\(4),
	dataf => \inst9|ALT_INV_Currstate\(5),
	combout => \inst2|Add7~3_combout\);

-- Location: FF_X35_Y12_N5
\inst2|Move_Pipe:v_height_gap[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add7~3_combout\,
	ena => \inst2|Move_Pipe:v_height_gap[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:v_height_gap[5]~q\);

-- Location: FF_X35_Y12_N23
\inst2|Move_Pipe:v_height_gap[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	asdata => \inst2|Add7~4_combout\,
	sload => VCC,
	ena => \inst2|Move_Pipe:v_height_gap[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:v_height_gap[4]~q\);

-- Location: FF_X31_Y14_N41
\inst3|pixel_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|v_count\(0),
	sload => VCC,
	ena => \inst3|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_row\(0));

-- Location: FF_X36_Y12_N29
\inst2|Move_Pipe:v_height_gap[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	asdata => \inst9|Currstate\(1),
	sload => VCC,
	ena => \inst2|Move_Pipe:v_height_gap[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:v_height_gap[1]~q\);

-- Location: FF_X36_Y12_N26
\inst2|Move_Pipe:v_height_gap[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	asdata => \inst9|Currstate\(0),
	sload => VCC,
	ena => \inst2|Move_Pipe:v_height_gap[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:v_height_gap[0]~q\);

-- Location: LABCELL_X36_Y12_N18
\inst2|LessThan4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan4~4_combout\ = ( \inst2|Move_Pipe:v_height_gap[0]~q\ & ( (!\inst3|pixel_row\(0) & ((\inst2|Move_Pipe:v_height_gap[1]~q\) # (\inst3|pixel_row\(1)))) # (\inst3|pixel_row\(0) & (\inst3|pixel_row\(1) & \inst2|Move_Pipe:v_height_gap[1]~q\)) ) ) 
-- # ( !\inst2|Move_Pipe:v_height_gap[0]~q\ & ( (\inst3|pixel_row\(1) & \inst2|Move_Pipe:v_height_gap[1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100100010101110110010001010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_row\(0),
	datab => \inst3|ALT_INV_pixel_row\(1),
	datad => \inst2|ALT_INV_Move_Pipe:v_height_gap[1]~q\,
	dataf => \inst2|ALT_INV_Move_Pipe:v_height_gap[0]~q\,
	combout => \inst2|LessThan4~4_combout\);

-- Location: FF_X36_Y12_N38
\inst2|Move_Pipe:v_height_gap[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	asdata => \inst9|Currstate[2]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst2|Move_Pipe:v_height_gap[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:v_height_gap[2]~q\);

-- Location: LABCELL_X36_Y12_N39
\inst2|Move_Pipe:v_height_gap[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Move_Pipe:v_height_gap[3]~0_combout\ = !\inst9|Currstate[3]~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst9|ALT_INV_Currstate[3]~DUPLICATE_q\,
	combout => \inst2|Move_Pipe:v_height_gap[3]~0_combout\);

-- Location: FF_X36_Y12_N41
\inst2|Move_Pipe:v_height_gap[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Move_Pipe:v_height_gap[3]~0_combout\,
	ena => \inst2|Move_Pipe:v_height_gap[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|Move_Pipe:v_height_gap[3]~q\);

-- Location: LABCELL_X35_Y12_N27
\inst2|LessThan4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan4~5_combout\ = ( \inst2|Move_Pipe:v_height_gap[3]~q\ & ( (!\inst2|Add4~25_sumout\) # ((!\inst2|LessThan4~4_combout\ & (!\inst2|Add4~29_sumout\ & \inst2|Move_Pipe:v_height_gap[2]~q\)) # (\inst2|LessThan4~4_combout\ & 
-- ((!\inst2|Add4~29_sumout\) # (\inst2|Move_Pipe:v_height_gap[2]~q\)))) ) ) # ( !\inst2|Move_Pipe:v_height_gap[3]~q\ & ( (!\inst2|Add4~25_sumout\ & ((!\inst2|LessThan4~4_combout\ & (!\inst2|Add4~29_sumout\ & \inst2|Move_Pipe:v_height_gap[2]~q\)) # 
-- (\inst2|LessThan4~4_combout\ & ((!\inst2|Add4~29_sumout\) # (\inst2|Move_Pipe:v_height_gap[2]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010100010001000001010001010111010111110111011101011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Add4~25_sumout\,
	datab => \inst2|ALT_INV_LessThan4~4_combout\,
	datac => \inst2|ALT_INV_Add4~29_sumout\,
	datad => \inst2|ALT_INV_Move_Pipe:v_height_gap[2]~q\,
	dataf => \inst2|ALT_INV_Move_Pipe:v_height_gap[3]~q\,
	combout => \inst2|LessThan4~5_combout\);

-- Location: LABCELL_X35_Y12_N21
\inst2|LessThan4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan4~6_combout\ = ( \inst2|LessThan4~5_combout\ & ( (!\inst2|Move_Pipe:v_height_gap[5]~q\ & ((!\inst2|Add4~17_sumout\) # ((!\inst2|Add4~21_sumout\) # (!\inst2|Move_Pipe:v_height_gap[4]~q\)))) # (\inst2|Move_Pipe:v_height_gap[5]~q\ & 
-- (!\inst2|Add4~17_sumout\ & ((!\inst2|Add4~21_sumout\) # (!\inst2|Move_Pipe:v_height_gap[4]~q\)))) ) ) # ( !\inst2|LessThan4~5_combout\ & ( (!\inst2|Move_Pipe:v_height_gap[5]~q\ & ((!\inst2|Add4~17_sumout\) # ((!\inst2|Add4~21_sumout\ & 
-- !\inst2|Move_Pipe:v_height_gap[4]~q\)))) # (\inst2|Move_Pipe:v_height_gap[5]~q\ & (!\inst2|Add4~17_sumout\ & (!\inst2|Add4~21_sumout\ & !\inst2|Move_Pipe:v_height_gap[4]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100010001000111010001000100011101110111010001110111011101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Move_Pipe:v_height_gap[5]~q\,
	datab => \inst2|ALT_INV_Add4~17_sumout\,
	datac => \inst2|ALT_INV_Add4~21_sumout\,
	datad => \inst2|ALT_INV_Move_Pipe:v_height_gap[4]~q\,
	dataf => \inst2|ALT_INV_LessThan4~5_combout\,
	combout => \inst2|LessThan4~6_combout\);

-- Location: MLABCELL_X34_Y12_N24
\inst2|LessThan4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan4~3_combout\ = !\inst2|Move_Pipe:v_height_gap[8]~q\ $ (!\inst2|Add4~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Move_Pipe:v_height_gap[8]~q\,
	datad => \inst2|ALT_INV_Add4~5_sumout\,
	combout => \inst2|LessThan4~3_combout\);

-- Location: LABCELL_X36_Y12_N0
\inst2|pipe_on~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|pipe_on~10_combout\ = ( \inst2|LessThan4~6_combout\ & ( !\inst2|LessThan4~3_combout\ & ( (!\inst2|Add4~9_sumout\ & ((!\inst2|Add4~13_sumout\) # ((!\inst2|Move_Pipe:v_height_gap[6]~q\) # (!\inst2|Move_Pipe:v_height_gap[7]~q\)))) # 
-- (\inst2|Add4~9_sumout\ & (!\inst2|Move_Pipe:v_height_gap[7]~q\ & ((!\inst2|Add4~13_sumout\) # (!\inst2|Move_Pipe:v_height_gap[6]~q\)))) ) ) ) # ( !\inst2|LessThan4~6_combout\ & ( !\inst2|LessThan4~3_combout\ & ( (!\inst2|Add4~9_sumout\ & 
-- ((!\inst2|Move_Pipe:v_height_gap[7]~q\) # ((!\inst2|Add4~13_sumout\ & !\inst2|Move_Pipe:v_height_gap[6]~q\)))) # (\inst2|Add4~9_sumout\ & (!\inst2|Add4~13_sumout\ & (!\inst2|Move_Pipe:v_height_gap[6]~q\ & !\inst2|Move_Pipe:v_height_gap[7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101010000000111111101010100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Add4~9_sumout\,
	datab => \inst2|ALT_INV_Add4~13_sumout\,
	datac => \inst2|ALT_INV_Move_Pipe:v_height_gap[6]~q\,
	datad => \inst2|ALT_INV_Move_Pipe:v_height_gap[7]~q\,
	datae => \inst2|ALT_INV_LessThan4~6_combout\,
	dataf => \inst2|ALT_INV_LessThan4~3_combout\,
	combout => \inst2|pipe_on~10_combout\);

-- Location: LABCELL_X36_Y12_N57
\inst2|LessThan5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan5~3_combout\ = ( \inst2|Move_Pipe:v_height_gap[0]~q\ & ( (!\inst2|Move_Pipe:v_height_gap[1]~q\ & !\inst3|pixel_row\(1)) ) ) # ( !\inst2|Move_Pipe:v_height_gap[0]~q\ & ( (!\inst2|Move_Pipe:v_height_gap[1]~q\ & ((!\inst3|pixel_row\(1)) # 
-- (\inst3|pixel_row\(0)))) # (\inst2|Move_Pipe:v_height_gap[1]~q\ & (\inst3|pixel_row\(0) & !\inst3|pixel_row\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001010110010101100101011001010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Move_Pipe:v_height_gap[1]~q\,
	datab => \inst3|ALT_INV_pixel_row\(0),
	datac => \inst3|ALT_INV_pixel_row\(1),
	dataf => \inst2|ALT_INV_Move_Pipe:v_height_gap[0]~q\,
	combout => \inst2|LessThan5~3_combout\);

-- Location: LABCELL_X36_Y12_N30
\inst2|LessThan5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan5~4_combout\ = ( \inst2|Move_Pipe:v_height_gap[3]~q\ & ( (\inst2|Add5~25_sumout\ & ((!\inst2|Add5~29_sumout\ & (\inst2|LessThan5~3_combout\ & !\inst2|Move_Pipe:v_height_gap[2]~q\)) # (\inst2|Add5~29_sumout\ & 
-- ((!\inst2|Move_Pipe:v_height_gap[2]~q\) # (\inst2|LessThan5~3_combout\))))) ) ) # ( !\inst2|Move_Pipe:v_height_gap[3]~q\ & ( ((!\inst2|Add5~29_sumout\ & (\inst2|LessThan5~3_combout\ & !\inst2|Move_Pipe:v_height_gap[2]~q\)) # (\inst2|Add5~29_sumout\ & 
-- ((!\inst2|Move_Pipe:v_height_gap[2]~q\) # (\inst2|LessThan5~3_combout\)))) # (\inst2|Add5~25_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111100011111011111110001111100000111000000010000011100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Add5~29_sumout\,
	datab => \inst2|ALT_INV_LessThan5~3_combout\,
	datac => \inst2|ALT_INV_Add5~25_sumout\,
	datad => \inst2|ALT_INV_Move_Pipe:v_height_gap[2]~q\,
	dataf => \inst2|ALT_INV_Move_Pipe:v_height_gap[3]~q\,
	combout => \inst2|LessThan5~4_combout\);

-- Location: LABCELL_X36_Y12_N36
\inst2|LessThan5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan5~6_combout\ = ( \inst2|LessThan5~4_combout\ & ( (!\inst2|Add5~17_sumout\ & (\inst2|Move_Pipe:v_height_gap[5]~q\ & ((\inst2|Move_Pipe:v_height_gap[4]~q\) # (\inst2|Add5~21_sumout\)))) # (\inst2|Add5~17_sumout\ & 
-- (((\inst2|Move_Pipe:v_height_gap[4]~q\) # (\inst2|Add5~21_sumout\)) # (\inst2|Move_Pipe:v_height_gap[5]~q\))) ) ) # ( !\inst2|LessThan5~4_combout\ & ( (!\inst2|Add5~17_sumout\ & (\inst2|Move_Pipe:v_height_gap[5]~q\ & (\inst2|Add5~21_sumout\ & 
-- \inst2|Move_Pipe:v_height_gap[4]~q\))) # (\inst2|Add5~17_sumout\ & (((\inst2|Add5~21_sumout\ & \inst2|Move_Pipe:v_height_gap[4]~q\)) # (\inst2|Move_Pipe:v_height_gap[5]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000100010001011100010111011101110001011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Add5~17_sumout\,
	datab => \inst2|ALT_INV_Move_Pipe:v_height_gap[5]~q\,
	datac => \inst2|ALT_INV_Add5~21_sumout\,
	datad => \inst2|ALT_INV_Move_Pipe:v_height_gap[4]~q\,
	dataf => \inst2|ALT_INV_LessThan5~4_combout\,
	combout => \inst2|LessThan5~6_combout\);

-- Location: LABCELL_X32_Y12_N18
\inst2|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan5~0_combout\ = ( \inst2|Add5~5_sumout\ & ( !\inst2|Move_Pipe:v_height_gap[8]~q\ ) ) # ( !\inst2|Add5~5_sumout\ & ( \inst2|Move_Pipe:v_height_gap[8]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_Move_Pipe:v_height_gap[8]~q\,
	dataf => \inst2|ALT_INV_Add5~5_sumout\,
	combout => \inst2|LessThan5~0_combout\);

-- Location: LABCELL_X36_Y12_N9
\inst2|pipe_on~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|pipe_on~8_combout\ = ( \inst2|LessThan5~6_combout\ & ( !\inst2|LessThan5~0_combout\ & ( (!\inst2|Add5~9_sumout\ & (\inst2|Move_Pipe:v_height_gap[7]~q\ & ((\inst2|Move_Pipe:v_height_gap[6]~q\) # (\inst2|Add5~13_sumout\)))) # (\inst2|Add5~9_sumout\ & 
-- (((\inst2|Move_Pipe:v_height_gap[6]~q\) # (\inst2|Add5~13_sumout\)) # (\inst2|Move_Pipe:v_height_gap[7]~q\))) ) ) ) # ( !\inst2|LessThan5~6_combout\ & ( !\inst2|LessThan5~0_combout\ & ( (!\inst2|Add5~9_sumout\ & (\inst2|Move_Pipe:v_height_gap[7]~q\ & 
-- (\inst2|Add5~13_sumout\ & \inst2|Move_Pipe:v_height_gap[6]~q\))) # (\inst2|Add5~9_sumout\ & (((\inst2|Add5~13_sumout\ & \inst2|Move_Pipe:v_height_gap[6]~q\)) # (\inst2|Move_Pipe:v_height_gap[7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000101110111011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Add5~9_sumout\,
	datab => \inst2|ALT_INV_Move_Pipe:v_height_gap[7]~q\,
	datac => \inst2|ALT_INV_Add5~13_sumout\,
	datad => \inst2|ALT_INV_Move_Pipe:v_height_gap[6]~q\,
	datae => \inst2|ALT_INV_LessThan5~6_combout\,
	dataf => \inst2|ALT_INV_LessThan5~0_combout\,
	combout => \inst2|pipe_on~8_combout\);

-- Location: MLABCELL_X34_Y12_N6
\inst2|pipe_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|pipe_on~0_combout\ = ( \inst2|Add5~5_sumout\ & ( (\inst2|Move_Pipe:v_height_gap[8]~q\ & !\inst2|Add5~33_sumout\) ) ) # ( !\inst2|Add5~5_sumout\ & ( !\inst2|Add5~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Move_Pipe:v_height_gap[8]~q\,
	datac => \inst2|ALT_INV_Add5~33_sumout\,
	dataf => \inst2|ALT_INV_Add5~5_sumout\,
	combout => \inst2|pipe_on~0_combout\);

-- Location: MLABCELL_X34_Y12_N3
\inst2|pipe_on~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|pipe_on~11_combout\ = ( \inst2|pipe_on~8_combout\ & ( \inst2|pipe_on~0_combout\ & ( (\inst2|Add5~1_sumout\ & (((!\inst2|pipe_on~9_combout\ & !\inst2|pipe_on~10_combout\)) # (\inst2|Add4~1_sumout\))) ) ) ) # ( !\inst2|pipe_on~8_combout\ & ( 
-- \inst2|pipe_on~0_combout\ & ( ((!\inst2|pipe_on~9_combout\ & !\inst2|pipe_on~10_combout\)) # (\inst2|Add4~1_sumout\) ) ) ) # ( \inst2|pipe_on~8_combout\ & ( !\inst2|pipe_on~0_combout\ & ( (\inst2|Add5~1_sumout\ & (((!\inst2|pipe_on~9_combout\ & 
-- !\inst2|pipe_on~10_combout\)) # (\inst2|Add4~1_sumout\))) ) ) ) # ( !\inst2|pipe_on~8_combout\ & ( !\inst2|pipe_on~0_combout\ & ( (\inst2|Add5~1_sumout\ & (((!\inst2|pipe_on~9_combout\ & !\inst2|pipe_on~10_combout\)) # (\inst2|Add4~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100000101000011010000010111011101010101010000110100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Add4~1_sumout\,
	datab => \inst2|ALT_INV_pipe_on~9_combout\,
	datac => \inst2|ALT_INV_Add5~1_sumout\,
	datad => \inst2|ALT_INV_pipe_on~10_combout\,
	datae => \inst2|ALT_INV_pipe_on~8_combout\,
	dataf => \inst2|ALT_INV_pipe_on~0_combout\,
	combout => \inst2|pipe_on~11_combout\);

-- Location: FF_X36_Y10_N19
\inst2|pipe_x_pos[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~17_sumout\,
	asdata => VCC,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos[6]~DUPLICATE_q\);

-- Location: FF_X36_Y10_N8
\inst2|pipe_x_pos[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~33_sumout\,
	asdata => VCC,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos[2]~DUPLICATE_q\);

-- Location: FF_X36_Y10_N2
\inst2|pipe_x_pos[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst2|Add8~1_sumout\,
	asdata => VCC,
	sload => \inst2|pipe_x_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pipe_x_pos\(0));

-- Location: LABCELL_X35_Y10_N0
\inst2|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~37_sumout\ = SUM(( \inst2|pipe_x_pos\(0) ) + ( \inst2|pipe_x_pos[1]~DUPLICATE_q\ ) + ( !VCC ))
-- \inst2|Add1~38\ = CARRY(( \inst2|pipe_x_pos\(0) ) + ( \inst2|pipe_x_pos[1]~DUPLICATE_q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pipe_x_pos[1]~DUPLICATE_q\,
	datad => \inst2|ALT_INV_pipe_x_pos\(0),
	cin => GND,
	sumout => \inst2|Add1~37_sumout\,
	cout => \inst2|Add1~38\);

-- Location: LABCELL_X35_Y10_N3
\inst2|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~33_sumout\ = SUM(( \inst2|pipe_x_pos[2]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add1~38\ ))
-- \inst2|Add1~34\ = CARRY(( \inst2|pipe_x_pos[2]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_pipe_x_pos[2]~DUPLICATE_q\,
	cin => \inst2|Add1~38\,
	sumout => \inst2|Add1~33_sumout\,
	cout => \inst2|Add1~34\);

-- Location: LABCELL_X35_Y10_N6
\inst2|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~29_sumout\ = SUM(( \inst2|pipe_x_pos\(3) ) + ( VCC ) + ( \inst2|Add1~34\ ))
-- \inst2|Add1~30\ = CARRY(( \inst2|pipe_x_pos\(3) ) + ( VCC ) + ( \inst2|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_pipe_x_pos\(3),
	cin => \inst2|Add1~34\,
	sumout => \inst2|Add1~29_sumout\,
	cout => \inst2|Add1~30\);

-- Location: LABCELL_X35_Y10_N9
\inst2|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~25_sumout\ = SUM(( \inst2|pipe_x_pos[4]~DUPLICATE_q\ ) + ( VCC ) + ( \inst2|Add1~30\ ))
-- \inst2|Add1~26\ = CARRY(( \inst2|pipe_x_pos[4]~DUPLICATE_q\ ) + ( VCC ) + ( \inst2|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pipe_x_pos[4]~DUPLICATE_q\,
	cin => \inst2|Add1~30\,
	sumout => \inst2|Add1~25_sumout\,
	cout => \inst2|Add1~26\);

-- Location: LABCELL_X35_Y10_N12
\inst2|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~21_sumout\ = SUM(( \inst2|pipe_x_pos[5]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add1~26\ ))
-- \inst2|Add1~22\ = CARRY(( \inst2|pipe_x_pos[5]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_pipe_x_pos[5]~DUPLICATE_q\,
	cin => \inst2|Add1~26\,
	sumout => \inst2|Add1~21_sumout\,
	cout => \inst2|Add1~22\);

-- Location: LABCELL_X35_Y10_N15
\inst2|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~17_sumout\ = SUM(( \inst2|pipe_x_pos[6]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add1~22\ ))
-- \inst2|Add1~18\ = CARRY(( \inst2|pipe_x_pos[6]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_pipe_x_pos[6]~DUPLICATE_q\,
	cin => \inst2|Add1~22\,
	sumout => \inst2|Add1~17_sumout\,
	cout => \inst2|Add1~18\);

-- Location: LABCELL_X35_Y10_N18
\inst2|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~13_sumout\ = SUM(( \inst2|pipe_x_pos\(7) ) + ( GND ) + ( \inst2|Add1~18\ ))
-- \inst2|Add1~14\ = CARRY(( \inst2|pipe_x_pos\(7) ) + ( GND ) + ( \inst2|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pipe_x_pos\(7),
	cin => \inst2|Add1~18\,
	sumout => \inst2|Add1~13_sumout\,
	cout => \inst2|Add1~14\);

-- Location: LABCELL_X35_Y10_N21
\inst2|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~9_sumout\ = SUM(( \inst2|pipe_x_pos\(8) ) + ( GND ) + ( \inst2|Add1~14\ ))
-- \inst2|Add1~10\ = CARRY(( \inst2|pipe_x_pos\(8) ) + ( GND ) + ( \inst2|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pipe_x_pos\(8),
	cin => \inst2|Add1~14\,
	sumout => \inst2|Add1~9_sumout\,
	cout => \inst2|Add1~10\);

-- Location: LABCELL_X35_Y10_N24
\inst2|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~5_sumout\ = SUM(( \inst2|pipe_x_pos[9]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add1~10\ ))
-- \inst2|Add1~6\ = CARRY(( \inst2|pipe_x_pos[9]~DUPLICATE_q\ ) + ( GND ) + ( \inst2|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pipe_x_pos[9]~DUPLICATE_q\,
	cin => \inst2|Add1~10\,
	sumout => \inst2|Add1~5_sumout\,
	cout => \inst2|Add1~6\);

-- Location: LABCELL_X31_Y12_N39
\inst3|LessThan6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan6~0_combout\ = ( \inst3|h_count[9]~DUPLICATE_q\ & ( (!\inst3|h_count\(8) & !\inst3|h_count[7]~DUPLICATE_q\) ) ) # ( !\inst3|h_count[9]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_h_count\(8),
	datac => \inst3|ALT_INV_h_count[7]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_h_count[9]~DUPLICATE_q\,
	combout => \inst3|LessThan6~0_combout\);

-- Location: FF_X34_Y10_N46
\inst3|pixel_column[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|h_count\(8),
	sload => VCC,
	ena => \inst3|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_column\(8));

-- Location: LABCELL_X35_Y10_N27
\inst2|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~1_sumout\ = SUM(( \inst2|pipe_x_pos\(10) ) + ( GND ) + ( \inst2|Add1~6\ ))
-- \inst2|Add1~2\ = CARRY(( \inst2|pipe_x_pos\(10) ) + ( GND ) + ( \inst2|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pipe_x_pos\(10),
	cin => \inst2|Add1~6\,
	sumout => \inst2|Add1~1_sumout\,
	cout => \inst2|Add1~2\);

-- Location: FF_X34_Y10_N22
\inst3|pixel_column[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|h_count[9]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst3|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_column\(9));

-- Location: FF_X31_Y10_N44
\inst3|pixel_column[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|h_count[7]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst3|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_column\(7));

-- Location: FF_X35_Y10_N55
\inst3|pixel_column[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|h_count[6]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst3|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_column\(6));

-- Location: FF_X31_Y10_N35
\inst3|pixel_column[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|h_count\(5),
	sload => VCC,
	ena => \inst3|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_column\(5));

-- Location: MLABCELL_X34_Y10_N27
\inst2|LessThan1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan1~5_combout\ = ( !\inst2|Add1~21_sumout\ & ( \inst3|pixel_column\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_column\(5),
	dataf => \inst2|ALT_INV_Add1~21_sumout\,
	combout => \inst2|LessThan1~5_combout\);

-- Location: FF_X34_Y10_N59
\inst3|pixel_column[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|h_count[3]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst3|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_column\(3));

-- Location: FF_X31_Y10_N46
\inst3|pixel_column[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|h_count\(4),
	sload => VCC,
	ena => \inst3|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_column\(4));

-- Location: FF_X34_Y10_N34
\inst3|pixel_column[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|h_count\(1),
	sload => VCC,
	ena => \inst3|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_column\(1));

-- Location: FF_X31_Y10_N52
\inst3|pixel_column[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|h_count\(2),
	sload => VCC,
	ena => \inst3|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_column\(2));

-- Location: FF_X34_Y10_N56
\inst3|pixel_column[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|h_count\(0),
	sload => VCC,
	ena => \inst3|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_column\(0));

-- Location: LABCELL_X35_Y10_N57
\inst2|LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan1~2_combout\ = ( \inst2|Add1~33_sumout\ & ( \inst2|pipe_x_pos[0]~DUPLICATE_q\ & ( (\inst3|pixel_column\(2) & ((!\inst2|Add1~37_sumout\ & ((\inst3|pixel_column\(0)) # (\inst3|pixel_column\(1)))) # (\inst2|Add1~37_sumout\ & 
-- (\inst3|pixel_column\(1) & \inst3|pixel_column\(0))))) ) ) ) # ( !\inst2|Add1~33_sumout\ & ( \inst2|pipe_x_pos[0]~DUPLICATE_q\ & ( ((!\inst2|Add1~37_sumout\ & ((\inst3|pixel_column\(0)) # (\inst3|pixel_column\(1)))) # (\inst2|Add1~37_sumout\ & 
-- (\inst3|pixel_column\(1) & \inst3|pixel_column\(0)))) # (\inst3|pixel_column\(2)) ) ) ) # ( \inst2|Add1~33_sumout\ & ( !\inst2|pipe_x_pos[0]~DUPLICATE_q\ & ( (!\inst2|Add1~37_sumout\ & (\inst3|pixel_column\(1) & \inst3|pixel_column\(2))) ) ) ) # ( 
-- !\inst2|Add1~33_sumout\ & ( !\inst2|pipe_x_pos[0]~DUPLICATE_q\ & ( ((!\inst2|Add1~37_sumout\ & \inst3|pixel_column\(1))) # (\inst3|pixel_column\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111100101111000000100000001000101111101111110000001000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Add1~37_sumout\,
	datab => \inst3|ALT_INV_pixel_column\(1),
	datac => \inst3|ALT_INV_pixel_column\(2),
	datad => \inst3|ALT_INV_pixel_column\(0),
	datae => \inst2|ALT_INV_Add1~33_sumout\,
	dataf => \inst2|ALT_INV_pipe_x_pos[0]~DUPLICATE_q\,
	combout => \inst2|LessThan1~2_combout\);

-- Location: MLABCELL_X34_Y10_N39
\inst2|LessThan1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan1~6_combout\ = ( \inst2|Add1~21_sumout\ & ( !\inst3|pixel_column\(5) ) ) # ( !\inst2|Add1~21_sumout\ & ( \inst3|pixel_column\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_pixel_column\(5),
	dataf => \inst2|ALT_INV_Add1~21_sumout\,
	combout => \inst2|LessThan1~6_combout\);

-- Location: LABCELL_X35_Y10_N42
\inst2|LessThan1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan1~7_combout\ = ( \inst2|LessThan1~2_combout\ & ( !\inst2|LessThan1~6_combout\ & ( (!\inst2|Add1~25_sumout\ & (((!\inst2|Add1~29_sumout\) # (\inst3|pixel_column\(4))) # (\inst3|pixel_column\(3)))) # (\inst2|Add1~25_sumout\ & 
-- (\inst3|pixel_column\(4) & ((!\inst2|Add1~29_sumout\) # (\inst3|pixel_column\(3))))) ) ) ) # ( !\inst2|LessThan1~2_combout\ & ( !\inst2|LessThan1~6_combout\ & ( (!\inst2|Add1~25_sumout\ & (((\inst3|pixel_column\(3) & !\inst2|Add1~29_sumout\)) # 
-- (\inst3|pixel_column\(4)))) # (\inst2|Add1~25_sumout\ & (\inst3|pixel_column\(3) & (\inst3|pixel_column\(4) & !\inst2|Add1~29_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110100001100110011110100110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_column\(3),
	datab => \inst2|ALT_INV_Add1~25_sumout\,
	datac => \inst3|ALT_INV_pixel_column\(4),
	datad => \inst2|ALT_INV_Add1~29_sumout\,
	datae => \inst2|ALT_INV_LessThan1~2_combout\,
	dataf => \inst2|ALT_INV_LessThan1~6_combout\,
	combout => \inst2|LessThan1~7_combout\);

-- Location: LABCELL_X35_Y10_N48
\inst2|LessThan1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan1~8_combout\ = ( \inst2|LessThan1~5_combout\ & ( \inst2|LessThan1~7_combout\ & ( (!\inst2|Add1~13_sumout\ & (\inst2|Add1~17_sumout\ & (!\inst3|pixel_column\(7) & !\inst3|pixel_column\(6)))) # (\inst2|Add1~13_sumout\ & 
-- ((!\inst3|pixel_column\(7)) # ((\inst2|Add1~17_sumout\ & !\inst3|pixel_column\(6))))) ) ) ) # ( !\inst2|LessThan1~5_combout\ & ( \inst2|LessThan1~7_combout\ & ( (!\inst2|Add1~13_sumout\ & (\inst2|Add1~17_sumout\ & (!\inst3|pixel_column\(7) & 
-- !\inst3|pixel_column\(6)))) # (\inst2|Add1~13_sumout\ & ((!\inst3|pixel_column\(7)) # ((\inst2|Add1~17_sumout\ & !\inst3|pixel_column\(6))))) ) ) ) # ( \inst2|LessThan1~5_combout\ & ( !\inst2|LessThan1~7_combout\ & ( (!\inst2|Add1~13_sumout\ & 
-- (\inst2|Add1~17_sumout\ & (!\inst3|pixel_column\(7) & !\inst3|pixel_column\(6)))) # (\inst2|Add1~13_sumout\ & ((!\inst3|pixel_column\(7)) # ((\inst2|Add1~17_sumout\ & !\inst3|pixel_column\(6))))) ) ) ) # ( !\inst2|LessThan1~5_combout\ & ( 
-- !\inst2|LessThan1~7_combout\ & ( (!\inst2|Add1~13_sumout\ & (!\inst3|pixel_column\(7) & ((!\inst3|pixel_column\(6)) # (\inst2|Add1~17_sumout\)))) # (\inst2|Add1~13_sumout\ & (((!\inst3|pixel_column\(7)) # (!\inst3|pixel_column\(6))) # 
-- (\inst2|Add1~17_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101110001011100010101000001110001010100000111000101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Add1~13_sumout\,
	datab => \inst2|ALT_INV_Add1~17_sumout\,
	datac => \inst3|ALT_INV_pixel_column\(7),
	datad => \inst3|ALT_INV_pixel_column\(6),
	datae => \inst2|ALT_INV_LessThan1~5_combout\,
	dataf => \inst2|ALT_INV_LessThan1~7_combout\,
	combout => \inst2|LessThan1~8_combout\);

-- Location: LABCELL_X35_Y10_N36
\inst2|pipe_on~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|pipe_on~12_combout\ = ( \inst3|pixel_column\(9) & ( \inst2|LessThan1~8_combout\ & ( (!\inst2|Add1~1_sumout\ & ((!\inst2|Add1~5_sumout\) # ((!\inst2|Add1~9_sumout\ & \inst3|pixel_column\(8))))) ) ) ) # ( !\inst3|pixel_column\(9) & ( 
-- \inst2|LessThan1~8_combout\ & ( (!\inst2|Add1~5_sumout\ & (!\inst2|Add1~9_sumout\ & (\inst3|pixel_column\(8) & !\inst2|Add1~1_sumout\))) ) ) ) # ( \inst3|pixel_column\(9) & ( !\inst2|LessThan1~8_combout\ & ( (!\inst2|Add1~1_sumout\ & 
-- ((!\inst2|Add1~5_sumout\) # ((!\inst2|Add1~9_sumout\) # (\inst3|pixel_column\(8))))) ) ) ) # ( !\inst3|pixel_column\(9) & ( !\inst2|LessThan1~8_combout\ & ( (!\inst2|Add1~5_sumout\ & (!\inst2|Add1~1_sumout\ & ((!\inst2|Add1~9_sumout\) # 
-- (\inst3|pixel_column\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000000000111011110000000000001000000000001010111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Add1~5_sumout\,
	datab => \inst2|ALT_INV_Add1~9_sumout\,
	datac => \inst3|ALT_INV_pixel_column\(8),
	datad => \inst2|ALT_INV_Add1~1_sumout\,
	datae => \inst3|ALT_INV_pixel_column\(9),
	dataf => \inst2|ALT_INV_LessThan1~8_combout\,
	combout => \inst2|pipe_on~12_combout\);

-- Location: LABCELL_X31_Y10_N0
\inst2|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~33_sumout\ = SUM(( \inst3|pixel_column\(1) ) + ( \inst3|pixel_column\(0) ) + ( !VCC ))
-- \inst2|Add0~34\ = CARRY(( \inst3|pixel_column\(1) ) + ( \inst3|pixel_column\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_column\(1),
	datac => \inst3|ALT_INV_pixel_column\(0),
	cin => GND,
	sumout => \inst2|Add0~33_sumout\,
	cout => \inst2|Add0~34\);

-- Location: LABCELL_X31_Y10_N3
\inst2|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~29_sumout\ = SUM(( \inst3|pixel_column\(2) ) + ( GND ) + ( \inst2|Add0~34\ ))
-- \inst2|Add0~30\ = CARRY(( \inst3|pixel_column\(2) ) + ( GND ) + ( \inst2|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_pixel_column\(2),
	cin => \inst2|Add0~34\,
	sumout => \inst2|Add0~29_sumout\,
	cout => \inst2|Add0~30\);

-- Location: LABCELL_X31_Y10_N6
\inst2|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~25_sumout\ = SUM(( \inst3|pixel_column\(3) ) + ( VCC ) + ( \inst2|Add0~30\ ))
-- \inst2|Add0~26\ = CARRY(( \inst3|pixel_column\(3) ) + ( VCC ) + ( \inst2|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_pixel_column\(3),
	cin => \inst2|Add0~30\,
	sumout => \inst2|Add0~25_sumout\,
	cout => \inst2|Add0~26\);

-- Location: LABCELL_X31_Y10_N9
\inst2|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~21_sumout\ = SUM(( \inst3|pixel_column\(4) ) + ( VCC ) + ( \inst2|Add0~26\ ))
-- \inst2|Add0~22\ = CARRY(( \inst3|pixel_column\(4) ) + ( VCC ) + ( \inst2|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_pixel_column\(4),
	cin => \inst2|Add0~26\,
	sumout => \inst2|Add0~21_sumout\,
	cout => \inst2|Add0~22\);

-- Location: LABCELL_X31_Y10_N12
\inst2|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~17_sumout\ = SUM(( \inst3|pixel_column\(5) ) + ( GND ) + ( \inst2|Add0~22\ ))
-- \inst2|Add0~18\ = CARRY(( \inst3|pixel_column\(5) ) + ( GND ) + ( \inst2|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_pixel_column\(5),
	cin => \inst2|Add0~22\,
	sumout => \inst2|Add0~17_sumout\,
	cout => \inst2|Add0~18\);

-- Location: LABCELL_X31_Y10_N15
\inst2|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~13_sumout\ = SUM(( \inst3|pixel_column\(6) ) + ( GND ) + ( \inst2|Add0~18\ ))
-- \inst2|Add0~14\ = CARRY(( \inst3|pixel_column\(6) ) + ( GND ) + ( \inst2|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_column\(6),
	cin => \inst2|Add0~18\,
	sumout => \inst2|Add0~13_sumout\,
	cout => \inst2|Add0~14\);

-- Location: LABCELL_X31_Y10_N18
\inst2|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~9_sumout\ = SUM(( \inst3|pixel_column\(7) ) + ( GND ) + ( \inst2|Add0~14\ ))
-- \inst2|Add0~10\ = CARRY(( \inst3|pixel_column\(7) ) + ( GND ) + ( \inst2|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_pixel_column\(7),
	cin => \inst2|Add0~14\,
	sumout => \inst2|Add0~9_sumout\,
	cout => \inst2|Add0~10\);

-- Location: LABCELL_X36_Y10_N51
\inst2|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~1_combout\ = ( \inst2|pipe_x_pos\(7) & ( !\inst2|Add0~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Add0~9_sumout\,
	dataf => \inst2|ALT_INV_pipe_x_pos\(7),
	combout => \inst2|LessThan0~1_combout\);

-- Location: LABCELL_X31_Y10_N21
\inst2|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~5_sumout\ = SUM(( \inst3|pixel_column\(8) ) + ( GND ) + ( \inst2|Add0~10\ ))
-- \inst2|Add0~6\ = CARRY(( \inst3|pixel_column\(8) ) + ( GND ) + ( \inst2|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_pixel_column\(8),
	cin => \inst2|Add0~10\,
	sumout => \inst2|Add0~5_sumout\,
	cout => \inst2|Add0~6\);

-- Location: LABCELL_X31_Y10_N24
\inst2|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~1_sumout\ = SUM(( \inst3|pixel_column\(9) ) + ( GND ) + ( \inst2|Add0~6\ ))
-- \inst2|Add0~2\ = CARRY(( \inst3|pixel_column\(9) ) + ( GND ) + ( \inst2|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_pixel_column\(9),
	cin => \inst2|Add0~6\,
	sumout => \inst2|Add0~1_sumout\,
	cout => \inst2|Add0~2\);

-- Location: LABCELL_X31_Y10_N57
\inst2|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~0_combout\ = !\inst2|Add0~1_sumout\ $ (!\inst2|pipe_x_pos\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Add0~1_sumout\,
	datac => \inst2|ALT_INV_pipe_x_pos\(9),
	combout => \inst2|LessThan0~0_combout\);

-- Location: LABCELL_X32_Y10_N18
\inst2|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~3_combout\ = ( \inst2|pipe_x_pos\(1) & ( \inst2|pipe_x_pos[2]~DUPLICATE_q\ & ( (!\inst2|Add0~29_sumout\) # ((!\inst2|Add0~33_sumout\) # ((\inst2|pipe_x_pos[0]~DUPLICATE_q\ & \inst3|pixel_column\(0)))) ) ) ) # ( !\inst2|pipe_x_pos\(1) & ( 
-- \inst2|pipe_x_pos[2]~DUPLICATE_q\ & ( (!\inst2|Add0~29_sumout\) # ((!\inst2|Add0~33_sumout\ & (\inst2|pipe_x_pos[0]~DUPLICATE_q\ & \inst3|pixel_column\(0)))) ) ) ) # ( \inst2|pipe_x_pos\(1) & ( !\inst2|pipe_x_pos[2]~DUPLICATE_q\ & ( 
-- (!\inst2|Add0~29_sumout\ & ((!\inst2|Add0~33_sumout\) # ((\inst2|pipe_x_pos[0]~DUPLICATE_q\ & \inst3|pixel_column\(0))))) ) ) ) # ( !\inst2|pipe_x_pos\(1) & ( !\inst2|pipe_x_pos[2]~DUPLICATE_q\ & ( (!\inst2|Add0~29_sumout\ & (!\inst2|Add0~33_sumout\ & 
-- (\inst2|pipe_x_pos[0]~DUPLICATE_q\ & \inst3|pixel_column\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100010001000101010101010101011101110111011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Add0~29_sumout\,
	datab => \inst2|ALT_INV_Add0~33_sumout\,
	datac => \inst2|ALT_INV_pipe_x_pos[0]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_pixel_column\(0),
	datae => \inst2|ALT_INV_pipe_x_pos\(1),
	dataf => \inst2|ALT_INV_pipe_x_pos[2]~DUPLICATE_q\,
	combout => \inst2|LessThan0~3_combout\);

-- Location: LABCELL_X32_Y10_N24
\inst2|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~4_combout\ = ( \inst2|LessThan0~3_combout\ & ( (!\inst2|pipe_x_pos\(4) & (!\inst2|Add0~21_sumout\ & ((!\inst2|Add0~25_sumout\) # (\inst2|pipe_x_pos[3]~DUPLICATE_q\)))) # (\inst2|pipe_x_pos\(4) & (((!\inst2|Add0~25_sumout\) # 
-- (!\inst2|Add0~21_sumout\)) # (\inst2|pipe_x_pos[3]~DUPLICATE_q\))) ) ) # ( !\inst2|LessThan0~3_combout\ & ( (!\inst2|pipe_x_pos\(4) & (\inst2|pipe_x_pos[3]~DUPLICATE_q\ & (!\inst2|Add0~25_sumout\ & !\inst2|Add0~21_sumout\))) # (\inst2|pipe_x_pos\(4) & 
-- ((!\inst2|Add0~21_sumout\) # ((\inst2|pipe_x_pos[3]~DUPLICATE_q\ & !\inst2|Add0~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111100000100010011110000010011011111000011011101111100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pipe_x_pos[3]~DUPLICATE_q\,
	datab => \inst2|ALT_INV_Add0~25_sumout\,
	datac => \inst2|ALT_INV_pipe_x_pos\(4),
	datad => \inst2|ALT_INV_Add0~21_sumout\,
	dataf => \inst2|ALT_INV_LessThan0~3_combout\,
	combout => \inst2|LessThan0~4_combout\);

-- Location: LABCELL_X31_Y10_N54
\inst2|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~2_combout\ = ( \inst2|pipe_x_pos[7]~DUPLICATE_q\ & ( !\inst2|Add0~9_sumout\ ) ) # ( !\inst2|pipe_x_pos[7]~DUPLICATE_q\ & ( \inst2|Add0~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Add0~9_sumout\,
	dataf => \inst2|ALT_INV_pipe_x_pos[7]~DUPLICATE_q\,
	combout => \inst2|LessThan0~2_combout\);

-- Location: LABCELL_X32_Y10_N0
\inst2|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~5_combout\ = ( \inst2|Add0~17_sumout\ & ( !\inst2|LessThan0~2_combout\ & ( (!\inst2|pipe_x_pos\(6) & (\inst2|pipe_x_pos\(5) & (\inst2|LessThan0~4_combout\ & !\inst2|Add0~13_sumout\))) # (\inst2|pipe_x_pos\(6) & ((!\inst2|Add0~13_sumout\) 
-- # ((\inst2|pipe_x_pos\(5) & \inst2|LessThan0~4_combout\)))) ) ) ) # ( !\inst2|Add0~17_sumout\ & ( !\inst2|LessThan0~2_combout\ & ( (!\inst2|pipe_x_pos\(6) & (!\inst2|Add0~13_sumout\ & ((\inst2|LessThan0~4_combout\) # (\inst2|pipe_x_pos\(5))))) # 
-- (\inst2|pipe_x_pos\(6) & (((!\inst2|Add0~13_sumout\) # (\inst2|LessThan0~4_combout\)) # (\inst2|pipe_x_pos\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111100010011001101110000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pipe_x_pos\(5),
	datab => \inst2|ALT_INV_pipe_x_pos\(6),
	datac => \inst2|ALT_INV_LessThan0~4_combout\,
	datad => \inst2|ALT_INV_Add0~13_sumout\,
	datae => \inst2|ALT_INV_Add0~17_sumout\,
	dataf => \inst2|ALT_INV_LessThan0~2_combout\,
	combout => \inst2|LessThan0~5_combout\);

-- Location: MLABCELL_X34_Y12_N15
\inst2|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan3~0_combout\ = ( !\inst3|pixel_row\(3) & ( (!\inst3|pixel_row\(2) & (!\inst3|pixel_row\(0) & !\inst3|pixel_row\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_row\(2),
	datac => \inst3|ALT_INV_pixel_row\(0),
	datad => \inst3|ALT_INV_pixel_row\(1),
	dataf => \inst3|ALT_INV_pixel_row\(3),
	combout => \inst2|LessThan3~0_combout\);

-- Location: FF_X34_Y12_N23
\inst3|pixel_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst3|pixel_row[4]~feeder_combout\,
	ena => \inst3|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|pixel_row\(4));

-- Location: MLABCELL_X34_Y12_N12
\inst2|LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan3~1_combout\ = ( \inst3|pixel_row\(5) & ( (\inst3|pixel_row\(6) & (\inst3|pixel_row\(7) & \inst3|pixel_row\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_pixel_row\(6),
	datac => \inst3|ALT_INV_pixel_row\(7),
	datad => \inst3|ALT_INV_pixel_row\(8),
	dataf => \inst3|ALT_INV_pixel_row\(5),
	combout => \inst2|LessThan3~1_combout\);

-- Location: LABCELL_X31_Y10_N30
\inst2|pipe_on~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|pipe_on~4_combout\ = ( !\inst2|pipe_x_pos\(10) & ( (!\inst2|LessThan3~1_combout\) # ((\inst2|LessThan3~0_combout\ & !\inst3|pixel_row\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110000111111110011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_LessThan3~0_combout\,
	datac => \inst3|ALT_INV_pixel_row\(4),
	datad => \inst2|ALT_INV_LessThan3~1_combout\,
	dataf => \inst2|ALT_INV_pipe_x_pos\(10),
	combout => \inst2|pipe_on~4_combout\);

-- Location: LABCELL_X31_Y10_N27
\inst2|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~37_sumout\ = SUM(( GND ) + ( GND ) + ( \inst2|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Add0~2\,
	sumout => \inst2|Add0~37_sumout\);

-- Location: LABCELL_X35_Y10_N30
\inst2|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~41_sumout\ = SUM(( GND ) + ( GND ) + ( \inst2|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Add1~2\,
	sumout => \inst2|Add1~41_sumout\);

-- Location: LABCELL_X32_Y10_N6
\inst2|pipe_on~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|pipe_on~5_combout\ = ( !\inst2|Add1~41_sumout\ & ( (\inst2|pipe_on~4_combout\ & (!\inst2|Add0~37_sumout\ & ((!\inst2|pipe_x_pos[9]~DUPLICATE_q\) # (\inst2|Add0~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010100000000010001010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pipe_on~4_combout\,
	datab => \inst2|ALT_INV_pipe_x_pos[9]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_Add0~1_sumout\,
	datad => \inst2|ALT_INV_Add0~37_sumout\,
	dataf => \inst2|ALT_INV_Add1~41_sumout\,
	combout => \inst2|pipe_on~5_combout\);

-- Location: LABCELL_X32_Y10_N12
\inst2|pipe_on~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|pipe_on~6_combout\ = ( \inst2|LessThan0~5_combout\ & ( \inst2|pipe_on~5_combout\ & ( ((!\inst2|pipe_x_pos\(8) & \inst2|Add0~5_sumout\)) # (\inst2|LessThan0~0_combout\) ) ) ) # ( !\inst2|LessThan0~5_combout\ & ( \inst2|pipe_on~5_combout\ & ( 
-- ((!\inst2|pipe_x_pos\(8) & ((!\inst2|LessThan0~1_combout\) # (\inst2|Add0~5_sumout\))) # (\inst2|pipe_x_pos\(8) & (!\inst2|LessThan0~1_combout\ & \inst2|Add0~5_sumout\))) # (\inst2|LessThan0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001110111111110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pipe_x_pos\(8),
	datab => \inst2|ALT_INV_LessThan0~1_combout\,
	datac => \inst2|ALT_INV_Add0~5_sumout\,
	datad => \inst2|ALT_INV_LessThan0~0_combout\,
	datae => \inst2|ALT_INV_LessThan0~5_combout\,
	dataf => \inst2|ALT_INV_pipe_on~5_combout\,
	combout => \inst2|pipe_on~6_combout\);

-- Location: LABCELL_X36_Y13_N54
\inst14|pipe_collision~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|pipe_collision~1_combout\ = ( \inst14|pipe_collision~q\ & ( \inst2|pipe_on~6_combout\ & ( !\inst14|pipe_collision~0_combout\ ) ) ) # ( !\inst14|pipe_collision~q\ & ( \inst2|pipe_on~6_combout\ & ( (!\inst14|pipe_collision~0_combout\ & 
-- (\inst6|bird_on~combout\ & (!\inst2|pipe_on~11_combout\ & !\inst2|pipe_on~12_combout\))) ) ) ) # ( \inst14|pipe_collision~q\ & ( !\inst2|pipe_on~6_combout\ & ( !\inst14|pipe_collision~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000100000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_pipe_collision~0_combout\,
	datab => \inst6|ALT_INV_bird_on~combout\,
	datac => \inst2|ALT_INV_pipe_on~11_combout\,
	datad => \inst2|ALT_INV_pipe_on~12_combout\,
	datae => \inst14|ALT_INV_pipe_collision~q\,
	dataf => \inst2|ALT_INV_pipe_on~6_combout\,
	combout => \inst14|pipe_collision~1_combout\);

-- Location: FF_X36_Y13_N56
\inst14|pipe_collision\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst14|pipe_collision~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|pipe_collision~q\);

-- Location: IOIBUF_X34_Y0_N35
\sw7~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw7,
	o => \sw7~input_o\);

-- Location: LABCELL_X36_Y14_N0
\inst15|Add1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~125_sumout\ = SUM(( \inst15|damage:invincibility_count[0]~q\ ) + ( VCC ) + ( !VCC ))
-- \inst15|Add1~126\ = CARRY(( \inst15|damage:invincibility_count[0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_damage:invincibility_count[0]~q\,
	cin => GND,
	sumout => \inst15|Add1~125_sumout\,
	cout => \inst15|Add1~126\);

-- Location: LABCELL_X36_Y13_N45
\inst15|damage:invincibility_count[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|damage:invincibility_count[3]~0_combout\ = ( \inst15|LessThan0~5_combout\ & ( \inst15|damage:invincibility_on~q\ & ( !\sw7~input_o\ ) ) ) # ( !\inst15|LessThan0~5_combout\ & ( \inst15|damage:invincibility_on~q\ & ( !\sw7~input_o\ ) ) ) # ( 
-- \inst15|LessThan0~5_combout\ & ( !\inst15|damage:invincibility_on~q\ & ( !\sw7~input_o\ ) ) ) # ( !\inst15|LessThan0~5_combout\ & ( !\inst15|damage:invincibility_on~q\ & ( (\inst7|Equal1~0_combout\ & (!\sw7~input_o\ & (!\inst15|Equal1~6_combout\ & 
-- \inst14|pipe_collision~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Equal1~0_combout\,
	datab => \ALT_INV_sw7~input_o\,
	datac => \inst15|ALT_INV_Equal1~6_combout\,
	datad => \inst14|ALT_INV_pipe_collision~q\,
	datae => \inst15|ALT_INV_LessThan0~5_combout\,
	dataf => \inst15|ALT_INV_damage:invincibility_on~q\,
	combout => \inst15|damage:invincibility_count[3]~0_combout\);

-- Location: FF_X36_Y14_N1
\inst15|damage:invincibility_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~125_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[0]~q\);

-- Location: LABCELL_X36_Y14_N3
\inst15|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~121_sumout\ = SUM(( \inst15|damage:invincibility_count[1]~q\ ) + ( GND ) + ( \inst15|Add1~126\ ))
-- \inst15|Add1~122\ = CARRY(( \inst15|damage:invincibility_count[1]~q\ ) + ( GND ) + ( \inst15|Add1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_damage:invincibility_count[1]~q\,
	cin => \inst15|Add1~126\,
	sumout => \inst15|Add1~121_sumout\,
	cout => \inst15|Add1~122\);

-- Location: FF_X36_Y14_N4
\inst15|damage:invincibility_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~121_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[1]~q\);

-- Location: LABCELL_X36_Y14_N6
\inst15|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~77_sumout\ = SUM(( \inst15|damage:invincibility_count[2]~q\ ) + ( GND ) + ( \inst15|Add1~122\ ))
-- \inst15|Add1~78\ = CARRY(( \inst15|damage:invincibility_count[2]~q\ ) + ( GND ) + ( \inst15|Add1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:invincibility_count[2]~q\,
	cin => \inst15|Add1~122\,
	sumout => \inst15|Add1~77_sumout\,
	cout => \inst15|Add1~78\);

-- Location: FF_X36_Y14_N8
\inst15|damage:invincibility_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~77_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[2]~q\);

-- Location: LABCELL_X36_Y14_N9
\inst15|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~73_sumout\ = SUM(( \inst15|damage:invincibility_count[3]~q\ ) + ( GND ) + ( \inst15|Add1~78\ ))
-- \inst15|Add1~74\ = CARRY(( \inst15|damage:invincibility_count[3]~q\ ) + ( GND ) + ( \inst15|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_damage:invincibility_count[3]~q\,
	cin => \inst15|Add1~78\,
	sumout => \inst15|Add1~73_sumout\,
	cout => \inst15|Add1~74\);

-- Location: FF_X36_Y14_N11
\inst15|damage:invincibility_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~73_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[3]~q\);

-- Location: LABCELL_X36_Y14_N12
\inst15|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~81_sumout\ = SUM(( \inst15|damage:invincibility_count[4]~q\ ) + ( GND ) + ( \inst15|Add1~74\ ))
-- \inst15|Add1~82\ = CARRY(( \inst15|damage:invincibility_count[4]~q\ ) + ( GND ) + ( \inst15|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_damage:invincibility_count[4]~q\,
	cin => \inst15|Add1~74\,
	sumout => \inst15|Add1~81_sumout\,
	cout => \inst15|Add1~82\);

-- Location: FF_X36_Y14_N14
\inst15|damage:invincibility_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~81_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[4]~q\);

-- Location: LABCELL_X36_Y14_N15
\inst15|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~85_sumout\ = SUM(( \inst15|damage:invincibility_count[5]~q\ ) + ( GND ) + ( \inst15|Add1~82\ ))
-- \inst15|Add1~86\ = CARRY(( \inst15|damage:invincibility_count[5]~q\ ) + ( GND ) + ( \inst15|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_damage:invincibility_count[5]~q\,
	cin => \inst15|Add1~82\,
	sumout => \inst15|Add1~85_sumout\,
	cout => \inst15|Add1~86\);

-- Location: FF_X36_Y14_N17
\inst15|damage:invincibility_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~85_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[5]~q\);

-- Location: LABCELL_X36_Y14_N18
\inst15|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~109_sumout\ = SUM(( \inst15|damage:invincibility_count[6]~q\ ) + ( GND ) + ( \inst15|Add1~86\ ))
-- \inst15|Add1~110\ = CARRY(( \inst15|damage:invincibility_count[6]~q\ ) + ( GND ) + ( \inst15|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_damage:invincibility_count[6]~q\,
	cin => \inst15|Add1~86\,
	sumout => \inst15|Add1~109_sumout\,
	cout => \inst15|Add1~110\);

-- Location: FF_X36_Y14_N20
\inst15|damage:invincibility_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~109_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[6]~q\);

-- Location: LABCELL_X36_Y14_N21
\inst15|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~113_sumout\ = SUM(( \inst15|damage:invincibility_count[7]~q\ ) + ( GND ) + ( \inst15|Add1~110\ ))
-- \inst15|Add1~114\ = CARRY(( \inst15|damage:invincibility_count[7]~q\ ) + ( GND ) + ( \inst15|Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_damage:invincibility_count[7]~q\,
	cin => \inst15|Add1~110\,
	sumout => \inst15|Add1~113_sumout\,
	cout => \inst15|Add1~114\);

-- Location: FF_X36_Y14_N23
\inst15|damage:invincibility_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~113_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[7]~q\);

-- Location: LABCELL_X36_Y14_N24
\inst15|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~117_sumout\ = SUM(( \inst15|damage:invincibility_count[8]~q\ ) + ( GND ) + ( \inst15|Add1~114\ ))
-- \inst15|Add1~118\ = CARRY(( \inst15|damage:invincibility_count[8]~q\ ) + ( GND ) + ( \inst15|Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_damage:invincibility_count[8]~q\,
	cin => \inst15|Add1~114\,
	sumout => \inst15|Add1~117_sumout\,
	cout => \inst15|Add1~118\);

-- Location: FF_X36_Y14_N26
\inst15|damage:invincibility_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~117_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[8]~q\);

-- Location: LABCELL_X36_Y14_N27
\inst15|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~49_sumout\ = SUM(( \inst15|damage:invincibility_count[9]~q\ ) + ( GND ) + ( \inst15|Add1~118\ ))
-- \inst15|Add1~50\ = CARRY(( \inst15|damage:invincibility_count[9]~q\ ) + ( GND ) + ( \inst15|Add1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_damage:invincibility_count[9]~q\,
	cin => \inst15|Add1~118\,
	sumout => \inst15|Add1~49_sumout\,
	cout => \inst15|Add1~50\);

-- Location: FF_X36_Y14_N29
\inst15|damage:invincibility_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~49_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[9]~q\);

-- Location: LABCELL_X36_Y14_N30
\inst15|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~53_sumout\ = SUM(( \inst15|damage:invincibility_count[10]~q\ ) + ( GND ) + ( \inst15|Add1~50\ ))
-- \inst15|Add1~54\ = CARRY(( \inst15|damage:invincibility_count[10]~q\ ) + ( GND ) + ( \inst15|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:invincibility_count[10]~q\,
	cin => \inst15|Add1~50\,
	sumout => \inst15|Add1~53_sumout\,
	cout => \inst15|Add1~54\);

-- Location: FF_X36_Y14_N32
\inst15|damage:invincibility_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~53_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[10]~q\);

-- Location: LABCELL_X36_Y14_N33
\inst15|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~57_sumout\ = SUM(( \inst15|damage:invincibility_count[11]~q\ ) + ( GND ) + ( \inst15|Add1~54\ ))
-- \inst15|Add1~58\ = CARRY(( \inst15|damage:invincibility_count[11]~q\ ) + ( GND ) + ( \inst15|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_damage:invincibility_count[11]~q\,
	cin => \inst15|Add1~54\,
	sumout => \inst15|Add1~57_sumout\,
	cout => \inst15|Add1~58\);

-- Location: FF_X36_Y14_N35
\inst15|damage:invincibility_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~57_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[11]~q\);

-- Location: LABCELL_X36_Y14_N36
\inst15|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~61_sumout\ = SUM(( \inst15|damage:invincibility_count[12]~q\ ) + ( GND ) + ( \inst15|Add1~58\ ))
-- \inst15|Add1~62\ = CARRY(( \inst15|damage:invincibility_count[12]~q\ ) + ( GND ) + ( \inst15|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:invincibility_count[12]~q\,
	cin => \inst15|Add1~58\,
	sumout => \inst15|Add1~61_sumout\,
	cout => \inst15|Add1~62\);

-- Location: FF_X36_Y14_N38
\inst15|damage:invincibility_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~61_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[12]~q\);

-- Location: LABCELL_X36_Y14_N39
\inst15|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~65_sumout\ = SUM(( \inst15|damage:invincibility_count[13]~q\ ) + ( GND ) + ( \inst15|Add1~62\ ))
-- \inst15|Add1~66\ = CARRY(( \inst15|damage:invincibility_count[13]~q\ ) + ( GND ) + ( \inst15|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:invincibility_count[13]~q\,
	cin => \inst15|Add1~62\,
	sumout => \inst15|Add1~65_sumout\,
	cout => \inst15|Add1~66\);

-- Location: FF_X36_Y14_N41
\inst15|damage:invincibility_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~65_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[13]~q\);

-- Location: LABCELL_X36_Y14_N42
\inst15|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~5_sumout\ = SUM(( \inst15|damage:invincibility_count[14]~q\ ) + ( GND ) + ( \inst15|Add1~66\ ))
-- \inst15|Add1~6\ = CARRY(( \inst15|damage:invincibility_count[14]~q\ ) + ( GND ) + ( \inst15|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst15|ALT_INV_damage:invincibility_count[14]~q\,
	cin => \inst15|Add1~66\,
	sumout => \inst15|Add1~5_sumout\,
	cout => \inst15|Add1~6\);

-- Location: FF_X36_Y14_N44
\inst15|damage:invincibility_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~5_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[14]~q\);

-- Location: LABCELL_X36_Y14_N45
\inst15|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~69_sumout\ = SUM(( \inst15|damage:invincibility_count[15]~q\ ) + ( GND ) + ( \inst15|Add1~6\ ))
-- \inst15|Add1~70\ = CARRY(( \inst15|damage:invincibility_count[15]~q\ ) + ( GND ) + ( \inst15|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:invincibility_count[15]~q\,
	cin => \inst15|Add1~6\,
	sumout => \inst15|Add1~69_sumout\,
	cout => \inst15|Add1~70\);

-- Location: FF_X36_Y14_N47
\inst15|damage:invincibility_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~69_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[15]~q\);

-- Location: LABCELL_X36_Y14_N48
\inst15|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~25_sumout\ = SUM(( \inst15|damage:invincibility_count[16]~q\ ) + ( GND ) + ( \inst15|Add1~70\ ))
-- \inst15|Add1~26\ = CARRY(( \inst15|damage:invincibility_count[16]~q\ ) + ( GND ) + ( \inst15|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:invincibility_count[16]~q\,
	cin => \inst15|Add1~70\,
	sumout => \inst15|Add1~25_sumout\,
	cout => \inst15|Add1~26\);

-- Location: FF_X36_Y14_N50
\inst15|damage:invincibility_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~25_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[16]~q\);

-- Location: LABCELL_X36_Y14_N51
\inst15|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~41_sumout\ = SUM(( \inst15|damage:invincibility_count[17]~q\ ) + ( GND ) + ( \inst15|Add1~26\ ))
-- \inst15|Add1~42\ = CARRY(( \inst15|damage:invincibility_count[17]~q\ ) + ( GND ) + ( \inst15|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:invincibility_count[17]~q\,
	cin => \inst15|Add1~26\,
	sumout => \inst15|Add1~41_sumout\,
	cout => \inst15|Add1~42\);

-- Location: FF_X36_Y14_N53
\inst15|damage:invincibility_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~41_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[17]~q\);

-- Location: LABCELL_X36_Y14_N54
\inst15|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~9_sumout\ = SUM(( \inst15|damage:invincibility_count[18]~q\ ) + ( GND ) + ( \inst15|Add1~42\ ))
-- \inst15|Add1~10\ = CARRY(( \inst15|damage:invincibility_count[18]~q\ ) + ( GND ) + ( \inst15|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:invincibility_count[18]~q\,
	cin => \inst15|Add1~42\,
	sumout => \inst15|Add1~9_sumout\,
	cout => \inst15|Add1~10\);

-- Location: FF_X36_Y14_N56
\inst15|damage:invincibility_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~9_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[18]~q\);

-- Location: LABCELL_X36_Y14_N57
\inst15|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~13_sumout\ = SUM(( \inst15|damage:invincibility_count[19]~q\ ) + ( GND ) + ( \inst15|Add1~10\ ))
-- \inst15|Add1~14\ = CARRY(( \inst15|damage:invincibility_count[19]~q\ ) + ( GND ) + ( \inst15|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_damage:invincibility_count[19]~q\,
	cin => \inst15|Add1~10\,
	sumout => \inst15|Add1~13_sumout\,
	cout => \inst15|Add1~14\);

-- Location: FF_X36_Y14_N59
\inst15|damage:invincibility_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~13_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[19]~q\);

-- Location: LABCELL_X36_Y13_N0
\inst15|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~17_sumout\ = SUM(( \inst15|damage:invincibility_count[20]~q\ ) + ( GND ) + ( \inst15|Add1~14\ ))
-- \inst15|Add1~18\ = CARRY(( \inst15|damage:invincibility_count[20]~q\ ) + ( GND ) + ( \inst15|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:invincibility_count[20]~q\,
	cin => \inst15|Add1~14\,
	sumout => \inst15|Add1~17_sumout\,
	cout => \inst15|Add1~18\);

-- Location: FF_X36_Y13_N2
\inst15|damage:invincibility_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~17_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[20]~q\);

-- Location: LABCELL_X36_Y13_N3
\inst15|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~21_sumout\ = SUM(( \inst15|damage:invincibility_count[21]~q\ ) + ( GND ) + ( \inst15|Add1~18\ ))
-- \inst15|Add1~22\ = CARRY(( \inst15|damage:invincibility_count[21]~q\ ) + ( GND ) + ( \inst15|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:invincibility_count[21]~q\,
	cin => \inst15|Add1~18\,
	sumout => \inst15|Add1~21_sumout\,
	cout => \inst15|Add1~22\);

-- Location: FF_X36_Y13_N5
\inst15|damage:invincibility_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~21_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[21]~q\);

-- Location: LABCELL_X36_Y13_N6
\inst15|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~89_sumout\ = SUM(( \inst15|damage:invincibility_count[22]~q\ ) + ( GND ) + ( \inst15|Add1~22\ ))
-- \inst15|Add1~90\ = CARRY(( \inst15|damage:invincibility_count[22]~q\ ) + ( GND ) + ( \inst15|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:invincibility_count[22]~q\,
	cin => \inst15|Add1~22\,
	sumout => \inst15|Add1~89_sumout\,
	cout => \inst15|Add1~90\);

-- Location: FF_X36_Y13_N8
\inst15|damage:invincibility_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~89_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[22]~q\);

-- Location: LABCELL_X36_Y13_N9
\inst15|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~105_sumout\ = SUM(( \inst15|damage:invincibility_count[23]~q\ ) + ( GND ) + ( \inst15|Add1~90\ ))
-- \inst15|Add1~106\ = CARRY(( \inst15|damage:invincibility_count[23]~q\ ) + ( GND ) + ( \inst15|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:invincibility_count[23]~q\,
	cin => \inst15|Add1~90\,
	sumout => \inst15|Add1~105_sumout\,
	cout => \inst15|Add1~106\);

-- Location: FF_X36_Y13_N11
\inst15|damage:invincibility_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~105_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[23]~q\);

-- Location: LABCELL_X36_Y13_N12
\inst15|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~93_sumout\ = SUM(( \inst15|damage:invincibility_count[24]~q\ ) + ( GND ) + ( \inst15|Add1~106\ ))
-- \inst15|Add1~94\ = CARRY(( \inst15|damage:invincibility_count[24]~q\ ) + ( GND ) + ( \inst15|Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:invincibility_count[24]~q\,
	cin => \inst15|Add1~106\,
	sumout => \inst15|Add1~93_sumout\,
	cout => \inst15|Add1~94\);

-- Location: FF_X36_Y13_N14
\inst15|damage:invincibility_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~93_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[24]~q\);

-- Location: LABCELL_X36_Y13_N15
\inst15|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~97_sumout\ = SUM(( \inst15|damage:invincibility_count[25]~q\ ) + ( GND ) + ( \inst15|Add1~94\ ))
-- \inst15|Add1~98\ = CARRY(( \inst15|damage:invincibility_count[25]~q\ ) + ( GND ) + ( \inst15|Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:invincibility_count[25]~q\,
	cin => \inst15|Add1~94\,
	sumout => \inst15|Add1~97_sumout\,
	cout => \inst15|Add1~98\);

-- Location: FF_X36_Y13_N17
\inst15|damage:invincibility_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~97_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[25]~q\);

-- Location: LABCELL_X36_Y13_N18
\inst15|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~101_sumout\ = SUM(( \inst15|damage:invincibility_count[26]~q\ ) + ( GND ) + ( \inst15|Add1~98\ ))
-- \inst15|Add1~102\ = CARRY(( \inst15|damage:invincibility_count[26]~q\ ) + ( GND ) + ( \inst15|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:invincibility_count[26]~q\,
	cin => \inst15|Add1~98\,
	sumout => \inst15|Add1~101_sumout\,
	cout => \inst15|Add1~102\);

-- Location: FF_X36_Y13_N20
\inst15|damage:invincibility_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~101_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[26]~q\);

-- Location: LABCELL_X36_Y13_N21
\inst15|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~29_sumout\ = SUM(( \inst15|damage:invincibility_count[27]~q\ ) + ( GND ) + ( \inst15|Add1~102\ ))
-- \inst15|Add1~30\ = CARRY(( \inst15|damage:invincibility_count[27]~q\ ) + ( GND ) + ( \inst15|Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:invincibility_count[27]~q\,
	cin => \inst15|Add1~102\,
	sumout => \inst15|Add1~29_sumout\,
	cout => \inst15|Add1~30\);

-- Location: FF_X36_Y13_N23
\inst15|damage:invincibility_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~29_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[27]~q\);

-- Location: LABCELL_X36_Y13_N24
\inst15|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~33_sumout\ = SUM(( \inst15|damage:invincibility_count[28]~q\ ) + ( GND ) + ( \inst15|Add1~30\ ))
-- \inst15|Add1~34\ = CARRY(( \inst15|damage:invincibility_count[28]~q\ ) + ( GND ) + ( \inst15|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:invincibility_count[28]~q\,
	cin => \inst15|Add1~30\,
	sumout => \inst15|Add1~33_sumout\,
	cout => \inst15|Add1~34\);

-- Location: FF_X36_Y13_N26
\inst15|damage:invincibility_count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~33_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[28]~q\);

-- Location: LABCELL_X36_Y13_N27
\inst15|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~37_sumout\ = SUM(( \inst15|damage:invincibility_count[29]~q\ ) + ( GND ) + ( \inst15|Add1~34\ ))
-- \inst15|Add1~38\ = CARRY(( \inst15|damage:invincibility_count[29]~q\ ) + ( GND ) + ( \inst15|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_damage:invincibility_count[29]~q\,
	cin => \inst15|Add1~34\,
	sumout => \inst15|Add1~37_sumout\,
	cout => \inst15|Add1~38\);

-- Location: FF_X36_Y13_N29
\inst15|damage:invincibility_count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~37_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[29]~q\);

-- Location: LABCELL_X36_Y13_N30
\inst15|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~45_sumout\ = SUM(( \inst15|damage:invincibility_count[30]~q\ ) + ( GND ) + ( \inst15|Add1~38\ ))
-- \inst15|Add1~46\ = CARRY(( \inst15|damage:invincibility_count[30]~q\ ) + ( GND ) + ( \inst15|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst15|ALT_INV_damage:invincibility_count[30]~q\,
	cin => \inst15|Add1~38\,
	sumout => \inst15|Add1~45_sumout\,
	cout => \inst15|Add1~46\);

-- Location: FF_X36_Y13_N32
\inst15|damage:invincibility_count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~45_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[30]~q\);

-- Location: LABCELL_X36_Y13_N33
\inst15|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add1~1_sumout\ = SUM(( \inst15|damage:invincibility_count[31]~q\ ) + ( GND ) + ( \inst15|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_damage:invincibility_count[31]~q\,
	cin => \inst15|Add1~46\,
	sumout => \inst15|Add1~1_sumout\);

-- Location: FF_X36_Y13_N35
\inst15|damage:invincibility_count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add1~1_sumout\,
	sclr => \inst15|LessThan0~5_combout\,
	ena => \inst15|damage:invincibility_count[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_count[31]~q\);

-- Location: MLABCELL_X37_Y14_N48
\inst15|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|LessThan0~2_combout\ = ( !\inst15|damage:invincibility_count[9]~q\ & ( !\inst15|damage:invincibility_count[11]~q\ & ( (!\inst15|damage:invincibility_count[13]~q\ & (!\inst15|damage:invincibility_count[10]~q\ & 
-- (!\inst15|damage:invincibility_count[12]~q\ & !\inst15|damage:invincibility_count[15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_damage:invincibility_count[13]~q\,
	datab => \inst15|ALT_INV_damage:invincibility_count[10]~q\,
	datac => \inst15|ALT_INV_damage:invincibility_count[12]~q\,
	datad => \inst15|ALT_INV_damage:invincibility_count[15]~q\,
	datae => \inst15|ALT_INV_damage:invincibility_count[9]~q\,
	dataf => \inst15|ALT_INV_damage:invincibility_count[11]~q\,
	combout => \inst15|LessThan0~2_combout\);

-- Location: MLABCELL_X37_Y13_N3
\inst15|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|LessThan0~0_combout\ = ( !\inst15|damage:invincibility_count[19]~q\ & ( !\inst15|damage:invincibility_count[18]~q\ & ( (!\inst15|damage:invincibility_count[21]~q\ & (!\inst15|damage:invincibility_count[20]~q\ & 
-- !\inst15|damage:invincibility_count[14]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst15|ALT_INV_damage:invincibility_count[21]~q\,
	datac => \inst15|ALT_INV_damage:invincibility_count[20]~q\,
	datad => \inst15|ALT_INV_damage:invincibility_count[14]~q\,
	datae => \inst15|ALT_INV_damage:invincibility_count[19]~q\,
	dataf => \inst15|ALT_INV_damage:invincibility_count[18]~q\,
	combout => \inst15|LessThan0~0_combout\);

-- Location: MLABCELL_X37_Y13_N15
\inst15|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|LessThan0~4_combout\ = ( !\inst15|damage:invincibility_count[7]~q\ & ( !\inst15|damage:invincibility_count[6]~q\ & ( (!\inst15|damage:invincibility_count[26]~q\ & (!\inst15|damage:invincibility_count[23]~q\ & 
-- (!\inst15|damage:invincibility_count[8]~q\ & !\inst15|damage:invincibility_count[25]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_damage:invincibility_count[26]~q\,
	datab => \inst15|ALT_INV_damage:invincibility_count[23]~q\,
	datac => \inst15|ALT_INV_damage:invincibility_count[8]~q\,
	datad => \inst15|ALT_INV_damage:invincibility_count[25]~q\,
	datae => \inst15|ALT_INV_damage:invincibility_count[7]~q\,
	dataf => \inst15|ALT_INV_damage:invincibility_count[6]~q\,
	combout => \inst15|LessThan0~4_combout\);

-- Location: MLABCELL_X37_Y13_N9
\inst15|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|LessThan0~3_combout\ = ( \inst15|damage:invincibility_count[3]~q\ & ( \inst15|damage:invincibility_count[2]~q\ & ( (!\inst15|damage:invincibility_count[22]~q\ & (!\inst15|damage:invincibility_count[24]~q\ & 
-- ((!\inst15|damage:invincibility_count[5]~q\) # (!\inst15|damage:invincibility_count[4]~q\)))) ) ) ) # ( !\inst15|damage:invincibility_count[3]~q\ & ( \inst15|damage:invincibility_count[2]~q\ & ( (!\inst15|damage:invincibility_count[22]~q\ & 
-- !\inst15|damage:invincibility_count[24]~q\) ) ) ) # ( \inst15|damage:invincibility_count[3]~q\ & ( !\inst15|damage:invincibility_count[2]~q\ & ( (!\inst15|damage:invincibility_count[22]~q\ & !\inst15|damage:invincibility_count[24]~q\) ) ) ) # ( 
-- !\inst15|damage:invincibility_count[3]~q\ & ( !\inst15|damage:invincibility_count[2]~q\ & ( (!\inst15|damage:invincibility_count[22]~q\ & !\inst15|damage:invincibility_count[24]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_damage:invincibility_count[22]~q\,
	datab => \inst15|ALT_INV_damage:invincibility_count[24]~q\,
	datac => \inst15|ALT_INV_damage:invincibility_count[5]~q\,
	datad => \inst15|ALT_INV_damage:invincibility_count[4]~q\,
	datae => \inst15|ALT_INV_damage:invincibility_count[3]~q\,
	dataf => \inst15|ALT_INV_damage:invincibility_count[2]~q\,
	combout => \inst15|LessThan0~3_combout\);

-- Location: LABCELL_X36_Y13_N48
\inst15|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|LessThan0~1_combout\ = ( !\inst15|damage:invincibility_count[29]~q\ & ( !\inst15|damage:invincibility_count[17]~q\ & ( (!\inst15|damage:invincibility_count[27]~q\ & (!\inst15|damage:invincibility_count[30]~q\ & 
-- (!\inst15|damage:invincibility_count[28]~q\ & !\inst15|damage:invincibility_count[16]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_damage:invincibility_count[27]~q\,
	datab => \inst15|ALT_INV_damage:invincibility_count[30]~q\,
	datac => \inst15|ALT_INV_damage:invincibility_count[28]~q\,
	datad => \inst15|ALT_INV_damage:invincibility_count[16]~q\,
	datae => \inst15|ALT_INV_damage:invincibility_count[29]~q\,
	dataf => \inst15|ALT_INV_damage:invincibility_count[17]~q\,
	combout => \inst15|LessThan0~1_combout\);

-- Location: LABCELL_X36_Y13_N36
\inst15|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|LessThan0~5_combout\ = ( \inst15|LessThan0~3_combout\ & ( \inst15|LessThan0~1_combout\ & ( (!\inst15|damage:invincibility_count[31]~q\ & ((!\inst15|LessThan0~2_combout\) # ((!\inst15|LessThan0~0_combout\) # (!\inst15|LessThan0~4_combout\)))) ) ) ) 
-- # ( !\inst15|LessThan0~3_combout\ & ( \inst15|LessThan0~1_combout\ & ( !\inst15|damage:invincibility_count[31]~q\ ) ) ) # ( \inst15|LessThan0~3_combout\ & ( !\inst15|LessThan0~1_combout\ & ( !\inst15|damage:invincibility_count[31]~q\ ) ) ) # ( 
-- !\inst15|LessThan0~3_combout\ & ( !\inst15|LessThan0~1_combout\ & ( !\inst15|damage:invincibility_count[31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_damage:invincibility_count[31]~q\,
	datab => \inst15|ALT_INV_LessThan0~2_combout\,
	datac => \inst15|ALT_INV_LessThan0~0_combout\,
	datad => \inst15|ALT_INV_LessThan0~4_combout\,
	datae => \inst15|ALT_INV_LessThan0~3_combout\,
	dataf => \inst15|ALT_INV_LessThan0~1_combout\,
	combout => \inst15|LessThan0~5_combout\);

-- Location: MLABCELL_X37_Y13_N42
\inst15|invincibility_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|invincibility_on~0_combout\ = ( \inst15|Equal1~6_combout\ & ( \inst15|LessThan0~5_combout\ & ( (\inst15|damage:invincibility_on~q\ & \sw7~input_o\) ) ) ) # ( !\inst15|Equal1~6_combout\ & ( \inst15|LessThan0~5_combout\ & ( (\sw7~input_o\ & 
-- (((\inst14|pipe_collision~q\ & \inst7|Equal1~0_combout\)) # (\inst15|damage:invincibility_on~q\))) ) ) ) # ( \inst15|Equal1~6_combout\ & ( !\inst15|LessThan0~5_combout\ & ( \inst15|damage:invincibility_on~q\ ) ) ) # ( !\inst15|Equal1~6_combout\ & ( 
-- !\inst15|LessThan0~5_combout\ & ( ((\inst14|pipe_collision~q\ & \inst7|Equal1~0_combout\)) # (\inst15|damage:invincibility_on~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111010101010101010100000101000001110000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_damage:invincibility_on~q\,
	datab => \inst14|ALT_INV_pipe_collision~q\,
	datac => \ALT_INV_sw7~input_o\,
	datad => \inst7|ALT_INV_Equal1~0_combout\,
	datae => \inst15|ALT_INV_Equal1~6_combout\,
	dataf => \inst15|ALT_INV_LessThan0~5_combout\,
	combout => \inst15|invincibility_on~0_combout\);

-- Location: FF_X36_Y13_N44
\inst15|damage:invincibility_on\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	asdata => \inst15|invincibility_on~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:invincibility_on~q\);

-- Location: LABCELL_X35_Y13_N18
\inst15|damage:v_health[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|damage:v_health[1]~0_combout\ = ( \inst15|damage:invincibility_on~q\ & ( !\inst7|Equal1~0_combout\ ) ) # ( !\inst15|damage:invincibility_on~q\ & ( (!\inst7|Equal1~0_combout\) # ((!\inst15|Equal1~6_combout\ & \inst14|pipe_collision~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111010101110101011101010111010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Equal1~0_combout\,
	datab => \inst15|ALT_INV_Equal1~6_combout\,
	datac => \inst14|ALT_INV_pipe_collision~q\,
	dataf => \inst15|ALT_INV_damage:invincibility_on~q\,
	combout => \inst15|damage:v_health[1]~0_combout\);

-- Location: FF_X35_Y13_N29
\inst15|damage:v_health[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|v_health~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[0]~q\);

-- Location: MLABCELL_X34_Y14_N3
\inst15|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~85_sumout\ = SUM(( !\inst15|damage:v_health[1]~q\ ) + ( VCC ) + ( \inst15|Add0~82\ ))
-- \inst15|Add0~86\ = CARRY(( !\inst15|damage:v_health[1]~q\ ) + ( VCC ) + ( \inst15|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[1]~q\,
	cin => \inst15|Add0~82\,
	sumout => \inst15|Add0~85_sumout\,
	cout => \inst15|Add0~86\);

-- Location: LABCELL_X35_Y13_N0
\inst15|v_health~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|v_health~1_combout\ = ( !\inst15|Add0~85_sumout\ & ( \inst7|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_Equal1~0_combout\,
	datae => \inst15|ALT_INV_Add0~85_sumout\,
	combout => \inst15|v_health~1_combout\);

-- Location: FF_X35_Y13_N2
\inst15|damage:v_health[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|v_health~1_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[1]~q\);

-- Location: MLABCELL_X34_Y14_N6
\inst15|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~29_sumout\ = SUM(( \inst15|damage:v_health[2]~q\ ) + ( VCC ) + ( \inst15|Add0~86\ ))
-- \inst15|Add0~30\ = CARRY(( \inst15|damage:v_health[2]~q\ ) + ( VCC ) + ( \inst15|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[2]~q\,
	cin => \inst15|Add0~86\,
	sumout => \inst15|Add0~29_sumout\,
	cout => \inst15|Add0~30\);

-- Location: FF_X34_Y14_N8
\inst15|damage:v_health[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~29_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[2]~q\);

-- Location: MLABCELL_X34_Y14_N9
\inst15|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~1_sumout\ = SUM(( \inst15|damage:v_health[3]~q\ ) + ( VCC ) + ( \inst15|Add0~30\ ))
-- \inst15|Add0~2\ = CARRY(( \inst15|damage:v_health[3]~q\ ) + ( VCC ) + ( \inst15|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_damage:v_health[3]~q\,
	cin => \inst15|Add0~30\,
	sumout => \inst15|Add0~1_sumout\,
	cout => \inst15|Add0~2\);

-- Location: FF_X34_Y14_N11
\inst15|damage:v_health[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~1_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[3]~q\);

-- Location: MLABCELL_X34_Y14_N12
\inst15|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~5_sumout\ = SUM(( \inst15|damage:v_health[4]~q\ ) + ( VCC ) + ( \inst15|Add0~2\ ))
-- \inst15|Add0~6\ = CARRY(( \inst15|damage:v_health[4]~q\ ) + ( VCC ) + ( \inst15|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_damage:v_health[4]~q\,
	cin => \inst15|Add0~2\,
	sumout => \inst15|Add0~5_sumout\,
	cout => \inst15|Add0~6\);

-- Location: FF_X34_Y14_N14
\inst15|damage:v_health[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~5_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[4]~q\);

-- Location: MLABCELL_X34_Y14_N15
\inst15|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~89_sumout\ = SUM(( \inst15|damage:v_health[5]~q\ ) + ( VCC ) + ( \inst15|Add0~6\ ))
-- \inst15|Add0~90\ = CARRY(( \inst15|damage:v_health[5]~q\ ) + ( VCC ) + ( \inst15|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_damage:v_health[5]~q\,
	cin => \inst15|Add0~6\,
	sumout => \inst15|Add0~89_sumout\,
	cout => \inst15|Add0~90\);

-- Location: FF_X34_Y14_N17
\inst15|damage:v_health[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~89_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[5]~q\);

-- Location: MLABCELL_X34_Y14_N18
\inst15|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~93_sumout\ = SUM(( \inst15|damage:v_health[6]~q\ ) + ( VCC ) + ( \inst15|Add0~90\ ))
-- \inst15|Add0~94\ = CARRY(( \inst15|damage:v_health[6]~q\ ) + ( VCC ) + ( \inst15|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[6]~q\,
	cin => \inst15|Add0~90\,
	sumout => \inst15|Add0~93_sumout\,
	cout => \inst15|Add0~94\);

-- Location: FF_X34_Y14_N20
\inst15|damage:v_health[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~93_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[6]~q\);

-- Location: MLABCELL_X34_Y14_N21
\inst15|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~97_sumout\ = SUM(( \inst15|damage:v_health[7]~q\ ) + ( VCC ) + ( \inst15|Add0~94\ ))
-- \inst15|Add0~98\ = CARRY(( \inst15|damage:v_health[7]~q\ ) + ( VCC ) + ( \inst15|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[7]~q\,
	cin => \inst15|Add0~94\,
	sumout => \inst15|Add0~97_sumout\,
	cout => \inst15|Add0~98\);

-- Location: FF_X34_Y14_N23
\inst15|damage:v_health[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~97_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[7]~q\);

-- Location: MLABCELL_X34_Y14_N24
\inst15|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~101_sumout\ = SUM(( \inst15|damage:v_health[8]~q\ ) + ( VCC ) + ( \inst15|Add0~98\ ))
-- \inst15|Add0~102\ = CARRY(( \inst15|damage:v_health[8]~q\ ) + ( VCC ) + ( \inst15|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[8]~q\,
	cin => \inst15|Add0~98\,
	sumout => \inst15|Add0~101_sumout\,
	cout => \inst15|Add0~102\);

-- Location: FF_X34_Y14_N26
\inst15|damage:v_health[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~101_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[8]~q\);

-- Location: MLABCELL_X34_Y14_N27
\inst15|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~105_sumout\ = SUM(( \inst15|damage:v_health[9]~q\ ) + ( VCC ) + ( \inst15|Add0~102\ ))
-- \inst15|Add0~106\ = CARRY(( \inst15|damage:v_health[9]~q\ ) + ( VCC ) + ( \inst15|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[9]~q\,
	cin => \inst15|Add0~102\,
	sumout => \inst15|Add0~105_sumout\,
	cout => \inst15|Add0~106\);

-- Location: FF_X34_Y14_N29
\inst15|damage:v_health[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~105_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[9]~q\);

-- Location: MLABCELL_X34_Y14_N30
\inst15|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~109_sumout\ = SUM(( \inst15|damage:v_health[10]~q\ ) + ( VCC ) + ( \inst15|Add0~106\ ))
-- \inst15|Add0~110\ = CARRY(( \inst15|damage:v_health[10]~q\ ) + ( VCC ) + ( \inst15|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[10]~q\,
	cin => \inst15|Add0~106\,
	sumout => \inst15|Add0~109_sumout\,
	cout => \inst15|Add0~110\);

-- Location: FF_X34_Y14_N32
\inst15|damage:v_health[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~109_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[10]~q\);

-- Location: MLABCELL_X34_Y14_N33
\inst15|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~113_sumout\ = SUM(( \inst15|damage:v_health[11]~q\ ) + ( VCC ) + ( \inst15|Add0~110\ ))
-- \inst15|Add0~114\ = CARRY(( \inst15|damage:v_health[11]~q\ ) + ( VCC ) + ( \inst15|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_damage:v_health[11]~q\,
	cin => \inst15|Add0~110\,
	sumout => \inst15|Add0~113_sumout\,
	cout => \inst15|Add0~114\);

-- Location: FF_X34_Y14_N35
\inst15|damage:v_health[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~113_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[11]~q\);

-- Location: MLABCELL_X34_Y14_N36
\inst15|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~13_sumout\ = SUM(( \inst15|damage:v_health[12]~q\ ) + ( VCC ) + ( \inst15|Add0~114\ ))
-- \inst15|Add0~14\ = CARRY(( \inst15|damage:v_health[12]~q\ ) + ( VCC ) + ( \inst15|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_damage:v_health[12]~q\,
	cin => \inst15|Add0~114\,
	sumout => \inst15|Add0~13_sumout\,
	cout => \inst15|Add0~14\);

-- Location: FF_X34_Y14_N38
\inst15|damage:v_health[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~13_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[12]~q\);

-- Location: MLABCELL_X34_Y14_N39
\inst15|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~117_sumout\ = SUM(( \inst15|damage:v_health[13]~q\ ) + ( VCC ) + ( \inst15|Add0~14\ ))
-- \inst15|Add0~118\ = CARRY(( \inst15|damage:v_health[13]~q\ ) + ( VCC ) + ( \inst15|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[13]~q\,
	cin => \inst15|Add0~14\,
	sumout => \inst15|Add0~117_sumout\,
	cout => \inst15|Add0~118\);

-- Location: FF_X34_Y14_N41
\inst15|damage:v_health[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~117_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[13]~q\);

-- Location: MLABCELL_X34_Y14_N42
\inst15|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~121_sumout\ = SUM(( \inst15|damage:v_health[14]~q\ ) + ( VCC ) + ( \inst15|Add0~118\ ))
-- \inst15|Add0~122\ = CARRY(( \inst15|damage:v_health[14]~q\ ) + ( VCC ) + ( \inst15|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[14]~q\,
	cin => \inst15|Add0~118\,
	sumout => \inst15|Add0~121_sumout\,
	cout => \inst15|Add0~122\);

-- Location: FF_X34_Y14_N44
\inst15|damage:v_health[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~121_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[14]~q\);

-- Location: MLABCELL_X34_Y14_N45
\inst15|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~125_sumout\ = SUM(( \inst15|damage:v_health[15]~q\ ) + ( VCC ) + ( \inst15|Add0~122\ ))
-- \inst15|Add0~126\ = CARRY(( \inst15|damage:v_health[15]~q\ ) + ( VCC ) + ( \inst15|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_damage:v_health[15]~q\,
	cin => \inst15|Add0~122\,
	sumout => \inst15|Add0~125_sumout\,
	cout => \inst15|Add0~126\);

-- Location: FF_X34_Y14_N47
\inst15|damage:v_health[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~125_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[15]~q\);

-- Location: MLABCELL_X34_Y14_N48
\inst15|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~57_sumout\ = SUM(( \inst15|damage:v_health[16]~q\ ) + ( VCC ) + ( \inst15|Add0~126\ ))
-- \inst15|Add0~58\ = CARRY(( \inst15|damage:v_health[16]~q\ ) + ( VCC ) + ( \inst15|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[16]~q\,
	cin => \inst15|Add0~126\,
	sumout => \inst15|Add0~57_sumout\,
	cout => \inst15|Add0~58\);

-- Location: FF_X34_Y14_N50
\inst15|damage:v_health[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~57_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[16]~q\);

-- Location: MLABCELL_X34_Y14_N51
\inst15|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~61_sumout\ = SUM(( \inst15|damage:v_health[17]~q\ ) + ( VCC ) + ( \inst15|Add0~58\ ))
-- \inst15|Add0~62\ = CARRY(( \inst15|damage:v_health[17]~q\ ) + ( VCC ) + ( \inst15|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[17]~q\,
	cin => \inst15|Add0~58\,
	sumout => \inst15|Add0~61_sumout\,
	cout => \inst15|Add0~62\);

-- Location: FF_X34_Y14_N53
\inst15|damage:v_health[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~61_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[17]~q\);

-- Location: MLABCELL_X34_Y14_N54
\inst15|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~65_sumout\ = SUM(( \inst15|damage:v_health[18]~q\ ) + ( VCC ) + ( \inst15|Add0~62\ ))
-- \inst15|Add0~66\ = CARRY(( \inst15|damage:v_health[18]~q\ ) + ( VCC ) + ( \inst15|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst15|ALT_INV_damage:v_health[18]~q\,
	cin => \inst15|Add0~62\,
	sumout => \inst15|Add0~65_sumout\,
	cout => \inst15|Add0~66\);

-- Location: FF_X34_Y14_N56
\inst15|damage:v_health[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~65_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[18]~q\);

-- Location: MLABCELL_X34_Y14_N57
\inst15|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~69_sumout\ = SUM(( \inst15|damage:v_health[19]~q\ ) + ( VCC ) + ( \inst15|Add0~66\ ))
-- \inst15|Add0~70\ = CARRY(( \inst15|damage:v_health[19]~q\ ) + ( VCC ) + ( \inst15|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[19]~q\,
	cin => \inst15|Add0~66\,
	sumout => \inst15|Add0~69_sumout\,
	cout => \inst15|Add0~70\);

-- Location: FF_X34_Y14_N59
\inst15|damage:v_health[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~69_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[19]~q\);

-- Location: MLABCELL_X34_Y13_N0
\inst15|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~73_sumout\ = SUM(( \inst15|damage:v_health[20]~q\ ) + ( VCC ) + ( \inst15|Add0~70\ ))
-- \inst15|Add0~74\ = CARRY(( \inst15|damage:v_health[20]~q\ ) + ( VCC ) + ( \inst15|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[20]~q\,
	cin => \inst15|Add0~70\,
	sumout => \inst15|Add0~73_sumout\,
	cout => \inst15|Add0~74\);

-- Location: FF_X34_Y13_N2
\inst15|damage:v_health[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~73_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[20]~q\);

-- Location: MLABCELL_X34_Y13_N3
\inst15|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~77_sumout\ = SUM(( \inst15|damage:v_health[21]~q\ ) + ( VCC ) + ( \inst15|Add0~74\ ))
-- \inst15|Add0~78\ = CARRY(( \inst15|damage:v_health[21]~q\ ) + ( VCC ) + ( \inst15|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_damage:v_health[21]~q\,
	cin => \inst15|Add0~74\,
	sumout => \inst15|Add0~77_sumout\,
	cout => \inst15|Add0~78\);

-- Location: FF_X34_Y13_N5
\inst15|damage:v_health[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~77_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[21]~q\);

-- Location: LABCELL_X35_Y13_N54
\inst15|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Equal1~3_combout\ = ( !\inst15|damage:v_health[19]~q\ & ( !\inst15|damage:v_health[16]~q\ & ( (!\inst15|damage:v_health[21]~q\ & (!\inst15|damage:v_health[18]~q\ & (!\inst15|damage:v_health[20]~q\ & !\inst15|damage:v_health[17]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_damage:v_health[21]~q\,
	datab => \inst15|ALT_INV_damage:v_health[18]~q\,
	datac => \inst15|ALT_INV_damage:v_health[20]~q\,
	datad => \inst15|ALT_INV_damage:v_health[17]~q\,
	datae => \inst15|ALT_INV_damage:v_health[19]~q\,
	dataf => \inst15|ALT_INV_damage:v_health[16]~q\,
	combout => \inst15|Equal1~3_combout\);

-- Location: MLABCELL_X34_Y13_N6
\inst15|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~33_sumout\ = SUM(( \inst15|damage:v_health[22]~q\ ) + ( VCC ) + ( \inst15|Add0~78\ ))
-- \inst15|Add0~34\ = CARRY(( \inst15|damage:v_health[22]~q\ ) + ( VCC ) + ( \inst15|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[22]~q\,
	cin => \inst15|Add0~78\,
	sumout => \inst15|Add0~33_sumout\,
	cout => \inst15|Add0~34\);

-- Location: FF_X34_Y13_N8
\inst15|damage:v_health[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~33_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[22]~q\);

-- Location: MLABCELL_X34_Y13_N9
\inst15|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~37_sumout\ = SUM(( \inst15|damage:v_health[23]~q\ ) + ( VCC ) + ( \inst15|Add0~34\ ))
-- \inst15|Add0~38\ = CARRY(( \inst15|damage:v_health[23]~q\ ) + ( VCC ) + ( \inst15|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_damage:v_health[23]~q\,
	cin => \inst15|Add0~34\,
	sumout => \inst15|Add0~37_sumout\,
	cout => \inst15|Add0~38\);

-- Location: FF_X34_Y13_N11
\inst15|damage:v_health[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~37_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[23]~q\);

-- Location: MLABCELL_X34_Y13_N12
\inst15|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~41_sumout\ = SUM(( \inst15|damage:v_health[24]~q\ ) + ( VCC ) + ( \inst15|Add0~38\ ))
-- \inst15|Add0~42\ = CARRY(( \inst15|damage:v_health[24]~q\ ) + ( VCC ) + ( \inst15|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[24]~q\,
	cin => \inst15|Add0~38\,
	sumout => \inst15|Add0~41_sumout\,
	cout => \inst15|Add0~42\);

-- Location: FF_X34_Y13_N14
\inst15|damage:v_health[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~41_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[24]~q\);

-- Location: MLABCELL_X34_Y13_N15
\inst15|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~45_sumout\ = SUM(( \inst15|damage:v_health[25]~q\ ) + ( VCC ) + ( \inst15|Add0~42\ ))
-- \inst15|Add0~46\ = CARRY(( \inst15|damage:v_health[25]~q\ ) + ( VCC ) + ( \inst15|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[25]~q\,
	cin => \inst15|Add0~42\,
	sumout => \inst15|Add0~45_sumout\,
	cout => \inst15|Add0~46\);

-- Location: FF_X34_Y13_N17
\inst15|damage:v_health[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~45_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[25]~q\);

-- Location: MLABCELL_X34_Y13_N18
\inst15|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~49_sumout\ = SUM(( \inst15|damage:v_health[26]~q\ ) + ( VCC ) + ( \inst15|Add0~46\ ))
-- \inst15|Add0~50\ = CARRY(( \inst15|damage:v_health[26]~q\ ) + ( VCC ) + ( \inst15|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[26]~q\,
	cin => \inst15|Add0~46\,
	sumout => \inst15|Add0~49_sumout\,
	cout => \inst15|Add0~50\);

-- Location: FF_X34_Y13_N20
\inst15|damage:v_health[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~49_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[26]~q\);

-- Location: MLABCELL_X34_Y13_N21
\inst15|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~53_sumout\ = SUM(( \inst15|damage:v_health[27]~q\ ) + ( VCC ) + ( \inst15|Add0~50\ ))
-- \inst15|Add0~54\ = CARRY(( \inst15|damage:v_health[27]~q\ ) + ( VCC ) + ( \inst15|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_damage:v_health[27]~q\,
	cin => \inst15|Add0~50\,
	sumout => \inst15|Add0~53_sumout\,
	cout => \inst15|Add0~54\);

-- Location: FF_X34_Y13_N23
\inst15|damage:v_health[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~53_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[27]~q\);

-- Location: MLABCELL_X34_Y13_N42
\inst15|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Equal1~2_combout\ = ( !\inst15|damage:v_health[25]~q\ & ( !\inst15|damage:v_health[23]~q\ & ( (!\inst15|damage:v_health[27]~q\ & (!\inst15|damage:v_health[24]~q\ & (!\inst15|damage:v_health[26]~q\ & !\inst15|damage:v_health[22]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_damage:v_health[27]~q\,
	datab => \inst15|ALT_INV_damage:v_health[24]~q\,
	datac => \inst15|ALT_INV_damage:v_health[26]~q\,
	datad => \inst15|ALT_INV_damage:v_health[22]~q\,
	datae => \inst15|ALT_INV_damage:v_health[25]~q\,
	dataf => \inst15|ALT_INV_damage:v_health[23]~q\,
	combout => \inst15|Equal1~2_combout\);

-- Location: LABCELL_X35_Y13_N36
\inst15|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Equal1~0_combout\ = ( !\inst15|damage:v_health[3]~q\ & ( !\inst15|damage:v_health[4]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[4]~q\,
	dataf => \inst15|ALT_INV_damage:v_health[3]~q\,
	combout => \inst15|Equal1~0_combout\);

-- Location: LABCELL_X35_Y13_N48
\inst15|Equal1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Equal1~5_combout\ = ( !\inst15|damage:v_health[10]~q\ & ( !\inst15|damage:v_health[9]~q\ & ( (!\inst15|damage:v_health[13]~q\ & (!\inst15|damage:v_health[14]~q\ & (!\inst15|damage:v_health[15]~q\ & !\inst15|damage:v_health[11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_damage:v_health[13]~q\,
	datab => \inst15|ALT_INV_damage:v_health[14]~q\,
	datac => \inst15|ALT_INV_damage:v_health[15]~q\,
	datad => \inst15|ALT_INV_damage:v_health[11]~q\,
	datae => \inst15|ALT_INV_damage:v_health[10]~q\,
	dataf => \inst15|ALT_INV_damage:v_health[9]~q\,
	combout => \inst15|Equal1~5_combout\);

-- Location: MLABCELL_X34_Y13_N24
\inst15|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~9_sumout\ = SUM(( \inst15|damage:v_health[28]~q\ ) + ( VCC ) + ( \inst15|Add0~54\ ))
-- \inst15|Add0~10\ = CARRY(( \inst15|damage:v_health[28]~q\ ) + ( VCC ) + ( \inst15|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst15|ALT_INV_damage:v_health[28]~q\,
	cin => \inst15|Add0~54\,
	sumout => \inst15|Add0~9_sumout\,
	cout => \inst15|Add0~10\);

-- Location: FF_X34_Y13_N26
\inst15|damage:v_health[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~9_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[28]~q\);

-- Location: MLABCELL_X34_Y13_N27
\inst15|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~25_sumout\ = SUM(( \inst15|damage:v_health[29]~q\ ) + ( VCC ) + ( \inst15|Add0~10\ ))
-- \inst15|Add0~26\ = CARRY(( \inst15|damage:v_health[29]~q\ ) + ( VCC ) + ( \inst15|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[29]~q\,
	cin => \inst15|Add0~10\,
	sumout => \inst15|Add0~25_sumout\,
	cout => \inst15|Add0~26\);

-- Location: FF_X34_Y13_N29
\inst15|damage:v_health[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~25_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[29]~q\);

-- Location: MLABCELL_X34_Y13_N30
\inst15|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~21_sumout\ = SUM(( \inst15|damage:v_health[30]~q\ ) + ( VCC ) + ( \inst15|Add0~26\ ))
-- \inst15|Add0~22\ = CARRY(( \inst15|damage:v_health[30]~q\ ) + ( VCC ) + ( \inst15|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst15|ALT_INV_damage:v_health[30]~q\,
	cin => \inst15|Add0~26\,
	sumout => \inst15|Add0~21_sumout\,
	cout => \inst15|Add0~22\);

-- Location: FF_X34_Y13_N32
\inst15|damage:v_health[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~21_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[30]~q\);

-- Location: MLABCELL_X34_Y13_N33
\inst15|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Add0~17_sumout\ = SUM(( \inst15|damage:v_health[31]~q\ ) + ( VCC ) + ( \inst15|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_damage:v_health[31]~q\,
	cin => \inst15|Add0~22\,
	sumout => \inst15|Add0~17_sumout\);

-- Location: FF_X34_Y13_N35
\inst15|damage:v_health[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst15|Add0~17_sumout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	ena => \inst15|damage:v_health[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|damage:v_health[31]~q\);

-- Location: MLABCELL_X34_Y13_N48
\inst15|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Equal1~1_combout\ = ( !\inst15|damage:v_health[29]~q\ & ( !\inst15|damage:v_health[28]~q\ & ( (!\inst15|damage:v_health[31]~q\ & (!\inst15|damage:v_health[30]~q\ & (!\inst15|damage:v_health[12]~q\ & !\inst15|damage:v_health[2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_damage:v_health[31]~q\,
	datab => \inst15|ALT_INV_damage:v_health[30]~q\,
	datac => \inst15|ALT_INV_damage:v_health[12]~q\,
	datad => \inst15|ALT_INV_damage:v_health[2]~q\,
	datae => \inst15|ALT_INV_damage:v_health[29]~q\,
	dataf => \inst15|ALT_INV_damage:v_health[28]~q\,
	combout => \inst15|Equal1~1_combout\);

-- Location: LABCELL_X35_Y13_N6
\inst15|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Equal1~4_combout\ = ( !\inst15|damage:v_health[8]~q\ & ( \inst15|damage:v_health[0]~q\ & ( (!\inst15|damage:v_health[5]~q\ & (!\inst15|damage:v_health[6]~q\ & (\inst15|damage:v_health[1]~q\ & !\inst15|damage:v_health[7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_damage:v_health[5]~q\,
	datab => \inst15|ALT_INV_damage:v_health[6]~q\,
	datac => \inst15|ALT_INV_damage:v_health[1]~q\,
	datad => \inst15|ALT_INV_damage:v_health[7]~q\,
	datae => \inst15|ALT_INV_damage:v_health[8]~q\,
	dataf => \inst15|ALT_INV_damage:v_health[0]~q\,
	combout => \inst15|Equal1~4_combout\);

-- Location: LABCELL_X35_Y13_N42
\inst15|Equal1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|Equal1~6_combout\ = ( \inst15|Equal1~1_combout\ & ( \inst15|Equal1~4_combout\ & ( (\inst15|Equal1~3_combout\ & (\inst15|Equal1~2_combout\ & (\inst15|Equal1~0_combout\ & \inst15|Equal1~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_Equal1~3_combout\,
	datab => \inst15|ALT_INV_Equal1~2_combout\,
	datac => \inst15|ALT_INV_Equal1~0_combout\,
	datad => \inst15|ALT_INV_Equal1~5_combout\,
	datae => \inst15|ALT_INV_Equal1~1_combout\,
	dataf => \inst15|ALT_INV_Equal1~4_combout\,
	combout => \inst15|Equal1~6_combout\);

-- Location: LABCELL_X35_Y13_N39
\inst15|dead~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|dead~0_combout\ = ( \inst15|Equal1~6_combout\ ) # ( !\inst15|Equal1~6_combout\ & ( \inst15|dead~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_dead~q\,
	dataf => \inst15|ALT_INV_Equal1~6_combout\,
	combout => \inst15|dead~0_combout\);

-- Location: FF_X35_Y13_N38
\inst15|dead\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	asdata => \inst15|dead~0_combout\,
	sclr => \inst7|ALT_INV_Equal1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|dead~q\);

-- Location: LABCELL_X36_Y11_N21
\inst8|v_game_state~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|v_game_state~0_combout\ = ( \sw_gamemode~input_o\ & ( \btn_reset~input_o\ ) ) # ( !\sw_gamemode~input_o\ & ( (\inst15|dead~q\ & \btn_reset~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|ALT_INV_dead~q\,
	datac => \ALT_INV_btn_reset~input_o\,
	dataf => \ALT_INV_sw_gamemode~input_o\,
	combout => \inst8|v_game_state~0_combout\);

-- Location: FF_X36_Y11_N23
\inst8|game_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst8|v_game_state~0_combout\,
	ena => \inst8|game_state[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|game_state\(1));

-- Location: LABCELL_X35_Y11_N51
\inst7|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Equal1~0_combout\ = ( \inst8|game_state\(0) ) # ( !\inst8|game_state\(0) & ( \inst8|game_state\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_game_state\(1),
	dataf => \inst8|ALT_INV_game_state\(0),
	combout => \inst7|Equal1~0_combout\);

-- Location: FF_X36_Y11_N8
\inst6|bird_y_pos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_pos[5]~feeder_combout\,
	asdata => VCC,
	sload => \inst7|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_pos\(5));

-- Location: FF_X31_Y13_N59
\inst6|bird_y_pos[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_pos[3]~feeder_combout\,
	asdata => VCC,
	sload => \inst7|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_pos[3]~DUPLICATE_q\);

-- Location: FF_X31_Y14_N16
\inst6|bird_y_pos[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_pos[8]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst7|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_pos[8]~DUPLICATE_q\);

-- Location: LABCELL_X32_Y14_N57
\inst6|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan5~0_combout\ = ( \inst6|bird_y_pos\(7) & ( (\inst6|bird_y_pos[8]~DUPLICATE_q\ & (!\inst6|bird_y_pos\(9) & \inst6|bird_y_pos\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst6|ALT_INV_bird_y_pos[8]~DUPLICATE_q\,
	datac => \inst6|ALT_INV_bird_y_pos\(9),
	datad => \inst6|ALT_INV_bird_y_pos\(6),
	dataf => \inst6|ALT_INV_bird_y_pos\(7),
	combout => \inst6|LessThan5~0_combout\);

-- Location: LABCELL_X32_Y13_N21
\inst11|iready_set~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|iready_set~0_combout\ = ( \inst11|INCNT\(1) & ( (\inst11|INCNT\(3) & \inst11|READ_CHAR~q\) ) ) # ( !\inst11|INCNT\(1) & ( (\inst11|INCNT\(3) & (\inst11|READ_CHAR~q\ & ((\inst11|INCNT\(2)) # (\inst11|INCNT\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010011000000000001001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_INCNT\(0),
	datab => \inst11|ALT_INV_INCNT\(3),
	datac => \inst11|ALT_INV_INCNT\(2),
	datad => \inst11|ALT_INV_READ_CHAR~q\,
	dataf => \inst11|ALT_INV_INCNT\(1),
	combout => \inst11|iready_set~0_combout\);

-- Location: LABCELL_X31_Y12_N27
\inst11|PACKET_COUNT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|PACKET_COUNT[0]~1_combout\ = ( \inst11|LessThan1~0_combout\ & ( (!\inst11|mouse_state.WAIT_OUTPUT_READY~q\ & ((!\inst11|PACKET_COUNT\(0) & ((\inst11|READ_CHAR~q\))) # (\inst11|PACKET_COUNT\(0) & ((!\inst11|READ_CHAR~q\) # 
-- (\inst11|PACKET_COUNT\(1)))))) # (\inst11|mouse_state.WAIT_OUTPUT_READY~q\ & (((\inst11|PACKET_COUNT\(0))))) ) ) # ( !\inst11|LessThan1~0_combout\ & ( \inst11|PACKET_COUNT\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111101001110000111110100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	datab => \inst11|ALT_INV_PACKET_COUNT\(1),
	datac => \inst11|ALT_INV_PACKET_COUNT\(0),
	datad => \inst11|ALT_INV_READ_CHAR~q\,
	dataf => \inst11|ALT_INV_LessThan1~0_combout\,
	combout => \inst11|PACKET_COUNT[0]~1_combout\);

-- Location: FF_X31_Y12_N44
\inst11|PACKET_COUNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|PACKET_COUNT[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|PACKET_COUNT\(0));

-- Location: LABCELL_X31_Y12_N33
\inst11|PACKET_COUNT[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|PACKET_COUNT[1]~0_combout\ = ( \inst11|READ_CHAR~q\ & ( \inst11|LessThan1~0_combout\ & ( !\inst11|PACKET_COUNT\(1) $ (((!\inst11|PACKET_COUNT\(0)) # (\inst11|mouse_state.WAIT_OUTPUT_READY~q\))) ) ) ) # ( !\inst11|READ_CHAR~q\ & ( 
-- \inst11|LessThan1~0_combout\ & ( \inst11|PACKET_COUNT\(1) ) ) ) # ( \inst11|READ_CHAR~q\ & ( !\inst11|LessThan1~0_combout\ & ( \inst11|PACKET_COUNT\(1) ) ) ) # ( !\inst11|READ_CHAR~q\ & ( !\inst11|LessThan1~0_combout\ & ( \inst11|PACKET_COUNT\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110101101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_PACKET_COUNT\(0),
	datac => \inst11|ALT_INV_PACKET_COUNT\(1),
	datad => \inst11|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	datae => \inst11|ALT_INV_READ_CHAR~q\,
	dataf => \inst11|ALT_INV_LessThan1~0_combout\,
	combout => \inst11|PACKET_COUNT[1]~0_combout\);

-- Location: FF_X32_Y14_N50
\inst11|PACKET_COUNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|PACKET_COUNT[1]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|PACKET_COUNT\(1));

-- Location: LABCELL_X32_Y13_N9
\inst11|SHIFTIN[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|SHIFTIN[0]~0_combout\ = ( !\inst11|LessThan1~0_combout\ & ( (\inst11|READ_CHAR~q\ & !\inst11|mouse_state.WAIT_OUTPUT_READY~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_READ_CHAR~q\,
	datac => \inst11|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	dataf => \inst11|ALT_INV_LessThan1~0_combout\,
	combout => \inst11|SHIFTIN[0]~0_combout\);

-- Location: FF_X31_Y11_N46
\inst11|SHIFTIN[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \mouse_data~input_o\,
	sload => VCC,
	ena => \inst11|SHIFTIN[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|SHIFTIN\(8));

-- Location: FF_X31_Y13_N7
\inst11|SHIFTIN[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|SHIFTIN\(8),
	sload => VCC,
	ena => \inst11|SHIFTIN[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|SHIFTIN\(7));

-- Location: FF_X31_Y13_N14
\inst11|SHIFTIN[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|SHIFTIN\(7),
	sload => VCC,
	ena => \inst11|SHIFTIN[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|SHIFTIN\(6));

-- Location: FF_X31_Y13_N22
\inst11|SHIFTIN[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|SHIFTIN\(6),
	sload => VCC,
	ena => \inst11|SHIFTIN[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|SHIFTIN\(5));

-- Location: FF_X31_Y13_N17
\inst11|SHIFTIN[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|SHIFTIN\(5),
	sload => VCC,
	ena => \inst11|SHIFTIN[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|SHIFTIN\(4));

-- Location: FF_X31_Y13_N25
\inst11|SHIFTIN[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|SHIFTIN\(4),
	sload => VCC,
	ena => \inst11|SHIFTIN[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|SHIFTIN\(3));

-- Location: FF_X31_Y13_N11
\inst11|SHIFTIN[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|SHIFTIN\(3),
	sload => VCC,
	ena => \inst11|SHIFTIN[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|SHIFTIN\(2));

-- Location: FF_X31_Y13_N52
\inst11|SHIFTIN[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|SHIFTIN\(2),
	sload => VCC,
	ena => \inst11|SHIFTIN[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|SHIFTIN\(1));

-- Location: FF_X31_Y13_N20
\inst11|SHIFTIN[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|SHIFTIN\(1),
	sload => VCC,
	ena => \inst11|SHIFTIN[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|SHIFTIN\(0));

-- Location: LABCELL_X32_Y14_N0
\inst11|PACKET_CHAR1[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|PACKET_CHAR1[0]~1_combout\ = ( \inst11|mouse_state.WAIT_OUTPUT_READY~q\ & ( \inst11|SHIFTIN\(0) & ( \inst11|PACKET_CHAR1\(0) ) ) ) # ( !\inst11|mouse_state.WAIT_OUTPUT_READY~q\ & ( \inst11|SHIFTIN\(0) & ( (\inst11|PACKET_COUNT\(0)) # 
-- (\inst11|PACKET_CHAR1\(0)) ) ) ) # ( \inst11|mouse_state.WAIT_OUTPUT_READY~q\ & ( !\inst11|SHIFTIN\(0) & ( \inst11|PACKET_CHAR1\(0) ) ) ) # ( !\inst11|mouse_state.WAIT_OUTPUT_READY~q\ & ( !\inst11|SHIFTIN\(0) & ( (\inst11|PACKET_CHAR1\(0) & 
-- !\inst11|PACKET_COUNT\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110011001100110011111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_PACKET_CHAR1\(0),
	datad => \inst11|ALT_INV_PACKET_COUNT\(0),
	datae => \inst11|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	dataf => \inst11|ALT_INV_SHIFTIN\(0),
	combout => \inst11|PACKET_CHAR1[0]~1_combout\);

-- Location: LABCELL_X32_Y14_N30
\inst11|PACKET_CHAR1[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|PACKET_CHAR1[0]~0_combout\ = ( \inst11|PACKET_CHAR1[0]~1_combout\ & ( \inst11|PACKET_CHAR1\(0) ) ) # ( !\inst11|PACKET_CHAR1[0]~1_combout\ & ( \inst11|PACKET_CHAR1\(0) & ( ((!\inst11|iready_set~0_combout\) # ((!\inst11|READ_CHAR~q\ & 
-- !\mouse_data~input_o\))) # (\inst11|PACKET_COUNT\(1)) ) ) ) # ( \inst11|PACKET_CHAR1[0]~1_combout\ & ( !\inst11|PACKET_CHAR1\(0) & ( (!\inst11|PACKET_COUNT\(1) & (\inst11|iready_set~0_combout\ & ((\mouse_data~input_o\) # (\inst11|READ_CHAR~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000111000011111111100011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_READ_CHAR~q\,
	datab => \ALT_INV_mouse_data~input_o\,
	datac => \inst11|ALT_INV_PACKET_COUNT\(1),
	datad => \inst11|ALT_INV_iready_set~0_combout\,
	datae => \inst11|ALT_INV_PACKET_CHAR1[0]~1_combout\,
	dataf => \inst11|ALT_INV_PACKET_CHAR1\(0),
	combout => \inst11|PACKET_CHAR1[0]~0_combout\);

-- Location: FF_X32_Y14_N41
\inst11|PACKET_CHAR1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|PACKET_CHAR1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|PACKET_CHAR1\(0));

-- Location: LABCELL_X32_Y14_N54
\inst11|left_button~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|left_button~1_combout\ = ( \inst11|PACKET_CHAR1\(0) & ( ((!\inst11|mouse_state.WAIT_OUTPUT_READY~q\ & \inst11|PACKET_COUNT\(0))) # (\inst11|left_button~q\) ) ) # ( !\inst11|PACKET_CHAR1\(0) & ( (\inst11|left_button~q\ & 
-- ((!\inst11|PACKET_COUNT\(0)) # (\inst11|mouse_state.WAIT_OUTPUT_READY~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000101010101010000010101010101111101010101010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_left_button~q\,
	datac => \inst11|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	datad => \inst11|ALT_INV_PACKET_COUNT\(0),
	dataf => \inst11|ALT_INV_PACKET_CHAR1\(0),
	combout => \inst11|left_button~1_combout\);

-- Location: LABCELL_X32_Y14_N12
\inst11|left_button~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|left_button~0_combout\ = ( \inst11|left_button~1_combout\ & ( \inst11|left_button~q\ ) ) # ( !\inst11|left_button~1_combout\ & ( \inst11|left_button~q\ & ( (!\inst11|iready_set~0_combout\) # ((!\inst11|PACKET_COUNT\(1)) # ((!\mouse_data~input_o\ & 
-- !\inst11|READ_CHAR~q\))) ) ) ) # ( \inst11|left_button~1_combout\ & ( !\inst11|left_button~q\ & ( (\inst11|iready_set~0_combout\ & (\inst11|PACKET_COUNT\(1) & ((\inst11|READ_CHAR~q\) # (\mouse_data~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001001111111111111011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_mouse_data~input_o\,
	datab => \inst11|ALT_INV_iready_set~0_combout\,
	datac => \inst11|ALT_INV_READ_CHAR~q\,
	datad => \inst11|ALT_INV_PACKET_COUNT\(1),
	datae => \inst11|ALT_INV_left_button~1_combout\,
	dataf => \inst11|ALT_INV_left_button~q\,
	combout => \inst11|left_button~0_combout\);

-- Location: FF_X32_Y14_N20
\inst11|left_button\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst11|left_button~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|left_button~q\);

-- Location: LABCELL_X32_Y14_N45
\inst6|bird_y_motion~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_y_motion~1_combout\ = ( \inst11|left_button~q\ ) # ( !\inst11|left_button~q\ & ( (!\inst6|LessThan5~0_combout\) # ((!\inst6|bird_y_pos\(5) & ((!\inst6|bird_y_pos\(4)) # (!\inst6|bird_y_pos[3]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001000111111111100100011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_bird_y_pos\(4),
	datab => \inst6|ALT_INV_bird_y_pos\(5),
	datac => \inst6|ALT_INV_bird_y_pos[3]~DUPLICATE_q\,
	datad => \inst6|ALT_INV_LessThan5~0_combout\,
	dataf => \inst11|ALT_INV_left_button~q\,
	combout => \inst6|bird_y_motion~1_combout\);

-- Location: LABCELL_X32_Y14_N42
\inst6|LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan4~0_combout\ = ( !\inst6|bird_y_pos[8]~DUPLICATE_q\ & ( (!\inst6|bird_y_pos\(4) & (!\inst6|bird_y_pos\(5) & (!\inst6|bird_y_pos\(6) & !\inst6|bird_y_pos\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_bird_y_pos\(4),
	datab => \inst6|ALT_INV_bird_y_pos\(5),
	datac => \inst6|ALT_INV_bird_y_pos\(6),
	datad => \inst6|ALT_INV_bird_y_pos\(7),
	dataf => \inst6|ALT_INV_bird_y_pos[8]~DUPLICATE_q\,
	combout => \inst6|LessThan4~0_combout\);

-- Location: LABCELL_X32_Y14_N9
\inst6|bird_y_motion[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_y_motion[1]~2_combout\ = ( \inst6|LessThan4~0_combout\ & ( \inst11|left_button~q\ & ( (!\inst6|bird_y_pos\(9) & (\inst6|bird_y_pos\(3) & ((\inst8|game_state\(1)) # (\inst8|game_state\(0))))) ) ) ) # ( !\inst6|LessThan4~0_combout\ & ( 
-- \inst11|left_button~q\ & ( (!\inst6|bird_y_pos\(9) & ((\inst8|game_state\(1)) # (\inst8|game_state\(0)))) ) ) ) # ( \inst6|LessThan4~0_combout\ & ( !\inst11|left_button~q\ & ( (\inst8|game_state\(1)) # (\inst8|game_state\(0)) ) ) ) # ( 
-- !\inst6|LessThan4~0_combout\ & ( !\inst11|left_button~q\ & ( (\inst8|game_state\(1)) # (\inst8|game_state\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101001100010011000000000001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_game_state\(0),
	datab => \inst6|ALT_INV_bird_y_pos\(9),
	datac => \inst8|ALT_INV_game_state\(1),
	datad => \inst6|ALT_INV_bird_y_pos\(3),
	datae => \inst6|ALT_INV_LessThan4~0_combout\,
	dataf => \inst11|ALT_INV_left_button~q\,
	combout => \inst6|bird_y_motion[1]~2_combout\);

-- Location: FF_X32_Y14_N47
\inst6|bird_y_motion[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_motion~1_combout\,
	ena => \inst6|bird_y_motion[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_motion\(1));

-- Location: LABCELL_X32_Y14_N27
\inst6|bird_y_motion~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_y_motion~3_combout\ = ( \inst6|LessThan5~0_combout\ & ( \inst6|bird_y_pos\(4) & ( (!\inst6|bird_y_pos\(5) & (!\inst11|left_button~q\ & !\inst6|bird_y_pos[3]~DUPLICATE_q\)) ) ) ) # ( !\inst6|LessThan5~0_combout\ & ( \inst6|bird_y_pos\(4) & ( 
-- !\inst11|left_button~q\ ) ) ) # ( \inst6|LessThan5~0_combout\ & ( !\inst6|bird_y_pos\(4) & ( (!\inst6|bird_y_pos\(5) & !\inst11|left_button~q\) ) ) ) # ( !\inst6|LessThan5~0_combout\ & ( !\inst6|bird_y_pos\(4) & ( !\inst11|left_button~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100100010001000100011001100110011001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_bird_y_pos\(5),
	datab => \inst11|ALT_INV_left_button~q\,
	datac => \inst6|ALT_INV_bird_y_pos[3]~DUPLICATE_q\,
	datae => \inst6|ALT_INV_LessThan5~0_combout\,
	dataf => \inst6|ALT_INV_bird_y_pos\(4),
	combout => \inst6|bird_y_motion~3_combout\);

-- Location: FF_X32_Y14_N28
\inst6|bird_y_motion[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_motion~3_combout\,
	ena => \inst6|bird_y_motion[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_motion\(0));

-- Location: LABCELL_X31_Y14_N30
\inst6|Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add6~33_sumout\ = SUM(( \inst6|bird_y_pos\(0) ) + ( \inst6|bird_y_motion\(0) ) + ( !VCC ))
-- \inst6|Add6~34\ = CARRY(( \inst6|bird_y_pos\(0) ) + ( \inst6|bird_y_motion\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_bird_y_pos\(0),
	datac => \inst6|ALT_INV_bird_y_motion\(0),
	cin => GND,
	sumout => \inst6|Add6~33_sumout\,
	cout => \inst6|Add6~34\);

-- Location: LABCELL_X31_Y14_N18
\inst6|bird_y_pos[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_y_pos[0]~feeder_combout\ = \inst6|Add6~33_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst6|ALT_INV_Add6~33_sumout\,
	combout => \inst6|bird_y_pos[0]~feeder_combout\);

-- Location: FF_X31_Y14_N20
\inst6|bird_y_pos[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_pos[0]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst7|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_pos\(0));

-- Location: LABCELL_X31_Y14_N33
\inst6|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add6~29_sumout\ = SUM(( \inst6|bird_y_pos[1]~DUPLICATE_q\ ) + ( \inst6|bird_y_motion\(1) ) + ( \inst6|Add6~34\ ))
-- \inst6|Add6~30\ = CARRY(( \inst6|bird_y_pos[1]~DUPLICATE_q\ ) + ( \inst6|bird_y_motion\(1) ) + ( \inst6|Add6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst6|ALT_INV_bird_y_pos[1]~DUPLICATE_q\,
	dataf => \inst6|ALT_INV_bird_y_motion\(1),
	cin => \inst6|Add6~34\,
	sumout => \inst6|Add6~29_sumout\,
	cout => \inst6|Add6~30\);

-- Location: LABCELL_X31_Y14_N27
\inst6|bird_y_pos[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_y_pos[1]~feeder_combout\ = \inst6|Add6~29_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst6|ALT_INV_Add6~29_sumout\,
	combout => \inst6|bird_y_pos[1]~feeder_combout\);

-- Location: FF_X31_Y14_N28
\inst6|bird_y_pos[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_pos[1]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst7|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_pos[1]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y14_N36
\inst6|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add6~25_sumout\ = SUM(( \inst6|bird_y_pos\(2) ) + ( GND ) + ( \inst6|Add6~30\ ))
-- \inst6|Add6~26\ = CARRY(( \inst6|bird_y_pos\(2) ) + ( GND ) + ( \inst6|Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst6|ALT_INV_bird_y_pos\(2),
	cin => \inst6|Add6~30\,
	sumout => \inst6|Add6~25_sumout\,
	cout => \inst6|Add6~26\);

-- Location: LABCELL_X31_Y14_N12
\inst6|bird_y_pos[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_y_pos[2]~feeder_combout\ = \inst6|Add6~25_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst6|ALT_INV_Add6~25_sumout\,
	combout => \inst6|bird_y_pos[2]~feeder_combout\);

-- Location: FF_X31_Y14_N14
\inst6|bird_y_pos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_pos[2]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst7|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_pos\(2));

-- Location: LABCELL_X31_Y14_N39
\inst6|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add6~21_sumout\ = SUM(( \inst6|bird_y_motion\(3) ) + ( \inst6|bird_y_pos\(3) ) + ( \inst6|Add6~26\ ))
-- \inst6|Add6~22\ = CARRY(( \inst6|bird_y_motion\(3) ) + ( \inst6|bird_y_pos\(3) ) + ( \inst6|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst6|ALT_INV_bird_y_pos\(3),
	datad => \inst6|ALT_INV_bird_y_motion\(3),
	cin => \inst6|Add6~26\,
	sumout => \inst6|Add6~21_sumout\,
	cout => \inst6|Add6~22\);

-- Location: LABCELL_X31_Y13_N57
\inst6|bird_y_pos[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_y_pos[3]~feeder_combout\ = \inst6|Add6~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst6|ALT_INV_Add6~21_sumout\,
	combout => \inst6|bird_y_pos[3]~feeder_combout\);

-- Location: FF_X31_Y13_N58
\inst6|bird_y_pos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_pos[3]~feeder_combout\,
	asdata => VCC,
	sload => \inst7|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_pos\(3));

-- Location: LABCELL_X31_Y14_N42
\inst6|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add6~17_sumout\ = SUM(( \inst6|bird_y_pos\(4) ) + ( \inst6|bird_y_motion\(3) ) + ( \inst6|Add6~22\ ))
-- \inst6|Add6~18\ = CARRY(( \inst6|bird_y_pos\(4) ) + ( \inst6|bird_y_motion\(3) ) + ( \inst6|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_bird_y_motion\(3),
	datad => \inst6|ALT_INV_bird_y_pos\(4),
	cin => \inst6|Add6~22\,
	sumout => \inst6|Add6~17_sumout\,
	cout => \inst6|Add6~18\);

-- Location: LABCELL_X31_Y14_N6
\inst6|bird_y_pos[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_y_pos[4]~feeder_combout\ = \inst6|Add6~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst6|ALT_INV_Add6~17_sumout\,
	combout => \inst6|bird_y_pos[4]~feeder_combout\);

-- Location: FF_X31_Y14_N7
\inst6|bird_y_pos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_pos[4]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst7|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_pos\(4));

-- Location: LABCELL_X31_Y14_N45
\inst6|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add6~13_sumout\ = SUM(( \inst6|bird_y_motion\(3) ) + ( \inst6|bird_y_pos[5]~DUPLICATE_q\ ) + ( \inst6|Add6~18\ ))
-- \inst6|Add6~14\ = CARRY(( \inst6|bird_y_motion\(3) ) + ( \inst6|bird_y_pos[5]~DUPLICATE_q\ ) + ( \inst6|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst6|ALT_INV_bird_y_pos[5]~DUPLICATE_q\,
	datad => \inst6|ALT_INV_bird_y_motion\(3),
	cin => \inst6|Add6~18\,
	sumout => \inst6|Add6~13_sumout\,
	cout => \inst6|Add6~14\);

-- Location: LABCELL_X36_Y11_N6
\inst6|bird_y_pos[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_y_pos[5]~feeder_combout\ = \inst6|Add6~13_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst6|ALT_INV_Add6~13_sumout\,
	combout => \inst6|bird_y_pos[5]~feeder_combout\);

-- Location: FF_X36_Y11_N7
\inst6|bird_y_pos[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_pos[5]~feeder_combout\,
	asdata => VCC,
	sload => \inst7|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_pos[5]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y14_N48
\inst6|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add6~9_sumout\ = SUM(( \inst6|bird_y_pos\(6) ) + ( \inst6|bird_y_motion\(3) ) + ( \inst6|Add6~14\ ))
-- \inst6|Add6~10\ = CARRY(( \inst6|bird_y_pos\(6) ) + ( \inst6|bird_y_motion\(3) ) + ( \inst6|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_bird_y_motion\(3),
	datad => \inst6|ALT_INV_bird_y_pos\(6),
	cin => \inst6|Add6~14\,
	sumout => \inst6|Add6~9_sumout\,
	cout => \inst6|Add6~10\);

-- Location: LABCELL_X32_Y11_N30
\inst6|bird_y_pos[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_y_pos[6]~feeder_combout\ = \inst6|Add6~9_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst6|ALT_INV_Add6~9_sumout\,
	combout => \inst6|bird_y_pos[6]~feeder_combout\);

-- Location: FF_X32_Y11_N31
\inst6|bird_y_pos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_pos[6]~feeder_combout\,
	asdata => VCC,
	sload => \inst7|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_pos\(6));

-- Location: LABCELL_X31_Y14_N51
\inst6|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add6~5_sumout\ = SUM(( \inst6|bird_y_pos\(7) ) + ( \inst6|bird_y_motion\(3) ) + ( \inst6|Add6~10\ ))
-- \inst6|Add6~6\ = CARRY(( \inst6|bird_y_pos\(7) ) + ( \inst6|bird_y_motion\(3) ) + ( \inst6|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_bird_y_motion\(3),
	datac => \inst6|ALT_INV_bird_y_pos\(7),
	cin => \inst6|Add6~10\,
	sumout => \inst6|Add6~5_sumout\,
	cout => \inst6|Add6~6\);

-- Location: LABCELL_X31_Y14_N9
\inst6|bird_y_pos[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_y_pos[7]~feeder_combout\ = \inst6|Add6~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst6|ALT_INV_Add6~5_sumout\,
	combout => \inst6|bird_y_pos[7]~feeder_combout\);

-- Location: FF_X31_Y14_N11
\inst6|bird_y_pos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_pos[7]~feeder_combout\,
	asdata => VCC,
	sload => \inst7|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_pos\(7));

-- Location: LABCELL_X31_Y14_N54
\inst6|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add6~1_sumout\ = SUM(( \inst6|bird_y_motion\(3) ) + ( \inst6|bird_y_pos\(8) ) + ( \inst6|Add6~6\ ))
-- \inst6|Add6~2\ = CARRY(( \inst6|bird_y_motion\(3) ) + ( \inst6|bird_y_pos\(8) ) + ( \inst6|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst6|ALT_INV_bird_y_pos\(8),
	datad => \inst6|ALT_INV_bird_y_motion\(3),
	cin => \inst6|Add6~6\,
	sumout => \inst6|Add6~1_sumout\,
	cout => \inst6|Add6~2\);

-- Location: LABCELL_X31_Y14_N57
\inst6|Add6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add6~37_sumout\ = SUM(( \inst6|bird_y_motion\(3) ) + ( \inst6|bird_y_pos\(9) ) + ( \inst6|Add6~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_bird_y_pos\(9),
	datad => \inst6|ALT_INV_bird_y_motion\(3),
	cin => \inst6|Add6~2\,
	sumout => \inst6|Add6~37_sumout\);

-- Location: LABCELL_X31_Y14_N21
\inst6|bird_y_pos[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_y_pos[9]~feeder_combout\ = \inst6|Add6~37_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst6|ALT_INV_Add6~37_sumout\,
	combout => \inst6|bird_y_pos[9]~feeder_combout\);

-- Location: FF_X31_Y14_N23
\inst6|bird_y_pos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_pos[9]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst7|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_pos\(9));

-- Location: LABCELL_X31_Y14_N24
\inst6|bird_y_motion~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_y_motion~0_combout\ = ( \inst11|left_button~q\ & ( ((!\inst6|bird_y_pos\(9) & ((!\inst6|LessThan4~0_combout\) # (\inst6|bird_y_pos\(3))))) # (\inst6|bird_y_motion\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101111001011111010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_bird_y_pos\(9),
	datab => \inst6|ALT_INV_bird_y_pos\(3),
	datac => \inst6|ALT_INV_bird_y_motion\(3),
	datad => \inst6|ALT_INV_LessThan4~0_combout\,
	dataf => \inst11|ALT_INV_left_button~q\,
	combout => \inst6|bird_y_motion~0_combout\);

-- Location: FF_X31_Y14_N2
\inst6|bird_y_motion[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	asdata => \inst6|bird_y_motion~0_combout\,
	sload => VCC,
	ena => \inst7|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_motion\(3));

-- Location: LABCELL_X31_Y14_N15
\inst6|bird_y_pos[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_y_pos[8]~feeder_combout\ = \inst6|Add6~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst6|ALT_INV_Add6~1_sumout\,
	combout => \inst6|bird_y_pos[8]~feeder_combout\);

-- Location: FF_X31_Y14_N17
\inst6|bird_y_pos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_pos[8]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst7|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_pos\(8));

-- Location: MLABCELL_X34_Y11_N27
\inst6|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan2~0_combout\ = ( \inst6|bird_y_pos\(8) & ( !\inst6|Add2~0_combout\ $ (\inst3|pixel_row\(8)) ) ) # ( !\inst6|bird_y_pos\(8) & ( !\inst6|Add2~0_combout\ $ (!\inst3|pixel_row\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst6|ALT_INV_Add2~0_combout\,
	datac => \inst3|ALT_INV_pixel_row\(8),
	dataf => \inst6|ALT_INV_bird_y_pos\(8),
	combout => \inst6|LessThan2~0_combout\);

-- Location: FF_X31_Y14_N8
\inst6|bird_y_pos[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_pos[4]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst7|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_pos[4]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y13_N30
\inst6|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add3~17_sumout\ = SUM(( \inst6|bird_y_pos[4]~DUPLICATE_q\ ) + ( \inst6|bird_y_pos[3]~DUPLICATE_q\ ) + ( !VCC ))
-- \inst6|Add3~18\ = CARRY(( \inst6|bird_y_pos[4]~DUPLICATE_q\ ) + ( \inst6|bird_y_pos[3]~DUPLICATE_q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst6|ALT_INV_bird_y_pos[3]~DUPLICATE_q\,
	datad => \inst6|ALT_INV_bird_y_pos[4]~DUPLICATE_q\,
	cin => GND,
	sumout => \inst6|Add3~17_sumout\,
	cout => \inst6|Add3~18\);

-- Location: LABCELL_X31_Y13_N33
\inst6|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add3~13_sumout\ = SUM(( \inst6|bird_y_pos[5]~DUPLICATE_q\ ) + ( GND ) + ( \inst6|Add3~18\ ))
-- \inst6|Add3~14\ = CARRY(( \inst6|bird_y_pos[5]~DUPLICATE_q\ ) + ( GND ) + ( \inst6|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst6|ALT_INV_bird_y_pos[5]~DUPLICATE_q\,
	cin => \inst6|Add3~18\,
	sumout => \inst6|Add3~13_sumout\,
	cout => \inst6|Add3~14\);

-- Location: LABCELL_X31_Y13_N36
\inst6|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add3~9_sumout\ = SUM(( \inst6|bird_y_pos\(6) ) + ( GND ) + ( \inst6|Add3~14\ ))
-- \inst6|Add3~10\ = CARRY(( \inst6|bird_y_pos\(6) ) + ( GND ) + ( \inst6|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst6|ALT_INV_bird_y_pos\(6),
	cin => \inst6|Add3~14\,
	sumout => \inst6|Add3~9_sumout\,
	cout => \inst6|Add3~10\);

-- Location: LABCELL_X31_Y13_N39
\inst6|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add3~5_sumout\ = SUM(( \inst6|bird_y_pos\(7) ) + ( GND ) + ( \inst6|Add3~10\ ))
-- \inst6|Add3~6\ = CARRY(( \inst6|bird_y_pos\(7) ) + ( GND ) + ( \inst6|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst6|ALT_INV_bird_y_pos\(7),
	cin => \inst6|Add3~10\,
	sumout => \inst6|Add3~5_sumout\,
	cout => \inst6|Add3~6\);

-- Location: LABCELL_X31_Y13_N42
\inst6|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add3~1_sumout\ = SUM(( \inst6|bird_y_pos\(8) ) + ( GND ) + ( \inst6|Add3~6\ ))
-- \inst6|Add3~2\ = CARRY(( \inst6|bird_y_pos\(8) ) + ( GND ) + ( \inst6|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst6|ALT_INV_bird_y_pos\(8),
	cin => \inst6|Add3~6\,
	sumout => \inst6|Add3~1_sumout\,
	cout => \inst6|Add3~2\);

-- Location: LABCELL_X32_Y13_N12
\inst6|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan3~0_combout\ = !\inst3|pixel_row\(8) $ (!\inst6|Add3~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_pixel_row\(8),
	datad => \inst6|ALT_INV_Add3~1_sumout\,
	combout => \inst6|LessThan3~0_combout\);

-- Location: FF_X31_Y14_N19
\inst6|bird_y_pos[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_pos[0]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst7|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_pos[0]~DUPLICATE_q\);

-- Location: FF_X31_Y14_N13
\inst6|bird_y_pos[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_pos[2]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst7|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_pos[2]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y14_N36
\inst6|LessThan3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan3~3_combout\ = ( \inst6|bird_y_pos[0]~DUPLICATE_q\ & ( \inst6|bird_y_pos[2]~DUPLICATE_q\ & ( (\inst3|pixel_row\(2) & (!\inst6|bird_y_pos[1]~DUPLICATE_q\ & \inst3|pixel_row\(1))) ) ) ) # ( !\inst6|bird_y_pos[0]~DUPLICATE_q\ & ( 
-- \inst6|bird_y_pos[2]~DUPLICATE_q\ & ( (\inst3|pixel_row\(2) & ((!\inst3|pixel_row\(0) & (!\inst6|bird_y_pos[1]~DUPLICATE_q\ & \inst3|pixel_row\(1))) # (\inst3|pixel_row\(0) & ((!\inst6|bird_y_pos[1]~DUPLICATE_q\) # (\inst3|pixel_row\(1)))))) ) ) ) # ( 
-- \inst6|bird_y_pos[0]~DUPLICATE_q\ & ( !\inst6|bird_y_pos[2]~DUPLICATE_q\ & ( ((!\inst6|bird_y_pos[1]~DUPLICATE_q\ & \inst3|pixel_row\(1))) # (\inst3|pixel_row\(2)) ) ) ) # ( !\inst6|bird_y_pos[0]~DUPLICATE_q\ & ( !\inst6|bird_y_pos[2]~DUPLICATE_q\ & ( 
-- ((!\inst3|pixel_row\(0) & (!\inst6|bird_y_pos[1]~DUPLICATE_q\ & \inst3|pixel_row\(1))) # (\inst3|pixel_row\(0) & ((!\inst6|bird_y_pos[1]~DUPLICATE_q\) # (\inst3|pixel_row\(1))))) # (\inst3|pixel_row\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001111110111001100111111001100010000001100010000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_row\(0),
	datab => \inst3|ALT_INV_pixel_row\(2),
	datac => \inst6|ALT_INV_bird_y_pos[1]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_pixel_row\(1),
	datae => \inst6|ALT_INV_bird_y_pos[0]~DUPLICATE_q\,
	dataf => \inst6|ALT_INV_bird_y_pos[2]~DUPLICATE_q\,
	combout => \inst6|LessThan3~3_combout\);

-- Location: LABCELL_X31_Y13_N3
\inst6|LessThan3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan3~4_combout\ = ( \inst6|Add3~17_sumout\ & ( (\inst3|pixel_row[4]~DUPLICATE_q\ & ((!\inst6|LessThan3~3_combout\ & (\inst3|pixel_row\(3) & \inst6|bird_y_pos[3]~DUPLICATE_q\)) # (\inst6|LessThan3~3_combout\ & 
-- ((\inst6|bird_y_pos[3]~DUPLICATE_q\) # (\inst3|pixel_row\(3)))))) ) ) # ( !\inst6|Add3~17_sumout\ & ( ((!\inst6|LessThan3~3_combout\ & (\inst3|pixel_row\(3) & \inst6|bird_y_pos[3]~DUPLICATE_q\)) # (\inst6|LessThan3~3_combout\ & 
-- ((\inst6|bird_y_pos[3]~DUPLICATE_q\) # (\inst3|pixel_row\(3))))) # (\inst3|pixel_row[4]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011111111111000101111111111100000000000101110000000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_LessThan3~3_combout\,
	datab => \inst3|ALT_INV_pixel_row\(3),
	datac => \inst6|ALT_INV_bird_y_pos[3]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	dataf => \inst6|ALT_INV_Add3~17_sumout\,
	combout => \inst6|LessThan3~4_combout\);

-- Location: LABCELL_X31_Y13_N27
\inst6|LessThan3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan3~2_combout\ = ( !\inst3|pixel_row\(7) & ( \inst6|Add3~5_sumout\ ) ) # ( \inst3|pixel_row\(7) & ( !\inst6|Add3~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst3|ALT_INV_pixel_row\(7),
	dataf => \inst6|ALT_INV_Add3~5_sumout\,
	combout => \inst6|LessThan3~2_combout\);

-- Location: LABCELL_X31_Y13_N48
\inst6|LessThan3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan3~5_combout\ = ( !\inst6|LessThan3~2_combout\ & ( \inst6|Add3~13_sumout\ & ( (!\inst3|pixel_row\(6) & (\inst6|LessThan3~4_combout\ & (!\inst6|Add3~9_sumout\ & \inst3|pixel_row\(5)))) # (\inst3|pixel_row\(6) & ((!\inst6|Add3~9_sumout\) # 
-- ((\inst6|LessThan3~4_combout\ & \inst3|pixel_row\(5))))) ) ) ) # ( !\inst6|LessThan3~2_combout\ & ( !\inst6|Add3~13_sumout\ & ( (!\inst3|pixel_row\(6) & (!\inst6|Add3~9_sumout\ & ((\inst3|pixel_row\(5)) # (\inst6|LessThan3~4_combout\)))) # 
-- (\inst3|pixel_row\(6) & (((!\inst6|Add3~9_sumout\) # (\inst3|pixel_row\(5))) # (\inst6|LessThan3~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000111110011000000000000000000110000011100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_LessThan3~4_combout\,
	datab => \inst3|ALT_INV_pixel_row\(6),
	datac => \inst6|ALT_INV_Add3~9_sumout\,
	datad => \inst3|ALT_INV_pixel_row\(5),
	datae => \inst6|ALT_INV_LessThan3~2_combout\,
	dataf => \inst6|ALT_INV_Add3~13_sumout\,
	combout => \inst6|LessThan3~5_combout\);

-- Location: LABCELL_X32_Y12_N0
\inst6|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add2~1_combout\ = ( \inst3|pixel_row\(7) & ( \inst3|pixel_row\(6) & ( (!\inst3|pixel_row\(3)) # ((!\inst3|pixel_row\(5)) # (!\inst3|pixel_row\(4))) ) ) ) # ( !\inst3|pixel_row\(7) & ( \inst3|pixel_row\(6) & ( (\inst3|pixel_row\(3) & 
-- (\inst3|pixel_row\(5) & \inst3|pixel_row\(4))) ) ) ) # ( \inst3|pixel_row\(7) & ( !\inst3|pixel_row\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000100011111111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_row\(3),
	datab => \inst3|ALT_INV_pixel_row\(5),
	datad => \inst3|ALT_INV_pixel_row\(4),
	datae => \inst3|ALT_INV_pixel_row\(7),
	dataf => \inst3|ALT_INV_pixel_row\(6),
	combout => \inst6|Add2~1_combout\);

-- Location: LABCELL_X32_Y12_N12
\inst6|Add2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add2~2_combout\ = !\inst3|pixel_row\(6) $ (((!\inst3|pixel_row\(3)) # ((!\inst3|pixel_row\(5)) # (!\inst3|pixel_row\(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011110000011110001111000001111000111100000111100011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_row\(3),
	datab => \inst3|ALT_INV_pixel_row\(5),
	datac => \inst3|ALT_INV_pixel_row\(6),
	datad => \inst3|ALT_INV_pixel_row\(4),
	combout => \inst6|Add2~2_combout\);

-- Location: LABCELL_X32_Y12_N51
\inst6|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan2~1_combout\ = ( \inst3|pixel_row\(3) & ( (\inst6|bird_y_pos\(5) & (!\inst3|pixel_row\(5) $ (\inst3|pixel_row\(4)))) ) ) # ( !\inst3|pixel_row\(3) & ( (\inst6|bird_y_pos\(5) & !\inst3|pixel_row\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000001010000010100000101000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_bird_y_pos\(5),
	datab => \inst3|ALT_INV_pixel_row\(5),
	datac => \inst3|ALT_INV_pixel_row\(4),
	dataf => \inst3|ALT_INV_pixel_row\(3),
	combout => \inst6|LessThan2~1_combout\);

-- Location: FF_X31_Y14_N29
\inst6|bird_y_pos[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_pos[1]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst7|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_pos\(1));

-- Location: LABCELL_X31_Y14_N3
\inst6|LessThan2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan2~3_combout\ = ( \inst3|pixel_row\(2) & ( \inst6|bird_y_pos\(0) & ( (\inst6|bird_y_pos\(2) & ((!\inst3|pixel_row\(1) & ((!\inst3|pixel_row\(0)) # (\inst6|bird_y_pos\(1)))) # (\inst3|pixel_row\(1) & (!\inst3|pixel_row\(0) & 
-- \inst6|bird_y_pos\(1))))) ) ) ) # ( !\inst3|pixel_row\(2) & ( \inst6|bird_y_pos\(0) & ( ((!\inst3|pixel_row\(1) & ((!\inst3|pixel_row\(0)) # (\inst6|bird_y_pos\(1)))) # (\inst3|pixel_row\(1) & (!\inst3|pixel_row\(0) & \inst6|bird_y_pos\(1)))) # 
-- (\inst6|bird_y_pos\(2)) ) ) ) # ( \inst3|pixel_row\(2) & ( !\inst6|bird_y_pos\(0) & ( (!\inst3|pixel_row\(1) & (\inst6|bird_y_pos\(2) & \inst6|bird_y_pos\(1))) ) ) ) # ( !\inst3|pixel_row\(2) & ( !\inst6|bird_y_pos\(0) & ( ((!\inst3|pixel_row\(1) & 
-- \inst6|bird_y_pos\(1))) # (\inst6|bird_y_pos\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101111000000000000101010001111111011110000100000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_row\(1),
	datab => \inst3|ALT_INV_pixel_row\(0),
	datac => \inst6|ALT_INV_bird_y_pos\(2),
	datad => \inst6|ALT_INV_bird_y_pos\(1),
	datae => \inst3|ALT_INV_pixel_row\(2),
	dataf => \inst6|ALT_INV_bird_y_pos\(0),
	combout => \inst6|LessThan2~3_combout\);

-- Location: LABCELL_X31_Y12_N0
\inst6|LessThan2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan2~2_combout\ = ( \inst6|bird_y_pos\(5) & ( !\inst3|pixel_row\(5) $ (((\inst3|pixel_row[4]~DUPLICATE_q\ & \inst3|pixel_row\(3)))) ) ) # ( !\inst6|bird_y_pos\(5) & ( !\inst3|pixel_row\(5) $ (((!\inst3|pixel_row[4]~DUPLICATE_q\) # 
-- (!\inst3|pixel_row\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111010000001011111101011111010000001011111101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_pixel_row\(3),
	datad => \inst3|ALT_INV_pixel_row\(5),
	dataf => \inst6|ALT_INV_bird_y_pos\(5),
	combout => \inst6|LessThan2~2_combout\);

-- Location: LABCELL_X31_Y12_N18
\inst6|LessThan2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan2~4_combout\ = ( !\inst6|LessThan2~2_combout\ & ( \inst6|bird_y_pos[3]~DUPLICATE_q\ & ( (!\inst3|pixel_row[4]~DUPLICATE_q\ & (((!\inst3|pixel_row\(3) & \inst6|LessThan2~3_combout\)) # (\inst6|bird_y_pos[4]~DUPLICATE_q\))) # 
-- (\inst3|pixel_row[4]~DUPLICATE_q\ & (((\inst6|bird_y_pos[4]~DUPLICATE_q\ & \inst6|LessThan2~3_combout\)) # (\inst3|pixel_row\(3)))) ) ) ) # ( !\inst6|LessThan2~2_combout\ & ( !\inst6|bird_y_pos[3]~DUPLICATE_q\ & ( (!\inst3|pixel_row[4]~DUPLICATE_q\ & 
-- (\inst6|bird_y_pos[4]~DUPLICATE_q\ & ((!\inst3|pixel_row\(3)) # (\inst6|LessThan2~3_combout\)))) # (\inst3|pixel_row[4]~DUPLICATE_q\ & (\inst3|pixel_row\(3) & ((\inst6|LessThan2~3_combout\) # (\inst6|bird_y_pos[4]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100011101000000000000000000011101100111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_row\(3),
	datab => \inst3|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	datac => \inst6|ALT_INV_bird_y_pos[4]~DUPLICATE_q\,
	datad => \inst6|ALT_INV_LessThan2~3_combout\,
	datae => \inst6|ALT_INV_LessThan2~2_combout\,
	dataf => \inst6|ALT_INV_bird_y_pos[3]~DUPLICATE_q\,
	combout => \inst6|LessThan2~4_combout\);

-- Location: LABCELL_X31_Y12_N54
\inst6|LessThan2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan2~5_combout\ = ( \inst6|LessThan2~1_combout\ & ( \inst6|LessThan2~4_combout\ & ( (!\inst6|bird_y_pos\(7) & (((\inst6|Add2~2_combout\ & !\inst6|bird_y_pos\(6))) # (\inst6|Add2~1_combout\))) # (\inst6|bird_y_pos\(7) & (\inst6|Add2~1_combout\ 
-- & (\inst6|Add2~2_combout\ & !\inst6|bird_y_pos\(6)))) ) ) ) # ( !\inst6|LessThan2~1_combout\ & ( \inst6|LessThan2~4_combout\ & ( (!\inst6|bird_y_pos\(7) & (((\inst6|Add2~2_combout\ & !\inst6|bird_y_pos\(6))) # (\inst6|Add2~1_combout\))) # 
-- (\inst6|bird_y_pos\(7) & (\inst6|Add2~1_combout\ & (\inst6|Add2~2_combout\ & !\inst6|bird_y_pos\(6)))) ) ) ) # ( \inst6|LessThan2~1_combout\ & ( !\inst6|LessThan2~4_combout\ & ( (!\inst6|bird_y_pos\(7) & (((\inst6|Add2~2_combout\ & 
-- !\inst6|bird_y_pos\(6))) # (\inst6|Add2~1_combout\))) # (\inst6|bird_y_pos\(7) & (\inst6|Add2~1_combout\ & (\inst6|Add2~2_combout\ & !\inst6|bird_y_pos\(6)))) ) ) ) # ( !\inst6|LessThan2~1_combout\ & ( !\inst6|LessThan2~4_combout\ & ( 
-- (!\inst6|bird_y_pos\(7) & (((!\inst6|bird_y_pos\(6)) # (\inst6|Add2~2_combout\)) # (\inst6|Add2~1_combout\))) # (\inst6|bird_y_pos\(7) & (\inst6|Add2~1_combout\ & ((!\inst6|bird_y_pos\(6)) # (\inst6|Add2~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101100101011001010110010001000101011001000100010101100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_bird_y_pos\(7),
	datab => \inst6|ALT_INV_Add2~1_combout\,
	datac => \inst6|ALT_INV_Add2~2_combout\,
	datad => \inst6|ALT_INV_bird_y_pos\(6),
	datae => \inst6|ALT_INV_LessThan2~1_combout\,
	dataf => \inst6|ALT_INV_LessThan2~4_combout\,
	combout => \inst6|LessThan2~5_combout\);

-- Location: MLABCELL_X34_Y10_N0
\inst6|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add0~21_sumout\ = SUM(( \inst3|pixel_column\(4) ) + ( \inst3|pixel_column\(3) ) + ( !VCC ))
-- \inst6|Add0~22\ = CARRY(( \inst3|pixel_column\(4) ) + ( \inst3|pixel_column\(3) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_pixel_column\(3),
	datac => \inst3|ALT_INV_pixel_column\(4),
	cin => GND,
	sumout => \inst6|Add0~21_sumout\,
	cout => \inst6|Add0~22\);

-- Location: MLABCELL_X34_Y10_N3
\inst6|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add0~25_sumout\ = SUM(( \inst3|pixel_column\(5) ) + ( GND ) + ( \inst6|Add0~22\ ))
-- \inst6|Add0~26\ = CARRY(( \inst3|pixel_column\(5) ) + ( GND ) + ( \inst6|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_column\(5),
	cin => \inst6|Add0~22\,
	sumout => \inst6|Add0~25_sumout\,
	cout => \inst6|Add0~26\);

-- Location: MLABCELL_X34_Y10_N6
\inst6|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add0~17_sumout\ = SUM(( \inst3|pixel_column\(6) ) + ( GND ) + ( \inst6|Add0~26\ ))
-- \inst6|Add0~18\ = CARRY(( \inst3|pixel_column\(6) ) + ( GND ) + ( \inst6|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_pixel_column\(6),
	cin => \inst6|Add0~26\,
	sumout => \inst6|Add0~17_sumout\,
	cout => \inst6|Add0~18\);

-- Location: MLABCELL_X34_Y10_N9
\inst6|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add0~5_sumout\ = SUM(( \inst3|pixel_column\(7) ) + ( GND ) + ( \inst6|Add0~18\ ))
-- \inst6|Add0~6\ = CARRY(( \inst3|pixel_column\(7) ) + ( GND ) + ( \inst6|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_column\(7),
	cin => \inst6|Add0~18\,
	sumout => \inst6|Add0~5_sumout\,
	cout => \inst6|Add0~6\);

-- Location: MLABCELL_X34_Y10_N12
\inst6|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add0~9_sumout\ = SUM(( \inst3|pixel_column\(8) ) + ( GND ) + ( \inst6|Add0~6\ ))
-- \inst6|Add0~10\ = CARRY(( \inst3|pixel_column\(8) ) + ( GND ) + ( \inst6|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_pixel_column\(8),
	cin => \inst6|Add0~6\,
	sumout => \inst6|Add0~9_sumout\,
	cout => \inst6|Add0~10\);

-- Location: MLABCELL_X34_Y10_N51
\inst6|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan0~1_combout\ = ( !\inst3|pixel_column\(2) & ( \inst3|pixel_column\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_pixel_column\(3),
	dataf => \inst3|ALT_INV_pixel_column\(2),
	combout => \inst6|LessThan0~1_combout\);

-- Location: MLABCELL_X34_Y10_N15
\inst6|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add0~13_sumout\ = SUM(( \inst3|pixel_column\(9) ) + ( GND ) + ( \inst6|Add0~10\ ))
-- \inst6|Add0~14\ = CARRY(( \inst3|pixel_column\(9) ) + ( GND ) + ( \inst6|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_column\(9),
	cin => \inst6|Add0~10\,
	sumout => \inst6|Add0~13_sumout\,
	cout => \inst6|Add0~14\);

-- Location: MLABCELL_X34_Y10_N42
\inst6|bird_on~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_on~3_combout\ = ( \inst6|Add0~21_sumout\ & ( !\inst6|Add0~5_sumout\ & ( (!\inst6|Add0~25_sumout\ & (!\inst6|Add0~9_sumout\ & !\inst6|Add0~13_sumout\)) ) ) ) # ( !\inst6|Add0~21_sumout\ & ( !\inst6|Add0~5_sumout\ & ( (!\inst6|Add0~9_sumout\ & 
-- (!\inst6|Add0~13_sumout\ & ((!\inst6|Add0~25_sumout\) # (\inst6|LessThan0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_Add0~25_sumout\,
	datab => \inst6|ALT_INV_Add0~9_sumout\,
	datac => \inst6|ALT_INV_LessThan0~1_combout\,
	datad => \inst6|ALT_INV_Add0~13_sumout\,
	datae => \inst6|ALT_INV_Add0~21_sumout\,
	dataf => \inst6|ALT_INV_Add0~5_sumout\,
	combout => \inst6|bird_on~3_combout\);

-- Location: MLABCELL_X34_Y10_N18
\inst6|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add0~1_sumout\ = SUM(( GND ) + ( GND ) + ( \inst6|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst6|Add0~14\,
	sumout => \inst6|Add0~1_sumout\);

-- Location: LABCELL_X31_Y13_N0
\inst6|LessThan3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan3~6_combout\ = ( !\inst6|Add3~1_sumout\ & ( \inst3|pixel_row\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_pixel_row\(8),
	dataf => \inst6|ALT_INV_Add3~1_sumout\,
	combout => \inst6|LessThan3~6_combout\);

-- Location: MLABCELL_X34_Y10_N36
\inst6|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan0~0_combout\ = ( !\inst6|Add0~5_sumout\ & ( (!\inst6|Add0~13_sumout\ & (!\inst6|Add0~9_sumout\ & !\inst6|Add0~17_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_Add0~13_sumout\,
	datab => \inst6|ALT_INV_Add0~9_sumout\,
	datac => \inst6|ALT_INV_Add0~17_sumout\,
	dataf => \inst6|ALT_INV_Add0~5_sumout\,
	combout => \inst6|LessThan0~0_combout\);

-- Location: MLABCELL_X34_Y10_N54
\inst6|bird_on~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_on~1_combout\ = ( \inst3|pixel_column\(5) & ( \inst3|pixel_column\(4) & ( \inst3|pixel_column\(6) ) ) ) # ( \inst3|pixel_column\(5) & ( !\inst3|pixel_column\(4) & ( (\inst3|pixel_column\(2) & (\inst3|pixel_column\(3) & (\inst3|pixel_column\(1) 
-- & \inst3|pixel_column\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_column\(2),
	datab => \inst3|ALT_INV_pixel_column\(3),
	datac => \inst3|ALT_INV_pixel_column\(1),
	datad => \inst3|ALT_INV_pixel_column\(6),
	datae => \inst3|ALT_INV_pixel_column\(5),
	dataf => \inst3|ALT_INV_pixel_column\(4),
	combout => \inst6|bird_on~1_combout\);

-- Location: MLABCELL_X34_Y10_N24
\inst6|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan1~0_combout\ = ( \inst3|pixel_column\(2) & ( (\inst3|pixel_column\(5) & (\inst3|pixel_column\(6) & (\inst3|pixel_column\(0) & \inst3|pixel_column\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_column\(5),
	datab => \inst3|ALT_INV_pixel_column\(6),
	datac => \inst3|ALT_INV_pixel_column\(0),
	datad => \inst3|ALT_INV_pixel_column\(3),
	dataf => \inst3|ALT_INV_pixel_column\(2),
	combout => \inst6|LessThan1~0_combout\);

-- Location: FF_X31_Y14_N22
\inst6|bird_y_pos[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|vert_sync~q\,
	d => \inst6|bird_y_pos[9]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst7|ALT_INV_Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|bird_y_pos[9]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y10_N48
\inst6|bird_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_on~0_combout\ = ( !\inst6|bird_y_pos[9]~DUPLICATE_q\ & ( (!\inst3|pixel_column\(7) & (!\inst3|pixel_column\(9) & !\inst3|pixel_column\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_column\(7),
	datac => \inst3|ALT_INV_pixel_column\(9),
	datad => \inst3|ALT_INV_pixel_column\(8),
	dataf => \inst6|ALT_INV_bird_y_pos[9]~DUPLICATE_q\,
	combout => \inst6|bird_on~0_combout\);

-- Location: MLABCELL_X34_Y10_N30
\inst6|bird_on~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_on~2_combout\ = ( \inst6|bird_y_pos\(8) & ( \inst6|bird_on~0_combout\ & ( (!\inst6|bird_on~1_combout\ & (!\inst6|LessThan1~0_combout\ & (!\inst6|Add2~0_combout\ $ (!\inst3|pixel_row\(8))))) ) ) ) # ( !\inst6|bird_y_pos\(8) & ( 
-- \inst6|bird_on~0_combout\ & ( (!\inst6|bird_on~1_combout\ & (!\inst6|LessThan1~0_combout\ & ((!\inst6|Add2~0_combout\) # (!\inst3|pixel_row\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000100000000100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_Add2~0_combout\,
	datab => \inst6|ALT_INV_bird_on~1_combout\,
	datac => \inst6|ALT_INV_LessThan1~0_combout\,
	datad => \inst3|ALT_INV_pixel_row\(8),
	datae => \inst6|ALT_INV_bird_y_pos\(8),
	dataf => \inst6|ALT_INV_bird_on~0_combout\,
	combout => \inst6|bird_on~2_combout\);

-- Location: LABCELL_X31_Y13_N45
\inst6|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Add3~21_sumout\ = SUM(( \inst6|bird_y_pos[9]~DUPLICATE_q\ ) + ( GND ) + ( \inst6|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_bird_y_pos[9]~DUPLICATE_q\,
	cin => \inst6|Add3~2\,
	sumout => \inst6|Add3~21_sumout\);

-- Location: LABCELL_X32_Y13_N3
\inst6|bird_on~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_on~4_combout\ = ( \inst6|bird_on~2_combout\ & ( !\inst6|Add3~21_sumout\ & ( (!\inst6|bird_on~3_combout\ & (!\inst6|Add0~1_sumout\ & (!\inst6|LessThan3~6_combout\ & !\inst6|LessThan0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_bird_on~3_combout\,
	datab => \inst6|ALT_INV_Add0~1_sumout\,
	datac => \inst6|ALT_INV_LessThan3~6_combout\,
	datad => \inst6|ALT_INV_LessThan0~0_combout\,
	datae => \inst6|ALT_INV_bird_on~2_combout\,
	dataf => \inst6|ALT_INV_Add3~21_sumout\,
	combout => \inst6|bird_on~4_combout\);

-- Location: LABCELL_X31_Y13_N9
\inst6|LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan3~1_combout\ = ( !\inst6|Add3~5_sumout\ & ( \inst3|pixel_row\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_pixel_row\(7),
	dataf => \inst6|ALT_INV_Add3~5_sumout\,
	combout => \inst6|LessThan3~1_combout\);

-- Location: LABCELL_X32_Y13_N39
\inst6|bird_on\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|bird_on~combout\ = ( \inst6|bird_on~4_combout\ & ( \inst6|LessThan3~1_combout\ & ( (\inst6|LessThan3~0_combout\ & ((\inst6|LessThan2~5_combout\) # (\inst6|LessThan2~0_combout\))) ) ) ) # ( \inst6|bird_on~4_combout\ & ( !\inst6|LessThan3~1_combout\ 
-- & ( (!\inst6|LessThan2~0_combout\ & (\inst6|LessThan2~5_combout\ & ((!\inst6|LessThan3~5_combout\) # (\inst6|LessThan3~0_combout\)))) # (\inst6|LessThan2~0_combout\ & (((!\inst6|LessThan3~5_combout\)) # (\inst6|LessThan3~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100011111001100000000000000000001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_LessThan2~0_combout\,
	datab => \inst6|ALT_INV_LessThan3~0_combout\,
	datac => \inst6|ALT_INV_LessThan3~5_combout\,
	datad => \inst6|ALT_INV_LessThan2~5_combout\,
	datae => \inst6|ALT_INV_bird_on~4_combout\,
	dataf => \inst6|ALT_INV_LessThan3~1_combout\,
	combout => \inst6|bird_on~combout\);

-- Location: FF_X32_Y12_N23
\inst3|video_on_h\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|LessThan6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|video_on_h~q\);

-- Location: FF_X34_Y13_N41
\inst3|video_on_v\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst3|LessThan7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|video_on_v~q\);

-- Location: LABCELL_X32_Y12_N21
\inst3|video_on\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|video_on~combout\ = ( \inst3|video_on_v~q\ & ( \inst3|video_on_h~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_video_on_h~q\,
	dataf => \inst3|ALT_INV_video_on_v~q\,
	combout => \inst3|video_on~combout\);

-- Location: LABCELL_X36_Y12_N48
\inst2|LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan4~0_combout\ = ( \inst2|Move_Pipe:v_height_gap[1]~q\ & ( \inst2|Move_Pipe:v_height_gap[0]~q\ & ( (!\inst2|Add4~29_sumout\ & ((!\inst3|pixel_row\(0)) # ((\inst3|pixel_row\(1)) # (\inst2|Move_Pipe:v_height_gap[2]~q\)))) # 
-- (\inst2|Add4~29_sumout\ & (\inst2|Move_Pipe:v_height_gap[2]~q\ & ((!\inst3|pixel_row\(0)) # (\inst3|pixel_row\(1))))) ) ) ) # ( !\inst2|Move_Pipe:v_height_gap[1]~q\ & ( \inst2|Move_Pipe:v_height_gap[0]~q\ & ( (!\inst2|Add4~29_sumout\ & 
-- (((!\inst3|pixel_row\(0) & \inst3|pixel_row\(1))) # (\inst2|Move_Pipe:v_height_gap[2]~q\))) # (\inst2|Add4~29_sumout\ & (!\inst3|pixel_row\(0) & (\inst2|Move_Pipe:v_height_gap[2]~q\ & \inst3|pixel_row\(1)))) ) ) ) # ( \inst2|Move_Pipe:v_height_gap[1]~q\ & 
-- ( !\inst2|Move_Pipe:v_height_gap[0]~q\ & ( (!\inst2|Add4~29_sumout\ & ((\inst3|pixel_row\(1)) # (\inst2|Move_Pipe:v_height_gap[2]~q\))) # (\inst2|Add4~29_sumout\ & (\inst2|Move_Pipe:v_height_gap[2]~q\ & \inst3|pixel_row\(1))) ) ) ) # ( 
-- !\inst2|Move_Pipe:v_height_gap[1]~q\ & ( !\inst2|Move_Pipe:v_height_gap[0]~q\ & ( (!\inst2|Add4~29_sumout\ & \inst2|Move_Pipe:v_height_gap[2]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010101010111100001010100011101000111010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Add4~29_sumout\,
	datab => \inst3|ALT_INV_pixel_row\(0),
	datac => \inst2|ALT_INV_Move_Pipe:v_height_gap[2]~q\,
	datad => \inst3|ALT_INV_pixel_row\(1),
	datae => \inst2|ALT_INV_Move_Pipe:v_height_gap[1]~q\,
	dataf => \inst2|ALT_INV_Move_Pipe:v_height_gap[0]~q\,
	combout => \inst2|LessThan4~0_combout\);

-- Location: MLABCELL_X34_Y11_N9
\inst2|LessThan4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan4~1_combout\ = ( \inst2|LessThan4~0_combout\ & ( \inst2|Add4~21_sumout\ & ( (!\inst2|Move_Pipe:v_height_gap[4]~q\ & ((!\inst2|Add4~25_sumout\) # (\inst2|Move_Pipe:v_height_gap[3]~q\))) ) ) ) # ( !\inst2|LessThan4~0_combout\ & ( 
-- \inst2|Add4~21_sumout\ & ( (\inst2|Move_Pipe:v_height_gap[3]~q\ & (!\inst2|Add4~25_sumout\ & !\inst2|Move_Pipe:v_height_gap[4]~q\)) ) ) ) # ( \inst2|LessThan4~0_combout\ & ( !\inst2|Add4~21_sumout\ & ( ((!\inst2|Add4~25_sumout\) # 
-- (!\inst2|Move_Pipe:v_height_gap[4]~q\)) # (\inst2|Move_Pipe:v_height_gap[3]~q\) ) ) ) # ( !\inst2|LessThan4~0_combout\ & ( !\inst2|Add4~21_sumout\ & ( (!\inst2|Move_Pipe:v_height_gap[4]~q\) # ((\inst2|Move_Pipe:v_height_gap[3]~q\ & 
-- !\inst2|Add4~25_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010011110100111111011111110101000000010000001101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Move_Pipe:v_height_gap[3]~q\,
	datab => \inst2|ALT_INV_Add4~25_sumout\,
	datac => \inst2|ALT_INV_Move_Pipe:v_height_gap[4]~q\,
	datae => \inst2|ALT_INV_LessThan4~0_combout\,
	dataf => \inst2|ALT_INV_Add4~21_sumout\,
	combout => \inst2|LessThan4~1_combout\);

-- Location: LABCELL_X35_Y12_N18
\inst2|LessThan4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan4~2_combout\ = ( \inst2|Add4~13_sumout\ & ( (!\inst2|Move_Pipe:v_height_gap[6]~q\ & ((!\inst2|Move_Pipe:v_height_gap[5]~q\ & ((!\inst2|Add4~17_sumout\) # (\inst2|LessThan4~1_combout\))) # (\inst2|Move_Pipe:v_height_gap[5]~q\ & 
-- (!\inst2|Add4~17_sumout\ & \inst2|LessThan4~1_combout\)))) ) ) # ( !\inst2|Add4~13_sumout\ & ( (!\inst2|Move_Pipe:v_height_gap[6]~q\) # ((!\inst2|Move_Pipe:v_height_gap[5]~q\ & ((!\inst2|Add4~17_sumout\) # (\inst2|LessThan4~1_combout\))) # 
-- (\inst2|Move_Pipe:v_height_gap[5]~q\ & (!\inst2|Add4~17_sumout\ & \inst2|LessThan4~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100011111110111110001111111010000000111000001000000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Move_Pipe:v_height_gap[5]~q\,
	datab => \inst2|ALT_INV_Add4~17_sumout\,
	datac => \inst2|ALT_INV_Move_Pipe:v_height_gap[6]~q\,
	datad => \inst2|ALT_INV_LessThan4~1_combout\,
	dataf => \inst2|ALT_INV_Add4~13_sumout\,
	combout => \inst2|LessThan4~2_combout\);

-- Location: LABCELL_X32_Y12_N30
\inst2|pipe_on~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|pipe_on~2_combout\ = ( \inst2|Move_Pipe:v_height_gap[8]~q\ & ( \inst2|Add4~9_sumout\ & ( (!\inst2|Add4~1_sumout\ & ((!\inst2|Add4~5_sumout\) # ((\inst2|LessThan4~2_combout\ & !\inst2|Move_Pipe:v_height_gap[7]~q\)))) ) ) ) # ( 
-- !\inst2|Move_Pipe:v_height_gap[8]~q\ & ( \inst2|Add4~9_sumout\ & ( (!\inst2|Add4~5_sumout\ & (\inst2|LessThan4~2_combout\ & (!\inst2|Move_Pipe:v_height_gap[7]~q\ & !\inst2|Add4~1_sumout\))) ) ) ) # ( \inst2|Move_Pipe:v_height_gap[8]~q\ & ( 
-- !\inst2|Add4~9_sumout\ & ( (!\inst2|Add4~1_sumout\ & ((!\inst2|Add4~5_sumout\) # ((!\inst2|Move_Pipe:v_height_gap[7]~q\) # (\inst2|LessThan4~2_combout\)))) ) ) ) # ( !\inst2|Move_Pipe:v_height_gap[8]~q\ & ( !\inst2|Add4~9_sumout\ & ( 
-- (!\inst2|Add4~5_sumout\ & (!\inst2|Add4~1_sumout\ & ((!\inst2|Move_Pipe:v_height_gap[7]~q\) # (\inst2|LessThan4~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001000000000111110110000000000100000000000001011101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Add4~5_sumout\,
	datab => \inst2|ALT_INV_LessThan4~2_combout\,
	datac => \inst2|ALT_INV_Move_Pipe:v_height_gap[7]~q\,
	datad => \inst2|ALT_INV_Add4~1_sumout\,
	datae => \inst2|ALT_INV_Move_Pipe:v_height_gap[8]~q\,
	dataf => \inst2|ALT_INV_Add4~9_sumout\,
	combout => \inst2|pipe_on~2_combout\);

-- Location: LABCELL_X32_Y12_N54
\inst2|LessThan5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan5~2_combout\ = !\inst2|Move_Pipe:v_height_gap[6]~q\ $ (\inst2|Add5~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111111110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Move_Pipe:v_height_gap[6]~q\,
	datad => \inst2|ALT_INV_Add5~13_sumout\,
	combout => \inst2|LessThan5~2_combout\);

-- Location: LABCELL_X36_Y12_N15
\inst2|LessThan5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan5~5_combout\ = ( \inst2|Move_Pipe:v_height_gap[4]~q\ & ( \inst2|Add5~21_sumout\ & ( (!\inst2|LessThan5~2_combout\ & ((\inst2|Add5~17_sumout\) # (\inst2|Move_Pipe:v_height_gap[5]~q\))) ) ) ) # ( !\inst2|Move_Pipe:v_height_gap[4]~q\ & ( 
-- \inst2|Add5~21_sumout\ & ( (!\inst2|LessThan5~2_combout\ & ((!\inst2|Move_Pipe:v_height_gap[5]~q\ & (\inst2|LessThan5~4_combout\ & \inst2|Add5~17_sumout\)) # (\inst2|Move_Pipe:v_height_gap[5]~q\ & ((\inst2|Add5~17_sumout\) # 
-- (\inst2|LessThan5~4_combout\))))) ) ) ) # ( \inst2|Move_Pipe:v_height_gap[4]~q\ & ( !\inst2|Add5~21_sumout\ & ( (!\inst2|LessThan5~2_combout\ & ((!\inst2|Move_Pipe:v_height_gap[5]~q\ & (\inst2|LessThan5~4_combout\ & \inst2|Add5~17_sumout\)) # 
-- (\inst2|Move_Pipe:v_height_gap[5]~q\ & ((\inst2|Add5~17_sumout\) # (\inst2|LessThan5~4_combout\))))) ) ) ) # ( !\inst2|Move_Pipe:v_height_gap[4]~q\ & ( !\inst2|Add5~21_sumout\ & ( (!\inst2|LessThan5~2_combout\ & (\inst2|Move_Pipe:v_height_gap[5]~q\ & 
-- \inst2|Add5~17_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000100010101000000010001010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_LessThan5~2_combout\,
	datab => \inst2|ALT_INV_Move_Pipe:v_height_gap[5]~q\,
	datac => \inst2|ALT_INV_LessThan5~4_combout\,
	datad => \inst2|ALT_INV_Add5~17_sumout\,
	datae => \inst2|ALT_INV_Move_Pipe:v_height_gap[4]~q\,
	dataf => \inst2|ALT_INV_Add5~21_sumout\,
	combout => \inst2|LessThan5~5_combout\);

-- Location: LABCELL_X31_Y12_N9
\inst2|LessThan5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan5~1_combout\ = ( \inst2|Move_Pipe:v_height_gap[6]~q\ & ( \inst2|Add5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Add5~13_sumout\,
	dataf => \inst2|ALT_INV_Move_Pipe:v_height_gap[6]~q\,
	combout => \inst2|LessThan5~1_combout\);

-- Location: LABCELL_X32_Y12_N36
\inst2|pipe_on~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|pipe_on~1_combout\ = ( \inst2|Add5~9_sumout\ & ( \inst2|LessThan5~0_combout\ & ( \inst2|pipe_on~0_combout\ ) ) ) # ( !\inst2|Add5~9_sumout\ & ( \inst2|LessThan5~0_combout\ & ( \inst2|pipe_on~0_combout\ ) ) ) # ( \inst2|Add5~9_sumout\ & ( 
-- !\inst2|LessThan5~0_combout\ & ( (\inst2|pipe_on~0_combout\ & (!\inst2|LessThan5~5_combout\ & (!\inst2|Move_Pipe:v_height_gap[7]~q\ & !\inst2|LessThan5~1_combout\))) ) ) ) # ( !\inst2|Add5~9_sumout\ & ( !\inst2|LessThan5~0_combout\ & ( 
-- (\inst2|pipe_on~0_combout\ & ((!\inst2|Move_Pipe:v_height_gap[7]~q\) # ((!\inst2|LessThan5~5_combout\ & !\inst2|LessThan5~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010000010000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pipe_on~0_combout\,
	datab => \inst2|ALT_INV_LessThan5~5_combout\,
	datac => \inst2|ALT_INV_Move_Pipe:v_height_gap[7]~q\,
	datad => \inst2|ALT_INV_LessThan5~1_combout\,
	datae => \inst2|ALT_INV_Add5~9_sumout\,
	dataf => \inst2|ALT_INV_LessThan5~0_combout\,
	combout => \inst2|pipe_on~1_combout\);

-- Location: LABCELL_X31_Y10_N33
\inst2|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan1~0_combout\ = ( \inst3|pixel_column\(7) & ( !\inst2|Add1~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Add1~13_sumout\,
	dataf => \inst3|ALT_INV_pixel_column\(7),
	combout => \inst2|LessThan1~0_combout\);

-- Location: LABCELL_X31_Y10_N36
\inst2|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan1~1_combout\ = ( \inst3|pixel_column\(7) & ( !\inst2|Add1~13_sumout\ ) ) # ( !\inst3|pixel_column\(7) & ( \inst2|Add1~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_Add1~13_sumout\,
	dataf => \inst3|ALT_INV_pixel_column\(7),
	combout => \inst2|LessThan1~1_combout\);

-- Location: LABCELL_X31_Y10_N39
\inst2|LessThan1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan1~3_combout\ = ( \inst2|Add1~29_sumout\ & ( (!\inst2|Add1~25_sumout\ & (((\inst3|pixel_column\(3) & \inst2|LessThan1~2_combout\)) # (\inst3|pixel_column\(4)))) # (\inst2|Add1~25_sumout\ & (\inst3|pixel_column\(3) & (\inst3|pixel_column\(4) 
-- & \inst2|LessThan1~2_combout\))) ) ) # ( !\inst2|Add1~29_sumout\ & ( (!\inst2|Add1~25_sumout\ & (((\inst2|LessThan1~2_combout\) # (\inst3|pixel_column\(4))) # (\inst3|pixel_column\(3)))) # (\inst2|Add1~25_sumout\ & (\inst3|pixel_column\(4) & 
-- ((\inst2|LessThan1~2_combout\) # (\inst3|pixel_column\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101110101111001010111010111100001010001010110000101000101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Add1~25_sumout\,
	datab => \inst3|ALT_INV_pixel_column\(3),
	datac => \inst3|ALT_INV_pixel_column\(4),
	datad => \inst2|ALT_INV_LessThan1~2_combout\,
	dataf => \inst2|ALT_INV_Add1~29_sumout\,
	combout => \inst2|LessThan1~3_combout\);

-- Location: LABCELL_X31_Y10_N42
\inst2|LessThan1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan1~4_combout\ = ( \inst2|Add1~21_sumout\ & ( \inst3|pixel_column\(5) & ( (!\inst2|LessThan1~1_combout\ & ((!\inst2|Add1~17_sumout\ & ((\inst2|LessThan1~3_combout\) # (\inst3|pixel_column\(6)))) # (\inst2|Add1~17_sumout\ & 
-- (\inst3|pixel_column\(6) & \inst2|LessThan1~3_combout\)))) ) ) ) # ( !\inst2|Add1~21_sumout\ & ( \inst3|pixel_column\(5) & ( (!\inst2|LessThan1~1_combout\ & ((!\inst2|Add1~17_sumout\) # (\inst3|pixel_column\(6)))) ) ) ) # ( \inst2|Add1~21_sumout\ & ( 
-- !\inst3|pixel_column\(5) & ( (!\inst2|LessThan1~1_combout\ & (!\inst2|Add1~17_sumout\ & \inst3|pixel_column\(6))) ) ) ) # ( !\inst2|Add1~21_sumout\ & ( !\inst3|pixel_column\(5) & ( (!\inst2|LessThan1~1_combout\ & ((!\inst2|Add1~17_sumout\ & 
-- ((\inst2|LessThan1~3_combout\) # (\inst3|pixel_column\(6)))) # (\inst2|Add1~17_sumout\ & (\inst3|pixel_column\(6) & \inst2|LessThan1~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001010000010000000100010001010100010100000100010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_LessThan1~1_combout\,
	datab => \inst2|ALT_INV_Add1~17_sumout\,
	datac => \inst3|ALT_INV_pixel_column\(6),
	datad => \inst2|ALT_INV_LessThan1~3_combout\,
	datae => \inst2|ALT_INV_Add1~21_sumout\,
	dataf => \inst3|ALT_INV_pixel_column\(5),
	combout => \inst2|LessThan1~4_combout\);

-- Location: LABCELL_X31_Y10_N48
\inst2|pipe_on~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|pipe_on~3_combout\ = ( \inst3|pixel_column\(9) & ( \inst3|pixel_column\(8) & ( (!\inst2|LessThan1~0_combout\ & (!\inst2|LessThan1~4_combout\ & (\inst2|Add1~5_sumout\ & \inst2|Add1~9_sumout\))) ) ) ) # ( !\inst3|pixel_column\(9) & ( 
-- \inst3|pixel_column\(8) & ( ((!\inst2|LessThan1~0_combout\ & (!\inst2|LessThan1~4_combout\ & \inst2|Add1~9_sumout\))) # (\inst2|Add1~5_sumout\) ) ) ) # ( \inst3|pixel_column\(9) & ( !\inst3|pixel_column\(8) & ( (\inst2|Add1~5_sumout\ & 
-- (((!\inst2|LessThan1~0_combout\ & !\inst2|LessThan1~4_combout\)) # (\inst2|Add1~9_sumout\))) ) ) ) # ( !\inst3|pixel_column\(9) & ( !\inst3|pixel_column\(8) & ( (((!\inst2|LessThan1~0_combout\ & !\inst2|LessThan1~4_combout\)) # (\inst2|Add1~9_sumout\)) # 
-- (\inst2|Add1~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111111111111000010000000111100001111100011110000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_LessThan1~0_combout\,
	datab => \inst2|ALT_INV_LessThan1~4_combout\,
	datac => \inst2|ALT_INV_Add1~5_sumout\,
	datad => \inst2|ALT_INV_Add1~9_sumout\,
	datae => \inst3|ALT_INV_pixel_column\(9),
	dataf => \inst3|ALT_INV_pixel_column\(8),
	combout => \inst2|pipe_on~3_combout\);

-- Location: LABCELL_X32_Y10_N42
\inst2|pipe_on~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|pipe_on~7_combout\ = ( \inst2|pipe_on~3_combout\ & ( \inst2|Add1~1_sumout\ & ( (\inst2|pipe_on~6_combout\ & (((!\inst2|pipe_on~1_combout\ & !\inst2|Add5~1_sumout\)) # (\inst2|pipe_on~2_combout\))) ) ) ) # ( !\inst2|pipe_on~3_combout\ & ( 
-- \inst2|Add1~1_sumout\ & ( (\inst2|pipe_on~6_combout\ & (((!\inst2|pipe_on~1_combout\ & !\inst2|Add5~1_sumout\)) # (\inst2|pipe_on~2_combout\))) ) ) ) # ( \inst2|pipe_on~3_combout\ & ( !\inst2|Add1~1_sumout\ & ( (\inst2|pipe_on~6_combout\ & 
-- (((!\inst2|pipe_on~1_combout\ & !\inst2|Add5~1_sumout\)) # (\inst2|pipe_on~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100010001000100110001000100010011000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pipe_on~2_combout\,
	datab => \inst2|ALT_INV_pipe_on~6_combout\,
	datac => \inst2|ALT_INV_pipe_on~1_combout\,
	datad => \inst2|ALT_INV_Add5~1_sumout\,
	datae => \inst2|ALT_INV_pipe_on~3_combout\,
	dataf => \inst2|ALT_INV_Add1~1_sumout\,
	combout => \inst2|pipe_on~7_combout\);

-- Location: LABCELL_X35_Y13_N12
\inst3|blue_out[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|blue_out[3]~0_combout\ = ( \inst8|game_state\(1) & ( \inst15|damage:invincibility_on~q\ & ( (\inst3|video_on~combout\ & (!\inst8|game_state\(0) & ((!\inst2|pipe_on~7_combout\) # (\inst6|bird_on~combout\)))) ) ) ) # ( !\inst8|game_state\(1) & ( 
-- \inst15|damage:invincibility_on~q\ & ( (\inst3|video_on~combout\ & (\inst8|game_state\(0) & ((!\inst2|pipe_on~7_combout\) # (\inst6|bird_on~combout\)))) ) ) ) # ( \inst8|game_state\(1) & ( !\inst15|damage:invincibility_on~q\ & ( (!\inst6|bird_on~combout\ 
-- & (\inst3|video_on~combout\ & (!\inst8|game_state\(0) & !\inst2|pipe_on~7_combout\))) ) ) ) # ( !\inst8|game_state\(1) & ( !\inst15|damage:invincibility_on~q\ & ( (!\inst6|bird_on~combout\ & (\inst3|video_on~combout\ & (\inst8|game_state\(0) & 
-- !\inst2|pipe_on~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000001000000000000000000011000000010011000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_bird_on~combout\,
	datab => \inst3|ALT_INV_video_on~combout\,
	datac => \inst8|ALT_INV_game_state\(0),
	datad => \inst2|ALT_INV_pipe_on~7_combout\,
	datae => \inst8|ALT_INV_game_state\(1),
	dataf => \inst15|ALT_INV_damage:invincibility_on~q\,
	combout => \inst3|blue_out[3]~0_combout\);

-- Location: LABCELL_X35_Y13_N30
\inst3|blue_out[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|blue_out[2]~1_combout\ = ( \inst8|game_state\(1) & ( \inst15|damage:invincibility_on~q\ & ( (\inst3|video_on~combout\ & !\inst8|game_state\(0)) ) ) ) # ( !\inst8|game_state\(1) & ( \inst15|damage:invincibility_on~q\ & ( (\inst3|video_on~combout\ & 
-- (\inst8|game_state\(0) & ((!\inst2|pipe_on~7_combout\) # (\inst6|bird_on~combout\)))) ) ) ) # ( \inst8|game_state\(1) & ( !\inst15|damage:invincibility_on~q\ & ( (!\inst6|bird_on~combout\ & (\inst3|video_on~combout\ & !\inst8|game_state\(0))) ) ) ) # ( 
-- !\inst8|game_state\(1) & ( !\inst15|damage:invincibility_on~q\ & ( (!\inst6|bird_on~combout\ & (\inst3|video_on~combout\ & (\inst8|game_state\(0) & !\inst2|pipe_on~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000001000000010000000000011000000010011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_bird_on~combout\,
	datab => \inst3|ALT_INV_video_on~combout\,
	datac => \inst8|ALT_INV_game_state\(0),
	datad => \inst2|ALT_INV_pipe_on~7_combout\,
	datae => \inst8|ALT_INV_game_state\(1),
	dataf => \inst15|ALT_INV_damage:invincibility_on~q\,
	combout => \inst3|blue_out[2]~1_combout\);

-- Location: LABCELL_X36_Y11_N9
\inst3|blue_out[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|blue_out[3]~2_combout\ = (!\inst8|game_state\(1) & !\inst8|game_state\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_game_state\(1),
	datac => \inst8|ALT_INV_game_state\(0),
	combout => \inst3|blue_out[3]~2_combout\);

-- Location: LABCELL_X35_Y13_N21
\inst3|blue_out[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|blue_out[2]~3_combout\ = ( \inst3|video_on~combout\ & ( \inst7|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Equal1~0_combout\,
	dataf => \inst3|ALT_INV_video_on~combout\,
	combout => \inst3|blue_out[2]~3_combout\);

-- Location: MLABCELL_X34_Y11_N15
\inst5|green~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|green~0_combout\ = ( \inst8|game_state\(0) & ( !\inst8|game_state\(1) ) ) # ( !\inst8|game_state\(0) & ( \inst8|game_state\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_game_state\(1),
	dataf => \inst8|ALT_INV_game_state\(0),
	combout => \inst5|green~0_combout\);

-- Location: LABCELL_X32_Y14_N18
\inst6|LessThan3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan3~7_combout\ = ( \inst3|pixel_row\(5) & ( !\inst6|Add3~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst6|ALT_INV_Add3~13_sumout\,
	dataf => \inst3|ALT_INV_pixel_row\(5),
	combout => \inst6|LessThan3~7_combout\);

-- Location: LABCELL_X31_Y13_N54
\inst6|LessThan3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan3~8_combout\ = ( \inst6|Add3~13_sumout\ & ( !\inst3|pixel_row\(5) ) ) # ( !\inst6|Add3~13_sumout\ & ( \inst3|pixel_row\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_pixel_row\(5),
	dataf => \inst6|ALT_INV_Add3~13_sumout\,
	combout => \inst6|LessThan3~8_combout\);

-- Location: LABCELL_X31_Y13_N12
\inst6|LessThan3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan3~9_combout\ = ( \inst3|pixel_row[4]~DUPLICATE_q\ & ( \inst6|Add3~17_sumout\ & ( (!\inst6|LessThan3~8_combout\ & ((!\inst3|pixel_row\(3) & (\inst6|LessThan3~3_combout\ & \inst6|bird_y_pos[3]~DUPLICATE_q\)) # (\inst3|pixel_row\(3) & 
-- ((\inst6|bird_y_pos[3]~DUPLICATE_q\) # (\inst6|LessThan3~3_combout\))))) ) ) ) # ( \inst3|pixel_row[4]~DUPLICATE_q\ & ( !\inst6|Add3~17_sumout\ & ( !\inst6|LessThan3~8_combout\ ) ) ) # ( !\inst3|pixel_row[4]~DUPLICATE_q\ & ( !\inst6|Add3~17_sumout\ & ( 
-- (!\inst6|LessThan3~8_combout\ & ((!\inst3|pixel_row\(3) & (\inst6|LessThan3~3_combout\ & \inst6|bird_y_pos[3]~DUPLICATE_q\)) # (\inst3|pixel_row\(3) & ((\inst6|bird_y_pos[3]~DUPLICATE_q\) # (\inst6|LessThan3~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000101010101010101010101000000000000000000000001000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_LessThan3~8_combout\,
	datab => \inst3|ALT_INV_pixel_row\(3),
	datac => \inst6|ALT_INV_LessThan3~3_combout\,
	datad => \inst6|ALT_INV_bird_y_pos[3]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_pixel_row[4]~DUPLICATE_q\,
	dataf => \inst6|ALT_INV_Add3~17_sumout\,
	combout => \inst6|LessThan3~9_combout\);

-- Location: LABCELL_X31_Y13_N18
\inst6|LessThan3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan3~10_combout\ = ( \inst6|Add3~9_sumout\ & ( \inst6|Add3~5_sumout\ & ( (!\inst3|pixel_row\(7)) # ((!\inst3|pixel_row\(6)) # ((!\inst6|LessThan3~7_combout\ & !\inst6|LessThan3~9_combout\))) ) ) ) # ( !\inst6|Add3~9_sumout\ & ( 
-- \inst6|Add3~5_sumout\ & ( (!\inst3|pixel_row\(7)) # ((!\inst6|LessThan3~7_combout\ & (!\inst3|pixel_row\(6) & !\inst6|LessThan3~9_combout\))) ) ) ) # ( \inst6|Add3~9_sumout\ & ( !\inst6|Add3~5_sumout\ & ( (!\inst3|pixel_row\(7) & ((!\inst3|pixel_row\(6)) 
-- # ((!\inst6|LessThan3~7_combout\ & !\inst6|LessThan3~9_combout\)))) ) ) ) # ( !\inst6|Add3~9_sumout\ & ( !\inst6|Add3~5_sumout\ & ( (!\inst6|LessThan3~7_combout\ & (!\inst3|pixel_row\(7) & (!\inst3|pixel_row\(6) & !\inst6|LessThan3~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000110010001100000011101100110011001111111011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_LessThan3~7_combout\,
	datab => \inst3|ALT_INV_pixel_row\(7),
	datac => \inst3|ALT_INV_pixel_row\(6),
	datad => \inst6|ALT_INV_LessThan3~9_combout\,
	datae => \inst6|ALT_INV_Add3~9_sumout\,
	dataf => \inst6|ALT_INV_Add3~5_sumout\,
	combout => \inst6|LessThan3~10_combout\);

-- Location: MLABCELL_X34_Y11_N33
\inst3|blue_out[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|blue_out[0]~4_combout\ = ( \inst6|LessThan3~10_combout\ & ( \inst6|bird_on~4_combout\ & ( (!\inst6|LessThan2~5_combout\ & (\inst5|green~0_combout\ & !\inst6|LessThan2~0_combout\)) ) ) ) # ( !\inst6|LessThan3~10_combout\ & ( 
-- \inst6|bird_on~4_combout\ & ( (\inst5|green~0_combout\ & ((!\inst6|LessThan3~0_combout\) # ((!\inst6|LessThan2~5_combout\ & !\inst6|LessThan2~0_combout\)))) ) ) ) # ( \inst6|LessThan3~10_combout\ & ( !\inst6|bird_on~4_combout\ & ( \inst5|green~0_combout\ 
-- ) ) ) # ( !\inst6|LessThan3~10_combout\ & ( !\inst6|bird_on~4_combout\ & ( \inst5|green~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001110000010100000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_LessThan3~0_combout\,
	datab => \inst6|ALT_INV_LessThan2~5_combout\,
	datac => \inst5|ALT_INV_green~0_combout\,
	datad => \inst6|ALT_INV_LessThan2~0_combout\,
	datae => \inst6|ALT_INV_LessThan3~10_combout\,
	dataf => \inst6|ALT_INV_bird_on~4_combout\,
	combout => \inst3|blue_out[0]~4_combout\);

-- Location: LABCELL_X36_Y11_N12
\inst3|blue_out[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|blue_out[0]~5_combout\ = ( \inst2|pipe_on~11_combout\ & ( \inst3|blue_out[0]~4_combout\ & ( \inst3|blue_out[2]~3_combout\ ) ) ) # ( !\inst2|pipe_on~11_combout\ & ( \inst3|blue_out[0]~4_combout\ & ( (\inst3|blue_out[2]~3_combout\ & 
-- ((!\inst2|pipe_on~6_combout\) # ((\inst2|pipe_on~12_combout\) # (\inst3|blue_out[3]~2_combout\)))) ) ) ) # ( \inst2|pipe_on~11_combout\ & ( !\inst3|blue_out[0]~4_combout\ & ( (\inst3|blue_out[3]~2_combout\ & \inst3|blue_out[2]~3_combout\) ) ) ) # ( 
-- !\inst2|pipe_on~11_combout\ & ( !\inst3|blue_out[0]~4_combout\ & ( (\inst3|blue_out[3]~2_combout\ & \inst3|blue_out[2]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000101111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pipe_on~6_combout\,
	datab => \inst3|ALT_INV_blue_out[3]~2_combout\,
	datac => \inst2|ALT_INV_pipe_on~12_combout\,
	datad => \inst3|ALT_INV_blue_out[2]~3_combout\,
	datae => \inst2|ALT_INV_pipe_on~11_combout\,
	dataf => \inst3|ALT_INV_blue_out[0]~4_combout\,
	combout => \inst3|blue_out[0]~5_combout\);

-- Location: LABCELL_X35_Y13_N24
\inst3|green_out[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|green_out[3]~0_combout\ = ( \inst6|bird_on~combout\ & ( (\inst3|video_on~combout\ & (!\inst8|game_state\(0) & !\inst8|game_state\(1))) ) ) # ( !\inst6|bird_on~combout\ & ( (\inst3|video_on~combout\ & ((!\inst8|game_state\(0)) # 
-- (!\inst8|game_state\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000001100110011000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_video_on~combout\,
	datac => \inst8|ALT_INV_game_state\(0),
	datad => \inst8|ALT_INV_game_state\(1),
	dataf => \inst6|ALT_INV_bird_on~combout\,
	combout => \inst3|green_out[3]~0_combout\);

-- Location: LABCELL_X32_Y10_N9
\inst2|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~6_combout\ = ( !\inst2|Add0~13_sumout\ & ( \inst2|pipe_x_pos\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pipe_x_pos\(6),
	dataf => \inst2|ALT_INV_Add0~13_sumout\,
	combout => \inst2|LessThan0~6_combout\);

-- Location: LABCELL_X32_Y10_N51
\inst2|LessThan0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~7_combout\ = ( \inst2|Add0~13_sumout\ & ( !\inst2|pipe_x_pos\(6) ) ) # ( !\inst2|Add0~13_sumout\ & ( \inst2|pipe_x_pos\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pipe_x_pos\(6),
	dataf => \inst2|ALT_INV_Add0~13_sumout\,
	combout => \inst2|LessThan0~7_combout\);

-- Location: LABCELL_X32_Y10_N48
\inst2|LessThan0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~8_combout\ = ( \inst3|pixel_column\(0) & ( (!\inst2|pipe_x_pos\(1) & (!\inst2|Add0~33_sumout\ & \inst2|pipe_x_pos[0]~DUPLICATE_q\)) # (\inst2|pipe_x_pos\(1) & ((!\inst2|Add0~33_sumout\) # (\inst2|pipe_x_pos[0]~DUPLICATE_q\))) ) ) # ( 
-- !\inst3|pixel_column\(0) & ( (\inst2|pipe_x_pos\(1) & !\inst2|Add0~33_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001001101010011010100110101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pipe_x_pos\(1),
	datab => \inst2|ALT_INV_Add0~33_sumout\,
	datac => \inst2|ALT_INV_pipe_x_pos[0]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_pixel_column\(0),
	combout => \inst2|LessThan0~8_combout\);

-- Location: LABCELL_X32_Y10_N27
\inst2|LessThan0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~9_combout\ = ( \inst2|LessThan0~8_combout\ & ( (!\inst2|pipe_x_pos[3]~DUPLICATE_q\ & (!\inst2|Add0~25_sumout\ & ((!\inst2|Add0~29_sumout\) # (\inst2|pipe_x_pos[2]~DUPLICATE_q\)))) # (\inst2|pipe_x_pos[3]~DUPLICATE_q\ & 
-- ((!\inst2|Add0~25_sumout\) # ((!\inst2|Add0~29_sumout\) # (\inst2|pipe_x_pos[2]~DUPLICATE_q\)))) ) ) # ( !\inst2|LessThan0~8_combout\ & ( (!\inst2|pipe_x_pos[3]~DUPLICATE_q\ & (!\inst2|Add0~25_sumout\ & (\inst2|pipe_x_pos[2]~DUPLICATE_q\ & 
-- !\inst2|Add0~29_sumout\))) # (\inst2|pipe_x_pos[3]~DUPLICATE_q\ & ((!\inst2|Add0~25_sumout\) # ((\inst2|pipe_x_pos[2]~DUPLICATE_q\ & !\inst2|Add0~29_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110101000100010011010100010011011101010011011101110101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pipe_x_pos[3]~DUPLICATE_q\,
	datab => \inst2|ALT_INV_Add0~25_sumout\,
	datac => \inst2|ALT_INV_pipe_x_pos[2]~DUPLICATE_q\,
	datad => \inst2|ALT_INV_Add0~29_sumout\,
	dataf => \inst2|ALT_INV_LessThan0~8_combout\,
	combout => \inst2|LessThan0~9_combout\);

-- Location: LABCELL_X32_Y10_N30
\inst2|LessThan0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~10_combout\ = ( \inst2|LessThan0~9_combout\ & ( \inst2|pipe_x_pos\(5) & ( (!\inst2|LessThan0~7_combout\ & (((!\inst2|Add0~21_sumout\) # (!\inst2|Add0~17_sumout\)) # (\inst2|pipe_x_pos\(4)))) ) ) ) # ( !\inst2|LessThan0~9_combout\ & ( 
-- \inst2|pipe_x_pos\(5) & ( (!\inst2|LessThan0~7_combout\ & ((!\inst2|Add0~17_sumout\) # ((\inst2|pipe_x_pos\(4) & !\inst2|Add0~21_sumout\)))) ) ) ) # ( \inst2|LessThan0~9_combout\ & ( !\inst2|pipe_x_pos\(5) & ( (!\inst2|Add0~17_sumout\ & 
-- (!\inst2|LessThan0~7_combout\ & ((!\inst2|Add0~21_sumout\) # (\inst2|pipe_x_pos\(4))))) ) ) ) # ( !\inst2|LessThan0~9_combout\ & ( !\inst2|pipe_x_pos\(5) & ( (\inst2|pipe_x_pos\(4) & (!\inst2|Add0~21_sumout\ & (!\inst2|Add0~17_sumout\ & 
-- !\inst2|LessThan0~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000110100000000000011110100000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pipe_x_pos\(4),
	datab => \inst2|ALT_INV_Add0~21_sumout\,
	datac => \inst2|ALT_INV_Add0~17_sumout\,
	datad => \inst2|ALT_INV_LessThan0~7_combout\,
	datae => \inst2|ALT_INV_LessThan0~9_combout\,
	dataf => \inst2|ALT_INV_pipe_x_pos\(5),
	combout => \inst2|LessThan0~10_combout\);

-- Location: LABCELL_X32_Y10_N54
\inst2|pipe_on~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|pipe_on~13_combout\ = ( \inst2|pipe_x_pos[7]~DUPLICATE_q\ & ( \inst2|LessThan0~10_combout\ & ( (\inst2|Add0~5_sumout\ & !\inst2|pipe_x_pos\(8)) ) ) ) # ( !\inst2|pipe_x_pos[7]~DUPLICATE_q\ & ( \inst2|LessThan0~10_combout\ & ( 
-- (!\inst2|Add0~5_sumout\ & (!\inst2|pipe_x_pos\(8) & \inst2|Add0~9_sumout\)) # (\inst2|Add0~5_sumout\ & ((!\inst2|pipe_x_pos\(8)) # (\inst2|Add0~9_sumout\))) ) ) ) # ( \inst2|pipe_x_pos[7]~DUPLICATE_q\ & ( !\inst2|LessThan0~10_combout\ & ( 
-- (!\inst2|Add0~5_sumout\ & (!\inst2|LessThan0~6_combout\ & (!\inst2|pipe_x_pos\(8) & \inst2|Add0~9_sumout\))) # (\inst2|Add0~5_sumout\ & ((!\inst2|pipe_x_pos\(8)) # ((!\inst2|LessThan0~6_combout\ & \inst2|Add0~9_sumout\)))) ) ) ) # ( 
-- !\inst2|pipe_x_pos[7]~DUPLICATE_q\ & ( !\inst2|LessThan0~10_combout\ & ( (!\inst2|Add0~5_sumout\ & (!\inst2|pipe_x_pos\(8) & ((!\inst2|LessThan0~6_combout\) # (\inst2|Add0~9_sumout\)))) # (\inst2|Add0~5_sumout\ & ((!\inst2|LessThan0~6_combout\) # 
-- ((!\inst2|pipe_x_pos\(8)) # (\inst2|Add0~9_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010011110101010100001101010001010000111101010101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_Add0~5_sumout\,
	datab => \inst2|ALT_INV_LessThan0~6_combout\,
	datac => \inst2|ALT_INV_pipe_x_pos\(8),
	datad => \inst2|ALT_INV_Add0~9_sumout\,
	datae => \inst2|ALT_INV_pipe_x_pos[7]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_LessThan0~10_combout\,
	combout => \inst2|pipe_on~13_combout\);

-- Location: LABCELL_X32_Y10_N36
\inst2|pipe_on~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|pipe_on~14_combout\ = ( \inst2|pipe_on~1_combout\ & ( \inst2|pipe_on~2_combout\ & ( (\inst2|pipe_on~5_combout\ & ((\inst2|LessThan0~0_combout\) # (\inst2|pipe_on~13_combout\))) ) ) ) # ( !\inst2|pipe_on~1_combout\ & ( \inst2|pipe_on~2_combout\ & ( 
-- (\inst2|pipe_on~5_combout\ & ((\inst2|LessThan0~0_combout\) # (\inst2|pipe_on~13_combout\))) ) ) ) # ( !\inst2|pipe_on~1_combout\ & ( !\inst2|pipe_on~2_combout\ & ( (\inst2|pipe_on~5_combout\ & (!\inst2|Add5~1_sumout\ & ((\inst2|LessThan0~0_combout\) # 
-- (\inst2|pipe_on~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000000000000000000000000000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pipe_on~13_combout\,
	datab => \inst2|ALT_INV_LessThan0~0_combout\,
	datac => \inst2|ALT_INV_pipe_on~5_combout\,
	datad => \inst2|ALT_INV_Add5~1_sumout\,
	datae => \inst2|ALT_INV_pipe_on~1_combout\,
	dataf => \inst2|ALT_INV_pipe_on~2_combout\,
	combout => \inst2|pipe_on~14_combout\);

-- Location: MLABCELL_X34_Y13_N36
\inst3|green_out[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|green_out[1]~1_combout\ = ( \inst2|pipe_on~12_combout\ & ( \inst3|video_on~combout\ & ( (!\inst8|game_state\(1)) # ((\inst6|bird_on~combout\ & !\inst8|game_state\(0))) ) ) ) # ( !\inst2|pipe_on~12_combout\ & ( \inst3|video_on~combout\ & ( 
-- (!\inst8|game_state\(1)) # ((!\inst8|game_state\(0) & ((\inst2|pipe_on~14_combout\) # (\inst6|bird_on~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111111101010101011101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_game_state\(1),
	datab => \inst6|ALT_INV_bird_on~combout\,
	datac => \inst2|ALT_INV_pipe_on~14_combout\,
	datad => \inst8|ALT_INV_game_state\(0),
	datae => \inst2|ALT_INV_pipe_on~12_combout\,
	dataf => \inst3|ALT_INV_video_on~combout\,
	combout => \inst3|green_out[1]~1_combout\);

-- Location: MLABCELL_X34_Y13_N54
\inst3|green_out[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|green_out[0]~2_combout\ = ( \inst3|video_on~combout\ & ( \inst8|game_state\(0) & ( (!\inst6|bird_on~combout\ & !\inst8|game_state\(1)) ) ) ) # ( \inst3|video_on~combout\ & ( !\inst8|game_state\(0) & ( (!\inst8|game_state\(1)) # 
-- ((\inst2|pipe_on~14_combout\ & (!\inst6|bird_on~combout\ & !\inst2|pipe_on~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110100000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pipe_on~14_combout\,
	datab => \inst6|ALT_INV_bird_on~combout\,
	datac => \inst2|ALT_INV_pipe_on~12_combout\,
	datad => \inst8|ALT_INV_game_state\(1),
	datae => \inst3|ALT_INV_video_on~combout\,
	dataf => \inst8|ALT_INV_game_state\(0),
	combout => \inst3|green_out[0]~2_combout\);

-- Location: LABCELL_X32_Y14_N36
\inst6|LessThan3~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan3~11_combout\ = ( \inst6|Add3~9_sumout\ & ( (\inst3|pixel_row\(6) & ((!\inst3|pixel_row\(5) & (!\inst6|Add3~13_sumout\ & \inst6|LessThan3~4_combout\)) # (\inst3|pixel_row\(5) & ((!\inst6|Add3~13_sumout\) # (\inst6|LessThan3~4_combout\))))) 
-- ) ) # ( !\inst6|Add3~9_sumout\ & ( ((!\inst3|pixel_row\(5) & (!\inst6|Add3~13_sumout\ & \inst6|LessThan3~4_combout\)) # (\inst3|pixel_row\(5) & ((!\inst6|Add3~13_sumout\) # (\inst6|LessThan3~4_combout\)))) # (\inst3|pixel_row\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010111110111000100000101000101110101111101110001000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_pixel_row\(6),
	datab => \inst3|ALT_INV_pixel_row\(5),
	datac => \inst6|ALT_INV_Add3~13_sumout\,
	datad => \inst6|ALT_INV_LessThan3~4_combout\,
	datae => \inst6|ALT_INV_Add3~9_sumout\,
	combout => \inst6|LessThan3~11_combout\);

-- Location: LABCELL_X32_Y14_N48
\inst6|LessThan3~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LessThan3~12_combout\ = ( !\inst6|LessThan3~0_combout\ & ( (!\inst6|LessThan3~11_combout\ & (\inst3|pixel_row\(7) & !\inst6|Add3~5_sumout\)) # (\inst6|LessThan3~11_combout\ & ((!\inst6|Add3~5_sumout\) # (\inst3|pixel_row\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100000101010111110000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_LessThan3~11_combout\,
	datac => \inst3|ALT_INV_pixel_row\(7),
	datad => \inst6|ALT_INV_Add3~5_sumout\,
	dataf => \inst6|ALT_INV_LessThan3~0_combout\,
	combout => \inst6|LessThan3~12_combout\);

-- Location: MLABCELL_X34_Y11_N57
\inst3|red_out[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red_out[3]~0_combout\ = ( \inst6|LessThan2~0_combout\ & ( \inst8|game_state\(0) & ( ((\inst6|bird_on~4_combout\ & !\inst6|LessThan3~12_combout\)) # (\inst8|game_state\(1)) ) ) ) # ( !\inst6|LessThan2~0_combout\ & ( \inst8|game_state\(0) & ( 
-- ((\inst6|bird_on~4_combout\ & (\inst6|LessThan2~5_combout\ & !\inst6|LessThan3~12_combout\))) # (\inst8|game_state\(1)) ) ) ) # ( \inst6|LessThan2~0_combout\ & ( !\inst8|game_state\(0) & ( (\inst6|bird_on~4_combout\ & (\inst8|game_state\(1) & 
-- !\inst6|LessThan3~12_combout\)) ) ) ) # ( !\inst6|LessThan2~0_combout\ & ( !\inst8|game_state\(0) & ( (\inst6|bird_on~4_combout\ & (\inst8|game_state\(1) & (\inst6|LessThan2~5_combout\ & !\inst6|LessThan3~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000100010000000000110111001100110111011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_bird_on~4_combout\,
	datab => \inst8|ALT_INV_game_state\(1),
	datac => \inst6|ALT_INV_LessThan2~5_combout\,
	datad => \inst6|ALT_INV_LessThan3~12_combout\,
	datae => \inst6|ALT_INV_LessThan2~0_combout\,
	dataf => \inst8|ALT_INV_game_state\(0),
	combout => \inst3|red_out[3]~0_combout\);

-- Location: MLABCELL_X34_Y11_N36
\inst3|red_out[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red_out[3]~1_combout\ = ( \inst2|pipe_on~11_combout\ & ( \inst2|pipe_on~6_combout\ & ( (\inst3|video_on~combout\ & ((\inst3|red_out[3]~0_combout\) # (\inst5|Equal1~0_combout\))) ) ) ) # ( !\inst2|pipe_on~11_combout\ & ( \inst2|pipe_on~6_combout\ & 
-- ( (\inst3|video_on~combout\ & (((\inst5|Equal1~0_combout\ & \inst2|pipe_on~12_combout\)) # (\inst3|red_out[3]~0_combout\))) ) ) ) # ( \inst2|pipe_on~11_combout\ & ( !\inst2|pipe_on~6_combout\ & ( (\inst3|video_on~combout\ & ((\inst3|red_out[3]~0_combout\) 
-- # (\inst5|Equal1~0_combout\))) ) ) ) # ( !\inst2|pipe_on~11_combout\ & ( !\inst2|pipe_on~6_combout\ & ( (\inst3|video_on~combout\ & ((\inst3|red_out[3]~0_combout\) # (\inst5|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100000000001101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal1~0_combout\,
	datab => \inst3|ALT_INV_red_out[3]~0_combout\,
	datac => \inst2|ALT_INV_pipe_on~12_combout\,
	datad => \inst3|ALT_INV_video_on~combout\,
	datae => \inst2|ALT_INV_pipe_on~11_combout\,
	dataf => \inst2|ALT_INV_pipe_on~6_combout\,
	combout => \inst3|red_out[3]~1_combout\);

-- Location: LABCELL_X26_Y11_N0
\inst7|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~81_sumout\ = SUM(( !\inst7|count\(0) ) + ( VCC ) + ( !VCC ))
-- \inst7|Add0~82\ = CARRY(( !\inst7|count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_count\(0),
	cin => GND,
	sumout => \inst7|Add0~81_sumout\,
	cout => \inst7|Add0~82\);

-- Location: MLABCELL_X28_Y11_N27
\inst7|count[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|count[0]~0_combout\ = ( !\inst7|Add0~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst7|ALT_INV_Add0~81_sumout\,
	combout => \inst7|count[0]~0_combout\);

-- Location: FF_X28_Y11_N28
\inst7|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(0));

-- Location: LABCELL_X26_Y11_N3
\inst7|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~113_sumout\ = SUM(( \inst7|count\(1) ) + ( GND ) + ( \inst7|Add0~82\ ))
-- \inst7|Add0~114\ = CARRY(( \inst7|count\(1) ) + ( GND ) + ( \inst7|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_count\(1),
	cin => \inst7|Add0~82\,
	sumout => \inst7|Add0~113_sumout\,
	cout => \inst7|Add0~114\);

-- Location: FF_X26_Y11_N5
\inst7|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~113_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(1));

-- Location: LABCELL_X26_Y11_N6
\inst7|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~77_sumout\ = SUM(( \inst7|count\(2) ) + ( GND ) + ( \inst7|Add0~114\ ))
-- \inst7|Add0~78\ = CARRY(( \inst7|count\(2) ) + ( GND ) + ( \inst7|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_count\(2),
	cin => \inst7|Add0~114\,
	sumout => \inst7|Add0~77_sumout\,
	cout => \inst7|Add0~78\);

-- Location: FF_X26_Y11_N8
\inst7|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~77_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(2));

-- Location: LABCELL_X26_Y11_N9
\inst7|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~73_sumout\ = SUM(( \inst7|count\(3) ) + ( GND ) + ( \inst7|Add0~78\ ))
-- \inst7|Add0~74\ = CARRY(( \inst7|count\(3) ) + ( GND ) + ( \inst7|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_count\(3),
	cin => \inst7|Add0~78\,
	sumout => \inst7|Add0~73_sumout\,
	cout => \inst7|Add0~74\);

-- Location: FF_X26_Y11_N10
\inst7|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~73_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(3));

-- Location: LABCELL_X26_Y11_N12
\inst7|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~69_sumout\ = SUM(( \inst7|count\(4) ) + ( GND ) + ( \inst7|Add0~74\ ))
-- \inst7|Add0~70\ = CARRY(( \inst7|count\(4) ) + ( GND ) + ( \inst7|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_count\(4),
	cin => \inst7|Add0~74\,
	sumout => \inst7|Add0~69_sumout\,
	cout => \inst7|Add0~70\);

-- Location: FF_X26_Y11_N14
\inst7|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~69_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(4));

-- Location: LABCELL_X26_Y11_N15
\inst7|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~65_sumout\ = SUM(( \inst7|count\(5) ) + ( GND ) + ( \inst7|Add0~70\ ))
-- \inst7|Add0~66\ = CARRY(( \inst7|count\(5) ) + ( GND ) + ( \inst7|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_count\(5),
	cin => \inst7|Add0~70\,
	sumout => \inst7|Add0~65_sumout\,
	cout => \inst7|Add0~66\);

-- Location: FF_X26_Y11_N16
\inst7|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~65_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(5));

-- Location: LABCELL_X26_Y11_N18
\inst7|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~61_sumout\ = SUM(( \inst7|count\(6) ) + ( GND ) + ( \inst7|Add0~66\ ))
-- \inst7|Add0~62\ = CARRY(( \inst7|count\(6) ) + ( GND ) + ( \inst7|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_count\(6),
	cin => \inst7|Add0~66\,
	sumout => \inst7|Add0~61_sumout\,
	cout => \inst7|Add0~62\);

-- Location: FF_X26_Y11_N19
\inst7|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~61_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(6));

-- Location: LABCELL_X26_Y11_N21
\inst7|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~57_sumout\ = SUM(( \inst7|count\(7) ) + ( GND ) + ( \inst7|Add0~62\ ))
-- \inst7|Add0~58\ = CARRY(( \inst7|count\(7) ) + ( GND ) + ( \inst7|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_count\(7),
	cin => \inst7|Add0~62\,
	sumout => \inst7|Add0~57_sumout\,
	cout => \inst7|Add0~58\);

-- Location: FF_X26_Y11_N23
\inst7|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~57_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(7));

-- Location: LABCELL_X26_Y11_N24
\inst7|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~125_sumout\ = SUM(( \inst7|count\(8) ) + ( GND ) + ( \inst7|Add0~58\ ))
-- \inst7|Add0~126\ = CARRY(( \inst7|count\(8) ) + ( GND ) + ( \inst7|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_count\(8),
	cin => \inst7|Add0~58\,
	sumout => \inst7|Add0~125_sumout\,
	cout => \inst7|Add0~126\);

-- Location: FF_X26_Y11_N25
\inst7|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~125_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(8));

-- Location: LABCELL_X26_Y11_N27
\inst7|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~121_sumout\ = SUM(( \inst7|count\(9) ) + ( GND ) + ( \inst7|Add0~126\ ))
-- \inst7|Add0~122\ = CARRY(( \inst7|count\(9) ) + ( GND ) + ( \inst7|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_count\(9),
	cin => \inst7|Add0~126\,
	sumout => \inst7|Add0~121_sumout\,
	cout => \inst7|Add0~122\);

-- Location: FF_X26_Y11_N28
\inst7|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~121_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(9));

-- Location: LABCELL_X26_Y11_N30
\inst7|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~117_sumout\ = SUM(( \inst7|count\(10) ) + ( GND ) + ( \inst7|Add0~122\ ))
-- \inst7|Add0~118\ = CARRY(( \inst7|count\(10) ) + ( GND ) + ( \inst7|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_count\(10),
	cin => \inst7|Add0~122\,
	sumout => \inst7|Add0~117_sumout\,
	cout => \inst7|Add0~118\);

-- Location: FF_X26_Y11_N31
\inst7|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~117_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(10));

-- Location: LABCELL_X26_Y11_N33
\inst7|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~109_sumout\ = SUM(( \inst7|count\(11) ) + ( GND ) + ( \inst7|Add0~118\ ))
-- \inst7|Add0~110\ = CARRY(( \inst7|count\(11) ) + ( GND ) + ( \inst7|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_count\(11),
	cin => \inst7|Add0~118\,
	sumout => \inst7|Add0~109_sumout\,
	cout => \inst7|Add0~110\);

-- Location: FF_X26_Y11_N35
\inst7|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~109_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(11));

-- Location: LABCELL_X26_Y11_N36
\inst7|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~105_sumout\ = SUM(( \inst7|count\(12) ) + ( GND ) + ( \inst7|Add0~110\ ))
-- \inst7|Add0~106\ = CARRY(( \inst7|count\(12) ) + ( GND ) + ( \inst7|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_count\(12),
	cin => \inst7|Add0~110\,
	sumout => \inst7|Add0~105_sumout\,
	cout => \inst7|Add0~106\);

-- Location: FF_X26_Y11_N38
\inst7|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~105_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(12));

-- Location: LABCELL_X26_Y11_N39
\inst7|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~101_sumout\ = SUM(( \inst7|count\(13) ) + ( GND ) + ( \inst7|Add0~106\ ))
-- \inst7|Add0~102\ = CARRY(( \inst7|count\(13) ) + ( GND ) + ( \inst7|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_count\(13),
	cin => \inst7|Add0~106\,
	sumout => \inst7|Add0~101_sumout\,
	cout => \inst7|Add0~102\);

-- Location: FF_X26_Y11_N40
\inst7|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~101_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(13));

-- Location: LABCELL_X26_Y11_N42
\inst7|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~97_sumout\ = SUM(( \inst7|count\(14) ) + ( GND ) + ( \inst7|Add0~102\ ))
-- \inst7|Add0~98\ = CARRY(( \inst7|count\(14) ) + ( GND ) + ( \inst7|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_count\(14),
	cin => \inst7|Add0~102\,
	sumout => \inst7|Add0~97_sumout\,
	cout => \inst7|Add0~98\);

-- Location: FF_X26_Y11_N43
\inst7|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~97_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(14));

-- Location: LABCELL_X26_Y11_N45
\inst7|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~93_sumout\ = SUM(( \inst7|count\(15) ) + ( GND ) + ( \inst7|Add0~98\ ))
-- \inst7|Add0~94\ = CARRY(( \inst7|count\(15) ) + ( GND ) + ( \inst7|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_count\(15),
	cin => \inst7|Add0~98\,
	sumout => \inst7|Add0~93_sumout\,
	cout => \inst7|Add0~94\);

-- Location: FF_X26_Y11_N47
\inst7|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~93_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(15));

-- Location: LABCELL_X26_Y11_N48
\inst7|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~89_sumout\ = SUM(( \inst7|count\(16) ) + ( GND ) + ( \inst7|Add0~94\ ))
-- \inst7|Add0~90\ = CARRY(( \inst7|count\(16) ) + ( GND ) + ( \inst7|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_count\(16),
	cin => \inst7|Add0~94\,
	sumout => \inst7|Add0~89_sumout\,
	cout => \inst7|Add0~90\);

-- Location: FF_X26_Y11_N50
\inst7|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~89_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(16));

-- Location: LABCELL_X26_Y11_N51
\inst7|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~85_sumout\ = SUM(( \inst7|count\(17) ) + ( GND ) + ( \inst7|Add0~90\ ))
-- \inst7|Add0~86\ = CARRY(( \inst7|count\(17) ) + ( GND ) + ( \inst7|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_count\(17),
	cin => \inst7|Add0~90\,
	sumout => \inst7|Add0~85_sumout\,
	cout => \inst7|Add0~86\);

-- Location: FF_X26_Y11_N52
\inst7|count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~85_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(17));

-- Location: LABCELL_X26_Y11_N54
\inst7|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~5_sumout\ = SUM(( \inst7|count\(18) ) + ( GND ) + ( \inst7|Add0~86\ ))
-- \inst7|Add0~6\ = CARRY(( \inst7|count\(18) ) + ( GND ) + ( \inst7|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_count\(18),
	cin => \inst7|Add0~86\,
	sumout => \inst7|Add0~5_sumout\,
	cout => \inst7|Add0~6\);

-- Location: FF_X26_Y11_N55
\inst7|count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~5_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(18));

-- Location: LABCELL_X26_Y11_N57
\inst7|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~1_sumout\ = SUM(( \inst7|count\(19) ) + ( GND ) + ( \inst7|Add0~6\ ))
-- \inst7|Add0~2\ = CARRY(( \inst7|count\(19) ) + ( GND ) + ( \inst7|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_count\(19),
	cin => \inst7|Add0~6\,
	sumout => \inst7|Add0~1_sumout\,
	cout => \inst7|Add0~2\);

-- Location: FF_X26_Y11_N58
\inst7|count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~1_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(19));

-- Location: LABCELL_X26_Y10_N0
\inst7|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~29_sumout\ = SUM(( \inst7|count\(20) ) + ( GND ) + ( \inst7|Add0~2\ ))
-- \inst7|Add0~30\ = CARRY(( \inst7|count\(20) ) + ( GND ) + ( \inst7|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_count\(20),
	cin => \inst7|Add0~2\,
	sumout => \inst7|Add0~29_sumout\,
	cout => \inst7|Add0~30\);

-- Location: FF_X26_Y10_N2
\inst7|count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~29_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(20));

-- Location: LABCELL_X26_Y10_N3
\inst7|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~25_sumout\ = SUM(( \inst7|count\(21) ) + ( GND ) + ( \inst7|Add0~30\ ))
-- \inst7|Add0~26\ = CARRY(( \inst7|count\(21) ) + ( GND ) + ( \inst7|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_count\(21),
	cin => \inst7|Add0~30\,
	sumout => \inst7|Add0~25_sumout\,
	cout => \inst7|Add0~26\);

-- Location: FF_X26_Y10_N5
\inst7|count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~25_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(21));

-- Location: LABCELL_X26_Y10_N6
\inst7|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~21_sumout\ = SUM(( \inst7|count\(22) ) + ( GND ) + ( \inst7|Add0~26\ ))
-- \inst7|Add0~22\ = CARRY(( \inst7|count\(22) ) + ( GND ) + ( \inst7|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_count\(22),
	cin => \inst7|Add0~26\,
	sumout => \inst7|Add0~21_sumout\,
	cout => \inst7|Add0~22\);

-- Location: FF_X26_Y10_N7
\inst7|count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~21_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(22));

-- Location: LABCELL_X26_Y10_N9
\inst7|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~17_sumout\ = SUM(( \inst7|count\(23) ) + ( GND ) + ( \inst7|Add0~22\ ))
-- \inst7|Add0~18\ = CARRY(( \inst7|count\(23) ) + ( GND ) + ( \inst7|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_count\(23),
	cin => \inst7|Add0~22\,
	sumout => \inst7|Add0~17_sumout\,
	cout => \inst7|Add0~18\);

-- Location: FF_X26_Y10_N11
\inst7|count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~17_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(23));

-- Location: LABCELL_X26_Y10_N12
\inst7|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~13_sumout\ = SUM(( \inst7|count\(24) ) + ( GND ) + ( \inst7|Add0~18\ ))
-- \inst7|Add0~14\ = CARRY(( \inst7|count\(24) ) + ( GND ) + ( \inst7|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_count\(24),
	cin => \inst7|Add0~18\,
	sumout => \inst7|Add0~13_sumout\,
	cout => \inst7|Add0~14\);

-- Location: FF_X26_Y10_N14
\inst7|count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~13_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(24));

-- Location: LABCELL_X26_Y10_N15
\inst7|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~9_sumout\ = SUM(( \inst7|count\(25) ) + ( GND ) + ( \inst7|Add0~14\ ))
-- \inst7|Add0~10\ = CARRY(( \inst7|count\(25) ) + ( GND ) + ( \inst7|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_count\(25),
	cin => \inst7|Add0~14\,
	sumout => \inst7|Add0~9_sumout\,
	cout => \inst7|Add0~10\);

-- Location: FF_X26_Y10_N17
\inst7|count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~9_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(25));

-- Location: LABCELL_X26_Y10_N18
\inst7|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~53_sumout\ = SUM(( \inst7|count[26]~DUPLICATE_q\ ) + ( GND ) + ( \inst7|Add0~10\ ))
-- \inst7|Add0~54\ = CARRY(( \inst7|count[26]~DUPLICATE_q\ ) + ( GND ) + ( \inst7|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_count[26]~DUPLICATE_q\,
	cin => \inst7|Add0~10\,
	sumout => \inst7|Add0~53_sumout\,
	cout => \inst7|Add0~54\);

-- Location: FF_X26_Y10_N20
\inst7|count[26]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~53_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count[26]~DUPLICATE_q\);

-- Location: LABCELL_X26_Y10_N21
\inst7|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~49_sumout\ = SUM(( \inst7|count\(27) ) + ( GND ) + ( \inst7|Add0~54\ ))
-- \inst7|Add0~50\ = CARRY(( \inst7|count\(27) ) + ( GND ) + ( \inst7|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_count\(27),
	cin => \inst7|Add0~54\,
	sumout => \inst7|Add0~49_sumout\,
	cout => \inst7|Add0~50\);

-- Location: FF_X26_Y10_N23
\inst7|count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~49_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(27));

-- Location: LABCELL_X26_Y10_N24
\inst7|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~45_sumout\ = SUM(( \inst7|count\(28) ) + ( GND ) + ( \inst7|Add0~50\ ))
-- \inst7|Add0~46\ = CARRY(( \inst7|count\(28) ) + ( GND ) + ( \inst7|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_count\(28),
	cin => \inst7|Add0~50\,
	sumout => \inst7|Add0~45_sumout\,
	cout => \inst7|Add0~46\);

-- Location: FF_X26_Y10_N26
\inst7|count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~45_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(28));

-- Location: LABCELL_X26_Y10_N27
\inst7|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~41_sumout\ = SUM(( \inst7|count\(29) ) + ( GND ) + ( \inst7|Add0~46\ ))
-- \inst7|Add0~42\ = CARRY(( \inst7|count\(29) ) + ( GND ) + ( \inst7|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_count\(29),
	cin => \inst7|Add0~46\,
	sumout => \inst7|Add0~41_sumout\,
	cout => \inst7|Add0~42\);

-- Location: FF_X26_Y10_N29
\inst7|count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~41_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(29));

-- Location: LABCELL_X26_Y10_N30
\inst7|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~37_sumout\ = SUM(( \inst7|count\(30) ) + ( GND ) + ( \inst7|Add0~42\ ))
-- \inst7|Add0~38\ = CARRY(( \inst7|count\(30) ) + ( GND ) + ( \inst7|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_count\(30),
	cin => \inst7|Add0~42\,
	sumout => \inst7|Add0~37_sumout\,
	cout => \inst7|Add0~38\);

-- Location: FF_X26_Y10_N32
\inst7|count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~37_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(30));

-- Location: FF_X26_Y10_N19
\inst7|count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~53_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(26));

-- Location: LABCELL_X26_Y10_N33
\inst7|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add0~33_sumout\ = SUM(( \inst7|count\(31) ) + ( GND ) + ( \inst7|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_count\(31),
	cin => \inst7|Add0~38\,
	sumout => \inst7|Add0~33_sumout\);

-- Location: FF_X26_Y10_N35
\inst7|count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~33_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count\(31));

-- Location: LABCELL_X26_Y10_N54
\inst7|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Equal0~2_combout\ = ( !\inst7|count\(27) & ( !\inst7|count\(31) & ( (!\inst7|count\(29) & (!\inst7|count\(30) & (!\inst7|count\(28) & !\inst7|count\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_count\(29),
	datab => \inst7|ALT_INV_count\(30),
	datac => \inst7|ALT_INV_count\(28),
	datad => \inst7|ALT_INV_count\(26),
	datae => \inst7|ALT_INV_count\(27),
	dataf => \inst7|ALT_INV_count\(31),
	combout => \inst7|Equal0~2_combout\);

-- Location: FF_X26_Y11_N37
\inst7|count[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~105_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count[12]~DUPLICATE_q\);

-- Location: FF_X26_Y11_N34
\inst7|count[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~109_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count[11]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y11_N30
\inst7|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Equal0~5_combout\ = ( !\inst7|count\(1) & ( !\inst7|count\(8) & ( (\inst7|count[12]~DUPLICATE_q\ & (!\inst7|count\(10) & (\inst7|count[11]~DUPLICATE_q\ & !\inst7|count\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_count[12]~DUPLICATE_q\,
	datab => \inst7|ALT_INV_count\(10),
	datac => \inst7|ALT_INV_count[11]~DUPLICATE_q\,
	datad => \inst7|ALT_INV_count\(9),
	datae => \inst7|ALT_INV_count\(1),
	dataf => \inst7|ALT_INV_count\(8),
	combout => \inst7|Equal0~5_combout\);

-- Location: LABCELL_X31_Y11_N24
\inst7|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Equal0~0_combout\ = ( \inst7|count\(19) & ( \inst7|count\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_count\(18),
	datae => \inst7|ALT_INV_count\(19),
	combout => \inst7|Equal0~0_combout\);

-- Location: LABCELL_X26_Y10_N36
\inst7|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Equal0~1_combout\ = ( \inst7|count\(21) & ( !\inst7|count\(23) & ( (\inst7|count\(20) & (\inst7|count\(24) & (\inst7|count\(22) & !\inst7|count\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_count\(20),
	datab => \inst7|ALT_INV_count\(24),
	datac => \inst7|ALT_INV_count\(22),
	datad => \inst7|ALT_INV_count\(25),
	datae => \inst7|ALT_INV_count\(21),
	dataf => \inst7|ALT_INV_count\(23),
	combout => \inst7|Equal0~1_combout\);

-- Location: FF_X26_Y11_N46
\inst7|count[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~93_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count[15]~DUPLICATE_q\);

-- Location: FF_X26_Y11_N49
\inst7|count[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~89_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count[16]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y11_N36
\inst7|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Equal0~4_combout\ = ( !\inst7|count\(17) & ( \inst7|count\(0) & ( (\inst7|count\(14) & (\inst7|count\(13) & (!\inst7|count[15]~DUPLICATE_q\ & \inst7|count[16]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_count\(14),
	datab => \inst7|ALT_INV_count\(13),
	datac => \inst7|ALT_INV_count[15]~DUPLICATE_q\,
	datad => \inst7|ALT_INV_count[16]~DUPLICATE_q\,
	datae => \inst7|ALT_INV_count\(17),
	dataf => \inst7|ALT_INV_count\(0),
	combout => \inst7|Equal0~4_combout\);

-- Location: FF_X26_Y11_N13
\inst7|count[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~69_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count[4]~DUPLICATE_q\);

-- Location: FF_X26_Y11_N7
\inst7|count[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~77_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count[2]~DUPLICATE_q\);

-- Location: FF_X26_Y11_N22
\inst7|count[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \inst7|Add0~57_sumout\,
	sclr => \inst7|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|count[7]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y11_N6
\inst7|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Equal0~3_combout\ = ( !\inst7|count\(5) & ( !\inst7|count[7]~DUPLICATE_q\ & ( (!\inst7|count[4]~DUPLICATE_q\ & (!\inst7|count\(3) & (!\inst7|count[2]~DUPLICATE_q\ & \inst7|count\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_count[4]~DUPLICATE_q\,
	datab => \inst7|ALT_INV_count\(3),
	datac => \inst7|ALT_INV_count[2]~DUPLICATE_q\,
	datad => \inst7|ALT_INV_count\(6),
	datae => \inst7|ALT_INV_count\(5),
	dataf => \inst7|ALT_INV_count[7]~DUPLICATE_q\,
	combout => \inst7|Equal0~3_combout\);

-- Location: LABCELL_X31_Y11_N12
\inst7|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Equal0~6_combout\ = ( \inst7|Equal0~4_combout\ & ( \inst7|Equal0~3_combout\ & ( (\inst7|Equal0~2_combout\ & (\inst7|Equal0~5_combout\ & (\inst7|Equal0~0_combout\ & \inst7|Equal0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Equal0~2_combout\,
	datab => \inst7|ALT_INV_Equal0~5_combout\,
	datac => \inst7|ALT_INV_Equal0~0_combout\,
	datad => \inst7|ALT_INV_Equal0~1_combout\,
	datae => \inst7|ALT_INV_Equal0~4_combout\,
	dataf => \inst7|ALT_INV_Equal0~3_combout\,
	combout => \inst7|Equal0~6_combout\);

-- Location: MLABCELL_X34_Y11_N0
\inst7|tmp~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|tmp~0_combout\ = ( !\inst7|Equal0~6_combout\ & ( \inst7|tmp~q\ ) ) # ( \inst7|Equal0~6_combout\ & ( !\inst7|tmp~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst7|ALT_INV_Equal0~6_combout\,
	dataf => \inst7|ALT_INV_tmp~q\,
	combout => \inst7|tmp~0_combout\);

-- Location: FF_X35_Y11_N47
\inst7|tmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \inst7|tmp~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|tmp~q\);

-- Location: LABCELL_X35_Y11_N0
\inst7|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add1~1_sumout\ = SUM(( \inst7|score_tmp\(0) ) + ( VCC ) + ( !VCC ))
-- \inst7|Add1~2\ = CARRY(( \inst7|score_tmp\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(0),
	cin => GND,
	sumout => \inst7|Add1~1_sumout\,
	cout => \inst7|Add1~2\);

-- Location: LABCELL_X35_Y11_N54
\inst7|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|LessThan0~0_combout\ = ( \inst7|score_tmp\(4) & ( \inst7|score_tmp\(9) ) ) # ( !\inst7|score_tmp\(4) & ( (\inst7|score_tmp\(9) & (((\inst7|score_tmp\(7)) # (\inst7|score_tmp\(5))) # (\inst7|score_tmp\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100001111000001110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(6),
	datab => \inst7|ALT_INV_score_tmp\(5),
	datac => \inst7|ALT_INV_score_tmp\(9),
	datad => \inst7|ALT_INV_score_tmp\(7),
	dataf => \inst7|ALT_INV_score_tmp\(4),
	combout => \inst7|LessThan0~0_combout\);

-- Location: LABCELL_X35_Y11_N42
\inst7|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|LessThan0~1_combout\ = ( \inst7|LessThan0~0_combout\ & ( \inst7|score_tmp\(11) & ( \inst7|score_tmp\(13) ) ) ) # ( !\inst7|LessThan0~0_combout\ & ( \inst7|score_tmp\(11) & ( \inst7|score_tmp\(13) ) ) ) # ( \inst7|LessThan0~0_combout\ & ( 
-- !\inst7|score_tmp\(11) & ( (\inst7|score_tmp\(13) & (((\inst7|score_tmp\(8) & \inst7|score_tmp\(10))) # (\inst7|score_tmp\(12)))) ) ) ) # ( !\inst7|LessThan0~0_combout\ & ( !\inst7|score_tmp\(11) & ( (\inst7|score_tmp\(12) & \inst7|score_tmp\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(12),
	datab => \inst7|ALT_INV_score_tmp\(13),
	datac => \inst7|ALT_INV_score_tmp\(8),
	datad => \inst7|ALT_INV_score_tmp\(10),
	datae => \inst7|ALT_INV_LessThan0~0_combout\,
	dataf => \inst7|ALT_INV_score_tmp\(11),
	combout => \inst7|LessThan0~1_combout\);

-- Location: LABCELL_X35_Y11_N57
\inst5|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Equal1~1_combout\ = ( \inst8|game_state\(0) & ( !\inst8|game_state\(1) ) ) # ( !\inst8|game_state\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst8|ALT_INV_game_state\(1),
	dataf => \inst8|ALT_INV_game_state\(0),
	combout => \inst5|Equal1~1_combout\);

-- Location: FF_X35_Y11_N2
\inst7|score_tmp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|tmp~q\,
	d => \inst7|Add1~1_sumout\,
	clrn => \inst7|Equal1~0_combout\,
	sclr => \inst7|LessThan0~1_combout\,
	ena => \inst5|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|score_tmp\(0));

-- Location: LABCELL_X35_Y11_N3
\inst7|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add1~5_sumout\ = SUM(( \inst7|score_tmp\(1) ) + ( GND ) + ( \inst7|Add1~2\ ))
-- \inst7|Add1~6\ = CARRY(( \inst7|score_tmp\(1) ) + ( GND ) + ( \inst7|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst7|ALT_INV_score_tmp\(1),
	cin => \inst7|Add1~2\,
	sumout => \inst7|Add1~5_sumout\,
	cout => \inst7|Add1~6\);

-- Location: FF_X35_Y11_N5
\inst7|score_tmp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|tmp~q\,
	d => \inst7|Add1~5_sumout\,
	clrn => \inst7|Equal1~0_combout\,
	sclr => \inst7|LessThan0~1_combout\,
	ena => \inst5|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|score_tmp\(1));

-- Location: LABCELL_X35_Y11_N6
\inst7|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add1~9_sumout\ = SUM(( \inst7|score_tmp\(2) ) + ( GND ) + ( \inst7|Add1~6\ ))
-- \inst7|Add1~10\ = CARRY(( \inst7|score_tmp\(2) ) + ( GND ) + ( \inst7|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_score_tmp\(2),
	cin => \inst7|Add1~6\,
	sumout => \inst7|Add1~9_sumout\,
	cout => \inst7|Add1~10\);

-- Location: FF_X35_Y11_N8
\inst7|score_tmp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|tmp~q\,
	d => \inst7|Add1~9_sumout\,
	clrn => \inst7|Equal1~0_combout\,
	sclr => \inst7|LessThan0~1_combout\,
	ena => \inst5|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|score_tmp\(2));

-- Location: LABCELL_X35_Y11_N9
\inst7|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add1~13_sumout\ = SUM(( \inst7|score_tmp\(3) ) + ( GND ) + ( \inst7|Add1~10\ ))
-- \inst7|Add1~14\ = CARRY(( \inst7|score_tmp\(3) ) + ( GND ) + ( \inst7|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_score_tmp\(3),
	cin => \inst7|Add1~10\,
	sumout => \inst7|Add1~13_sumout\,
	cout => \inst7|Add1~14\);

-- Location: FF_X35_Y11_N11
\inst7|score_tmp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|tmp~q\,
	d => \inst7|Add1~13_sumout\,
	clrn => \inst7|Equal1~0_combout\,
	sclr => \inst7|LessThan0~1_combout\,
	ena => \inst5|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|score_tmp\(3));

-- Location: LABCELL_X35_Y11_N12
\inst7|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add1~53_sumout\ = SUM(( \inst7|score_tmp\(4) ) + ( GND ) + ( \inst7|Add1~14\ ))
-- \inst7|Add1~54\ = CARRY(( \inst7|score_tmp\(4) ) + ( GND ) + ( \inst7|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_score_tmp\(4),
	cin => \inst7|Add1~14\,
	sumout => \inst7|Add1~53_sumout\,
	cout => \inst7|Add1~54\);

-- Location: FF_X35_Y11_N14
\inst7|score_tmp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|tmp~q\,
	d => \inst7|Add1~53_sumout\,
	clrn => \inst7|Equal1~0_combout\,
	sclr => \inst7|LessThan0~1_combout\,
	ena => \inst5|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|score_tmp\(4));

-- Location: LABCELL_X35_Y11_N15
\inst7|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add1~49_sumout\ = SUM(( \inst7|score_tmp\(5) ) + ( GND ) + ( \inst7|Add1~54\ ))
-- \inst7|Add1~50\ = CARRY(( \inst7|score_tmp\(5) ) + ( GND ) + ( \inst7|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst7|ALT_INV_score_tmp\(5),
	cin => \inst7|Add1~54\,
	sumout => \inst7|Add1~49_sumout\,
	cout => \inst7|Add1~50\);

-- Location: FF_X35_Y11_N17
\inst7|score_tmp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|tmp~q\,
	d => \inst7|Add1~49_sumout\,
	clrn => \inst7|Equal1~0_combout\,
	sclr => \inst7|LessThan0~1_combout\,
	ena => \inst5|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|score_tmp\(5));

-- Location: LABCELL_X35_Y11_N18
\inst7|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add1~45_sumout\ = SUM(( \inst7|score_tmp\(6) ) + ( GND ) + ( \inst7|Add1~50\ ))
-- \inst7|Add1~46\ = CARRY(( \inst7|score_tmp\(6) ) + ( GND ) + ( \inst7|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst7|ALT_INV_score_tmp\(6),
	cin => \inst7|Add1~50\,
	sumout => \inst7|Add1~45_sumout\,
	cout => \inst7|Add1~46\);

-- Location: FF_X35_Y11_N20
\inst7|score_tmp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|tmp~q\,
	d => \inst7|Add1~45_sumout\,
	clrn => \inst7|Equal1~0_combout\,
	sclr => \inst7|LessThan0~1_combout\,
	ena => \inst5|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|score_tmp\(6));

-- Location: LABCELL_X35_Y11_N21
\inst7|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add1~41_sumout\ = SUM(( \inst7|score_tmp\(7) ) + ( GND ) + ( \inst7|Add1~46\ ))
-- \inst7|Add1~42\ = CARRY(( \inst7|score_tmp\(7) ) + ( GND ) + ( \inst7|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst7|ALT_INV_score_tmp\(7),
	cin => \inst7|Add1~46\,
	sumout => \inst7|Add1~41_sumout\,
	cout => \inst7|Add1~42\);

-- Location: FF_X35_Y11_N23
\inst7|score_tmp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|tmp~q\,
	d => \inst7|Add1~41_sumout\,
	clrn => \inst7|Equal1~0_combout\,
	sclr => \inst7|LessThan0~1_combout\,
	ena => \inst5|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|score_tmp\(7));

-- Location: LABCELL_X35_Y11_N24
\inst7|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add1~33_sumout\ = SUM(( \inst7|score_tmp\(8) ) + ( GND ) + ( \inst7|Add1~42\ ))
-- \inst7|Add1~34\ = CARRY(( \inst7|score_tmp\(8) ) + ( GND ) + ( \inst7|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst7|ALT_INV_score_tmp\(8),
	cin => \inst7|Add1~42\,
	sumout => \inst7|Add1~33_sumout\,
	cout => \inst7|Add1~34\);

-- Location: FF_X35_Y11_N26
\inst7|score_tmp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|tmp~q\,
	d => \inst7|Add1~33_sumout\,
	clrn => \inst7|Equal1~0_combout\,
	sclr => \inst7|LessThan0~1_combout\,
	ena => \inst5|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|score_tmp\(8));

-- Location: LABCELL_X35_Y11_N27
\inst7|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add1~37_sumout\ = SUM(( \inst7|score_tmp\(9) ) + ( GND ) + ( \inst7|Add1~34\ ))
-- \inst7|Add1~38\ = CARRY(( \inst7|score_tmp\(9) ) + ( GND ) + ( \inst7|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_score_tmp\(9),
	cin => \inst7|Add1~34\,
	sumout => \inst7|Add1~37_sumout\,
	cout => \inst7|Add1~38\);

-- Location: FF_X35_Y11_N29
\inst7|score_tmp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|tmp~q\,
	d => \inst7|Add1~37_sumout\,
	clrn => \inst7|Equal1~0_combout\,
	sclr => \inst7|LessThan0~1_combout\,
	ena => \inst5|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|score_tmp\(9));

-- Location: LABCELL_X35_Y11_N30
\inst7|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add1~29_sumout\ = SUM(( \inst7|score_tmp\(10) ) + ( GND ) + ( \inst7|Add1~38\ ))
-- \inst7|Add1~30\ = CARRY(( \inst7|score_tmp\(10) ) + ( GND ) + ( \inst7|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_score_tmp\(10),
	cin => \inst7|Add1~38\,
	sumout => \inst7|Add1~29_sumout\,
	cout => \inst7|Add1~30\);

-- Location: FF_X35_Y11_N32
\inst7|score_tmp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|tmp~q\,
	d => \inst7|Add1~29_sumout\,
	clrn => \inst7|Equal1~0_combout\,
	sclr => \inst7|LessThan0~1_combout\,
	ena => \inst5|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|score_tmp\(10));

-- Location: LABCELL_X35_Y11_N33
\inst7|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add1~25_sumout\ = SUM(( \inst7|score_tmp\(11) ) + ( GND ) + ( \inst7|Add1~30\ ))
-- \inst7|Add1~26\ = CARRY(( \inst7|score_tmp\(11) ) + ( GND ) + ( \inst7|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(11),
	cin => \inst7|Add1~30\,
	sumout => \inst7|Add1~25_sumout\,
	cout => \inst7|Add1~26\);

-- Location: FF_X35_Y11_N35
\inst7|score_tmp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|tmp~q\,
	d => \inst7|Add1~25_sumout\,
	clrn => \inst7|Equal1~0_combout\,
	sclr => \inst7|LessThan0~1_combout\,
	ena => \inst5|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|score_tmp\(11));

-- Location: LABCELL_X35_Y11_N36
\inst7|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add1~21_sumout\ = SUM(( \inst7|score_tmp\(12) ) + ( GND ) + ( \inst7|Add1~26\ ))
-- \inst7|Add1~22\ = CARRY(( \inst7|score_tmp\(12) ) + ( GND ) + ( \inst7|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(12),
	cin => \inst7|Add1~26\,
	sumout => \inst7|Add1~21_sumout\,
	cout => \inst7|Add1~22\);

-- Location: FF_X35_Y11_N38
\inst7|score_tmp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|tmp~q\,
	d => \inst7|Add1~21_sumout\,
	clrn => \inst7|Equal1~0_combout\,
	sclr => \inst7|LessThan0~1_combout\,
	ena => \inst5|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|score_tmp\(12));

-- Location: LABCELL_X35_Y11_N39
\inst7|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Add1~17_sumout\ = SUM(( \inst7|score_tmp\(13) ) + ( GND ) + ( \inst7|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_score_tmp\(13),
	cin => \inst7|Add1~22\,
	sumout => \inst7|Add1~17_sumout\);

-- Location: FF_X35_Y11_N41
\inst7|score_tmp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|tmp~q\,
	d => \inst7|Add1~17_sumout\,
	clrn => \inst7|Equal1~0_combout\,
	sclr => \inst7|LessThan0~1_combout\,
	ena => \inst5|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|score_tmp\(13));

-- Location: MLABCELL_X34_Y8_N0
\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\ = SUM(( \inst7|score_tmp\(10) ) + ( !VCC ) + ( !VCC ))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~18\ = CARRY(( \inst7|score_tmp\(10) ) + ( !VCC ) + ( !VCC ))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~19\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_score_tmp\(10),
	cin => GND,
	sharein => GND,
	sumout => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~18\,
	shareout => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~19\);

-- Location: MLABCELL_X34_Y8_N3
\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout\ = SUM(( \inst7|score_tmp\(11) ) + ( \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~19\ ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~18\ ))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14\ = CARRY(( \inst7|score_tmp\(11) ) + ( \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~19\ ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~18\ ))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(11),
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~18\,
	sharein => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~19\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14\,
	shareout => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15\);

-- Location: MLABCELL_X34_Y8_N6
\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\ = SUM(( !\inst7|score_tmp\(12) ) + ( \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15\ ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14\ ))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~10\ = CARRY(( !\inst7|score_tmp\(12) ) + ( \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15\ ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14\ ))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~11\ = SHARE(\inst7|score_tmp\(12))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_score_tmp\(12),
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14\,
	sharein => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~10\,
	shareout => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~11\);

-- Location: MLABCELL_X34_Y8_N9
\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout\ = SUM(( \inst7|score_tmp\(13) ) + ( \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~11\ ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~10\ ))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~2\ = CARRY(( \inst7|score_tmp\(13) ) + ( \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~11\ ) + ( \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~10\ 
-- ))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~3\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(13),
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~10\,
	sharein => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~11\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~2\,
	shareout => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~3\);

-- Location: MLABCELL_X34_Y8_N12
\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ = SUM(( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~3\ ) + ( \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~2\,
	sharein => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~3\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\);

-- Location: MLABCELL_X34_Y8_N36
\inst1|Mod0|auto_generated|divider|divider|StageOut[45]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[45]~16_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & \inst7|score_tmp\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(13),
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[45]~16_combout\);

-- Location: MLABCELL_X34_Y8_N45
\inst1|Mod0|auto_generated|divider|divider|StageOut[45]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[45]~15_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout\ & ( !\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[45]~15_combout\);

-- Location: MLABCELL_X34_Y8_N39
\inst1|Mod0|auto_generated|divider|divider|StageOut[43]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[43]~43_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~13_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[43]~43_combout\);

-- Location: MLABCELL_X34_Y8_N24
\inst1|Mod0|auto_generated|divider|divider|StageOut[43]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[43]~44_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & \inst7|score_tmp\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(11),
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[43]~44_combout\);

-- Location: MLABCELL_X28_Y10_N30
\inst1|Mod0|auto_generated|divider|divider|op_9~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_9~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_9~26_cout\);

-- Location: MLABCELL_X28_Y10_N33
\inst1|Mod0|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( \inst7|score_tmp\(9) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_9~26_cout\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_9~22\ = CARRY(( \inst7|score_tmp\(9) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_9~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(9),
	cin => \inst1|Mod0|auto_generated|divider|divider|op_9~26_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_9~22\);

-- Location: MLABCELL_X28_Y10_N36
\inst1|Mod0|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & (\inst7|score_tmp\(10))) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_9~22\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_9~18\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & (\inst7|score_tmp\(10))) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_score_tmp\(10),
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~17_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_9~22\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_9~18\);

-- Location: MLABCELL_X28_Y10_N39
\inst1|Mod0|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (\inst1|Mod0|auto_generated|divider|divider|StageOut[43]~44_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[43]~43_combout\) ) + ( VCC ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_9~18\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_9~14\ = CARRY(( (\inst1|Mod0|auto_generated|divider|divider|StageOut[43]~44_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[43]~43_combout\) ) + ( VCC ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~43_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~44_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_9~18\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_9~14\);

-- Location: MLABCELL_X28_Y10_N42
\inst1|Mod0|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & (\inst7|score_tmp\(12))) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_9~14\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_9~10\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & (\inst7|score_tmp\(12))) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(12),
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~9_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_9~14\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_9~10\);

-- Location: MLABCELL_X28_Y10_N45
\inst1|Mod0|auto_generated|divider|divider|op_9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_9~5_sumout\ = SUM(( VCC ) + ( (\inst1|Mod0|auto_generated|divider|divider|StageOut[45]~16_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[45]~15_combout\) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_9~10\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_9~6\ = CARRY(( VCC ) + ( (\inst1|Mod0|auto_generated|divider|divider|StageOut[45]~16_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[45]~15_combout\) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~15_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~16_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_9~10\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_9~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_9~6\);

-- Location: MLABCELL_X28_Y10_N48
\inst1|Mod0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_9~6\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: MLABCELL_X34_Y8_N27
\inst1|Mod0|auto_generated|divider|divider|StageOut[44]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[44]~29_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\ & ( !\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~9_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[44]~29_combout\);

-- Location: MLABCELL_X34_Y8_N30
\inst1|Mod0|auto_generated|divider|divider|StageOut[44]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[44]~30_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ( \inst7|score_tmp\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_score_tmp\(12),
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[44]~30_combout\);

-- Location: MLABCELL_X34_Y8_N33
\inst1|Mod0|auto_generated|divider|divider|StageOut[43]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[43]~45_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[43]~44_combout\ ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[43]~44_combout\ & ( 
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[43]~43_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~43_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~44_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[43]~45_combout\);

-- Location: MLABCELL_X34_Y8_N42
\inst1|Mod0|auto_generated|divider|divider|StageOut[42]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[42]~58_combout\ = ( \inst7|score_tmp\(10) & ( (\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\) ) ) # ( !\inst7|score_tmp\(10) & ( (!\inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~17_sumout\,
	dataf => \inst7|ALT_INV_score_tmp\(10),
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[42]~58_combout\);

-- Location: LABCELL_X29_Y8_N12
\inst1|Mod0|auto_generated|divider|divider|op_10~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_10~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_10~30_cout\);

-- Location: LABCELL_X29_Y8_N15
\inst1|Mod0|auto_generated|divider|divider|op_10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_10~25_sumout\ = SUM(( \inst7|score_tmp\(8) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~30_cout\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_10~26\ = CARRY(( \inst7|score_tmp\(8) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_score_tmp\(8),
	cin => \inst1|Mod0|auto_generated|divider|divider|op_10~30_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_10~25_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_10~26\);

-- Location: LABCELL_X29_Y8_N18
\inst1|Mod0|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_9~21_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst7|score_tmp\(9))) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~26\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_10~22\ = CARRY(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_9~21_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst7|score_tmp\(9))) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(9),
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_10~26\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_10~22\);

-- Location: LABCELL_X29_Y8_N21
\inst1|Mod0|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_9~17_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[42]~58_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~22\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_10~18\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_9~17_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[42]~58_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~58_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_10~22\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X29_Y8_N24
\inst1|Mod0|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[43]~45_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~18\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_10~14\ = CARRY(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[43]~45_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~45_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_10~18\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X29_Y8_N27
\inst1|Mod0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_9~9_sumout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[44]~30_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[44]~29_combout\)))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_10~14\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_10~10\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_9~9_sumout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[44]~30_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[44]~29_combout\)))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~29_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~30_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_10~14\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X29_Y8_N30
\inst1|Mod0|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_9~5_sumout\)))) # (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[45]~15_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[45]~16_combout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~10\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_10~6\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_9~5_sumout\)))) # (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst1|Mod0|auto_generated|divider|divider|StageOut[45]~15_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[45]~16_combout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~16_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~15_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_10~10\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_10~6\);

-- Location: LABCELL_X29_Y8_N33
\inst1|Mod0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_10~6\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X31_Y8_N3
\inst1|Mod0|auto_generated|divider|divider|StageOut[60]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[60]~14_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_9~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[60]~14_combout\);

-- Location: MLABCELL_X28_Y10_N24
\inst1|Mod0|auto_generated|divider|divider|StageOut[60]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[60]~17_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ( (\inst1|Mod0|auto_generated|divider|divider|StageOut[45]~16_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[45]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~15_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~16_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[60]~17_combout\);

-- Location: MLABCELL_X34_Y8_N51
\inst1|Mod0|auto_generated|divider|divider|StageOut[59]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[59]~31_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_9~9_sumout\ & ( ((!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[44]~30_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[44]~29_combout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|op_9~9_sumout\ & ( 
-- (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[44]~30_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[44]~29_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~29_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~30_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[59]~31_combout\);

-- Location: MLABCELL_X28_Y10_N21
\inst1|Mod0|auto_generated|divider|divider|StageOut[58]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[58]~42_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_9~13_sumout\ & ( !\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[58]~42_combout\);

-- Location: LABCELL_X31_Y8_N0
\inst1|Mod0|auto_generated|divider|divider|StageOut[58]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[58]~46_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[43]~45_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~45_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[58]~46_combout\);

-- Location: MLABCELL_X28_Y10_N12
\inst1|Mod0|auto_generated|divider|divider|StageOut[57]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[42]~58_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_9~17_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[42]~58_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|op_9~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~58_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\);

-- Location: MLABCELL_X28_Y10_N15
\inst1|Mod0|auto_generated|divider|divider|StageOut[56]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[56]~70_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_9~21_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ 
-- & ((\inst7|score_tmp\(9))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datad => \inst7|ALT_INV_score_tmp\(9),
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[56]~70_combout\);

-- Location: LABCELL_X31_Y8_N18
\inst1|Mod0|auto_generated|divider|divider|op_11~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_11~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_11~34_cout\);

-- Location: LABCELL_X31_Y8_N21
\inst1|Mod0|auto_generated|divider|divider|op_11~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_11~29_sumout\ = SUM(( \inst7|score_tmp\(7) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~34_cout\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_11~30\ = CARRY(( \inst7|score_tmp\(7) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(7),
	cin => \inst1|Mod0|auto_generated|divider|divider|op_11~34_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_11~29_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_11~30\);

-- Location: LABCELL_X31_Y8_N24
\inst1|Mod0|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_10~25_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst7|score_tmp\(8))) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~30\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_11~26\ = CARRY(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_10~25_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst7|score_tmp\(8))) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst7|ALT_INV_score_tmp\(8),
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_11~30\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_11~26\);

-- Location: LABCELL_X31_Y8_N27
\inst1|Mod0|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_10~21_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[56]~70_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~26\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_11~22\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_10~21_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[56]~70_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~70_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_11~26\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_11~22\);

-- Location: LABCELL_X31_Y8_N30
\inst1|Mod0|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_10~17_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~22\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_10~17_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~59_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_11~22\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X31_Y8_N33
\inst1|Mod0|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_10~13_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[58]~46_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[58]~42_combout\))) ) + ( VCC ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_11~18\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_11~14\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_10~13_sumout\)))) # (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ 
-- & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[58]~46_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[58]~42_combout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~42_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~46_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_11~18\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X31_Y8_N36
\inst1|Mod0|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_10~9_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[59]~31_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~14\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_11~10\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_10~9_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[59]~31_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~31_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_11~14\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X31_Y8_N39
\inst1|Mod0|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_10~5_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\inst1|Mod0|auto_generated|divider|divider|StageOut[60]~17_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[60]~14_combout\)))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~10\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_11~6\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_10~5_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\inst1|Mod0|auto_generated|divider|divider|StageOut[60]~17_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[60]~14_combout\)))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~14_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~17_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_11~10\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_11~6\);

-- Location: LABCELL_X31_Y8_N42
\inst1|Mod0|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_11~6\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X31_Y8_N15
\inst1|Mod0|auto_generated|divider|divider|StageOut[90]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[90]~12_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_11~5_sumout\ & ( !\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[90]~12_combout\);

-- Location: LABCELL_X31_Y8_N54
\inst1|Mod0|auto_generated|divider|divider|StageOut[75]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[75]~13_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_10~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[75]~13_combout\);

-- Location: LABCELL_X31_Y8_N48
\inst1|Mod0|auto_generated|divider|divider|StageOut[75]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[75]~18_combout\ = (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[60]~14_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[60]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010100000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~17_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~14_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[75]~18_combout\);

-- Location: LABCELL_X32_Y8_N39
\inst1|Mod0|auto_generated|divider|divider|StageOut[74]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[74]~28_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_10~9_sumout\ & ( !\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[74]~28_combout\);

-- Location: MLABCELL_X34_Y8_N48
\inst1|Mod0|auto_generated|divider|divider|StageOut[74]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[74]~32_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[59]~31_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~31_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[74]~32_combout\);

-- Location: LABCELL_X32_Y8_N48
\inst1|Mod0|auto_generated|divider|divider|StageOut[73]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[73]~47_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[58]~46_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_10~13_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[58]~46_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\inst1|Mod0|auto_generated|divider|divider|op_10~13_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[58]~42_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~42_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~46_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[73]~47_combout\);

-- Location: LABCELL_X32_Y8_N36
\inst1|Mod0|auto_generated|divider|divider|StageOut[72]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[72]~57_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_10~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[72]~57_combout\);

-- Location: LABCELL_X32_Y8_N51
\inst1|Mod0|auto_generated|divider|divider|StageOut[72]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[72]~60_combout\ = (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~59_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[72]~60_combout\);

-- Location: LABCELL_X31_Y8_N57
\inst1|Mod0|auto_generated|divider|divider|StageOut[71]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[71]~71_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_10~21_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[56]~70_combout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|op_10~21_sumout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[56]~70_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~70_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[71]~71_combout\);

-- Location: LABCELL_X31_Y8_N51
\inst1|Mod0|auto_generated|divider|divider|StageOut[70]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[70]~81_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_10~25_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\) # (\inst7|score_tmp\(8)) ) ) # ( 
-- !\inst1|Mod0|auto_generated|divider|divider|op_10~25_sumout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & \inst7|score_tmp\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(8),
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[70]~81_combout\);

-- Location: LABCELL_X32_Y8_N0
\inst1|Mod0|auto_generated|divider|divider|op_12~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_12~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_12~38_cout\);

-- Location: LABCELL_X32_Y8_N3
\inst1|Mod0|auto_generated|divider|divider|op_12~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_12~33_sumout\ = SUM(( \inst7|score_tmp\(6) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~38_cout\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_12~34\ = CARRY(( \inst7|score_tmp\(6) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(6),
	cin => \inst1|Mod0|auto_generated|divider|divider|op_12~38_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_12~33_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_12~34\);

-- Location: LABCELL_X32_Y8_N6
\inst1|Mod0|auto_generated|divider|divider|op_12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_12~29_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_11~29_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst7|score_tmp\(7))) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~34\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_12~30\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_11~29_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\inst7|score_tmp\(7))) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(7),
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_12~34\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_12~29_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_12~30\);

-- Location: LABCELL_X32_Y8_N9
\inst1|Mod0|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_11~25_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[70]~81_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~30\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_12~26\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_11~25_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[70]~81_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100010001000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~81_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_12~30\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X32_Y8_N12
\inst1|Mod0|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[71]~71_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~26\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_12~22\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_11~21_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[71]~71_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~71_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_12~26\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X32_Y8_N15
\inst1|Mod0|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_11~17_sumout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[72]~60_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[72]~57_combout\)))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_12~22\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_12~18\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_11~17_sumout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[72]~60_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[72]~57_combout\)))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~57_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~60_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_12~22\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X32_Y8_N18
\inst1|Mod0|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_11~13_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[73]~47_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~18\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_12~14\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_11~13_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[73]~47_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~47_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_12~18\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X32_Y8_N21
\inst1|Mod0|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_11~9_sumout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[74]~32_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[74]~28_combout\)))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_12~14\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_12~10\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_11~9_sumout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[74]~32_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[74]~28_combout\)))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~28_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~32_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_12~14\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X32_Y8_N24
\inst1|Mod0|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_11~5_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[75]~18_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[75]~13_combout\))) ) + ( VCC ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_12~10\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_12~6\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_11~5_sumout\)))) # (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\inst1|Mod0|auto_generated|divider|divider|StageOut[75]~18_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[75]~13_combout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~13_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~18_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_12~10\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_12~6\);

-- Location: LABCELL_X32_Y8_N27
\inst1|Mod0|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_12~6\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X32_Y8_N54
\inst1|Mod0|auto_generated|divider|divider|StageOut[90]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[90]~19_combout\ = (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[75]~18_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[75]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001100000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~13_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~18_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[90]~19_combout\);

-- Location: LABCELL_X32_Y8_N33
\inst1|Mod0|auto_generated|divider|divider|StageOut[89]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[89]~33_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[74]~32_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_11~9_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[74]~32_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|op_11~9_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[74]~28_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~28_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~32_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[89]~33_combout\);

-- Location: LABCELL_X31_Y8_N6
\inst1|Mod0|auto_generated|divider|divider|StageOut[88]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[88]~41_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_11~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[88]~41_combout\);

-- Location: LABCELL_X32_Y8_N42
\inst1|Mod0|auto_generated|divider|divider|StageOut[88]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[88]~48_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[73]~47_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~47_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[88]~48_combout\);

-- Location: LABCELL_X32_Y8_N30
\inst1|Mod0|auto_generated|divider|divider|StageOut[87]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[87]~61_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[72]~60_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_11~17_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[72]~60_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|op_11~17_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[72]~57_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~57_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~60_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[87]~61_combout\);

-- Location: LABCELL_X32_Y8_N45
\inst1|Mod0|auto_generated|divider|divider|StageOut[86]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[86]~69_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_11~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[86]~69_combout\);

-- Location: LABCELL_X31_Y8_N9
\inst1|Mod0|auto_generated|divider|divider|StageOut[86]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[86]~72_combout\ = (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|StageOut[71]~71_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~71_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[86]~72_combout\);

-- Location: LABCELL_X32_Y8_N57
\inst1|Mod0|auto_generated|divider|divider|StageOut[85]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[85]~82_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[70]~81_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_11~25_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[70]~81_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|op_11~25_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~81_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[85]~82_combout\);

-- Location: LABCELL_X31_Y8_N12
\inst1|Mod0|auto_generated|divider|divider|StageOut[84]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[84]~90_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_11~29_sumout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst7|score_tmp\(7))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	datad => \inst7|ALT_INV_score_tmp\(7),
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[84]~90_combout\);

-- Location: LABCELL_X36_Y8_N18
\inst1|Mod0|auto_generated|divider|divider|op_13~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_13~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_13~42_cout\);

-- Location: LABCELL_X36_Y8_N21
\inst1|Mod0|auto_generated|divider|divider|op_13~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_13~37_sumout\ = SUM(( \inst7|score_tmp\(5) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_13~42_cout\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_13~38\ = CARRY(( \inst7|score_tmp\(5) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_13~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(5),
	cin => \inst1|Mod0|auto_generated|divider|divider|op_13~42_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_13~37_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_13~38\);

-- Location: LABCELL_X36_Y8_N24
\inst1|Mod0|auto_generated|divider|divider|op_13~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_13~33_sumout\ = SUM(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_12~33_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst7|score_tmp\(6))) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_13~38\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_13~34\ = CARRY(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_12~33_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst7|score_tmp\(6))) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_13~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(6),
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_13~38\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_13~33_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_13~34\);

-- Location: LABCELL_X36_Y8_N27
\inst1|Mod0|auto_generated|divider|divider|op_13~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_13~29_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_12~29_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[84]~90_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_13~34\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_13~30\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_12~29_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[84]~90_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_13~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100010001000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~90_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_13~34\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_13~29_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_13~30\);

-- Location: LABCELL_X36_Y8_N30
\inst1|Mod0|auto_generated|divider|divider|op_13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_13~25_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_12~25_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[85]~82_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_13~30\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_13~26\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_12~25_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[85]~82_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_13~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~82_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_13~30\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_13~25_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_13~26\);

-- Location: LABCELL_X36_Y8_N33
\inst1|Mod0|auto_generated|divider|divider|op_13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_13~21_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_12~21_sumout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[86]~72_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[86]~69_combout\)))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_13~26\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_13~22\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_12~21_sumout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[86]~72_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[86]~69_combout\)))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~69_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~72_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_13~26\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_13~21_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_13~22\);

-- Location: LABCELL_X36_Y8_N36
\inst1|Mod0|auto_generated|divider|divider|op_13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_13~17_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[87]~61_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_13~22\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_13~18\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[87]~61_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~61_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_13~22\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_13~17_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_13~18\);

-- Location: LABCELL_X36_Y8_N39
\inst1|Mod0|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_12~13_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[88]~48_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[88]~41_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_13~18\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_13~14\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_12~13_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[88]~48_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[88]~41_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~41_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~48_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_13~18\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_13~14\);

-- Location: LABCELL_X36_Y8_N42
\inst1|Mod0|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[89]~33_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_13~14\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_13~10\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[89]~33_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[89]~33_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_13~14\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X36_Y8_N45
\inst1|Mod0|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_12~5_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[90]~19_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[90]~12_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_13~10\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_13~6\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_12~5_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[90]~19_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[90]~12_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~12_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~19_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_13~10\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_13~6\);

-- Location: LABCELL_X36_Y8_N48
\inst1|Mod0|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_13~6\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: LABCELL_X36_Y8_N3
\inst1|Mod0|auto_generated|divider|divider|StageOut[105]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[105]~11_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_12~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[105]~11_combout\);

-- Location: LABCELL_X36_Y8_N9
\inst1|Mod0|auto_generated|divider|divider|StageOut[105]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[105]~20_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[90]~19_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ ) ) # ( 
-- !\inst1|Mod0|auto_generated|divider|divider|StageOut[90]~19_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|StageOut[90]~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~12_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~19_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[105]~20_combout\);

-- Location: MLABCELL_X34_Y8_N54
\inst1|Mod0|auto_generated|divider|divider|StageOut[104]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[104]~27_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_12~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[104]~27_combout\);

-- Location: MLABCELL_X34_Y8_N57
\inst1|Mod0|auto_generated|divider|divider|StageOut[104]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[104]~34_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[89]~33_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[89]~33_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[104]~34_combout\);

-- Location: LABCELL_X36_Y8_N12
\inst1|Mod0|auto_generated|divider|divider|StageOut[103]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[103]~49_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_12~13_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\) # 
-- ((\inst1|Mod0|auto_generated|divider|divider|StageOut[88]~41_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[88]~48_combout\)) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|op_12~13_sumout\ & ( 
-- (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[88]~41_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[88]~48_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~48_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~41_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[103]~49_combout\);

-- Location: LABCELL_X36_Y8_N57
\inst1|Mod0|auto_generated|divider|divider|StageOut[102]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[102]~56_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_12~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[102]~56_combout\);

-- Location: LABCELL_X36_Y8_N54
\inst1|Mod0|auto_generated|divider|divider|StageOut[102]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[102]~62_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[87]~61_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~61_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[102]~62_combout\);

-- Location: LABCELL_X36_Y8_N15
\inst1|Mod0|auto_generated|divider|divider|StageOut[101]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[86]~72_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_12~21_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[86]~72_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|op_12~21_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[86]~69_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~69_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~72_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\);

-- Location: MLABCELL_X34_Y8_N18
\inst1|Mod0|auto_generated|divider|divider|StageOut[100]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[100]~80_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_12~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[100]~80_combout\);

-- Location: MLABCELL_X34_Y8_N21
\inst1|Mod0|auto_generated|divider|divider|StageOut[100]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[100]~83_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[85]~82_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~82_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[100]~83_combout\);

-- Location: LABCELL_X36_Y8_N6
\inst1|Mod0|auto_generated|divider|divider|StageOut[99]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[99]~91_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_12~29_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[84]~90_combout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|op_12~29_sumout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[84]~90_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~90_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[99]~91_combout\);

-- Location: LABCELL_X36_Y8_N0
\inst1|Mod0|auto_generated|divider|divider|StageOut[98]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[98]~98_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_12~33_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\) # (\inst7|score_tmp\(6)) ) ) # ( 
-- !\inst1|Mod0|auto_generated|divider|divider|op_12~33_sumout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & \inst7|score_tmp\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(6),
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[98]~98_combout\);

-- Location: LABCELL_X41_Y8_N18
\inst1|Mod0|auto_generated|divider|divider|op_14~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_14~46_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_14~46_cout\);

-- Location: LABCELL_X41_Y8_N21
\inst1|Mod0|auto_generated|divider|divider|op_14~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_14~41_sumout\ = SUM(( \inst7|score_tmp\(4) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_14~46_cout\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_14~42\ = CARRY(( \inst7|score_tmp\(4) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_14~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_score_tmp\(4),
	cin => \inst1|Mod0|auto_generated|divider|divider|op_14~46_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_14~41_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_14~42\);

-- Location: LABCELL_X41_Y8_N24
\inst1|Mod0|auto_generated|divider|divider|op_14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_14~37_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_13~37_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst7|score_tmp\(5))) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_14~42\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_14~38\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_13~37_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\inst7|score_tmp\(5))) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_14~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst7|ALT_INV_score_tmp\(5),
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_14~42\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_14~37_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_14~38\);

-- Location: LABCELL_X41_Y8_N27
\inst1|Mod0|auto_generated|divider|divider|op_14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_14~33_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_13~33_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[98]~98_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_14~38\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_14~34\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_13~33_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[98]~98_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[98]~98_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_14~38\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_14~33_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_14~34\);

-- Location: LABCELL_X41_Y8_N30
\inst1|Mod0|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_13~29_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[99]~91_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_14~34\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_14~30\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_13~29_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[99]~91_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~91_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_14~34\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_14~30\);

-- Location: LABCELL_X41_Y8_N33
\inst1|Mod0|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_13~25_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[100]~83_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[100]~80_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_14~30\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_14~26\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_13~25_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[100]~83_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[100]~80_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~80_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~83_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_14~30\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_14~26\);

-- Location: LABCELL_X41_Y8_N36
\inst1|Mod0|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_13~21_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_14~26\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_14~22\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_13~21_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~73_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_14~26\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_14~22\);

-- Location: LABCELL_X41_Y8_N39
\inst1|Mod0|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_13~17_sumout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[102]~62_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[102]~56_combout\)))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_14~22\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_14~18\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_13~17_sumout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[102]~62_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[102]~56_combout\)))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~56_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~62_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_14~22\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X41_Y8_N42
\inst1|Mod0|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[103]~49_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_14~18\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_14~14\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[103]~49_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[103]~49_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_14~18\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X41_Y8_N45
\inst1|Mod0|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_13~9_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[104]~34_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[104]~27_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_14~14\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_14~10\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_13~9_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[104]~34_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[104]~27_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~27_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~34_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_14~14\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X41_Y8_N48
\inst1|Mod0|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_13~5_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[105]~20_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[105]~11_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_14~10\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_14~6\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_13~5_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[105]~20_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[105]~11_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~11_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~20_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_14~10\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X41_Y8_N51
\inst1|Mod0|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_14~6\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X36_Y7_N12
\inst1|Mod0|auto_generated|divider|divider|StageOut[135]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[135]~9_combout\ = ( !\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_14~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	datae => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[135]~9_combout\);

-- Location: LABCELL_X36_Y7_N57
\inst1|Mod0|auto_generated|divider|divider|StageOut[120]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[120]~10_combout\ = ( !\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_13~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[120]~10_combout\);

-- Location: LABCELL_X41_Y8_N12
\inst1|Mod0|auto_generated|divider|divider|StageOut[120]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[120]~21_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[105]~11_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ ) ) # ( 
-- !\inst1|Mod0|auto_generated|divider|divider|StageOut[105]~11_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|StageOut[105]~20_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~20_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~11_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[120]~21_combout\);

-- Location: LABCELL_X41_Y8_N57
\inst1|Mod0|auto_generated|divider|divider|StageOut[119]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[119]~35_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[104]~34_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_13~9_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[104]~34_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- ((\inst1|Mod0|auto_generated|divider|divider|op_13~9_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[104]~27_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~27_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~34_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[119]~35_combout\);

-- Location: LABCELL_X36_Y7_N36
\inst1|Mod0|auto_generated|divider|divider|StageOut[118]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[118]~40_combout\ = ( !\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_13~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[118]~40_combout\);

-- Location: MLABCELL_X42_Y9_N6
\inst1|Mod0|auto_generated|divider|divider|StageOut[118]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[118]~50_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[103]~49_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[103]~49_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[118]~50_combout\);

-- Location: LABCELL_X41_Y8_N0
\inst1|Mod0|auto_generated|divider|divider|StageOut[117]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[117]~63_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[102]~56_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_13~17_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[102]~56_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~17_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[102]~62_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~62_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~56_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[117]~63_combout\);

-- Location: LABCELL_X41_Y8_N6
\inst1|Mod0|auto_generated|divider|divider|StageOut[116]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[116]~68_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_13~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[116]~68_combout\);

-- Location: MLABCELL_X37_Y9_N27
\inst1|Mod0|auto_generated|divider|divider|StageOut[116]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[116]~74_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~73_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[116]~74_combout\);

-- Location: LABCELL_X41_Y8_N54
\inst1|Mod0|auto_generated|divider|divider|StageOut[115]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[115]~84_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[100]~83_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_13~25_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[100]~83_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- ((\inst1|Mod0|auto_generated|divider|divider|op_13~25_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[100]~80_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~80_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~83_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[115]~84_combout\);

-- Location: LABCELL_X41_Y8_N9
\inst1|Mod0|auto_generated|divider|divider|StageOut[114]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[114]~89_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_13~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[114]~89_combout\);

-- Location: LABCELL_X41_Y8_N15
\inst1|Mod0|auto_generated|divider|divider|StageOut[114]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[114]~92_combout\ = (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|StageOut[99]~91_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~91_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[114]~92_combout\);

-- Location: LABCELL_X41_Y8_N3
\inst1|Mod0|auto_generated|divider|divider|StageOut[113]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[113]~99_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[98]~98_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_13~33_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[98]~98_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|op_13~33_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[98]~98_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[113]~99_combout\);

-- Location: MLABCELL_X37_Y8_N9
\inst1|Mod0|auto_generated|divider|divider|StageOut[112]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[112]~104_combout\ = ( \inst7|score_tmp\(5) & ( (\inst1|Mod0|auto_generated|divider|divider|op_13~37_sumout\) # (\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\) ) ) # ( !\inst7|score_tmp\(5) & 
-- ( (!\inst1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_13~37_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\,
	dataf => \inst7|ALT_INV_score_tmp\(5),
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[112]~104_combout\);

-- Location: MLABCELL_X42_Y9_N18
\inst1|Mod0|auto_generated|divider|divider|op_3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_3~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_3~14_cout\);

-- Location: MLABCELL_X42_Y9_N21
\inst1|Mod0|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( \inst7|score_tmp\(3) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~14_cout\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_3~6\ = CARRY(( \inst7|score_tmp\(3) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_score_tmp\(3),
	cin => \inst1|Mod0|auto_generated|divider|divider|op_3~14_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_3~6\);

-- Location: MLABCELL_X42_Y9_N24
\inst1|Mod0|auto_generated|divider|divider|op_3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_3~49_sumout\ = SUM(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_14~41_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst7|score_tmp\(4))) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~6\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_3~50\ = CARRY(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_14~41_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst7|score_tmp\(4))) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(4),
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_3~6\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_3~49_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_3~50\);

-- Location: MLABCELL_X42_Y9_N27
\inst1|Mod0|auto_generated|divider|divider|op_3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_3~45_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_14~37_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[112]~104_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~50\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_3~46\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_14~37_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[112]~104_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[112]~104_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_3~50\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_3~45_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_3~46\);

-- Location: MLABCELL_X42_Y9_N30
\inst1|Mod0|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_14~33_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[113]~99_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~46\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_3~42\ = CARRY(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_14~33_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[113]~99_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[113]~99_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_3~46\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_3~42\);

-- Location: MLABCELL_X42_Y9_N33
\inst1|Mod0|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_14~29_sumout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[114]~92_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[114]~89_combout\)))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_3~42\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_3~38\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_14~29_sumout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[114]~92_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[114]~89_combout\)))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~89_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~92_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_3~42\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_3~38\);

-- Location: MLABCELL_X42_Y9_N36
\inst1|Mod0|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_14~25_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[115]~84_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~38\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_3~34\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_14~25_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[115]~84_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[115]~84_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_3~38\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_3~34\);

-- Location: MLABCELL_X42_Y9_N39
\inst1|Mod0|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_14~21_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[116]~74_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[116]~68_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_3~34\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_3~30\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_14~21_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[116]~74_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[116]~68_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~68_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~74_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_3~34\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_3~30\);

-- Location: MLABCELL_X42_Y9_N42
\inst1|Mod0|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_14~17_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[117]~63_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~30\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_14~17_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[117]~63_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[117]~63_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_3~30\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_3~26\);

-- Location: MLABCELL_X42_Y9_N45
\inst1|Mod0|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_14~13_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[118]~50_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[118]~40_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_3~26\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_3~22\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_14~13_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[118]~50_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[118]~40_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~40_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~50_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_3~26\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_3~22\);

-- Location: MLABCELL_X42_Y9_N48
\inst1|Mod0|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_14~9_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[119]~35_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~22\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_3~18\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_14~9_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[119]~35_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[119]~35_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_3~22\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_3~18\);

-- Location: MLABCELL_X42_Y9_N51
\inst1|Mod0|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_14~5_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[120]~21_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[120]~10_combout\))) ) + ( VCC ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_3~18\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_14~5_sumout\)))) # (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\inst1|Mod0|auto_generated|divider|divider|StageOut[120]~21_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[120]~10_combout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~10_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~21_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_3~18\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_3~10\);

-- Location: MLABCELL_X42_Y9_N54
\inst1|Mod0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_3~10\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: MLABCELL_X42_Y9_N15
\inst1|Mod0|auto_generated|divider|divider|StageOut[135]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[135]~22_combout\ = (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[120]~21_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[120]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001100000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~10_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~21_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[135]~22_combout\);

-- Location: LABCELL_X36_Y7_N3
\inst1|Mod0|auto_generated|divider|divider|StageOut[134]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[134]~26_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_14~9_sumout\ & ( !\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datae => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[134]~26_combout\);

-- Location: LABCELL_X36_Y7_N30
\inst1|Mod0|auto_generated|divider|divider|StageOut[134]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[134]~36_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[119]~35_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[119]~35_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[134]~36_combout\);

-- Location: MLABCELL_X42_Y9_N12
\inst1|Mod0|auto_generated|divider|divider|StageOut[133]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[133]~51_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[118]~50_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_14~13_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[118]~50_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ((\inst1|Mod0|auto_generated|divider|divider|op_14~13_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[118]~40_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~40_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~50_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[133]~51_combout\);

-- Location: LABCELL_X36_Y7_N18
\inst1|Mod0|auto_generated|divider|divider|StageOut[132]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[132]~55_combout\ = ( !\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_14~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[132]~55_combout\);

-- Location: LABCELL_X36_Y7_N27
\inst1|Mod0|auto_generated|divider|divider|StageOut[132]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[132]~64_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|StageOut[117]~63_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[117]~63_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[132]~64_combout\);

-- Location: MLABCELL_X42_Y9_N3
\inst1|Mod0|auto_generated|divider|divider|StageOut[131]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[131]~75_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[116]~74_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_14~21_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[116]~74_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~21_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[116]~68_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~68_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~74_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[131]~75_combout\);

-- Location: LABCELL_X36_Y7_N9
\inst1|Mod0|auto_generated|divider|divider|StageOut[130]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[130]~79_combout\ = ( !\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_14~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[130]~79_combout\);

-- Location: LABCELL_X36_Y7_N48
\inst1|Mod0|auto_generated|divider|divider|StageOut[130]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[130]~85_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[115]~84_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[115]~84_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[130]~85_combout\);

-- Location: MLABCELL_X42_Y9_N0
\inst1|Mod0|auto_generated|divider|divider|StageOut[129]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[129]~93_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[114]~92_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_14~29_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[114]~92_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~29_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[114]~89_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~89_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~92_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[129]~93_combout\);

-- Location: LABCELL_X36_Y7_N51
\inst1|Mod0|auto_generated|divider|divider|StageOut[128]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[128]~97_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_14~33_sumout\ & ( !\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[128]~97_combout\);

-- Location: LABCELL_X36_Y7_N33
\inst1|Mod0|auto_generated|divider|divider|StageOut[128]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[128]~100_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[113]~99_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[113]~99_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[128]~100_combout\);

-- Location: LABCELL_X36_Y7_N45
\inst1|Mod0|auto_generated|divider|divider|StageOut[127]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[127]~105_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[112]~104_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_14~37_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[112]~104_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_14~37_sumout\ & 
-- !\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[112]~104_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[127]~105_combout\);

-- Location: MLABCELL_X42_Y9_N9
\inst1|Mod0|auto_generated|divider|divider|StageOut[126]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[126]~109_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_14~41_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\) # (\inst7|score_tmp\(4)) ) ) # ( 
-- !\inst1|Mod0|auto_generated|divider|divider|op_14~41_sumout\ & ( (\inst7|score_tmp\(4) & \inst1|Mod0|auto_generated|divider|divider|op_14~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(4),
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[126]~109_combout\);

-- Location: MLABCELL_X37_Y7_N6
\inst1|Mod0|auto_generated|divider|divider|op_4~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_4~18_cout\);

-- Location: MLABCELL_X37_Y7_N9
\inst1|Mod0|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( \inst7|score_tmp\(2) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~18_cout\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_4~6\ = CARRY(( \inst7|score_tmp\(2) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(2),
	cin => \inst1|Mod0|auto_generated|divider|divider|op_4~18_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_4~6\);

-- Location: MLABCELL_X37_Y7_N12
\inst1|Mod0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_3~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst7|score_tmp\(3))) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~6\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_3~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst7|score_tmp\(3))) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(3),
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_4~6\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X37_Y7_N15
\inst1|Mod0|auto_generated|divider|divider|op_4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~53_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_3~49_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[126]~109_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~10\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_4~54\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_3~49_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[126]~109_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[126]~109_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_4~10\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_4~53_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_4~54\);

-- Location: MLABCELL_X37_Y7_N18
\inst1|Mod0|auto_generated|divider|divider|op_4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~49_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_3~45_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[127]~105_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~54\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_4~50\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_3~45_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[127]~105_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[127]~105_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_4~54\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_4~49_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_4~50\);

-- Location: MLABCELL_X37_Y7_N21
\inst1|Mod0|auto_generated|divider|divider|op_4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~45_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_3~41_sumout\)))) # (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[128]~100_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[128]~97_combout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~50\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_4~46\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_3~41_sumout\)))) # (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Mod0|auto_generated|divider|divider|StageOut[128]~100_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[128]~97_combout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~97_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~100_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_4~50\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_4~45_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_4~46\);

-- Location: MLABCELL_X37_Y7_N24
\inst1|Mod0|auto_generated|divider|divider|op_4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~41_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[129]~93_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~46\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_4~42\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[129]~93_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[129]~93_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_4~46\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_4~41_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_4~42\);

-- Location: MLABCELL_X37_Y7_N27
\inst1|Mod0|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_3~33_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Mod0|auto_generated|divider|divider|StageOut[130]~85_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[130]~79_combout\)))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~42\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_4~38\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_3~33_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Mod0|auto_generated|divider|divider|StageOut[130]~85_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[130]~79_combout\)))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~79_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~85_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_4~42\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_4~38\);

-- Location: MLABCELL_X37_Y7_N30
\inst1|Mod0|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_3~29_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[131]~75_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~38\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_4~34\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_3~29_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[131]~75_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~75_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_4~38\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_4~34\);

-- Location: MLABCELL_X37_Y7_N33
\inst1|Mod0|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_3~25_sumout\)))) # (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[132]~64_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[132]~55_combout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~34\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_4~30\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_3~25_sumout\)))) # (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Mod0|auto_generated|divider|divider|StageOut[132]~64_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[132]~55_combout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~55_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~64_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_4~34\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_4~30\);

-- Location: MLABCELL_X37_Y7_N36
\inst1|Mod0|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[133]~51_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~30\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_4~26\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[133]~51_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~51_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_4~30\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_4~26\);

-- Location: MLABCELL_X37_Y7_N39
\inst1|Mod0|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_3~17_sumout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[134]~36_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[134]~26_combout\)))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_4~26\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_4~22\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_3~17_sumout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[134]~36_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[134]~26_combout\)))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~26_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~36_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_4~26\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_4~22\);

-- Location: MLABCELL_X37_Y7_N42
\inst1|Mod0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_3~9_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[135]~22_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[135]~9_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_4~22\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_4~14\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_3~9_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[135]~22_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[135]~9_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~22_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_4~22\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_4~14\);

-- Location: MLABCELL_X37_Y7_N45
\inst1|Mod0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_4~14\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X32_Y9_N0
\inst1|Mod0|auto_generated|divider|divider|StageOut[165]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[165]~7_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_4~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[165]~7_combout\);

-- Location: LABCELL_X31_Y7_N33
\inst1|Mod0|auto_generated|divider|divider|StageOut[150]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[150]~8_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_3~9_sumout\ & ( !\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[150]~8_combout\);

-- Location: MLABCELL_X37_Y7_N3
\inst1|Mod0|auto_generated|divider|divider|StageOut[150]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[150]~23_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[135]~22_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) ) # ( 
-- !\inst1|Mod0|auto_generated|divider|divider|StageOut[135]~22_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|StageOut[135]~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~22_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[150]~23_combout\);

-- Location: MLABCELL_X37_Y7_N51
\inst1|Mod0|auto_generated|divider|divider|StageOut[149]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[149]~37_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[134]~36_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~17_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[134]~36_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~17_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[134]~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~26_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~36_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[149]~37_combout\);

-- Location: LABCELL_X31_Y7_N18
\inst1|Mod0|auto_generated|divider|divider|StageOut[148]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[148]~39_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_3~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[148]~39_combout\);

-- Location: LABCELL_X31_Y7_N21
\inst1|Mod0|auto_generated|divider|divider|StageOut[148]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout\ = (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|StageOut[133]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~51_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout\);

-- Location: MLABCELL_X37_Y7_N57
\inst1|Mod0|auto_generated|divider|divider|StageOut[147]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[147]~65_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[132]~55_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_3~25_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[132]~55_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~25_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[132]~64_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~64_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~55_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[147]~65_combout\);

-- Location: LABCELL_X31_Y7_N27
\inst1|Mod0|auto_generated|divider|divider|StageOut[146]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[146]~67_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_3~29_sumout\ & ( !\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[146]~67_combout\);

-- Location: LABCELL_X31_Y7_N3
\inst1|Mod0|auto_generated|divider|divider|StageOut[146]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[146]~76_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[131]~75_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~75_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[146]~76_combout\);

-- Location: MLABCELL_X37_Y7_N54
\inst1|Mod0|auto_generated|divider|divider|StageOut[145]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[145]~86_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[130]~79_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_3~33_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[130]~79_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~33_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[130]~85_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~85_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~79_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[145]~86_combout\);

-- Location: MLABCELL_X34_Y9_N33
\inst1|Mod0|auto_generated|divider|divider|StageOut[144]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\ = ( !\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_3~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	datae => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\);

-- Location: MLABCELL_X34_Y9_N36
\inst1|Mod0|auto_generated|divider|divider|StageOut[144]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[144]~94_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|StageOut[129]~93_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[129]~93_combout\,
	datae => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[144]~94_combout\);

-- Location: MLABCELL_X37_Y7_N48
\inst1|Mod0|auto_generated|divider|divider|StageOut[143]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[143]~101_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_3~41_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\) # 
-- ((\inst1|Mod0|auto_generated|divider|divider|StageOut[128]~100_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[128]~97_combout\)) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|op_3~41_sumout\ & ( 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[128]~100_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[128]~97_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~97_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~100_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[143]~101_combout\);

-- Location: MLABCELL_X34_Y9_N21
\inst1|Mod0|auto_generated|divider|divider|StageOut[142]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[142]~103_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_3~45_sumout\ & ( !\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datae => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[142]~103_combout\);

-- Location: LABCELL_X36_Y7_N42
\inst1|Mod0|auto_generated|divider|divider|StageOut[142]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[142]~106_combout\ = (\inst1|Mod0|auto_generated|divider|divider|StageOut[127]~105_combout\ & \inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[127]~105_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[142]~106_combout\);

-- Location: MLABCELL_X37_Y7_N0
\inst1|Mod0|auto_generated|divider|divider|StageOut[141]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[141]~110_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[126]~109_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_3~49_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[126]~109_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|op_3~49_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[126]~109_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[141]~110_combout\);

-- Location: LABCELL_X31_Y7_N45
\inst1|Mod0|auto_generated|divider|divider|StageOut[140]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[140]~4_combout\ = ( \inst7|score_tmp\(3) & ( (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\) # (\inst1|Mod0|auto_generated|divider|divider|op_3~5_sumout\) ) ) # ( !\inst7|score_tmp\(3) & ( 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~5_sumout\ & !\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst7|ALT_INV_score_tmp\(3),
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[140]~4_combout\);

-- Location: LABCELL_X32_Y9_N6
\inst1|Mod0|auto_generated|divider|divider|op_5~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~22_cout\);

-- Location: LABCELL_X32_Y9_N9
\inst1|Mod0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( \inst7|score_tmp\(1) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~22_cout\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_5~6\ = CARRY(( \inst7|score_tmp\(1) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(1),
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~22_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X32_Y9_N12
\inst1|Mod0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst7|score_tmp\(2))) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~6\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst7|score_tmp\(2))) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(2),
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~6\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X32_Y9_N15
\inst1|Mod0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[140]~4_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~10\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_5~14\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[140]~4_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[140]~4_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~10\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X32_Y9_N18
\inst1|Mod0|auto_generated|divider|divider|op_5~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~57_sumout\ = SUM(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~53_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[141]~110_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~14\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_5~58\ = CARRY(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~53_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[141]~110_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[141]~110_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~14\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_5~57_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~58\);

-- Location: LABCELL_X32_Y9_N21
\inst1|Mod0|auto_generated|divider|divider|op_5~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~53_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_4~49_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[142]~106_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[142]~103_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_5~58\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_5~54\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_4~49_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[142]~106_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[142]~103_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_5~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~103_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~106_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~58\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_5~53_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~54\);

-- Location: LABCELL_X32_Y9_N24
\inst1|Mod0|auto_generated|divider|divider|op_5~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~49_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~45_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[143]~101_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~54\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_5~50\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~45_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[143]~101_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[143]~101_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~54\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_5~49_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~50\);

-- Location: LABCELL_X32_Y9_N27
\inst1|Mod0|auto_generated|divider|divider|op_5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~45_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_4~41_sumout\)))) # (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[144]~94_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~50\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_5~46\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_4~41_sumout\)))) # (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst1|Mod0|auto_generated|divider|divider|StageOut[144]~94_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~88_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~94_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~50\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_5~45_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~46\);

-- Location: LABCELL_X32_Y9_N30
\inst1|Mod0|auto_generated|divider|divider|op_5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~41_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[145]~86_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~46\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_5~42\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[145]~86_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[145]~86_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~46\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_5~41_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~42\);

-- Location: LABCELL_X32_Y9_N33
\inst1|Mod0|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_4~33_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[146]~76_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[146]~67_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_5~42\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_5~38\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_4~33_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[146]~76_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[146]~67_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~67_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~76_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~42\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~38\);

-- Location: LABCELL_X32_Y9_N36
\inst1|Mod0|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~29_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[147]~65_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~38\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_5~34\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~29_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[147]~65_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[147]~65_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~38\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~34\);

-- Location: LABCELL_X32_Y9_N39
\inst1|Mod0|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_4~25_sumout\)))) # (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[148]~39_combout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~34\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_4~25_sumout\)))) # (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst1|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[148]~39_combout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~39_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~52_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~34\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~30\);

-- Location: LABCELL_X32_Y9_N42
\inst1|Mod0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[149]~37_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~30\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_5~26\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[149]~37_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[149]~37_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~30\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X32_Y9_N45
\inst1|Mod0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_4~13_sumout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[150]~23_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[150]~8_combout\)))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_5~26\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_5~18\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_4~13_sumout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[150]~23_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[150]~8_combout\)))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~8_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~23_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~26\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X32_Y9_N48
\inst1|Mod0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~18\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X31_Y7_N30
\inst1|Mod0|auto_generated|divider|divider|StageOut[165]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[165]~24_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( (\inst1|Mod0|auto_generated|divider|divider|StageOut[150]~23_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[150]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~8_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~23_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[165]~24_combout\);

-- Location: LABCELL_X31_Y7_N48
\inst1|Mod0|auto_generated|divider|divider|StageOut[164]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[164]~25_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_4~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[164]~25_combout\);

-- Location: LABCELL_X31_Y7_N51
\inst1|Mod0|auto_generated|divider|divider|StageOut[164]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[164]~38_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[149]~37_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[149]~37_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[164]~38_combout\);

-- Location: LABCELL_X31_Y7_N42
\inst1|Mod0|auto_generated|divider|divider|StageOut[163]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[163]~53_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[148]~39_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~25_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[148]~39_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~25_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~52_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~39_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[163]~53_combout\);

-- Location: LABCELL_X31_Y7_N36
\inst1|Mod0|auto_generated|divider|divider|StageOut[162]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[162]~54_combout\ = ( !\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_4~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[162]~54_combout\);

-- Location: MLABCELL_X34_Y9_N3
\inst1|Mod0|auto_generated|divider|divider|StageOut[162]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[162]~66_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|StageOut[147]~65_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[147]~65_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[162]~66_combout\);

-- Location: LABCELL_X31_Y7_N54
\inst1|Mod0|auto_generated|divider|divider|StageOut[161]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[161]~77_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_4~33_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\) # 
-- ((\inst1|Mod0|auto_generated|divider|divider|StageOut[146]~67_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[146]~76_combout\)) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|op_4~33_sumout\ & ( 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[146]~67_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[146]~76_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~76_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~67_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[161]~77_combout\);

-- Location: LABCELL_X31_Y7_N12
\inst1|Mod0|auto_generated|divider|divider|StageOut[160]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[160]~78_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_4~37_sumout\ & ( !\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[160]~78_combout\);

-- Location: LABCELL_X31_Y7_N15
\inst1|Mod0|auto_generated|divider|divider|StageOut[160]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[160]~87_combout\ = (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|StageOut[145]~86_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[145]~86_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[160]~87_combout\);

-- Location: LABCELL_X32_Y9_N57
\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~95_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_4~41_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~41_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[144]~94_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~94_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~88_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~95_combout\);

-- Location: LABCELL_X32_Y9_N54
\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~96_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_4~45_sumout\ & ( !\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~96_combout\);

-- Location: LABCELL_X31_Y7_N57
\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~102_combout\ = (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|StageOut[143]~101_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[143]~101_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~102_combout\);

-- Location: LABCELL_X32_Y9_N3
\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~107_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[142]~106_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_4~49_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[142]~106_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\inst1|Mod0|auto_generated|divider|divider|op_4~49_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[142]~103_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~103_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~106_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~107_combout\);

-- Location: LABCELL_X31_Y7_N6
\inst1|Mod0|auto_generated|divider|divider|StageOut[156]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~108_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_4~53_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~108_combout\);

-- Location: LABCELL_X31_Y7_N9
\inst1|Mod0|auto_generated|divider|divider|StageOut[156]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~111_combout\ = (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|StageOut[141]~110_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[141]~110_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~111_combout\);

-- Location: LABCELL_X31_Y7_N0
\inst1|Mod0|auto_generated|divider|divider|StageOut[155]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[155]~5_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_4~9_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[140]~4_combout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|op_4~9_sumout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[140]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[140]~4_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[155]~5_combout\);

-- Location: LABCELL_X31_Y7_N24
\inst1|Mod0|auto_generated|divider|divider|StageOut[154]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[154]~2_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst7|score_tmp\(2) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(2),
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[154]~2_combout\);

-- Location: LABCELL_X31_Y9_N6
\inst1|Mod0|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~26_cout\);

-- Location: LABCELL_X31_Y9_N9
\inst1|Mod0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( \inst7|score_tmp\(0) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~26_cout\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_6~6\ = CARRY(( \inst7|score_tmp\(0) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(0),
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~26_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X31_Y9_N12
\inst1|Mod0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst7|score_tmp\(1))) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~6\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_6~10\ = CARRY(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst7|score_tmp\(1))) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst7|ALT_INV_score_tmp\(1),
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~6\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X31_Y9_N15
\inst1|Mod0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[154]~2_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~10\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_6~14\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[154]~2_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[154]~2_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~10\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X31_Y9_N18
\inst1|Mod0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[155]~5_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~14\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[155]~5_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[155]~5_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~14\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X31_Y9_N21
\inst1|Mod0|auto_generated|divider|divider|op_6~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~62_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_5~57_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[156]~111_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[156]~108_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~108_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~57_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~111_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~18\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~62_cout\);

-- Location: LABCELL_X31_Y9_N24
\inst1|Mod0|auto_generated|divider|divider|op_6~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~58_cout\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_5~53_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~107_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[157]~107_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~62_cout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~58_cout\);

-- Location: LABCELL_X31_Y9_N27
\inst1|Mod0|auto_generated|divider|divider|op_6~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~54_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_5~49_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~102_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~96_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_6~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~96_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~102_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~58_cout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~54_cout\);

-- Location: LABCELL_X31_Y9_N30
\inst1|Mod0|auto_generated|divider|divider|op_6~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~50_cout\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_5~45_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~95_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[159]~95_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~54_cout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~50_cout\);

-- Location: LABCELL_X31_Y9_N33
\inst1|Mod0|auto_generated|divider|divider|op_6~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~46_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_5~41_sumout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[160]~87_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[160]~78_combout\)))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_6~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~78_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~87_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~50_cout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~46_cout\);

-- Location: LABCELL_X31_Y9_N36
\inst1|Mod0|auto_generated|divider|divider|op_6~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~42_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_5~37_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[161]~77_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[161]~77_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~46_cout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~42_cout\);

-- Location: LABCELL_X31_Y9_N39
\inst1|Mod0|auto_generated|divider|divider|op_6~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~38_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_5~33_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[162]~66_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[162]~54_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_6~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~54_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~66_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~42_cout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~38_cout\);

-- Location: LABCELL_X31_Y9_N42
\inst1|Mod0|auto_generated|divider|divider|op_6~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~34_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_5~29_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[163]~53_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[163]~53_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~38_cout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~34_cout\);

-- Location: LABCELL_X31_Y9_N45
\inst1|Mod0|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_5~25_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[164]~38_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[164]~25_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_6~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~25_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~38_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~34_cout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~30_cout\);

-- Location: LABCELL_X31_Y9_N48
\inst1|Mod0|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_5~17_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[165]~24_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[165]~7_combout\))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~7_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~24_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~30_cout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X31_Y9_N51
\inst1|Mod0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~22_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X31_Y9_N57
\inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_6~17_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[155]~5_combout\))) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|op_6~17_sumout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[155]~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[155]~5_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\);

-- Location: LABCELL_X31_Y9_N0
\inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_5~5_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|op_6~9_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # (\inst7|score_tmp\(1))))) ) ) # ( 
-- !\inst1|Mod0|auto_generated|divider|divider|op_5~5_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_6~9_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & \inst7|score_tmp\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100111001000100010011101110010011101110111001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst7|ALT_INV_score_tmp\(1),
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\);

-- Location: LABCELL_X31_Y9_N3
\inst1|Mod0|auto_generated|divider|divider|StageOut[182]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_6~5_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\inst7|score_tmp\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datad => \inst7|ALT_INV_score_tmp\(0),
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\);

-- Location: LABCELL_X31_Y9_N54
\inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_5~9_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst1|Mod0|auto_generated|divider|divider|op_6~13_sumout\)))) # (\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- ((\inst1|Mod0|auto_generated|divider|divider|StageOut[154]~2_combout\)))) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|op_5~9_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst1|Mod0|auto_generated|divider|divider|op_6~13_sumout\)))) # (\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\inst1|Mod0|auto_generated|divider|divider|StageOut[154]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000010100001101101001110010111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[154]~2_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\);

-- Location: LABCELL_X35_Y11_N48
\inst7|Count_Score:v_all_off~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Count_Score:v_all_off~0_combout\ = ( \inst7|Count_Score:v_all_off~q\ & ( (!\inst8|game_state\(0)) # (!\inst8|game_state\(1)) ) ) # ( !\inst7|Count_Score:v_all_off~q\ & ( (\inst8|game_state\(0) & \inst8|game_state\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_game_state\(0),
	datad => \inst8|ALT_INV_game_state\(1),
	dataf => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	combout => \inst7|Count_Score:v_all_off~0_combout\);

-- Location: FF_X35_Y11_N53
\inst7|Count_Score:v_all_off\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|tmp~q\,
	asdata => \inst7|Count_Score:v_all_off~0_combout\,
	clrn => \inst7|Equal1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Count_Score:v_all_off~q\);

-- Location: LABCELL_X41_Y4_N39
\inst1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux0~0_combout\ = ( \inst7|Count_Score:v_all_off~q\ ) # ( !\inst7|Count_Score:v_all_off~q\ & ( (!\inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\ $ 
-- (((\inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\))))) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100101010111100110010101011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	dataf => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	combout => \inst1|Mux0~0_combout\);

-- Location: LABCELL_X41_Y4_N42
\inst1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux1~0_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & ( ((\inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\)) # (\inst7|Count_Score:v_all_off~q\) ) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\ & ( 
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ ) ) # ( \inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\ & ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & ( 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\) # (\inst7|Count_Score:v_all_off~q\) ) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\ & ( 
-- !\inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & ( ((\inst1|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ & !\inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\)) # (\inst7|Count_Score:v_all_off~q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101110101010111110101111111111111111111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	datae => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	combout => \inst1|Mux1~0_combout\);

-- Location: LABCELL_X41_Y4_N15
\inst1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux2~0_combout\ = ( \inst7|Count_Score:v_all_off~q\ ) # ( !\inst7|Count_Score:v_all_off~q\ & ( ((!\inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\))) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111111011111000111111101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	dataf => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	combout => \inst1|Mux2~0_combout\);

-- Location: LABCELL_X41_Y4_N18
\inst1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux3~0_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ & ( ((!\inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ $ 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\))) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\)))) # (\inst7|Count_Score:v_all_off~q\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ & ( 
-- ((!\inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\))) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\))) # (\inst7|Count_Score:v_all_off~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110111111111000111011111111110010111111111111001011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	datad => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	combout => \inst1|Mux3~0_combout\);

-- Location: LABCELL_X41_Y4_N21
\inst1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux4~0_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ & ( ((\inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\)))) # (\inst7|Count_Score:v_all_off~q\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ & ( 
-- ((!\inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\))) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\))) # (\inst7|Count_Score:v_all_off~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111101011111001111110101111100011111010111110001111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	datac => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	combout => \inst1|Mux4~0_combout\);

-- Location: LABCELL_X41_Y4_N24
\inst1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux5~0_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & ( (((!\inst1|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ & \inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\)) # (\inst7|Count_Score:v_all_off~q\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & ( 
-- ((\inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\)))) # (\inst7|Count_Score:v_all_off~q\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101111111010101010111111101011111110111110101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	combout => \inst1|Mux5~0_combout\);

-- Location: LABCELL_X41_Y4_N30
\inst1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux6~0_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\) # 
-- (\inst7|Count_Score:v_all_off~q\) ) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & ( 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\) # (\inst7|Count_Score:v_all_off~q\) ) ) ) # ( \inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\ & ( 
-- !\inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & ( ((!\inst1|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\)) # (\inst7|Count_Score:v_all_off~q\) ) 
-- ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[184]~3_combout\ & ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[183]~1_combout\ & ( ((\inst1|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ & 
-- !\inst1|Mod0|auto_generated|divider|divider|StageOut[185]~6_combout\)) # (\inst7|Count_Score:v_all_off~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101110101110111111101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	datae => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	combout => \inst1|Mux6~0_combout\);

-- Location: LABCELL_X40_Y13_N0
\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ = SUM(( \inst7|score_tmp\(10) ) + ( !VCC ) + ( !VCC ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ = CARRY(( \inst7|score_tmp\(10) ) + ( !VCC ) + ( !VCC ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_score_tmp\(10),
	cin => GND,
	sharein => GND,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	shareout => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\);

-- Location: LABCELL_X40_Y13_N3
\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ = SUM(( \inst7|score_tmp\(11) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ = CARRY(( \inst7|score_tmp\(11) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ 
-- ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_score_tmp\(11),
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	sharein => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	shareout => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\);

-- Location: LABCELL_X40_Y13_N6
\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\ = SUM(( !\inst7|score_tmp\(12) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ = CARRY(( !\inst7|score_tmp\(12) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ = SHARE(\inst7|score_tmp\(12))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_score_tmp\(12),
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	sharein => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\,
	shareout => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\);

-- Location: LABCELL_X40_Y13_N9
\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\ = SUM(( \inst7|score_tmp\(13) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ = CARRY(( \inst7|score_tmp\(13) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_score_tmp\(13),
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\,
	sharein => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\,
	shareout => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\);

-- Location: LABCELL_X40_Y13_N12
\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ = SUM(( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\,
	sharein => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\);

-- Location: LABCELL_X40_Y13_N54
\inst1|Div0|auto_generated|divider|divider|StageOut[18]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[18]~38_combout\ = ( \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~13_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[18]~38_combout\);

-- Location: LABCELL_X40_Y13_N57
\inst1|Div0|auto_generated|divider|divider|StageOut[18]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[18]~39_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & \inst7|score_tmp\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(13),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[18]~39_combout\);

-- Location: LABCELL_X40_Y13_N48
\inst1|Div0|auto_generated|divider|divider|StageOut[16]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\ = (!\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\);

-- Location: LABCELL_X40_Y13_N51
\inst1|Div0|auto_generated|divider|divider|StageOut[16]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[16]~35_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & \inst7|score_tmp\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(11),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[16]~35_combout\);

-- Location: LABCELL_X40_Y13_N18
\inst1|Div0|auto_generated|divider|divider|op_9~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~22_cout\);

-- Location: LABCELL_X40_Y13_N21
\inst1|Div0|auto_generated|divider|divider|op_9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~5_sumout\ = SUM(( \inst7|score_tmp\(9) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~22_cout\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_9~6\ = CARRY(( \inst7|score_tmp\(9) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_score_tmp\(9),
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~22_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~5_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~6\);

-- Location: LABCELL_X40_Y13_N24
\inst1|Div0|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\inst7|score_tmp\(10))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~6\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_9~10\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\inst7|score_tmp\(10))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(10),
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~6\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X40_Y13_N27
\inst1|Div0|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( VCC ) + ( (\inst1|Div0|auto_generated|divider|divider|StageOut[16]~35_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_9~10\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_9~14\ = CARRY(( VCC ) + ( (\inst1|Div0|auto_generated|divider|divider|StageOut[16]~35_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~34_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~35_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~10\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X40_Y13_N30
\inst1|Div0|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\inst7|score_tmp\(12))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~14\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_9~26\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\inst7|score_tmp\(12))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(12),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~14\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~26\);

-- Location: LABCELL_X40_Y13_N33
\inst1|Div0|auto_generated|divider|divider|op_9~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~18_cout\ = CARRY(( (\inst1|Div0|auto_generated|divider|divider|StageOut[18]~39_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[18]~38_combout\) ) + ( VCC ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~38_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~39_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~26\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~18_cout\);

-- Location: LABCELL_X40_Y13_N36
\inst1|Div0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~18_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: MLABCELL_X42_Y10_N0
\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~22\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~23\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~22\,
	shareout => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~23\);

-- Location: MLABCELL_X42_Y10_N3
\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) + ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~23\ ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~22\ ))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) + ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~23\ ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~22\ ))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~22\,
	sharein => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~23\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~18\,
	shareout => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~19\);

-- Location: MLABCELL_X42_Y10_N6
\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\ = SUM(( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ ) + ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ ))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ = CARRY(( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ ) + ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ ))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~18\,
	sharein => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~19\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~14\,
	shareout => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~15\);

-- Location: MLABCELL_X42_Y10_N9
\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\ = SUM(( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ ) + ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ ))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ = CARRY(( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ ) + ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ ))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~14\,
	sharein => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~15\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~10\,
	shareout => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~11\);

-- Location: MLABCELL_X42_Y10_N12
\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\ = SUM(( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ ) + ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ = CARRY(( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ ) + ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~10\,
	sharein => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~11\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\,
	shareout => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: MLABCELL_X42_Y10_N15
\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ = SUM(( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ ) + ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\,
	sharein => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\);

-- Location: LABCELL_X41_Y13_N0
\inst1|Div0|auto_generated|divider|divider|StageOut[17]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[17]~36_combout\ = ( \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[17]~36_combout\);

-- Location: LABCELL_X41_Y13_N33
\inst1|Div0|auto_generated|divider|divider|StageOut[17]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[17]~37_combout\ = ( \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst7|score_tmp\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \inst7|ALT_INV_score_tmp\(12),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[17]~37_combout\);

-- Location: LABCELL_X41_Y13_N45
\inst1|Div0|auto_generated|divider|divider|StageOut[16]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[16]~32_combout\ = ( \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst7|score_tmp\(11) ) ) # ( 
-- !\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst7|score_tmp\(11) & ( \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ ) ) ) # ( 
-- !\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( !\inst7|score_tmp\(11) & ( \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\,
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \inst7|ALT_INV_score_tmp\(11),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[16]~32_combout\);

-- Location: LABCELL_X40_Y13_N42
\inst1|Div0|auto_generated|divider|divider|StageOut[15]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[15]~28_combout\ = ( \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst7|score_tmp\(10) 
-- ) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst7|score_tmp\(10) ) ) ) # ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_score_tmp\(10),
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[15]~28_combout\);

-- Location: MLABCELL_X42_Y13_N6
\inst1|Div0|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~26_cout\);

-- Location: MLABCELL_X42_Y13_N9
\inst1|Div0|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( \inst7|score_tmp\(8) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~26_cout\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_10~6\ = CARRY(( \inst7|score_tmp\(8) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(8),
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~26_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~6\);

-- Location: MLABCELL_X42_Y13_N12
\inst1|Div0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~5_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst7|score_tmp\(9))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~6\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_10~10\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~5_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst7|score_tmp\(9))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(9),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~6\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~10\);

-- Location: MLABCELL_X42_Y13_N15
\inst1|Div0|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~9_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[15]~28_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~10\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_10~14\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~9_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[15]~28_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~28_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~10\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~14\);

-- Location: MLABCELL_X42_Y13_N18
\inst1|Div0|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[16]~32_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~14\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_10~18\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[16]~32_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~32_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~14\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~18\);

-- Location: MLABCELL_X42_Y13_N21
\inst1|Div0|auto_generated|divider|divider|op_10~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~22_cout\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_9~25_sumout\)) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst1|Div0|auto_generated|divider|divider|StageOut[17]~37_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[17]~36_combout\)))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~36_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~37_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~18\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~22_cout\);

-- Location: MLABCELL_X42_Y13_N24
\inst1|Div0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~22_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: MLABCELL_X42_Y10_N24
\inst1|Mod1|auto_generated|divider|divider|op_10~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_10~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_10~30_cout\);

-- Location: MLABCELL_X42_Y10_N27
\inst1|Mod1|auto_generated|divider|divider|op_10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_10~25_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_10~30_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_10~26\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_10~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_10~30_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_10~25_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_10~26\);

-- Location: MLABCELL_X42_Y10_N30
\inst1|Mod1|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_10~26\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_10~22\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~21_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_10~26\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_10~22\);

-- Location: MLABCELL_X42_Y10_N33
\inst1|Mod1|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_10~22\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~17_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_10~22\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_10~18\);

-- Location: MLABCELL_X42_Y10_N36
\inst1|Mod1|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_10~18\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_10~14\ = CARRY(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_10~18\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_10~14\);

-- Location: MLABCELL_X42_Y10_N39
\inst1|Mod1|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_10~14\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_10~10\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_10~14\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_10~10\);

-- Location: MLABCELL_X42_Y10_N42
\inst1|Mod1|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_10~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_10~6\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_10~10\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_10~6\);

-- Location: MLABCELL_X42_Y10_N45
\inst1|Mod1|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_10~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: MLABCELL_X42_Y10_N57
\inst1|Mod1|auto_generated|divider|divider|StageOut[57]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[57]~46_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( 
-- !\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( 
-- !\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) ) ) # ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datae => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~17_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[57]~46_combout\);

-- Location: MLABCELL_X42_Y10_N48
\inst1|Mod1|auto_generated|divider|divider|StageOut[56]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[56]~57_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( 
-- !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( 
-- !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) ) ) # ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datae => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~21_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[56]~57_combout\);

-- Location: LABCELL_X41_Y13_N24
\inst1|Div0|auto_generated|divider|divider|StageOut[22]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[22]~31_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_9~13_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[22]~31_combout\);

-- Location: MLABCELL_X42_Y13_N54
\inst1|Div0|auto_generated|divider|divider|StageOut[22]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[22]~33_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[16]~32_combout\ & ( \inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~32_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[22]~33_combout\);

-- Location: LABCELL_X41_Y13_N54
\inst1|Div0|auto_generated|divider|divider|StageOut[21]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[21]~29_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[15]~28_combout\ ) ) # ( 
-- !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_9~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~28_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[21]~29_combout\);

-- Location: MLABCELL_X42_Y13_N57
\inst1|Div0|auto_generated|divider|divider|StageOut[20]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[20]~24_combout\ = ( \inst7|score_tmp\(9) & ( (\inst1|Div0|auto_generated|divider|divider|op_9~5_sumout\) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\) ) ) # ( !\inst7|score_tmp\(9) & ( 
-- (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & \inst1|Div0|auto_generated|divider|divider|op_9~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	dataf => \inst7|ALT_INV_score_tmp\(9),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[20]~24_combout\);

-- Location: MLABCELL_X42_Y13_N30
\inst1|Div0|auto_generated|divider|divider|op_11~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~14_cout\);

-- Location: MLABCELL_X42_Y13_N33
\inst1|Div0|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( \inst7|score_tmp\(7) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~14_cout\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_11~6\ = CARRY(( \inst7|score_tmp\(7) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_score_tmp\(7),
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~14_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~6\);

-- Location: MLABCELL_X42_Y13_N36
\inst1|Div0|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~5_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst7|score_tmp\(8))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~6\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_11~18\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~5_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst7|score_tmp\(8))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(8),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~6\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~18\);

-- Location: MLABCELL_X42_Y13_N39
\inst1|Div0|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~9_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[20]~24_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~18\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_11~22\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~9_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[20]~24_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~24_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~18\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~22\);

-- Location: MLABCELL_X42_Y13_N42
\inst1|Div0|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~13_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[21]~29_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~22\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_11~26\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~13_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[21]~29_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~29_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~22\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~26\);

-- Location: MLABCELL_X42_Y13_N45
\inst1|Div0|auto_generated|divider|divider|op_11~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~10_cout\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_10~17_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[22]~33_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[22]~31_combout\))) ) + ( VCC ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~31_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~33_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~26\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~10_cout\);

-- Location: MLABCELL_X42_Y13_N48
\inst1|Div0|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~10_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: MLABCELL_X37_Y8_N18
\inst1|Mod1|auto_generated|divider|divider|op_11~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_11~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_11~34_cout\);

-- Location: MLABCELL_X37_Y8_N21
\inst1|Mod1|auto_generated|divider|divider|op_11~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_11~29_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_11~34_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_11~30\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_11~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_11~34_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_11~29_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_11~30\);

-- Location: MLABCELL_X37_Y8_N24
\inst1|Mod1|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_10~25_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_11~30\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_11~26\ = CARRY(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_10~25_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_11~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_11~30\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_11~26\);

-- Location: MLABCELL_X37_Y8_N27
\inst1|Mod1|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_10~21_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[56]~57_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_11~26\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_11~22\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_10~21_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[56]~57_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[56]~57_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_11~26\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_11~22\);

-- Location: MLABCELL_X37_Y8_N30
\inst1|Mod1|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_10~17_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[57]~46_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_11~22\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_10~17_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[57]~46_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~46_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_11~22\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_11~18\);

-- Location: MLABCELL_X37_Y8_N33
\inst1|Mod1|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_10~13_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\ & (!\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_11~18\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_11~14\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_10~13_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\ & (!\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011110010001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_11~18\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_11~14\);

-- Location: MLABCELL_X37_Y8_N36
\inst1|Mod1|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_10~9_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (!\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_11~14\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_11~10\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_10~9_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (!\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010011000100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_11~14\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_11~10\);

-- Location: MLABCELL_X37_Y8_N39
\inst1|Mod1|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_10~5_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (!\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\))) ) + ( VCC ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_11~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_11~6\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_10~5_sumout\)))) # (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_11~10\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_11~6\);

-- Location: MLABCELL_X37_Y8_N42
\inst1|Mod1|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_11~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: MLABCELL_X37_Y8_N12
\inst1|Mod1|auto_generated|divider|divider|StageOut[75]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[75]~13_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|op_10~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[75]~13_combout\);

-- Location: MLABCELL_X37_Y8_N57
\inst1|Mod1|auto_generated|divider|divider|StageOut[75]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[75]~14_combout\ = ( !\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[75]~14_combout\);

-- Location: MLABCELL_X37_Y8_N51
\inst1|Mod1|auto_generated|divider|divider|StageOut[74]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[74]~24_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_10~9_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[74]~24_combout\);

-- Location: MLABCELL_X37_Y8_N48
\inst1|Mod1|auto_generated|divider|divider|StageOut[74]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[74]~25_combout\ = ( !\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[74]~25_combout\);

-- Location: MLABCELL_X37_Y8_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[73]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[73]~35_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|op_10~13_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|op_10~13_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[73]~35_combout\);

-- Location: MLABCELL_X37_Y8_N15
\inst1|Mod1|auto_generated|divider|divider|StageOut[72]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[72]~45_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|op_10~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[72]~45_combout\);

-- Location: MLABCELL_X37_Y8_N6
\inst1|Mod1|auto_generated|divider|divider|StageOut[72]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[72]~47_combout\ = (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|StageOut[57]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~46_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[72]~47_combout\);

-- Location: MLABCELL_X37_Y8_N3
\inst1|Mod1|auto_generated|divider|divider|StageOut[71]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[71]~58_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_10~21_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[56]~57_combout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_10~21_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[56]~57_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[56]~57_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[71]~58_combout\);

-- Location: MLABCELL_X37_Y8_N54
\inst1|Mod1|auto_generated|divider|divider|StageOut[70]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[70]~68_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_10~25_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\) # 
-- (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_10~25_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- !\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[70]~68_combout\);

-- Location: LABCELL_X41_Y13_N48
\inst1|Div0|auto_generated|divider|divider|StageOut[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[27]~27_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_10~13_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[27]~27_combout\);

-- Location: LABCELL_X41_Y13_N57
\inst1|Div0|auto_generated|divider|divider|StageOut[27]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[27]~30_combout\ = (\inst1|Div0|auto_generated|divider|divider|StageOut[21]~29_combout\ & \inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~29_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[27]~30_combout\);

-- Location: MLABCELL_X42_Y13_N0
\inst1|Div0|auto_generated|divider|divider|StageOut[26]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[26]~25_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_10~9_sumout\ & ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[20]~24_combout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_10~9_sumout\ & ( (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- \inst1|Div0|auto_generated|divider|divider|StageOut[20]~24_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~24_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[26]~25_combout\);

-- Location: MLABCELL_X42_Y13_N3
\inst1|Div0|auto_generated|divider|divider|StageOut[25]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[25]~19_combout\ = ( \inst7|score_tmp\(8) & ( (\inst1|Div0|auto_generated|divider|divider|op_10~5_sumout\) # (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\) ) ) # ( !\inst7|score_tmp\(8) & ( 
-- (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Div0|auto_generated|divider|divider|op_10~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	dataf => \inst7|ALT_INV_score_tmp\(8),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[25]~19_combout\);

-- Location: LABCELL_X39_Y10_N12
\inst1|Div0|auto_generated|divider|divider|op_12~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~18_cout\);

-- Location: LABCELL_X39_Y10_N15
\inst1|Div0|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( \inst7|score_tmp\(6) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~18_cout\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_12~6\ = CARRY(( \inst7|score_tmp\(6) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(6),
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~18_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~6\);

-- Location: LABCELL_X39_Y10_N18
\inst1|Div0|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_11~5_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst7|score_tmp\(7))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~6\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_12~10\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_11~5_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst7|score_tmp\(7))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(7),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~6\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X39_Y10_N21
\inst1|Div0|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_11~17_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[25]~19_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~10\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_12~22\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_11~17_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[25]~19_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100010001000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~19_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~10\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X39_Y10_N24
\inst1|Div0|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[26]~25_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~22\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_12~26\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[26]~25_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~25_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~22\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X39_Y10_N27
\inst1|Div0|auto_generated|divider|divider|op_12~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~14_cout\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_11~25_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[27]~30_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[27]~27_combout\))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~27_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~30_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~26\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~14_cout\);

-- Location: LABCELL_X39_Y10_N30
\inst1|Div0|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~14_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X36_Y6_N12
\inst1|Mod1|auto_generated|divider|divider|op_12~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_12~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_12~38_cout\);

-- Location: LABCELL_X36_Y6_N15
\inst1|Mod1|auto_generated|divider|divider|op_12~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_12~33_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~38_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_12~34\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_12~38_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_12~33_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_12~34\);

-- Location: LABCELL_X36_Y6_N18
\inst1|Mod1|auto_generated|divider|divider|op_12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_12~29_sumout\ = SUM(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_11~29_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~34\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_12~30\ = CARRY(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_11~29_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_12~34\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_12~29_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_12~30\);

-- Location: LABCELL_X36_Y6_N21
\inst1|Mod1|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_11~25_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[70]~68_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~30\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_12~26\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_11~25_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[70]~68_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[70]~68_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_12~30\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X36_Y6_N24
\inst1|Mod1|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[71]~58_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~26\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_12~22\ = CARRY(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[71]~58_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[71]~58_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_12~26\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X36_Y6_N27
\inst1|Mod1|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_11~17_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[72]~47_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[72]~45_combout\))) ) + ( VCC ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_12~22\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_12~18\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_11~17_sumout\)))) # (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ 
-- & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[72]~47_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[72]~45_combout\))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~45_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~47_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_12~22\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X36_Y6_N30
\inst1|Mod1|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_11~13_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[73]~35_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~18\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_12~14\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_11~13_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[73]~35_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[73]~35_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_12~18\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X36_Y6_N33
\inst1|Mod1|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_11~9_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[74]~25_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[74]~24_combout\)))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~14\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_12~10\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_11~9_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[74]~25_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[74]~24_combout\)))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~24_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~25_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_12~14\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X36_Y6_N36
\inst1|Mod1|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_11~5_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[75]~14_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[75]~13_combout\))) ) + ( VCC ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_12~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_12~6\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_11~5_sumout\)))) # (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[75]~14_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[75]~13_combout\))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~13_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~14_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_12~10\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_12~6\);

-- Location: LABCELL_X36_Y6_N39
\inst1|Mod1|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_12~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X36_Y6_N45
\inst1|Mod1|auto_generated|divider|divider|StageOut[90]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[90]~12_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_11~5_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[90]~12_combout\);

-- Location: LABCELL_X36_Y6_N57
\inst1|Mod1|auto_generated|divider|divider|StageOut[90]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[90]~15_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[75]~13_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ ) ) # ( 
-- !\inst1|Mod1|auto_generated|divider|divider|StageOut[75]~13_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|StageOut[75]~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~14_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~13_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[90]~15_combout\);

-- Location: LABCELL_X36_Y6_N51
\inst1|Mod1|auto_generated|divider|divider|StageOut[89]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[89]~26_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_11~9_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[74]~24_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[74]~25_combout\)) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_11~9_sumout\ & ( 
-- (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[74]~24_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[74]~25_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~25_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~24_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[89]~26_combout\);

-- Location: LABCELL_X36_Y6_N9
\inst1|Mod1|auto_generated|divider|divider|StageOut[88]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[88]~34_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_11~13_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[88]~34_combout\);

-- Location: LABCELL_X36_Y6_N6
\inst1|Mod1|auto_generated|divider|divider|StageOut[88]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[88]~36_combout\ = (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|StageOut[73]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[73]~35_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[88]~36_combout\);

-- Location: LABCELL_X36_Y6_N48
\inst1|Mod1|auto_generated|divider|divider|StageOut[87]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[87]~48_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_11~17_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[72]~45_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[72]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001111011111000100111101111100010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~47_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~45_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[87]~48_combout\);

-- Location: LABCELL_X36_Y6_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[86]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[86]~56_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_11~21_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[86]~56_combout\);

-- Location: MLABCELL_X34_Y11_N42
\inst1|Mod1|auto_generated|divider|divider|StageOut[86]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[86]~59_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|StageOut[71]~58_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[71]~58_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[86]~59_combout\);

-- Location: LABCELL_X36_Y6_N54
\inst1|Mod1|auto_generated|divider|divider|StageOut[85]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[85]~69_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_11~25_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[70]~68_combout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_11~25_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[70]~68_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[70]~68_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[85]~69_combout\);

-- Location: LABCELL_X36_Y6_N42
\inst1|Mod1|auto_generated|divider|divider|StageOut[84]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[84]~77_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_11~29_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\) # 
-- (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_11~29_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- !\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[84]~77_combout\);

-- Location: LABCELL_X39_Y10_N6
\inst1|Div0|auto_generated|divider|divider|StageOut[32]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[32]~23_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_11~21_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[32]~23_combout\);

-- Location: LABCELL_X39_Y10_N9
\inst1|Div0|auto_generated|divider|divider|StageOut[32]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[32]~26_combout\ = (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Div0|auto_generated|divider|divider|StageOut[26]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~25_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[32]~26_combout\);

-- Location: LABCELL_X39_Y10_N3
\inst1|Div0|auto_generated|divider|divider|StageOut[31]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[31]~20_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[25]~19_combout\ & ( (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~17_sumout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|StageOut[25]~19_combout\ & ( (\inst1|Div0|auto_generated|divider|divider|op_11~17_sumout\ & 
-- !\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~19_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[31]~20_combout\);

-- Location: MLABCELL_X37_Y9_N54
\inst1|Div0|auto_generated|divider|divider|StageOut[30]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[30]~13_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \inst7|score_tmp\(7) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( 
-- \inst1|Div0|auto_generated|divider|divider|op_11~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_score_tmp\(7),
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[30]~13_combout\);

-- Location: LABCELL_X39_Y10_N36
\inst1|Div0|auto_generated|divider|divider|op_13~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_13~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div0|auto_generated|divider|divider|op_13~22_cout\);

-- Location: LABCELL_X39_Y10_N39
\inst1|Div0|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( \inst7|score_tmp\(5) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_13~22_cout\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_13~6\ = CARRY(( \inst7|score_tmp\(5) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_13~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(5),
	cin => \inst1|Div0|auto_generated|divider|divider|op_13~22_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_13~6\);

-- Location: LABCELL_X39_Y10_N42
\inst1|Div0|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_12~5_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst7|score_tmp\(6))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_13~6\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_13~10\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_12~5_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst7|score_tmp\(6))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(6),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_13~6\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X39_Y10_N45
\inst1|Div0|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[30]~13_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_13~10\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_13~14\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[30]~13_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_13~10\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_13~14\);

-- Location: LABCELL_X39_Y10_N48
\inst1|Div0|auto_generated|divider|divider|op_13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_13~25_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_12~21_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[31]~20_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_13~14\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_13~26\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_12~21_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[31]~20_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~20_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_13~14\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_13~25_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_13~26\);

-- Location: LABCELL_X39_Y10_N51
\inst1|Div0|auto_generated|divider|divider|op_13~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_13~18_cout\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_12~25_sumout\)) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[32]~26_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[32]~23_combout\)))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~23_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~26_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_13~26\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_13~18_cout\);

-- Location: LABCELL_X39_Y10_N54
\inst1|Div0|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_13~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|op_13~18_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: MLABCELL_X34_Y5_N0
\inst1|Mod1|auto_generated|divider|divider|op_13~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_13~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_13~42_cout\);

-- Location: MLABCELL_X34_Y5_N3
\inst1|Mod1|auto_generated|divider|divider|op_13~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_13~37_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_13~42_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_13~38\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_13~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_13~42_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_13~37_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_13~38\);

-- Location: MLABCELL_X34_Y5_N6
\inst1|Mod1|auto_generated|divider|divider|op_13~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_13~33_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_12~33_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_13~38\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_13~34\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_12~33_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (!\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_13~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_13~38\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_13~33_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_13~34\);

-- Location: MLABCELL_X34_Y5_N9
\inst1|Mod1|auto_generated|divider|divider|op_13~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_13~29_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_12~29_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[84]~77_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_13~34\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_13~30\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_12~29_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[84]~77_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_13~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[84]~77_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_13~34\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_13~29_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_13~30\);

-- Location: MLABCELL_X34_Y5_N12
\inst1|Mod1|auto_generated|divider|divider|op_13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_13~25_sumout\ = SUM(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_12~25_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[85]~69_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_13~30\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_13~26\ = CARRY(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_12~25_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[85]~69_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_13~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~69_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_13~30\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_13~25_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_13~26\);

-- Location: MLABCELL_X34_Y5_N15
\inst1|Mod1|auto_generated|divider|divider|op_13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_13~21_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_12~21_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ 
-- & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[86]~59_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[86]~56_combout\)))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_13~26\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_13~22\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_12~21_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[86]~59_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[86]~56_combout\)))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~56_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~59_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_13~26\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_13~21_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_13~22\);

-- Location: MLABCELL_X34_Y5_N18
\inst1|Mod1|auto_generated|divider|divider|op_13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_13~17_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[87]~48_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_13~22\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_13~18\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[87]~48_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~48_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_13~22\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_13~17_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_13~18\);

-- Location: MLABCELL_X34_Y5_N21
\inst1|Mod1|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_12~13_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[88]~36_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[88]~34_combout\))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_13~18\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_13~14\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_12~13_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[88]~36_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[88]~34_combout\))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~34_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~36_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_13~18\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_13~14\);

-- Location: MLABCELL_X34_Y5_N24
\inst1|Mod1|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[89]~26_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_13~14\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_13~10\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[89]~26_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[89]~26_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_13~14\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_13~10\);

-- Location: MLABCELL_X34_Y5_N27
\inst1|Mod1|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_12~5_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[90]~15_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[90]~12_combout\)))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_13~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_13~6\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_12~5_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[90]~15_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[90]~12_combout\)))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~12_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~15_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_13~10\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_13~6\);

-- Location: MLABCELL_X34_Y5_N30
\inst1|Mod1|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_13~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: MLABCELL_X34_Y5_N39
\inst1|Mod1|auto_generated|divider|divider|StageOut[105]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[105]~11_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|op_12~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[105]~11_combout\);

-- Location: MLABCELL_X34_Y5_N45
\inst1|Mod1|auto_generated|divider|divider|StageOut[105]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[105]~16_combout\ = (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[90]~15_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[90]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010100000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~12_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~15_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[105]~16_combout\);

-- Location: MLABCELL_X34_Y5_N51
\inst1|Mod1|auto_generated|divider|divider|StageOut[104]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[104]~23_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|op_12~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[104]~23_combout\);

-- Location: MLABCELL_X34_Y7_N36
\inst1|Mod1|auto_generated|divider|divider|StageOut[104]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[104]~27_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|StageOut[89]~26_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[89]~26_combout\,
	datae => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[104]~27_combout\);

-- Location: MLABCELL_X34_Y5_N57
\inst1|Mod1|auto_generated|divider|divider|StageOut[103]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[103]~37_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[88]~36_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_12~13_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[88]~36_combout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\inst1|Mod1|auto_generated|divider|divider|op_12~13_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[88]~34_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~34_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~36_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[103]~37_combout\);

-- Location: MLABCELL_X34_Y5_N48
\inst1|Mod1|auto_generated|divider|divider|StageOut[102]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[102]~44_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_12~17_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[102]~44_combout\);

-- Location: MLABCELL_X34_Y7_N33
\inst1|Mod1|auto_generated|divider|divider|StageOut[102]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[102]~49_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|StageOut[87]~48_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~48_combout\,
	datae => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[102]~49_combout\);

-- Location: MLABCELL_X34_Y5_N54
\inst1|Mod1|auto_generated|divider|divider|StageOut[101]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[101]~60_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_12~21_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[86]~56_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[86]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010110111111000101011011111100010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~59_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~56_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[101]~60_combout\);

-- Location: MLABCELL_X34_Y7_N12
\inst1|Mod1|auto_generated|divider|divider|StageOut[100]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[100]~67_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_12~25_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datae => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[100]~67_combout\);

-- Location: MLABCELL_X34_Y7_N18
\inst1|Mod1|auto_generated|divider|divider|StageOut[100]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[100]~70_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|StageOut[85]~69_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~69_combout\,
	datae => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[100]~70_combout\);

-- Location: MLABCELL_X34_Y5_N42
\inst1|Mod1|auto_generated|divider|divider|StageOut[99]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[99]~78_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_12~29_sumout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[84]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[84]~77_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[99]~78_combout\);

-- Location: MLABCELL_X34_Y5_N36
\inst1|Mod1|auto_generated|divider|divider|StageOut[98]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[98]~85_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|op_12~33_sumout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_12~33_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[98]~85_combout\);

-- Location: MLABCELL_X37_Y9_N6
\inst1|Div0|auto_generated|divider|divider|StageOut[37]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[37]~18_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_12~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[37]~18_combout\);

-- Location: LABCELL_X39_Y10_N0
\inst1|Div0|auto_generated|divider|divider|StageOut[37]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[37]~21_combout\ = (\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & \inst1|Div0|auto_generated|divider|divider|StageOut[31]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~20_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[37]~21_combout\);

-- Location: MLABCELL_X37_Y9_N3
\inst1|Div0|auto_generated|divider|divider|StageOut[36]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[36]~14_combout\ = (!\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[30]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[36]~14_combout\);

-- Location: MLABCELL_X37_Y9_N30
\inst1|Div0|auto_generated|divider|divider|StageOut[35]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[35]~9_combout\ = (!\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_12~5_sumout\)) # (\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ 
-- & ((\inst7|score_tmp\(6))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \inst7|ALT_INV_score_tmp\(6),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[35]~9_combout\);

-- Location: LABCELL_X39_Y9_N36
\inst1|Div0|auto_generated|divider|divider|op_14~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_14~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div0|auto_generated|divider|divider|op_14~26_cout\);

-- Location: LABCELL_X39_Y9_N39
\inst1|Div0|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( \inst7|score_tmp\(4) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_14~26_cout\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_14~6\ = CARRY(( \inst7|score_tmp\(4) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_14~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_score_tmp\(4),
	cin => \inst1|Div0|auto_generated|divider|divider|op_14~26_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X39_Y9_N42
\inst1|Div0|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_13~5_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst7|score_tmp\(5))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_14~6\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_14~10\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_13~5_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst7|score_tmp\(5))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst7|ALT_INV_score_tmp\(5),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_14~6\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X39_Y9_N45
\inst1|Div0|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[35]~9_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_14~10\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_14~14\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_13~9_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[35]~9_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~9_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_14~10\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X39_Y9_N48
\inst1|Div0|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[36]~14_combout\)) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_14~14\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_13~13_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[36]~14_combout\)) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~14_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_14~14\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X39_Y9_N51
\inst1|Div0|auto_generated|divider|divider|op_14~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_14~22_cout\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_13~25_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[37]~21_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[37]~18_combout\))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~18_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~21_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_14~18\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_14~22_cout\);

-- Location: LABCELL_X39_Y9_N54
\inst1|Div0|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_14~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|op_14~22_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X35_Y5_N18
\inst1|Mod1|auto_generated|divider|divider|op_14~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_14~46_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_14~46_cout\);

-- Location: LABCELL_X35_Y5_N21
\inst1|Mod1|auto_generated|divider|divider|op_14~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_14~41_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_14~46_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_14~42\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_14~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_14~46_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_14~41_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_14~42\);

-- Location: LABCELL_X35_Y5_N24
\inst1|Mod1|auto_generated|divider|divider|op_14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_14~37_sumout\ = SUM(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_13~37_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_14~42\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_14~38\ = CARRY(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_13~37_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_14~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110110001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_14~42\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_14~37_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_14~38\);

-- Location: LABCELL_X35_Y5_N27
\inst1|Mod1|auto_generated|divider|divider|op_14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_14~33_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_13~33_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[98]~85_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_14~38\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_14~34\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_13~33_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[98]~85_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[98]~85_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_14~38\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_14~33_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_14~34\);

-- Location: LABCELL_X35_Y5_N30
\inst1|Mod1|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_13~29_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[99]~78_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_14~34\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_14~30\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_13~29_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[99]~78_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[99]~78_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_14~34\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_14~30\);

-- Location: LABCELL_X35_Y5_N33
\inst1|Mod1|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_13~25_sumout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[100]~70_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[100]~67_combout\)))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_14~30\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_14~26\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_13~25_sumout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[100]~70_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[100]~67_combout\)))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[100]~67_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[100]~70_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_14~30\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_14~26\);

-- Location: LABCELL_X35_Y5_N36
\inst1|Mod1|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_13~21_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[101]~60_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_14~26\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_13~21_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[101]~60_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[101]~60_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_14~26\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_14~22\);

-- Location: LABCELL_X35_Y5_N39
\inst1|Mod1|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_13~17_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ 
-- & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[102]~49_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[102]~44_combout\)))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_14~22\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_13~17_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[102]~49_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[102]~44_combout\)))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[102]~44_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[102]~49_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_14~22\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X35_Y5_N42
\inst1|Mod1|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[103]~37_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_14~18\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_14~14\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_13~13_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[103]~37_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[103]~37_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_14~18\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X35_Y5_N45
\inst1|Mod1|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_13~9_sumout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[104]~27_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[104]~23_combout\)))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_14~14\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_14~10\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_13~9_sumout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[104]~27_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[104]~23_combout\)))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~23_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~27_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_14~14\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X35_Y5_N48
\inst1|Mod1|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_13~5_sumout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[105]~16_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[105]~11_combout\)))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_14~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_14~6\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_13~5_sumout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[105]~16_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[105]~11_combout\)))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~11_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~16_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_14~10\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X35_Y5_N51
\inst1|Mod1|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_14~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X41_Y5_N3
\inst1|Mod1|auto_generated|divider|divider|StageOut[120]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[120]~10_combout\ = ( !\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_13~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[120]~10_combout\);

-- Location: LABCELL_X35_Y5_N3
\inst1|Mod1|auto_generated|divider|divider|StageOut[120]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[120]~17_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[105]~11_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ ) ) # ( 
-- !\inst1|Mod1|auto_generated|divider|divider|StageOut[105]~11_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|StageOut[105]~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~16_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~11_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[120]~17_combout\);

-- Location: LABCELL_X35_Y5_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[119]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[119]~28_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[104]~23_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_13~9_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[104]~23_combout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|op_13~9_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[104]~27_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~27_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~23_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[119]~28_combout\);

-- Location: LABCELL_X35_Y5_N9
\inst1|Mod1|auto_generated|divider|divider|StageOut[118]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[118]~33_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|op_13~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[118]~33_combout\);

-- Location: LABCELL_X41_Y6_N21
\inst1|Mod1|auto_generated|divider|divider|StageOut[118]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[118]~38_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|StageOut[103]~37_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[103]~37_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[118]~38_combout\);

-- Location: LABCELL_X35_Y5_N15
\inst1|Mod1|auto_generated|divider|divider|StageOut[117]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[117]~50_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_13~17_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[102]~44_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[102]~49_combout\)) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_13~17_sumout\ & ( 
-- (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[102]~44_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[102]~49_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[102]~49_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[102]~44_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[117]~50_combout\);

-- Location: LABCELL_X40_Y5_N9
\inst1|Mod1|auto_generated|divider|divider|StageOut[116]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[116]~55_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_13~21_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[116]~55_combout\);

-- Location: LABCELL_X35_Y5_N6
\inst1|Mod1|auto_generated|divider|divider|StageOut[116]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[116]~61_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[101]~60_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[101]~60_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[116]~61_combout\);

-- Location: LABCELL_X35_Y5_N12
\inst1|Mod1|auto_generated|divider|divider|StageOut[115]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[115]~71_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[100]~70_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_13~25_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[100]~70_combout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- ((\inst1|Mod1|auto_generated|divider|divider|op_13~25_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[100]~67_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[100]~67_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[100]~70_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[115]~71_combout\);

-- Location: LABCELL_X39_Y5_N15
\inst1|Mod1|auto_generated|divider|divider|StageOut[114]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[114]~76_combout\ = ( !\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_13~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[114]~76_combout\);

-- Location: LABCELL_X39_Y5_N57
\inst1|Mod1|auto_generated|divider|divider|StageOut[114]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[114]~79_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|StageOut[99]~78_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[99]~78_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[114]~79_combout\);

-- Location: LABCELL_X35_Y5_N54
\inst1|Mod1|auto_generated|divider|divider|StageOut[113]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[113]~86_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_13~33_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[98]~85_combout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_13~33_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[98]~85_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[98]~85_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[113]~86_combout\);

-- Location: LABCELL_X35_Y5_N57
\inst1|Mod1|auto_generated|divider|divider|StageOut[112]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[112]~91_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|op_13~37_sumout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_13~37_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_13~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[112]~91_combout\);

-- Location: LABCELL_X39_Y9_N33
\inst1|Div0|auto_generated|divider|divider|StageOut[42]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[42]~12_combout\ = (!\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & \inst1|Div0|auto_generated|divider|divider|op_13~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[42]~12_combout\);

-- Location: MLABCELL_X37_Y9_N0
\inst1|Div0|auto_generated|divider|divider|StageOut[42]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[42]~15_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[36]~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~14_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[42]~15_combout\);

-- Location: MLABCELL_X37_Y9_N33
\inst1|Div0|auto_generated|divider|divider|StageOut[41]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[41]~10_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[35]~9_combout\ ) ) # ( 
-- !\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_13~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~9_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[41]~10_combout\);

-- Location: LABCELL_X39_Y9_N30
\inst1|Div0|auto_generated|divider|divider|StageOut[40]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[40]~5_combout\ = ( \inst7|score_tmp\(5) & ( (\inst1|Div0|auto_generated|divider|divider|op_13~5_sumout\) # (\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\) ) ) # ( !\inst7|score_tmp\(5) & ( 
-- (!\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & \inst1|Div0|auto_generated|divider|divider|op_13~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	dataf => \inst7|ALT_INV_score_tmp\(5),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[40]~5_combout\);

-- Location: LABCELL_X39_Y9_N6
\inst1|Div0|auto_generated|divider|divider|op_3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_3~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div0|auto_generated|divider|divider|op_3~26_cout\);

-- Location: LABCELL_X39_Y9_N9
\inst1|Div0|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( \inst7|score_tmp\(3) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_3~26_cout\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_3~22\ = CARRY(( \inst7|score_tmp\(3) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_3~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(3),
	cin => \inst1|Div0|auto_generated|divider|divider|op_3~26_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X39_Y9_N12
\inst1|Div0|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_14~5_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst7|score_tmp\(4))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_3~22\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_3~10\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_14~5_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst7|score_tmp\(4))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst7|ALT_INV_score_tmp\(4),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_3~22\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X39_Y9_N15
\inst1|Div0|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_14~9_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[40]~5_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_3~10\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_3~14\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_14~9_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[40]~5_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~5_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_3~10\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X39_Y9_N18
\inst1|Div0|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_14~13_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[41]~10_combout\)) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_3~14\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_14~13_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[41]~10_combout\)) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~10_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_3~14\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X39_Y9_N21
\inst1|Div0|auto_generated|divider|divider|op_3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_3~6_cout\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_14~17_sumout\)) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[42]~15_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[42]~12_combout\)))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~12_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~15_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_3~18\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_3~6_cout\);

-- Location: LABCELL_X39_Y9_N24
\inst1|Div0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|op_3~6_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X40_Y5_N12
\inst1|Mod1|auto_generated|divider|divider|op_3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_3~14_cout\);

-- Location: LABCELL_X40_Y5_N15
\inst1|Mod1|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~14_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_3~6\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_3~14_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_3~6\);

-- Location: LABCELL_X40_Y5_N18
\inst1|Mod1|auto_generated|divider|divider|op_3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~49_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_14~41_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~6\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_3~50\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_14~41_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (!\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_3~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_3~49_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_3~50\);

-- Location: LABCELL_X40_Y5_N21
\inst1|Mod1|auto_generated|divider|divider|op_3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~45_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_14~37_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[112]~91_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~50\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_3~46\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_14~37_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[112]~91_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[112]~91_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_3~50\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_3~45_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_3~46\);

-- Location: LABCELL_X40_Y5_N24
\inst1|Mod1|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_14~33_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[113]~86_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~46\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_3~42\ = CARRY(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_14~33_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[113]~86_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[113]~86_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_3~46\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_3~42\);

-- Location: LABCELL_X40_Y5_N27
\inst1|Mod1|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_14~29_sumout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[114]~79_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[114]~76_combout\)))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_3~42\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_3~38\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_14~29_sumout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[114]~79_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[114]~76_combout\)))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[114]~76_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[114]~79_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_3~42\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_3~38\);

-- Location: LABCELL_X40_Y5_N30
\inst1|Mod1|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_14~25_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[115]~71_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~38\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_3~34\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_14~25_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[115]~71_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[115]~71_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_3~38\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_3~34\);

-- Location: LABCELL_X40_Y5_N33
\inst1|Mod1|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_14~21_sumout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[116]~61_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[116]~55_combout\)))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_3~34\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_3~30\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_14~21_sumout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[116]~61_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[116]~55_combout\)))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[116]~55_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[116]~61_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_3~34\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_3~30\);

-- Location: LABCELL_X40_Y5_N36
\inst1|Mod1|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_14~17_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[117]~50_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~30\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_3~26\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_14~17_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[117]~50_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[117]~50_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_3~30\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X40_Y5_N39
\inst1|Mod1|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_14~13_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[118]~38_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[118]~33_combout\)))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~26\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_14~13_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[118]~38_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[118]~33_combout\)))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[118]~33_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[118]~38_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_3~26\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X40_Y5_N42
\inst1|Mod1|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_14~9_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[119]~28_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~22\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_3~18\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_14~9_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[119]~28_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[119]~28_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_3~22\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X40_Y5_N45
\inst1|Mod1|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_14~5_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[120]~17_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[120]~10_combout\))) ) + ( VCC ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_3~18\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_14~5_sumout\)))) # (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[120]~17_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[120]~10_combout\))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[120]~10_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[120]~17_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_3~18\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X40_Y5_N48
\inst1|Mod1|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_3~10\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X43_Y6_N48
\inst1|Mod1|auto_generated|divider|divider|StageOut[135]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[135]~9_combout\ = ( !\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_14~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[135]~9_combout\);

-- Location: LABCELL_X41_Y6_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[135]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[135]~18_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[120]~17_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ ) ) # ( 
-- !\inst1|Mod1|auto_generated|divider|divider|StageOut[120]~17_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|StageOut[120]~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[120]~10_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[120]~17_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[135]~18_combout\);

-- Location: MLABCELL_X42_Y5_N36
\inst1|Mod1|auto_generated|divider|divider|StageOut[134]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[134]~22_combout\ = ( !\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_14~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[134]~22_combout\);

-- Location: MLABCELL_X42_Y5_N57
\inst1|Mod1|auto_generated|divider|divider|StageOut[134]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[134]~29_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|StageOut[119]~28_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[119]~28_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[134]~29_combout\);

-- Location: LABCELL_X40_Y5_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[133]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[133]~39_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[118]~33_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_14~13_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[118]~33_combout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ((\inst1|Mod1|auto_generated|divider|divider|op_14~13_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[118]~38_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[118]~38_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[118]~33_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[133]~39_combout\);

-- Location: LABCELL_X41_Y6_N3
\inst1|Mod1|auto_generated|divider|divider|StageOut[132]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[132]~43_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|op_14~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[132]~43_combout\);

-- Location: LABCELL_X41_Y6_N24
\inst1|Mod1|auto_generated|divider|divider|StageOut[132]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[132]~51_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[117]~50_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[117]~50_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[132]~51_combout\);

-- Location: LABCELL_X40_Y5_N6
\inst1|Mod1|auto_generated|divider|divider|StageOut[131]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[131]~62_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[116]~55_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_14~21_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[116]~55_combout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ((\inst1|Mod1|auto_generated|divider|divider|op_14~21_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[116]~61_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[116]~61_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[116]~55_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[131]~62_combout\);

-- Location: LABCELL_X39_Y5_N18
\inst1|Mod1|auto_generated|divider|divider|StageOut[130]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[130]~66_combout\ = (\inst1|Mod1|auto_generated|divider|divider|op_14~25_sumout\ & !\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[130]~66_combout\);

-- Location: LABCELL_X41_Y6_N18
\inst1|Mod1|auto_generated|divider|divider|StageOut[130]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[130]~72_combout\ = (\inst1|Mod1|auto_generated|divider|divider|StageOut[115]~71_combout\ & \inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[115]~71_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[130]~72_combout\);

-- Location: MLABCELL_X42_Y5_N27
\inst1|Mod1|auto_generated|divider|divider|StageOut[129]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[129]~80_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[114]~79_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_14~29_sumout\ ) ) # ( 
-- !\inst1|Mod1|auto_generated|divider|divider|StageOut[114]~79_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_14~29_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[114]~76_combout\) ) ) ) # ( \inst1|Mod1|auto_generated|divider|divider|StageOut[114]~79_combout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_14~29_sumout\ & ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ ) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[114]~79_combout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_14~29_sumout\ & ( 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|StageOut[114]~76_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101010101010101010110101111101011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[114]~76_combout\,
	datae => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[114]~79_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[129]~80_combout\);

-- Location: MLABCELL_X42_Y5_N30
\inst1|Mod1|auto_generated|divider|divider|StageOut[128]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[128]~84_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_14~33_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[128]~84_combout\);

-- Location: LABCELL_X41_Y6_N54
\inst1|Mod1|auto_generated|divider|divider|StageOut[128]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[128]~87_combout\ = (\inst1|Mod1|auto_generated|divider|divider|StageOut[113]~86_combout\ & \inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[113]~86_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[128]~87_combout\);

-- Location: LABCELL_X40_Y5_N54
\inst1|Mod1|auto_generated|divider|divider|StageOut[127]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[127]~92_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[112]~91_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_14~37_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[112]~91_combout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|op_14~37_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[112]~91_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[127]~92_combout\);

-- Location: LABCELL_X40_Y5_N57
\inst1|Mod1|auto_generated|divider|divider|StageOut[126]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[126]~96_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_14~41_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (!\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_14~41_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- !\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[126]~96_combout\);

-- Location: MLABCELL_X37_Y9_N36
\inst1|Div0|auto_generated|divider|divider|StageOut[47]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[47]~8_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_14~13_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[47]~8_combout\);

-- Location: MLABCELL_X37_Y9_N15
\inst1|Div0|auto_generated|divider|divider|StageOut[47]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[47]~11_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[41]~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~10_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[47]~11_combout\);

-- Location: LABCELL_X39_Y9_N0
\inst1|Div0|auto_generated|divider|divider|StageOut[46]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[46]~6_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[40]~5_combout\ & ( (\inst1|Div0|auto_generated|divider|divider|op_14~9_sumout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|StageOut[40]~5_combout\ & ( (!\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- \inst1|Div0|auto_generated|divider|divider|op_14~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~5_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[46]~6_combout\);

-- Location: LABCELL_X39_Y9_N3
\inst1|Div0|auto_generated|divider|divider|StageOut[45]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_14~5_sumout\ & ( (!\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\) # (\inst7|score_tmp\(4)) ) ) # ( 
-- !\inst1|Div0|auto_generated|divider|divider|op_14~5_sumout\ & ( (\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & \inst7|score_tmp\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst7|ALT_INV_score_tmp\(4),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\);

-- Location: LABCELL_X43_Y9_N30
\inst1|Div0|auto_generated|divider|divider|op_4~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_4~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div0|auto_generated|divider|divider|op_4~26_cout\);

-- Location: LABCELL_X43_Y9_N33
\inst1|Div0|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( \inst7|score_tmp\(2) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_4~26_cout\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_4~22\ = CARRY(( \inst7|score_tmp\(2) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_4~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(2),
	cin => \inst1|Div0|auto_generated|divider|divider|op_4~26_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_4~22\);

-- Location: LABCELL_X43_Y9_N36
\inst1|Div0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst7|score_tmp\(3))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_4~22\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_4~18\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst7|score_tmp\(3))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst7|ALT_INV_score_tmp\(3),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_4~22\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X43_Y9_N39
\inst1|Div0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_3~9_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_4~18\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_4~10\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_3~9_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~1_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_4~18\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X43_Y9_N42
\inst1|Div0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_3~13_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[46]~6_combout\)) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_4~10\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_3~13_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[46]~6_combout\)) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~6_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_4~10\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X43_Y9_N45
\inst1|Div0|auto_generated|divider|divider|op_4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_4~6_cout\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_3~17_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[47]~11_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[47]~8_combout\))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~8_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~11_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_4~14\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_4~6_cout\);

-- Location: LABCELL_X43_Y9_N48
\inst1|Div0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|op_4~6_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X40_Y6_N18
\inst1|Mod1|auto_generated|divider|divider|op_4~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_4~18_cout\);

-- Location: LABCELL_X40_Y6_N21
\inst1|Mod1|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~18_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_4~6\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_4~18_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X40_Y6_N24
\inst1|Mod1|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~6\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_4~10\ = CARRY(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_4~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X40_Y6_N27
\inst1|Mod1|auto_generated|divider|divider|op_4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~53_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_3~49_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[126]~96_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_4~54\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_3~49_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[126]~96_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[126]~96_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_4~10\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_4~53_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_4~54\);

-- Location: LABCELL_X40_Y6_N30
\inst1|Mod1|auto_generated|divider|divider|op_4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~49_sumout\ = SUM(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_3~45_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[127]~92_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~54\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_4~50\ = CARRY(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_3~45_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[127]~92_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[127]~92_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_4~54\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_4~49_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_4~50\);

-- Location: LABCELL_X40_Y6_N33
\inst1|Mod1|auto_generated|divider|divider|op_4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~45_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_3~41_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[128]~87_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[128]~84_combout\)))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~50\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_4~46\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_3~41_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[128]~87_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[128]~84_combout\)))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[128]~84_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[128]~87_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_4~50\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_4~45_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_4~46\);

-- Location: LABCELL_X40_Y6_N36
\inst1|Mod1|auto_generated|divider|divider|op_4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~41_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[129]~80_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~46\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_4~42\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[129]~80_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[129]~80_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_4~46\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_4~41_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_4~42\);

-- Location: LABCELL_X40_Y6_N39
\inst1|Mod1|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_3~33_sumout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[130]~72_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[130]~66_combout\)))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_4~42\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_4~38\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_3~33_sumout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[130]~72_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[130]~66_combout\)))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~66_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~72_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_4~42\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_4~38\);

-- Location: LABCELL_X40_Y6_N42
\inst1|Mod1|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_3~29_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[131]~62_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~38\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_4~34\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_3~29_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[131]~62_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[131]~62_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_4~38\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_4~34\);

-- Location: LABCELL_X40_Y6_N45
\inst1|Mod1|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_3~25_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[132]~51_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[132]~43_combout\))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_4~34\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_4~30\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_3~25_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[132]~51_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[132]~43_combout\))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~43_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~51_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_4~34\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_4~30\);

-- Location: LABCELL_X40_Y6_N48
\inst1|Mod1|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[133]~39_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~30\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_4~26\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[133]~39_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[133]~39_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_4~30\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_4~26\);

-- Location: LABCELL_X40_Y6_N51
\inst1|Mod1|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_3~17_sumout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[134]~29_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[134]~22_combout\)))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_4~26\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_4~22\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_3~17_sumout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[134]~29_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[134]~22_combout\)))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~22_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~29_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_4~26\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_4~22\);

-- Location: LABCELL_X40_Y6_N54
\inst1|Mod1|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_3~9_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[135]~18_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[135]~9_combout\)))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~22\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_3~9_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[135]~18_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[135]~9_combout\)))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~18_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_4~22\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X40_Y6_N57
\inst1|Mod1|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_4~14\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X39_Y5_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[150]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[150]~8_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_3~9_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[150]~8_combout\);

-- Location: LABCELL_X40_Y6_N6
\inst1|Mod1|auto_generated|divider|divider|StageOut[150]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[150]~19_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[135]~9_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ ) ) # ( 
-- !\inst1|Mod1|auto_generated|divider|divider|StageOut[135]~9_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|StageOut[135]~18_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~18_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[150]~19_combout\);

-- Location: LABCELL_X40_Y6_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[149]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[149]~30_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[134]~22_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~17_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[134]~22_combout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\inst1|Mod1|auto_generated|divider|divider|op_3~17_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[134]~29_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~29_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~22_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[149]~30_combout\);

-- Location: LABCELL_X39_Y5_N9
\inst1|Mod1|auto_generated|divider|divider|StageOut[148]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[148]~32_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_3~21_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[148]~32_combout\);

-- Location: LABCELL_X39_Y5_N36
\inst1|Mod1|auto_generated|divider|divider|StageOut[148]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[148]~40_combout\ = (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|StageOut[133]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[133]~39_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[148]~40_combout\);

-- Location: LABCELL_X41_Y6_N57
\inst1|Mod1|auto_generated|divider|divider|StageOut[147]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[147]~52_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_3~25_sumout\ & ( ((!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[132]~51_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[132]~43_combout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_3~25_sumout\ & ( 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[132]~51_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[132]~43_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~43_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~51_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[147]~52_combout\);

-- Location: LABCELL_X39_Y5_N39
\inst1|Mod1|auto_generated|divider|divider|StageOut[146]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[146]~54_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_3~29_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[146]~54_combout\);

-- Location: LABCELL_X39_Y5_N42
\inst1|Mod1|auto_generated|divider|divider|StageOut[146]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[146]~63_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[131]~62_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[131]~62_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[146]~63_combout\);

-- Location: LABCELL_X40_Y6_N12
\inst1|Mod1|auto_generated|divider|divider|StageOut[145]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[145]~73_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[130]~72_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_3~33_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[130]~72_combout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~33_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[130]~66_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~66_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~72_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[145]~73_combout\);

-- Location: LABCELL_X39_Y5_N27
\inst1|Mod1|auto_generated|divider|divider|StageOut[144]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[144]~75_combout\ = (\inst1|Mod1|auto_generated|divider|divider|op_3~37_sumout\ & !\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[144]~75_combout\);

-- Location: LABCELL_X39_Y5_N45
\inst1|Mod1|auto_generated|divider|divider|StageOut[144]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[144]~81_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[129]~80_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[129]~80_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[144]~81_combout\);

-- Location: LABCELL_X40_Y6_N15
\inst1|Mod1|auto_generated|divider|divider|StageOut[143]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[143]~88_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_3~41_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[128]~87_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[128]~84_combout\)) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_3~41_sumout\ & ( 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[128]~87_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[128]~84_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[128]~84_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[128]~87_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[143]~88_combout\);

-- Location: LABCELL_X39_Y5_N54
\inst1|Mod1|auto_generated|divider|divider|StageOut[142]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[142]~90_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_3~45_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[142]~90_combout\);

-- Location: LABCELL_X39_Y6_N57
\inst1|Mod1|auto_generated|divider|divider|StageOut[142]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[142]~93_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[127]~92_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[127]~92_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[142]~93_combout\);

-- Location: LABCELL_X40_Y6_N9
\inst1|Mod1|auto_generated|divider|divider|StageOut[141]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[141]~97_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_3~49_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[126]~96_combout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_3~49_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[126]~96_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[126]~96_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[141]~97_combout\);

-- Location: LABCELL_X39_Y5_N51
\inst1|Mod1|auto_generated|divider|divider|StageOut[140]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[140]~4_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_3~5_sumout\ & !\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\) 
-- ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\) # (\inst1|Mod1|auto_generated|divider|divider|op_3~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[140]~4_combout\);

-- Location: LABCELL_X41_Y12_N48
\inst1|Div0|auto_generated|divider|divider|StageOut[52]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_3~13_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\);

-- Location: LABCELL_X41_Y11_N48
\inst1|Div0|auto_generated|divider|divider|StageOut[52]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[52]~7_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[46]~6_combout\ & ( \inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~6_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[52]~7_combout\);

-- Location: LABCELL_X43_Y8_N48
\inst1|Div0|auto_generated|divider|divider|StageOut[51]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[51]~2_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\ & ( (\inst1|Div0|auto_generated|divider|divider|op_3~9_sumout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\ & ( (!\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- \inst1|Div0|auto_generated|divider|divider|op_3~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~1_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[51]~2_combout\);

-- Location: LABCELL_X43_Y8_N51
\inst1|Div0|auto_generated|divider|divider|StageOut[50]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_3~21_sumout\ & ( (!\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\) # (\inst7|score_tmp\(3)) ) ) # ( 
-- !\inst1|Div0|auto_generated|divider|divider|op_3~21_sumout\ & ( (\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & \inst7|score_tmp\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst7|ALT_INV_score_tmp\(3),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\);

-- Location: LABCELL_X43_Y8_N24
\inst1|Div0|auto_generated|divider|divider|op_5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_5~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div0|auto_generated|divider|divider|op_5~26_cout\);

-- Location: LABCELL_X43_Y8_N27
\inst1|Div0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( \inst7|score_tmp\(1) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_5~26_cout\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_5~22\ = CARRY(( \inst7|score_tmp\(1) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(1),
	cin => \inst1|Div0|auto_generated|divider|divider|op_5~26_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X43_Y8_N30
\inst1|Div0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_4~21_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst7|score_tmp\(2))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_5~22\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_4~21_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst7|score_tmp\(2))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst7|ALT_INV_score_tmp\(2),
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_5~22\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X43_Y8_N33
\inst1|Div0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_4~17_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_5~18\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_5~14\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_4~17_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_5~18\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X43_Y8_N36
\inst1|Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_4~9_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[51]~2_combout\)) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_5~14\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_4~9_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[51]~2_combout\)) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~2_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_5~14\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X43_Y8_N39
\inst1|Div0|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_4~13_sumout\)) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[52]~7_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\)))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~4_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~7_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_5~10\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_5~6_cout\);

-- Location: LABCELL_X43_Y8_N42
\inst1|Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X39_Y6_N0
\inst1|Mod1|auto_generated|divider|divider|op_5~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~22_cout\);

-- Location: LABCELL_X39_Y6_N3
\inst1|Mod1|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~22_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_5~6\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~22_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X39_Y6_N6
\inst1|Mod1|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (!\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~6\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (!\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X39_Y6_N9
\inst1|Mod1|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[140]~4_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_5~14\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[140]~4_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[140]~4_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~10\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X39_Y6_N12
\inst1|Mod1|auto_generated|divider|divider|op_5~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~57_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~53_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[141]~97_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~14\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_5~58\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~53_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[141]~97_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[141]~97_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~14\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_5~57_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~58\);

-- Location: LABCELL_X39_Y6_N15
\inst1|Mod1|auto_generated|divider|divider|op_5~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~53_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_4~49_sumout\)))) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[142]~93_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[142]~90_combout\))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~58\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_5~54\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_4~49_sumout\)))) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[142]~93_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[142]~90_combout\))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[142]~90_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[142]~93_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~58\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_5~53_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~54\);

-- Location: LABCELL_X39_Y6_N18
\inst1|Mod1|auto_generated|divider|divider|op_5~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~49_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~45_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[143]~88_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~54\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_5~50\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~45_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[143]~88_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[143]~88_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~54\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_5~49_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~50\);

-- Location: LABCELL_X39_Y6_N21
\inst1|Mod1|auto_generated|divider|divider|op_5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~45_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_4~41_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[144]~81_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[144]~75_combout\))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_5~50\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_5~46\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_4~41_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[144]~81_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[144]~75_combout\))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_5~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[144]~75_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[144]~81_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~50\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_5~45_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~46\);

-- Location: LABCELL_X39_Y6_N24
\inst1|Mod1|auto_generated|divider|divider|op_5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~41_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[145]~73_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~46\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_5~42\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[145]~73_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[145]~73_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~46\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_5~41_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~42\);

-- Location: LABCELL_X39_Y6_N27
\inst1|Mod1|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_4~33_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[146]~63_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[146]~54_combout\))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_5~42\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_5~38\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_4~33_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[146]~63_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[146]~54_combout\))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[146]~54_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[146]~63_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~42\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~38\);

-- Location: LABCELL_X39_Y6_N30
\inst1|Mod1|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~29_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[147]~52_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~38\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_5~34\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~29_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[147]~52_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[147]~52_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~38\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~34\);

-- Location: LABCELL_X39_Y6_N33
\inst1|Mod1|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_4~25_sumout\)))) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[148]~40_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[148]~32_combout\))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~34\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_4~25_sumout\)))) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[148]~40_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[148]~32_combout\))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[148]~32_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[148]~40_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~34\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~30\);

-- Location: LABCELL_X39_Y6_N36
\inst1|Mod1|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[149]~30_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~30\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_5~26\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[149]~30_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[149]~30_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~30\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X39_Y6_N39
\inst1|Mod1|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_4~13_sumout\)))) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[150]~19_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[150]~8_combout\))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~26\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_4~13_sumout\)))) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[150]~19_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[150]~8_combout\))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[150]~8_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[150]~19_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~26\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X39_Y6_N42
\inst1|Mod1|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~18\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X39_Y5_N6
\inst1|Mod1|auto_generated|divider|divider|StageOut[155]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[155]~5_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|StageOut[140]~4_combout\ ) ) # ( 
-- !\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_4~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[140]~4_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[155]~5_combout\);

-- Location: LABCELL_X39_Y6_N51
\inst1|Mod1|auto_generated|divider|divider|StageOut[154]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[154]~2_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (!\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011111010010100001111101001010000111110100101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[154]~2_combout\);

-- Location: MLABCELL_X42_Y11_N3
\inst1|Div0|auto_generated|divider|divider|StageOut[57]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[57]~0_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_4~9_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[57]~0_combout\);

-- Location: LABCELL_X43_Y9_N54
\inst1|Div0|auto_generated|divider|divider|StageOut[57]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[57]~3_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[51]~2_combout\ & ( \inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~2_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[57]~3_combout\);

-- Location: LABCELL_X43_Y8_N54
\inst1|Div0|auto_generated|divider|divider|StageOut[56]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[56]~17_combout\ = (!\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_4~17_sumout\)) # (\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & ((\inst1|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[56]~17_combout\);

-- Location: LABCELL_X43_Y8_N57
\inst1|Div0|auto_generated|divider|divider|StageOut[55]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[55]~22_combout\ = ( \inst7|score_tmp\(2) & ( (\inst1|Div0|auto_generated|divider|divider|op_4~21_sumout\) # (\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\inst7|score_tmp\(2) & ( 
-- (!\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Div0|auto_generated|divider|divider|op_4~21_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	dataf => \inst7|ALT_INV_score_tmp\(2),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[55]~22_combout\);

-- Location: LABCELL_X43_Y8_N0
\inst1|Div0|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div0|auto_generated|divider|divider|op_6~26_cout\);

-- Location: LABCELL_X43_Y8_N3
\inst1|Div0|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( \inst7|score_tmp\(0) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(0),
	cin => \inst1|Div0|auto_generated|divider|divider|op_6~26_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X43_Y8_N6
\inst1|Div0|auto_generated|divider|divider|op_6~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_6~18_cout\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_5~21_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst7|score_tmp\(1))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_score_tmp\(1),
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_6~22_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_6~18_cout\);

-- Location: LABCELL_X43_Y8_N9
\inst1|Div0|auto_generated|divider|divider|op_6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_6~14_cout\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[55]~22_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_6~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~22_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_6~18_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_6~14_cout\);

-- Location: LABCELL_X43_Y8_N12
\inst1|Div0|auto_generated|divider|divider|op_6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_6~10_cout\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[56]~17_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_6~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~17_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_6~14_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_6~10_cout\);

-- Location: LABCELL_X43_Y8_N15
\inst1|Div0|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_5~9_sumout\)) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[57]~3_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[57]~0_combout\)))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_6~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~0_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~3_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_6~10_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X43_Y8_N18
\inst1|Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: MLABCELL_X37_Y6_N12
\inst1|Mod1|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~26_cout\);

-- Location: MLABCELL_X37_Y6_N15
\inst1|Mod1|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~26_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_6~6\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~26_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~6\);

-- Location: MLABCELL_X37_Y6_N18
\inst1|Mod1|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_5~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (!\inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~6\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_5~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (!\inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~10\);

-- Location: MLABCELL_X37_Y6_N21
\inst1|Mod1|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[154]~2_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_6~14\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[154]~2_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[154]~2_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~10\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~14\);

-- Location: MLABCELL_X37_Y6_N24
\inst1|Mod1|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[155]~5_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~14\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[155]~5_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[155]~5_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~14\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X40_Y6_N3
\inst1|Mod1|auto_generated|divider|divider|StageOut[165]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[165]~7_combout\ = (\inst1|Mod1|auto_generated|divider|divider|op_4~13_sumout\ & !\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[165]~7_combout\);

-- Location: LABCELL_X39_Y5_N3
\inst1|Mod1|auto_generated|divider|divider|StageOut[165]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[165]~20_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|StageOut[150]~19_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[150]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[150]~8_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[150]~19_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[165]~20_combout\);

-- Location: LABCELL_X39_Y5_N30
\inst1|Mod1|auto_generated|divider|divider|StageOut[164]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[164]~21_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_4~21_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[164]~21_combout\);

-- Location: LABCELL_X39_Y5_N33
\inst1|Mod1|auto_generated|divider|divider|StageOut[164]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[164]~31_combout\ = (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|StageOut[149]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[149]~30_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[164]~31_combout\);

-- Location: LABCELL_X39_Y5_N21
\inst1|Mod1|auto_generated|divider|divider|StageOut[163]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[163]~41_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|StageOut[148]~40_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[148]~32_combout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_4~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[148]~32_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[148]~40_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[163]~41_combout\);

-- Location: LABCELL_X39_Y5_N24
\inst1|Mod1|auto_generated|divider|divider|StageOut[162]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[162]~42_combout\ = ( !\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_4~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[162]~42_combout\);

-- Location: LABCELL_X41_Y6_N27
\inst1|Mod1|auto_generated|divider|divider|StageOut[162]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[162]~53_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[147]~52_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[147]~52_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[162]~53_combout\);

-- Location: LABCELL_X39_Y5_N48
\inst1|Mod1|auto_generated|divider|divider|StageOut[161]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[161]~64_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[146]~54_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~33_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[146]~54_combout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~33_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[146]~63_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[146]~63_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[146]~54_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[161]~64_combout\);

-- Location: LABCELL_X39_Y5_N12
\inst1|Mod1|auto_generated|divider|divider|StageOut[160]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[160]~65_combout\ = ( !\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_4~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[160]~65_combout\);

-- Location: LABCELL_X40_Y5_N3
\inst1|Mod1|auto_generated|divider|divider|StageOut[160]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[160]~74_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|StageOut[145]~73_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[145]~73_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[160]~74_combout\);

-- Location: LABCELL_X39_Y6_N48
\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~82_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[144]~75_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_4~41_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[144]~75_combout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\inst1|Mod1|auto_generated|divider|divider|op_4~41_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[144]~81_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[144]~81_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[144]~75_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~82_combout\);

-- Location: LABCELL_X41_Y6_N15
\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~83_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_4~45_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~83_combout\);

-- Location: LABCELL_X41_Y6_N30
\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~89_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[143]~88_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[143]~88_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~89_combout\);

-- Location: LABCELL_X39_Y6_N54
\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~94_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[142]~90_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~49_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[142]~90_combout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~49_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[142]~93_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[142]~93_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[142]~90_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~94_combout\);

-- Location: LABCELL_X41_Y6_N33
\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~95_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|op_4~53_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~95_combout\);

-- Location: LABCELL_X41_Y6_N36
\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~98_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[141]~97_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[141]~97_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~98_combout\);

-- Location: MLABCELL_X37_Y6_N27
\inst1|Mod1|auto_generated|divider|divider|op_6~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~62_cout\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_5~57_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~98_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~95_combout\)))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~57_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[156]~95_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[156]~98_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~18\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~62_cout\);

-- Location: MLABCELL_X37_Y6_N30
\inst1|Mod1|auto_generated|divider|divider|op_6~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~58_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_5~53_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~94_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[157]~94_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~62_cout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~58_cout\);

-- Location: MLABCELL_X37_Y6_N33
\inst1|Mod1|auto_generated|divider|divider|op_6~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~54_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_5~49_sumout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~89_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~83_combout\)))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_6~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[158]~83_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[158]~89_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~58_cout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~54_cout\);

-- Location: MLABCELL_X37_Y6_N36
\inst1|Mod1|auto_generated|divider|divider|op_6~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~50_cout\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_5~45_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~82_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[159]~82_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~54_cout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~50_cout\);

-- Location: MLABCELL_X37_Y6_N39
\inst1|Mod1|auto_generated|divider|divider|op_6~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~46_cout\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_5~41_sumout\)))) # (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[160]~74_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[160]~65_combout\))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[160]~65_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[160]~74_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~50_cout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~46_cout\);

-- Location: MLABCELL_X37_Y6_N42
\inst1|Mod1|auto_generated|divider|divider|op_6~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~42_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_5~37_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[161]~64_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[161]~64_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~46_cout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~42_cout\);

-- Location: MLABCELL_X37_Y6_N45
\inst1|Mod1|auto_generated|divider|divider|op_6~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~38_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_5~33_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[162]~53_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[162]~42_combout\))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_6~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[162]~42_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[162]~53_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~42_cout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~38_cout\);

-- Location: MLABCELL_X37_Y6_N48
\inst1|Mod1|auto_generated|divider|divider|op_6~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~34_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_5~29_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[163]~41_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[163]~41_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~38_cout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~34_cout\);

-- Location: MLABCELL_X37_Y6_N51
\inst1|Mod1|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_5~25_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[164]~31_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[164]~21_combout\)))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[164]~21_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[164]~31_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~34_cout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~30_cout\);

-- Location: MLABCELL_X37_Y6_N54
\inst1|Mod1|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_5~17_sumout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[165]~20_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[165]~7_combout\)))) ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[165]~7_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[165]~20_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~30_cout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~22_cout\);

-- Location: MLABCELL_X37_Y6_N57
\inst1|Mod1|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~22_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: MLABCELL_X37_Y6_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[185]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[185]~6_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|op_6~17_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[155]~5_combout\))) ) ) # ( 
-- !\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_6~17_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\inst1|Mod1|auto_generated|divider|divider|op_5~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[155]~5_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[185]~6_combout\);

-- Location: MLABCELL_X37_Y6_N3
\inst1|Mod1|auto_generated|divider|divider|StageOut[182]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[182]~0_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|op_6~5_sumout\) 
-- ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_6~5_sumout\) # (\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[182]~0_combout\);

-- Location: MLABCELL_X37_Y6_N9
\inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|op_6~9_sumout\)))) # (\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_5~5_sumout\)))) ) 
-- ) # ( !\inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_6~9_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_5~5_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100111111000111010011111100001100001011100000110000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1_combout\);

-- Location: MLABCELL_X37_Y6_N6
\inst1|Mod1|auto_generated|divider|divider|StageOut[184]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[184]~3_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[154]~2_combout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|op_6~13_sumout\)))) # (\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_5~9_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\))) 
-- ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[154]~2_combout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_6~13_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_5~9_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000101110000011000010111000011101001111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[154]~2_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[184]~3_combout\);

-- Location: LABCELL_X41_Y4_N48
\inst1|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux7~0_combout\ = ( \inst7|Count_Score:v_all_off~q\ ) # ( !\inst7|Count_Score:v_all_off~q\ & ( (!\inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[185]~6_combout\ $ 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[184]~3_combout\))))) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1_combout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[182]~0_combout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[184]~3_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[185]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101010111101001010101011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	dataf => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	combout => \inst1|Mux7~0_combout\);

-- Location: LABCELL_X41_Y4_N54
\inst1|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux8~0_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1_combout\ & ( (((!\inst1|Mod1|auto_generated|divider|divider|StageOut[184]~3_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[185]~6_combout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[182]~0_combout\)) # (\inst7|Count_Score:v_all_off~q\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1_combout\ & ( 
-- ((!\inst1|Mod1|auto_generated|divider|divider|StageOut[185]~6_combout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[182]~0_combout\ & !\inst1|Mod1|auto_generated|divider|divider|StageOut[184]~3_combout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[185]~6_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[184]~3_combout\)))) # (\inst7|Count_Score:v_all_off~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101011111011101010101111111111111011111111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	combout => \inst1|Mux8~0_combout\);

-- Location: LABCELL_X41_Y4_N51
\inst1|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux9~0_combout\ = ( \inst7|Count_Score:v_all_off~q\ ) # ( !\inst7|Count_Score:v_all_off~q\ & ( ((!\inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[184]~3_combout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1_combout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[185]~6_combout\))) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[182]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011111110111001101111111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	dataf => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	combout => \inst1|Mux9~0_combout\);

-- Location: LABCELL_X41_Y4_N57
\inst1|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux10~0_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((\inst1|Mod1|auto_generated|divider|divider|StageOut[184]~3_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1_combout\)) # 
-- (\inst7|Count_Score:v_all_off~q\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((!\inst1|Mod1|auto_generated|divider|divider|StageOut[182]~0_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1_combout\ & \inst1|Mod1|auto_generated|divider|divider|StageOut[184]~3_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[182]~0_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1_combout\ $ (\inst1|Mod1|auto_generated|divider|divider|StageOut[184]~3_combout\)))) # (\inst7|Count_Score:v_all_off~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010111010111011101011101011101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	combout => \inst1|Mux10~0_combout\);

-- Location: LABCELL_X41_Y4_N0
\inst1|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux11~0_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1_combout\ & ( (((!\inst1|Mod1|auto_generated|divider|divider|StageOut[182]~0_combout\ & !\inst1|Mod1|auto_generated|divider|divider|StageOut[184]~3_combout\)) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[185]~6_combout\)) # (\inst7|Count_Score:v_all_off~q\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1_combout\ & ( 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[185]~6_combout\ & \inst1|Mod1|auto_generated|divider|divider|StageOut[184]~3_combout\)) # (\inst7|Count_Score:v_all_off~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101111111011111010111111101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	combout => \inst1|Mux11~0_combout\);

-- Location: LABCELL_X41_Y4_N3
\inst1|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux12~0_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((\inst1|Mod1|auto_generated|divider|divider|StageOut[184]~3_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1_combout\)) # 
-- (\inst7|Count_Score:v_all_off~q\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((\inst1|Mod1|auto_generated|divider|divider|StageOut[184]~3_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[182]~0_combout\ $ (!\inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1_combout\)))) # (\inst7|Count_Score:v_all_off~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101111101010101010111110101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	combout => \inst1|Mux12~0_combout\);

-- Location: LABCELL_X41_Y4_N6
\inst1|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux13~0_combout\ = ( \inst7|Count_Score:v_all_off~q\ ) # ( !\inst7|Count_Score:v_all_off~q\ & ( (!\inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[184]~3_combout\ $ 
-- (((!\inst1|Mod1|auto_generated|divider|divider|StageOut[182]~0_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[185]~6_combout\))))) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[183]~1_combout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[185]~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010100001111011001010000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	dataf => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	combout => \inst1|Mux13~0_combout\);

-- Location: LABCELL_X43_Y9_N0
\inst1|Div1|auto_generated|divider|divider|op_9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_9~5_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \inst1|Div1|auto_generated|divider|divider|op_9~6\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \inst1|Div1|auto_generated|divider|divider|op_9~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_9~5_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_9~6\,
	shareout => \inst1|Div1|auto_generated|divider|divider|op_9~7\);

-- Location: LABCELL_X43_Y9_N3
\inst1|Div1|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~7\ ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_9~6\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_9~10\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~7\ ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~6\ 
-- ))
-- \inst1|Div1|auto_generated|divider|divider|op_9~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_9~6\,
	sharein => \inst1|Div1|auto_generated|divider|divider|op_9~7\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_9~10\,
	shareout => \inst1|Div1|auto_generated|divider|divider|op_9~11\);

-- Location: LABCELL_X43_Y9_N6
\inst1|Div1|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~11\ ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~10\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_9~14\ = CARRY(( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~11\ ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~10\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_9~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_9~10\,
	sharein => \inst1|Div1|auto_generated|divider|divider|op_9~11\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_9~14\,
	shareout => \inst1|Div1|auto_generated|divider|divider|op_9~15\);

-- Location: LABCELL_X43_Y9_N9
\inst1|Div1|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~15\ ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~14\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_9~18\ = CARRY(( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~15\ ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~14\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_9~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_9~14\,
	sharein => \inst1|Div1|auto_generated|divider|divider|op_9~15\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_9~18\,
	shareout => \inst1|Div1|auto_generated|divider|divider|op_9~19\);

-- Location: LABCELL_X43_Y9_N12
\inst1|Div1|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~19\ ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_9~18\,
	sharein => \inst1|Div1|auto_generated|divider|divider|op_9~19\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: MLABCELL_X42_Y11_N54
\inst1|Div1|auto_generated|divider|divider|StageOut[21]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[21]~30_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_9~9_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datae => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[21]~30_combout\);

-- Location: LABCELL_X43_Y9_N21
\inst1|Div1|auto_generated|divider|divider|StageOut[21]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[21]~31_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[21]~31_combout\);

-- Location: MLABCELL_X42_Y12_N0
\inst1|Div1|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div1|auto_generated|divider|divider|op_10~26_cout\);

-- Location: MLABCELL_X42_Y12_N3
\inst1|Div1|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~26_cout\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_10~6\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_10~26_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_10~6\);

-- Location: MLABCELL_X42_Y12_N6
\inst1|Div1|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_9~5_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~6\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_10~10\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_9~5_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000111001001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_10~6\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_10~10\);

-- Location: MLABCELL_X42_Y12_N9
\inst1|Div1|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( VCC ) + ( (\inst1|Div1|auto_generated|divider|divider|StageOut[21]~31_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[21]~30_combout\) ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_10~10\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_10~14\ = CARRY(( VCC ) + ( (\inst1|Div1|auto_generated|divider|divider|StageOut[21]~31_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[21]~30_combout\) ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~30_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~31_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_10~10\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_10~14\);

-- Location: MLABCELL_X42_Y12_N12
\inst1|Div1|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & \inst1|Div1|auto_generated|divider|divider|op_9~13_sumout\) ) + ( GND ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_10~14\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & \inst1|Div1|auto_generated|divider|divider|op_9~13_sumout\) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~14\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_10~14\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_10~18\);

-- Location: MLABCELL_X42_Y12_N15
\inst1|Div1|auto_generated|divider|divider|op_10~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~22_cout\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & \inst1|Div1|auto_generated|divider|divider|op_9~17_sumout\) ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_10~18\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_10~22_cout\);

-- Location: MLABCELL_X42_Y12_N18
\inst1|Div1|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_10~22_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X32_Y5_N0
\inst1|Mod2|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \inst1|Mod2|auto_generated|divider|divider|op_10~22\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \inst1|Mod2|auto_generated|divider|divider|op_10~23\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_10~22\,
	shareout => \inst1|Mod2|auto_generated|divider|divider|op_10~23\);

-- Location: LABCELL_X32_Y5_N3
\inst1|Mod2|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) + ( \inst1|Mod2|auto_generated|divider|divider|op_10~23\ ) + ( \inst1|Mod2|auto_generated|divider|divider|op_10~22\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_10~18\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) + ( \inst1|Mod2|auto_generated|divider|divider|op_10~23\ ) + ( \inst1|Mod2|auto_generated|divider|divider|op_10~22\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_10~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_10~22\,
	sharein => \inst1|Mod2|auto_generated|divider|divider|op_10~23\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_10~18\,
	shareout => \inst1|Mod2|auto_generated|divider|divider|op_10~19\);

-- Location: LABCELL_X32_Y5_N6
\inst1|Mod2|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_10~19\ ) + ( \inst1|Mod2|auto_generated|divider|divider|op_10~18\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_10~14\ = CARRY(( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_10~19\ ) + ( \inst1|Mod2|auto_generated|divider|divider|op_10~18\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_10~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|op_10~18\,
	sharein => \inst1|Mod2|auto_generated|divider|divider|op_10~19\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_10~14\,
	shareout => \inst1|Mod2|auto_generated|divider|divider|op_10~15\);

-- Location: LABCELL_X32_Y5_N9
\inst1|Mod2|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_10~15\ ) + ( \inst1|Mod2|auto_generated|divider|divider|op_10~14\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_10~10\ = CARRY(( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_10~15\ ) + ( \inst1|Mod2|auto_generated|divider|divider|op_10~14\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_10~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|op_10~14\,
	sharein => \inst1|Mod2|auto_generated|divider|divider|op_10~15\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_10~10\,
	shareout => \inst1|Mod2|auto_generated|divider|divider|op_10~11\);

-- Location: LABCELL_X32_Y5_N12
\inst1|Mod2|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_10~11\ ) + ( \inst1|Mod2|auto_generated|divider|divider|op_10~10\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_10~6\ = CARRY(( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_10~11\ ) + ( \inst1|Mod2|auto_generated|divider|divider|op_10~10\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_10~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|op_10~10\,
	sharein => \inst1|Mod2|auto_generated|divider|divider|op_10~11\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_10~6\,
	shareout => \inst1|Mod2|auto_generated|divider|divider|op_10~7\);

-- Location: LABCELL_X32_Y5_N15
\inst1|Mod2|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_10~7\ ) + ( \inst1|Mod2|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|op_10~6\,
	sharein => \inst1|Mod2|auto_generated|divider|divider|op_10~7\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X32_Y6_N57
\inst1|Mod2|auto_generated|divider|divider|StageOut[71]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[71]~54_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_10~17_sumout\ & ( !\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[71]~54_combout\);

-- Location: LABCELL_X32_Y6_N24
\inst1|Mod2|auto_generated|divider|divider|StageOut[71]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[71]~55_combout\ = ( !\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datae => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[71]~55_combout\);

-- Location: LABCELL_X43_Y9_N27
\inst1|Div1|auto_generated|divider|divider|StageOut[21]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[21]~28_combout\ = (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_9~9_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (!\inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111100001100001111110000110000111111000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[21]~28_combout\);

-- Location: LABCELL_X43_Y9_N24
\inst1|Div1|auto_generated|divider|divider|StageOut[20]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[20]~24_combout\ = (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_9~5_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100001100001111110000110000111111000011000011111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[20]~24_combout\);

-- Location: MLABCELL_X42_Y12_N24
\inst1|Div1|auto_generated|divider|divider|op_11~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div1|auto_generated|divider|divider|op_11~14_cout\);

-- Location: MLABCELL_X42_Y12_N27
\inst1|Div1|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~14_cout\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_11~6\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_11~14_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_11~6\);

-- Location: MLABCELL_X42_Y12_N30
\inst1|Div1|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_10~5_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~6\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_10~5_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_11~6\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_11~18\);

-- Location: MLABCELL_X42_Y12_N33
\inst1|Div1|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_10~9_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[20]~24_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~18\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_11~22\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_10~9_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[20]~24_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[20]~24_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_11~18\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_11~22\);

-- Location: MLABCELL_X42_Y12_N36
\inst1|Div1|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_10~13_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[21]~28_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~22\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_11~26\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_10~13_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[21]~28_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~28_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_11~22\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_11~26\);

-- Location: MLABCELL_X42_Y12_N39
\inst1|Div1|auto_generated|divider|divider|op_11~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~10_cout\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_10~17_sumout\)))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_9~13_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\))) ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011110010001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_11~26\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_11~10_cout\);

-- Location: MLABCELL_X42_Y12_N42
\inst1|Div1|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_11~10_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X32_Y5_N18
\inst1|Mod2|auto_generated|divider|divider|op_11~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_11~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_11~34_cout\);

-- Location: LABCELL_X32_Y5_N21
\inst1|Mod2|auto_generated|divider|divider|op_11~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_11~29_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_11~34_cout\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_11~30\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_11~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_11~34_cout\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_11~29_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_11~30\);

-- Location: LABCELL_X32_Y5_N24
\inst1|Mod2|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_10~21_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\)) ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_11~30\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_11~26\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_10~21_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\)) ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_11~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_11~30\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_11~26\);

-- Location: LABCELL_X32_Y5_N27
\inst1|Mod2|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( (\inst1|Mod2|auto_generated|divider|divider|StageOut[71]~55_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[71]~54_combout\) ) + ( VCC ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_11~26\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_11~22\ = CARRY(( (\inst1|Mod2|auto_generated|divider|divider|StageOut[71]~55_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[71]~54_combout\) ) + ( VCC ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[71]~54_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[71]~55_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_11~26\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_11~22\);

-- Location: LABCELL_X32_Y5_N30
\inst1|Mod2|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_10~13_sumout\) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_11~22\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_11~18\ = CARRY(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_10~13_sumout\) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_11~22\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_11~22\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X32_Y5_N33
\inst1|Mod2|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_10~9_sumout\) ) + ( VCC ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_11~18\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_11~14\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_10~9_sumout\) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_11~18\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_11~18\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X32_Y5_N36
\inst1|Mod2|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_10~5_sumout\) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_11~14\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_11~10\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_10~5_sumout\) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_11~14\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_11~14\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X32_Y5_N39
\inst1|Mod2|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_11~10\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_11~6\ = CARRY(( VCC ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|op_11~10\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_11~6\);

-- Location: LABCELL_X32_Y5_N42
\inst1|Mod2|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|op_11~6\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X32_Y6_N39
\inst1|Mod2|auto_generated|divider|divider|StageOut[71]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[71]~47_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_10~17_sumout\ & ( 
-- !\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ ) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_10~17_sumout\ ) ) # ( 
-- !\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( !\inst1|Mod2|auto_generated|divider|divider|op_10~17_sumout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000011111111111111111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datae => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[71]~47_combout\);

-- Location: LABCELL_X32_Y6_N54
\inst1|Mod2|auto_generated|divider|divider|StageOut[70]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[70]~59_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_10~21_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\) # 
-- (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|op_10~21_sumout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & 
-- !\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[70]~59_combout\);

-- Location: MLABCELL_X42_Y12_N54
\inst1|Div1|auto_generated|divider|divider|StageOut[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[27]~27_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_10~13_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[27]~27_combout\);

-- Location: MLABCELL_X42_Y12_N57
\inst1|Div1|auto_generated|divider|divider|StageOut[27]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[27]~29_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[21]~28_combout\ & ( \inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~28_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[27]~29_combout\);

-- Location: MLABCELL_X42_Y12_N48
\inst1|Div1|auto_generated|divider|divider|StageOut[26]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[26]~25_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_10~9_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[20]~24_combout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_10~9_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- \inst1|Div1|auto_generated|divider|divider|StageOut[20]~24_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[20]~24_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[26]~25_combout\);

-- Location: MLABCELL_X42_Y12_N51
\inst1|Div1|auto_generated|divider|divider|StageOut[25]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[25]~19_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- \inst1|Div1|auto_generated|divider|divider|op_10~5_sumout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_10~5_sumout\) # (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[25]~19_combout\);

-- Location: LABCELL_X40_Y14_N36
\inst1|Div1|auto_generated|divider|divider|op_12~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div1|auto_generated|divider|divider|op_12~18_cout\);

-- Location: LABCELL_X40_Y14_N39
\inst1|Div1|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_12~18_cout\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_12~6\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_12~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_12~18_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_12~6\);

-- Location: LABCELL_X40_Y14_N42
\inst1|Div1|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_11~5_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_12~6\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_12~10\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_11~5_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_12~6\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X40_Y14_N45
\inst1|Div1|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_11~17_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[25]~19_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_12~10\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_12~22\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_11~17_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[25]~19_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~19_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_12~10\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X40_Y14_N48
\inst1|Div1|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[26]~25_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_12~22\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_12~26\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_11~21_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[26]~25_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[26]~25_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_12~22\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X40_Y14_N51
\inst1|Div1|auto_generated|divider|divider|op_12~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~14_cout\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_11~25_sumout\)) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[27]~29_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[27]~27_combout\)))) ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~27_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~29_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_12~26\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_12~14_cout\);

-- Location: LABCELL_X40_Y14_N54
\inst1|Div1|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_12~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_12~14_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X36_Y5_N0
\inst1|Mod2|auto_generated|divider|divider|op_12~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_12~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_12~38_cout\);

-- Location: LABCELL_X36_Y5_N3
\inst1|Mod2|auto_generated|divider|divider|op_12~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_12~33_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_12~38_cout\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_12~34\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_12~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_12~38_cout\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_12~33_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_12~34\);

-- Location: LABCELL_X36_Y5_N6
\inst1|Mod2|auto_generated|divider|divider|op_12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_12~29_sumout\ = SUM(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_11~29_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_12~34\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_12~30\ = CARRY(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_11~29_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_12~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_12~34\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_12~29_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_12~30\);

-- Location: LABCELL_X36_Y5_N9
\inst1|Mod2|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_11~25_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[70]~59_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_12~30\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_12~26\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_11~25_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[70]~59_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[70]~59_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_12~30\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X36_Y5_N12
\inst1|Mod2|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[71]~47_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_12~26\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_12~22\ = CARRY(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[71]~47_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[71]~47_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_12~26\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X36_Y5_N15
\inst1|Mod2|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_11~17_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_10~13_sumout\))) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_12~22\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_12~18\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_11~17_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_10~13_sumout\))) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010011000100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_12~22\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X36_Y5_N18
\inst1|Mod2|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_11~13_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_10~9_sumout\))) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_12~18\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_12~14\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_11~13_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_10~9_sumout\))) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010011000100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_12~18\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X36_Y5_N21
\inst1|Mod2|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_11~9_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_10~5_sumout\))) ) + ( VCC ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_12~14\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_12~10\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_11~9_sumout\)))) # (\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_10~5_sumout\))) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_12~14\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X36_Y5_N24
\inst1|Mod2|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_11~5_sumout\) ) + ( VCC ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_12~10\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_12~6\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_11~5_sumout\) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_12~10\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_12~10\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_12~6\);

-- Location: LABCELL_X36_Y5_N27
\inst1|Mod2|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|op_12~6\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X36_Y5_N51
\inst1|Mod2|auto_generated|divider|divider|StageOut[89]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[89]~20_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_10~5_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\inst1|Mod2|auto_generated|divider|divider|op_11~9_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\)) ) ) # ( 
-- !\inst1|Mod2|auto_generated|divider|divider|op_10~5_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_11~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000101110001011100010111000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[89]~20_combout\);

-- Location: LABCELL_X36_Y5_N54
\inst1|Mod2|auto_generated|divider|divider|StageOut[88]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[88]~28_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_11~13_sumout\ & ( !\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[88]~28_combout\);

-- Location: LABCELL_X36_Y5_N39
\inst1|Mod2|auto_generated|divider|divider|StageOut[88]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[88]~29_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_10~9_sumout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[88]~29_combout\);

-- Location: LABCELL_X36_Y5_N48
\inst1|Mod2|auto_generated|divider|divider|StageOut[87]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[87]~38_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_10~13_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\inst1|Mod2|auto_generated|divider|divider|op_11~17_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Mod2|auto_generated|divider|divider|op_10~1_sumout\)) ) ) # ( 
-- !\inst1|Mod2|auto_generated|divider|divider|op_10~13_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_11~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000101110001011100010111000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[87]~38_combout\);

-- Location: LABCELL_X36_Y5_N33
\inst1|Mod2|auto_generated|divider|divider|StageOut[86]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[86]~46_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_11~21_sumout\ & ( !\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[86]~46_combout\);

-- Location: LABCELL_X36_Y5_N30
\inst1|Mod2|auto_generated|divider|divider|StageOut[86]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[86]~48_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[71]~47_combout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[71]~47_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[86]~48_combout\);

-- Location: LABCELL_X36_Y5_N36
\inst1|Mod2|auto_generated|divider|divider|StageOut[85]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[85]~60_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_11~25_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[70]~59_combout\) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|op_11~25_sumout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & 
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[70]~59_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[70]~59_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[85]~60_combout\);

-- Location: LABCELL_X36_Y5_N57
\inst1|Mod2|auto_generated|divider|divider|StageOut[84]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[84]~68_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_11~29_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\) # 
-- (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|op_11~29_sumout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\ & 
-- !\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[84]~68_combout\);

-- Location: LABCELL_X41_Y10_N6
\inst1|Div1|auto_generated|divider|divider|StageOut[32]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[32]~23_combout\ = ( !\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_11~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[32]~23_combout\);

-- Location: LABCELL_X40_Y14_N33
\inst1|Div1|auto_generated|divider|divider|StageOut[32]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[32]~26_combout\ = (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Div1|auto_generated|divider|divider|StageOut[26]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[26]~25_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[32]~26_combout\);

-- Location: LABCELL_X41_Y10_N15
\inst1|Div1|auto_generated|divider|divider|StageOut[31]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[31]~20_combout\ = (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_11~17_sumout\)) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[25]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~19_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[31]~20_combout\);

-- Location: LABCELL_X40_Y14_N30
\inst1|Div1|auto_generated|divider|divider|StageOut[30]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[30]~13_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_11~5_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\) # 
-- (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_11~5_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- !\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[30]~13_combout\);

-- Location: LABCELL_X40_Y14_N0
\inst1|Div1|auto_generated|divider|divider|op_13~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_13~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div1|auto_generated|divider|divider|op_13~22_cout\);

-- Location: LABCELL_X40_Y14_N3
\inst1|Div1|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_13~22_cout\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_13~6\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_13~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_13~22_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_13~6\);

-- Location: LABCELL_X40_Y14_N6
\inst1|Div1|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_12~5_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_13~6\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_13~10\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_12~5_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011110000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_13~6\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X40_Y14_N9
\inst1|Div1|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[30]~13_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_13~10\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_13~14\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[30]~13_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_13~10\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_13~14\);

-- Location: LABCELL_X40_Y14_N12
\inst1|Div1|auto_generated|divider|divider|op_13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_13~25_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_12~21_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[31]~20_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_13~14\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_13~26\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_12~21_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[31]~20_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[31]~20_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_13~14\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_13~25_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_13~26\);

-- Location: LABCELL_X40_Y14_N15
\inst1|Div1|auto_generated|divider|divider|op_13~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_13~18_cout\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_12~25_sumout\)) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[32]~26_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[32]~23_combout\)))) ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[32]~23_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[32]~26_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_13~26\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_13~18_cout\);

-- Location: LABCELL_X40_Y14_N18
\inst1|Div1|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_13~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_13~18_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: MLABCELL_X37_Y5_N0
\inst1|Mod2|auto_generated|divider|divider|op_13~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_13~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_13~42_cout\);

-- Location: MLABCELL_X37_Y5_N3
\inst1|Mod2|auto_generated|divider|divider|op_13~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_13~37_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_13~42_cout\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_13~38\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_13~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_13~42_cout\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_13~37_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_13~38\);

-- Location: MLABCELL_X37_Y5_N6
\inst1|Mod2|auto_generated|divider|divider|op_13~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_13~33_sumout\ = SUM(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_12~33_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_13~38\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_13~34\ = CARRY(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_12~33_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_13~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011110000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_13~38\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_13~33_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_13~34\);

-- Location: MLABCELL_X37_Y5_N9
\inst1|Mod2|auto_generated|divider|divider|op_13~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_13~29_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_12~29_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[84]~68_combout\)) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_13~34\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_13~30\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_12~29_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[84]~68_combout\)) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_13~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[84]~68_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_13~34\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_13~29_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_13~30\);

-- Location: MLABCELL_X37_Y5_N12
\inst1|Mod2|auto_generated|divider|divider|op_13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_13~25_sumout\ = SUM(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_12~25_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[85]~60_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_13~30\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_13~26\ = CARRY(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_12~25_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[85]~60_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_13~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[85]~60_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_13~30\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_13~25_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_13~26\);

-- Location: MLABCELL_X37_Y5_N15
\inst1|Mod2|auto_generated|divider|divider|op_13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_13~21_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_12~21_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[86]~48_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[86]~46_combout\))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_13~26\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_13~22\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_12~21_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[86]~48_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[86]~46_combout\))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[86]~46_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[86]~48_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_13~26\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_13~21_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_13~22\);

-- Location: MLABCELL_X37_Y5_N18
\inst1|Mod2|auto_generated|divider|divider|op_13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_13~17_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[87]~38_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_13~22\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_13~18\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[87]~38_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[87]~38_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_13~22\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_13~17_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_13~18\);

-- Location: MLABCELL_X37_Y5_N21
\inst1|Mod2|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_12~13_sumout\)) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[88]~29_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[88]~28_combout\)))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_13~18\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_13~14\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_12~13_sumout\)) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[88]~29_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[88]~28_combout\)))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[88]~28_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[88]~29_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_13~18\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_13~14\);

-- Location: MLABCELL_X37_Y5_N24
\inst1|Mod2|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_12~9_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ 
-- & (\inst1|Mod2|auto_generated|divider|divider|StageOut[89]~20_combout\)) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_13~14\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_13~10\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_12~9_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[89]~20_combout\)) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[89]~20_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_13~14\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_13~10\);

-- Location: MLABCELL_X37_Y5_N27
\inst1|Mod2|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_12~5_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_11~5_sumout\ & (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\))) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_13~10\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_13~6\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_12~5_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_11~5_sumout\ & (!\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\))) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011110100010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_13~10\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_13~6\);

-- Location: MLABCELL_X37_Y5_N30
\inst1|Mod2|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|op_13~6\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: MLABCELL_X37_Y5_N39
\inst1|Mod2|auto_generated|divider|divider|StageOut[105]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[105]~11_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_12~5_sumout\ & ( !\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[105]~11_combout\);

-- Location: LABCELL_X36_Y5_N42
\inst1|Mod2|auto_generated|divider|divider|StageOut[105]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[105]~12_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_11~5_sumout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|op_11~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[105]~12_combout\);

-- Location: MLABCELL_X37_Y5_N45
\inst1|Mod2|auto_generated|divider|divider|StageOut[104]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[104]~19_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_12~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[104]~19_combout\);

-- Location: MLABCELL_X37_Y5_N42
\inst1|Mod2|auto_generated|divider|divider|StageOut[104]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[104]~21_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[89]~20_combout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[89]~20_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[104]~21_combout\);

-- Location: MLABCELL_X37_Y5_N51
\inst1|Mod2|auto_generated|divider|divider|StageOut[103]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[103]~30_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[88]~29_combout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_12~13_sumout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[88]~29_combout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\inst1|Mod2|auto_generated|divider|divider|op_12~13_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[88]~28_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[88]~28_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[88]~29_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[103]~30_combout\);

-- Location: MLABCELL_X37_Y5_N48
\inst1|Mod2|auto_generated|divider|divider|StageOut[102]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[102]~37_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_12~17_sumout\ & ( !\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[102]~37_combout\);

-- Location: LABCELL_X44_Y6_N36
\inst1|Mod2|auto_generated|divider|divider|StageOut[102]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[102]~39_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst1|Mod2|auto_generated|divider|divider|StageOut[87]~38_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[87]~38_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[102]~39_combout\);

-- Location: LABCELL_X36_Y5_N45
\inst1|Mod2|auto_generated|divider|divider|StageOut[101]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[101]~49_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[86]~48_combout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_12~21_sumout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[86]~48_combout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\inst1|Mod2|auto_generated|divider|divider|op_12~21_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[86]~46_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[86]~46_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[86]~48_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[101]~49_combout\);

-- Location: MLABCELL_X37_Y5_N36
\inst1|Mod2|auto_generated|divider|divider|StageOut[100]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[100]~58_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_12~25_sumout\ & ( !\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[100]~58_combout\);

-- Location: LABCELL_X44_Y6_N30
\inst1|Mod2|auto_generated|divider|divider|StageOut[100]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[100]~61_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[85]~60_combout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[85]~60_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[100]~61_combout\);

-- Location: MLABCELL_X37_Y5_N54
\inst1|Mod2|auto_generated|divider|divider|StageOut[99]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[99]~69_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_12~29_sumout\)) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[84]~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[84]~68_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[99]~69_combout\);

-- Location: MLABCELL_X37_Y5_N57
\inst1|Mod2|auto_generated|divider|divider|StageOut[98]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[98]~76_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\ & 
-- \inst1|Mod2|auto_generated|divider|divider|op_12~33_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_12~33_sumout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_12~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[98]~76_combout\);

-- Location: LABCELL_X41_Y10_N18
\inst1|Div1|auto_generated|divider|divider|StageOut[37]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[37]~18_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_12~21_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[37]~18_combout\);

-- Location: LABCELL_X41_Y10_N21
\inst1|Div1|auto_generated|divider|divider|StageOut[37]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[37]~21_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[31]~20_combout\ & ( \inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[31]~20_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[37]~21_combout\);

-- Location: LABCELL_X40_Y14_N24
\inst1|Div1|auto_generated|divider|divider|StageOut[36]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[36]~14_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[30]~13_combout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_12~9_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|StageOut[30]~13_combout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- \inst1|Div1|auto_generated|divider|divider|op_12~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[36]~14_combout\);

-- Location: LABCELL_X40_Y14_N27
\inst1|Div1|auto_generated|divider|divider|StageOut[35]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[35]~9_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- \inst1|Div1|auto_generated|divider|divider|op_12~5_sumout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_12~5_sumout\) # (\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[35]~9_combout\);

-- Location: LABCELL_X40_Y10_N24
\inst1|Div1|auto_generated|divider|divider|op_14~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_14~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div1|auto_generated|divider|divider|op_14~26_cout\);

-- Location: LABCELL_X40_Y10_N27
\inst1|Div1|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_14~26_cout\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_14~6\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_14~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_14~26_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X40_Y10_N30
\inst1|Div1|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_13~5_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_14~6\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_14~10\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_13~5_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011110000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_14~6\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X40_Y10_N33
\inst1|Div1|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[35]~9_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_14~10\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_14~14\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[35]~9_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[35]~9_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_14~10\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X40_Y10_N36
\inst1|Div1|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[36]~14_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_14~14\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_14~18\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[36]~14_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[36]~14_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_14~14\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X40_Y10_N39
\inst1|Div1|auto_generated|divider|divider|op_14~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_14~22_cout\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_13~25_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[37]~21_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[37]~18_combout\)))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~18_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~21_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_14~18\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_14~22_cout\);

-- Location: LABCELL_X40_Y10_N42
\inst1|Div1|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_14~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_14~22_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X40_Y7_N12
\inst1|Mod2|auto_generated|divider|divider|op_14~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_14~46_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_14~46_cout\);

-- Location: LABCELL_X40_Y7_N15
\inst1|Mod2|auto_generated|divider|divider|op_14~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_14~41_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_14~46_cout\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_14~42\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_14~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_14~46_cout\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_14~41_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_14~42\);

-- Location: LABCELL_X40_Y7_N18
\inst1|Mod2|auto_generated|divider|divider|op_14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_14~37_sumout\ = SUM(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_13~37_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_14~42\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_14~38\ = CARRY(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_13~37_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_14~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011110000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_14~42\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_14~37_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_14~38\);

-- Location: LABCELL_X40_Y7_N21
\inst1|Mod2|auto_generated|divider|divider|op_14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_14~33_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_13~33_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[98]~76_combout\)) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_14~38\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_14~34\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_13~33_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[98]~76_combout\)) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[98]~76_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_14~38\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_14~33_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_14~34\);

-- Location: LABCELL_X40_Y7_N24
\inst1|Mod2|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_13~29_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[99]~69_combout\)) ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_14~34\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_14~30\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_13~29_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[99]~69_combout\)) ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[99]~69_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_14~34\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_14~30\);

-- Location: LABCELL_X40_Y7_N27
\inst1|Mod2|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_13~25_sumout\)) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[100]~61_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[100]~58_combout\)))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_14~30\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_14~26\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_13~25_sumout\)) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[100]~61_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[100]~58_combout\)))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[100]~58_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[100]~61_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_14~30\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_14~26\);

-- Location: LABCELL_X40_Y7_N30
\inst1|Mod2|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_13~21_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[101]~49_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_14~26\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_14~22\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_13~21_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[101]~49_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[101]~49_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_14~26\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_14~22\);

-- Location: LABCELL_X40_Y7_N33
\inst1|Mod2|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_13~17_sumout\)) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[102]~39_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[102]~37_combout\)))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_14~22\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_14~18\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_13~17_sumout\)) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[102]~39_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[102]~37_combout\)))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[102]~37_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[102]~39_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_14~22\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X40_Y7_N36
\inst1|Mod2|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[103]~30_combout\)) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_14~18\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_14~14\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_13~13_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[103]~30_combout\)) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[103]~30_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_14~18\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X40_Y7_N39
\inst1|Mod2|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_13~9_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[104]~21_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[104]~19_combout\))) ) + ( VCC ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_14~14\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_13~9_sumout\)))) # (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (((\inst1|Mod2|auto_generated|divider|divider|StageOut[104]~21_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[104]~19_combout\))) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[104]~19_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[104]~21_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_14~14\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X40_Y7_N42
\inst1|Mod2|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_13~5_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[105]~12_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[105]~11_combout\))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_14~10\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_14~6\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_13~5_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[105]~12_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[105]~11_combout\))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[105]~11_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[105]~12_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_14~10\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X40_Y7_N45
\inst1|Mod2|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|op_14~6\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X40_Y7_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[120]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[120]~10_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_13~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[120]~10_combout\);

-- Location: LABCELL_X40_Y7_N9
\inst1|Mod2|auto_generated|divider|divider|StageOut[120]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[120]~13_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[105]~12_combout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ ) ) # ( 
-- !\inst1|Mod2|auto_generated|divider|divider|StageOut[105]~12_combout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|StageOut[105]~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[105]~11_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[105]~12_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[120]~13_combout\);

-- Location: LABCELL_X40_Y7_N48
\inst1|Mod2|auto_generated|divider|divider|StageOut[119]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[119]~22_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_13~9_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[104]~21_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[104]~19_combout\)) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|op_13~9_sumout\ & ( 
-- (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[104]~21_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[104]~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[104]~19_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[104]~21_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[119]~22_combout\);

-- Location: LABCELL_X41_Y7_N12
\inst1|Mod2|auto_generated|divider|divider|StageOut[118]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[118]~27_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_13~13_sumout\ & ( !\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[118]~27_combout\);

-- Location: LABCELL_X41_Y7_N15
\inst1|Mod2|auto_generated|divider|divider|StageOut[118]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[118]~31_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[103]~30_combout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[103]~30_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[118]~31_combout\);

-- Location: LABCELL_X40_Y7_N51
\inst1|Mod2|auto_generated|divider|divider|StageOut[117]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[117]~40_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[102]~39_combout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_13~17_sumout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[102]~39_combout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & 
-- ((\inst1|Mod2|auto_generated|divider|divider|op_13~17_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[102]~37_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[102]~37_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[102]~39_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[117]~40_combout\);

-- Location: LABCELL_X40_Y7_N3
\inst1|Mod2|auto_generated|divider|divider|StageOut[116]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[116]~45_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_13~21_sumout\ & ( !\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[116]~45_combout\);

-- Location: MLABCELL_X42_Y8_N9
\inst1|Mod2|auto_generated|divider|divider|StageOut[116]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[116]~50_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[101]~49_combout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[101]~49_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[116]~50_combout\);

-- Location: LABCELL_X40_Y7_N6
\inst1|Mod2|auto_generated|divider|divider|StageOut[115]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[115]~62_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_13~25_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[100]~61_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[100]~58_combout\)) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|op_13~25_sumout\ & ( 
-- (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[100]~61_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[100]~58_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010110111111101111111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[100]~58_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[100]~61_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[115]~62_combout\);

-- Location: LABCELL_X41_Y7_N21
\inst1|Mod2|auto_generated|divider|divider|StageOut[114]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[114]~67_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_13~29_sumout\ & ( !\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[114]~67_combout\);

-- Location: LABCELL_X41_Y7_N18
\inst1|Mod2|auto_generated|divider|divider|StageOut[114]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[114]~70_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[99]~69_combout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[99]~69_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[114]~70_combout\);

-- Location: LABCELL_X40_Y7_N54
\inst1|Mod2|auto_generated|divider|divider|StageOut[113]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[113]~77_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_13~33_sumout\)) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[98]~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[98]~76_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[113]~77_combout\);

-- Location: LABCELL_X40_Y7_N57
\inst1|Mod2|auto_generated|divider|divider|StageOut[112]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[112]~82_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\ & 
-- \inst1|Mod2|auto_generated|divider|divider|op_13~37_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_13~37_sumout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_13~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[112]~82_combout\);

-- Location: LABCELL_X40_Y10_N54
\inst1|Div1|auto_generated|divider|divider|StageOut[42]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[42]~12_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_13~13_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[42]~12_combout\);

-- Location: LABCELL_X40_Y10_N57
\inst1|Div1|auto_generated|divider|divider|StageOut[42]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[42]~15_combout\ = (\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ & \inst1|Div1|auto_generated|divider|divider|StageOut[36]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[36]~14_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[42]~15_combout\);

-- Location: LABCELL_X41_Y10_N0
\inst1|Div1|auto_generated|divider|divider|StageOut[41]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[41]~10_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[35]~9_combout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_13~9_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|StageOut[35]~9_combout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- \inst1|Div1|auto_generated|divider|divider|op_13~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[35]~9_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[41]~10_combout\);

-- Location: LABCELL_X40_Y10_N51
\inst1|Div1|auto_generated|divider|divider|StageOut[40]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[40]~5_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- \inst1|Div1|auto_generated|divider|divider|op_13~5_sumout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_13~5_sumout\) # (\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[40]~5_combout\);

-- Location: LABCELL_X40_Y10_N0
\inst1|Div1|auto_generated|divider|divider|op_3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div1|auto_generated|divider|divider|op_3~26_cout\);

-- Location: LABCELL_X40_Y10_N3
\inst1|Div1|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~26_cout\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_3~22\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_3~26_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X40_Y10_N6
\inst1|Div1|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_14~5_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~22\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_3~10\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_14~5_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_3~22\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X40_Y10_N9
\inst1|Div1|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_14~9_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[40]~5_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~10\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_3~14\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_14~9_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[40]~5_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100010001000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[40]~5_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_3~10\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X40_Y10_N12
\inst1|Div1|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_14~13_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[41]~10_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~14\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_3~18\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_14~13_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[41]~10_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[41]~10_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_3~14\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X40_Y10_N15
\inst1|Div1|auto_generated|divider|divider|op_3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~6_cout\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_14~17_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[42]~15_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[42]~12_combout\)))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[42]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[42]~15_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_3~18\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_3~6_cout\);

-- Location: LABCELL_X40_Y10_N18
\inst1|Div1|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_3~6_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: MLABCELL_X42_Y8_N18
\inst1|Mod2|auto_generated|divider|divider|op_3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_3~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_3~14_cout\);

-- Location: MLABCELL_X42_Y8_N21
\inst1|Mod2|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_3~14_cout\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_3~6\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_3~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_3~14_cout\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_3~6\);

-- Location: MLABCELL_X42_Y8_N24
\inst1|Mod2|auto_generated|divider|divider|op_3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_3~49_sumout\ = SUM(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_14~41_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_3~6\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_3~50\ = CARRY(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_14~41_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011110000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_3~6\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_3~49_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_3~50\);

-- Location: MLABCELL_X42_Y8_N27
\inst1|Mod2|auto_generated|divider|divider|op_3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_3~45_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_14~37_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[112]~82_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_3~50\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_3~46\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_14~37_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[112]~82_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_3~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[112]~82_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_3~50\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_3~45_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_3~46\);

-- Location: MLABCELL_X42_Y8_N30
\inst1|Mod2|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_14~33_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[113]~77_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_3~46\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_3~42\ = CARRY(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_14~33_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[113]~77_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[113]~77_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_3~46\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_3~42\);

-- Location: MLABCELL_X42_Y8_N33
\inst1|Mod2|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_14~29_sumout\)) # (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[114]~70_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[114]~67_combout\)))) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_3~42\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_3~38\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_14~29_sumout\)) # (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\inst1|Mod2|auto_generated|divider|divider|StageOut[114]~70_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[114]~67_combout\)))) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[114]~67_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[114]~70_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_3~42\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_3~38\);

-- Location: MLABCELL_X42_Y8_N36
\inst1|Mod2|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_14~25_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[115]~62_combout\)) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_3~38\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_3~34\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_14~25_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[115]~62_combout\)) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[115]~62_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_3~38\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_3~34\);

-- Location: MLABCELL_X42_Y8_N39
\inst1|Mod2|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_14~21_sumout\)) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[116]~50_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[116]~45_combout\)))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_3~34\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_3~30\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_14~21_sumout\)) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[116]~50_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[116]~45_combout\)))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[116]~45_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[116]~50_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_3~34\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_3~30\);

-- Location: MLABCELL_X42_Y8_N42
\inst1|Mod2|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_14~17_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[117]~40_combout\)) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_3~30\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_14~17_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[117]~40_combout\)) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[117]~40_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_3~30\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_3~26\);

-- Location: MLABCELL_X42_Y8_N45
\inst1|Mod2|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_14~13_sumout\)) # (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[118]~31_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[118]~27_combout\)))) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_3~26\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_14~13_sumout\)) # (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\inst1|Mod2|auto_generated|divider|divider|StageOut[118]~31_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[118]~27_combout\)))) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[118]~27_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[118]~31_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_3~26\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_3~22\);

-- Location: MLABCELL_X42_Y8_N48
\inst1|Mod2|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_14~9_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[119]~22_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_3~22\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_3~18\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_14~9_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[119]~22_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[119]~22_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_3~22\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_3~18\);

-- Location: MLABCELL_X42_Y8_N51
\inst1|Mod2|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_14~5_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[120]~13_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[120]~10_combout\))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_3~18\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_3~10\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_14~5_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[120]~13_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[120]~10_combout\))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[120]~10_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[120]~13_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_3~18\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_3~10\);

-- Location: MLABCELL_X42_Y8_N54
\inst1|Mod2|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|op_3~10\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: MLABCELL_X42_Y8_N12
\inst1|Mod2|auto_generated|divider|divider|StageOut[135]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[135]~9_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_14~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[135]~9_combout\);

-- Location: MLABCELL_X42_Y8_N15
\inst1|Mod2|auto_generated|divider|divider|StageOut[135]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[135]~14_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[120]~13_combout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ ) ) # ( 
-- !\inst1|Mod2|auto_generated|divider|divider|StageOut[120]~13_combout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|StageOut[120]~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[120]~10_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[120]~13_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[135]~14_combout\);

-- Location: LABCELL_X41_Y7_N6
\inst1|Mod2|auto_generated|divider|divider|StageOut[134]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[134]~18_combout\ = ( !\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_14~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[134]~18_combout\);

-- Location: LABCELL_X41_Y6_N9
\inst1|Mod2|auto_generated|divider|divider|StageOut[134]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[134]~23_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[119]~22_combout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[119]~22_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[134]~23_combout\);

-- Location: LABCELL_X41_Y7_N57
\inst1|Mod2|auto_generated|divider|divider|StageOut[133]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[133]~32_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_14~13_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[118]~31_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[118]~27_combout\)) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|op_14~13_sumout\ & ( 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[118]~31_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[118]~27_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010110111111101111111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[118]~27_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[118]~31_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[133]~32_combout\);

-- Location: LABCELL_X41_Y7_N48
\inst1|Mod2|auto_generated|divider|divider|StageOut[132]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[132]~36_combout\ = ( !\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_14~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[132]~36_combout\);

-- Location: LABCELL_X41_Y7_N33
\inst1|Mod2|auto_generated|divider|divider|StageOut[132]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[132]~41_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst1|Mod2|auto_generated|divider|divider|StageOut[117]~40_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[117]~40_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[132]~41_combout\);

-- Location: MLABCELL_X42_Y8_N6
\inst1|Mod2|auto_generated|divider|divider|StageOut[131]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[131]~51_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[116]~50_combout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~21_sumout\) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[116]~50_combout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~21_sumout\)) # (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[116]~45_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[116]~45_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[116]~50_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[131]~51_combout\);

-- Location: MLABCELL_X42_Y7_N21
\inst1|Mod2|auto_generated|divider|divider|StageOut[130]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[130]~57_combout\ = ( !\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_14~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[130]~57_combout\);

-- Location: LABCELL_X41_Y7_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[130]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[130]~63_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst1|Mod2|auto_generated|divider|divider|StageOut[115]~62_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[115]~62_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[130]~63_combout\);

-- Location: LABCELL_X41_Y7_N27
\inst1|Mod2|auto_generated|divider|divider|StageOut[129]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[129]~71_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_14~29_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[114]~67_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[114]~70_combout\)) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|op_14~29_sumout\ & ( 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[114]~67_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[114]~70_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[114]~70_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[114]~67_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[129]~71_combout\);

-- Location: LABCELL_X41_Y7_N24
\inst1|Mod2|auto_generated|divider|divider|StageOut[128]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[128]~75_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_14~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[128]~75_combout\);

-- Location: LABCELL_X41_Y7_N42
\inst1|Mod2|auto_generated|divider|divider|StageOut[128]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[128]~78_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst1|Mod2|auto_generated|divider|divider|StageOut[113]~77_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[113]~77_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[128]~78_combout\);

-- Location: MLABCELL_X42_Y8_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[127]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[127]~83_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_14~37_sumout\)) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[112]~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[112]~82_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[127]~83_combout\);

-- Location: MLABCELL_X42_Y8_N3
\inst1|Mod2|auto_generated|divider|divider|StageOut[126]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[126]~87_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\ & 
-- \inst1|Mod2|auto_generated|divider|divider|op_14~41_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_14~41_sumout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_14~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[126]~87_combout\);

-- Location: LABCELL_X41_Y10_N24
\inst1|Div1|auto_generated|divider|divider|StageOut[47]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[47]~8_combout\ = (!\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & \inst1|Div1|auto_generated|divider|divider|op_14~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[47]~8_combout\);

-- Location: LABCELL_X41_Y10_N27
\inst1|Div1|auto_generated|divider|divider|StageOut[47]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[47]~11_combout\ = (\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & \inst1|Div1|auto_generated|divider|divider|StageOut[41]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[41]~10_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[47]~11_combout\);

-- Location: LABCELL_X40_Y10_N48
\inst1|Div1|auto_generated|divider|divider|StageOut[46]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[46]~6_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_14~9_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[40]~5_combout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_14~9_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- \inst1|Div1|auto_generated|divider|divider|StageOut[40]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[40]~5_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[46]~6_combout\);

-- Location: LABCELL_X41_Y10_N3
\inst1|Div1|auto_generated|divider|divider|StageOut[45]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[45]~1_combout\ = (!\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_14~5_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_14~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111010000010101111101000001010111110100000101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[45]~1_combout\);

-- Location: LABCELL_X41_Y10_N30
\inst1|Div1|auto_generated|divider|divider|op_4~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div1|auto_generated|divider|divider|op_4~26_cout\);

-- Location: LABCELL_X41_Y10_N33
\inst1|Div1|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~26_cout\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_4~22\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_4~26_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_4~22\);

-- Location: LABCELL_X41_Y10_N36
\inst1|Div1|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~22\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_4~18\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_4~22\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X41_Y10_N39
\inst1|Div1|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_3~9_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[45]~1_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~18\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_4~10\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_3~9_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[45]~1_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100010001000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~1_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_4~18\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X41_Y10_N42
\inst1|Div1|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_3~13_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[46]~6_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~10\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_4~14\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_3~13_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[46]~6_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[46]~6_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_4~10\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X41_Y10_N45
\inst1|Div1|auto_generated|divider|divider|op_4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~6_cout\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_3~17_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[47]~11_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[47]~8_combout\)))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[47]~8_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[47]~11_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_4~14\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_4~6_cout\);

-- Location: LABCELL_X41_Y10_N48
\inst1|Div1|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_4~6_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: MLABCELL_X42_Y6_N0
\inst1|Mod2|auto_generated|divider|divider|op_4~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_4~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_4~18_cout\);

-- Location: MLABCELL_X42_Y6_N3
\inst1|Mod2|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~18_cout\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_4~6\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_4~18_cout\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_4~6\);

-- Location: MLABCELL_X42_Y6_N6
\inst1|Mod2|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~6\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_4~10\ = CARRY(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_4~6\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X42_Y6_N9
\inst1|Mod2|auto_generated|divider|divider|op_4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_4~53_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_3~49_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[126]~87_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~10\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_4~54\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_3~49_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[126]~87_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[126]~87_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_4~10\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_4~53_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_4~54\);

-- Location: MLABCELL_X42_Y6_N12
\inst1|Mod2|auto_generated|divider|divider|op_4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_4~49_sumout\ = SUM(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_3~45_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[127]~83_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~54\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_4~50\ = CARRY(( GND ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_3~45_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[127]~83_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[127]~83_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_4~54\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_4~49_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_4~50\);

-- Location: MLABCELL_X42_Y6_N15
\inst1|Mod2|auto_generated|divider|divider|op_4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_4~45_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_3~41_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[128]~78_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[128]~75_combout\))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_4~50\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_4~46\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_3~41_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[128]~78_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[128]~75_combout\))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[128]~75_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[128]~78_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_4~50\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_4~45_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_4~46\);

-- Location: MLABCELL_X42_Y6_N18
\inst1|Mod2|auto_generated|divider|divider|op_4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_4~41_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_3~37_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[129]~71_combout\)) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~46\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_4~42\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_3~37_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[129]~71_combout\)) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[129]~71_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_4~46\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_4~41_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_4~42\);

-- Location: MLABCELL_X42_Y6_N21
\inst1|Mod2|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_3~33_sumout\)) # (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Mod2|auto_generated|divider|divider|StageOut[130]~63_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[130]~57_combout\)))) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~42\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_4~38\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_3~33_sumout\)) # (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Mod2|auto_generated|divider|divider|StageOut[130]~63_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[130]~57_combout\)))) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[130]~57_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[130]~63_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_4~42\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_4~38\);

-- Location: MLABCELL_X42_Y6_N24
\inst1|Mod2|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_3~29_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[131]~51_combout\)) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~38\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_4~34\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_3~29_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[131]~51_combout\)) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[131]~51_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_4~38\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_4~34\);

-- Location: MLABCELL_X42_Y6_N27
\inst1|Mod2|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_3~25_sumout\)))) # (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[132]~41_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[132]~36_combout\))) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~34\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_4~30\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_3~25_sumout\)))) # (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Mod2|auto_generated|divider|divider|StageOut[132]~41_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[132]~36_combout\))) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[132]~36_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[132]~41_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_4~34\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_4~30\);

-- Location: MLABCELL_X42_Y6_N30
\inst1|Mod2|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[133]~32_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~30\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_4~26\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[133]~32_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[133]~32_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_4~30\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_4~26\);

-- Location: MLABCELL_X42_Y6_N33
\inst1|Mod2|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_3~17_sumout\)) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[134]~23_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[134]~18_combout\)))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_4~26\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_4~22\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_3~17_sumout\)) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[134]~23_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[134]~18_combout\)))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[134]~18_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[134]~23_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_4~26\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_4~22\);

-- Location: MLABCELL_X42_Y6_N36
\inst1|Mod2|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_3~9_sumout\)) # (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Mod2|auto_generated|divider|divider|StageOut[135]~14_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[135]~9_combout\)))) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~22\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_3~9_sumout\)) # (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Mod2|auto_generated|divider|divider|StageOut[135]~14_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[135]~9_combout\)))) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[135]~14_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_4~22\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_4~14\);

-- Location: MLABCELL_X42_Y6_N39
\inst1|Mod2|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|op_4~14\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X43_Y5_N15
\inst1|Mod2|auto_generated|divider|divider|StageOut[165]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[165]~7_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_4~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[165]~7_combout\);

-- Location: LABCELL_X43_Y5_N45
\inst1|Mod2|auto_generated|divider|divider|StageOut[150]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[150]~8_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_3~9_sumout\ & ( !\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[150]~8_combout\);

-- Location: MLABCELL_X42_Y6_N57
\inst1|Mod2|auto_generated|divider|divider|StageOut[150]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[150]~15_combout\ = (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[135]~9_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[135]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011000100010011001100010001001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[135]~14_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[150]~15_combout\);

-- Location: MLABCELL_X42_Y6_N51
\inst1|Mod2|auto_generated|divider|divider|StageOut[149]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[149]~24_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_3~17_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[134]~18_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[134]~23_combout\)) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|op_3~17_sumout\ & ( 
-- (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[134]~18_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[134]~23_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[134]~23_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[134]~18_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[149]~24_combout\);

-- Location: LABCELL_X43_Y5_N27
\inst1|Mod2|auto_generated|divider|divider|StageOut[148]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[148]~26_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_3~21_sumout\ & ( !\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datae => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[148]~26_combout\);

-- Location: LABCELL_X43_Y5_N21
\inst1|Mod2|auto_generated|divider|divider|StageOut[148]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[148]~33_combout\ = (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|StageOut[133]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[133]~32_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[148]~33_combout\);

-- Location: MLABCELL_X42_Y6_N42
\inst1|Mod2|auto_generated|divider|divider|StageOut[147]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[147]~42_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_3~25_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[132]~41_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[132]~36_combout\)) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|op_3~25_sumout\ & ( 
-- (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[132]~41_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[132]~36_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[132]~36_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[132]~41_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[147]~42_combout\);

-- Location: LABCELL_X44_Y4_N54
\inst1|Mod2|auto_generated|divider|divider|StageOut[146]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[146]~44_combout\ = ( !\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_3~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[146]~44_combout\);

-- Location: LABCELL_X43_Y5_N18
\inst1|Mod2|auto_generated|divider|divider|StageOut[146]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[146]~52_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[131]~51_combout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[131]~51_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[146]~52_combout\);

-- Location: MLABCELL_X42_Y6_N48
\inst1|Mod2|auto_generated|divider|divider|StageOut[145]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[145]~64_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[130]~57_combout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_3~33_sumout\) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[130]~57_combout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|op_3~33_sumout\)) # (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[130]~63_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[130]~63_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[130]~57_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[145]~64_combout\);

-- Location: LABCELL_X43_Y5_N9
\inst1|Mod2|auto_generated|divider|divider|StageOut[144]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[144]~66_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_3~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[144]~66_combout\);

-- Location: LABCELL_X43_Y5_N6
\inst1|Mod2|auto_generated|divider|divider|StageOut[144]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[144]~72_combout\ = (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|StageOut[129]~71_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[129]~71_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[144]~72_combout\);

-- Location: MLABCELL_X42_Y6_N45
\inst1|Mod2|auto_generated|divider|divider|StageOut[143]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[143]~79_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[128]~78_combout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_3~41_sumout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[128]~78_combout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\inst1|Mod2|auto_generated|divider|divider|op_3~41_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[128]~75_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[128]~75_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[128]~78_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[143]~79_combout\);

-- Location: LABCELL_X43_Y5_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[142]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[142]~81_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_3~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[142]~81_combout\);

-- Location: LABCELL_X43_Y5_N3
\inst1|Mod2|auto_generated|divider|divider|StageOut[142]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[142]~84_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[127]~83_combout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[127]~83_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[142]~84_combout\);

-- Location: LABCELL_X43_Y5_N54
\inst1|Mod2|auto_generated|divider|divider|StageOut[141]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[141]~88_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[126]~87_combout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_3~49_sumout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[126]~87_combout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- \inst1|Mod2|auto_generated|divider|divider|op_3~49_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[126]~87_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[141]~88_combout\);

-- Location: MLABCELL_X42_Y6_N54
\inst1|Mod2|auto_generated|divider|divider|StageOut[140]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[140]~4_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_3~5_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|op_3~5_sumout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & !\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[140]~4_combout\);

-- Location: LABCELL_X41_Y10_N12
\inst1|Div1|auto_generated|divider|divider|StageOut[52]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[52]~4_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_3~13_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[52]~4_combout\);

-- Location: LABCELL_X41_Y10_N9
\inst1|Div1|auto_generated|divider|divider|StageOut[52]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[52]~7_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[46]~6_combout\ & ( \inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[46]~6_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[52]~7_combout\);

-- Location: LABCELL_X41_Y10_N54
\inst1|Div1|auto_generated|divider|divider|StageOut[51]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[51]~2_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_3~9_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[45]~1_combout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_3~9_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- \inst1|Div1|auto_generated|divider|divider|StageOut[45]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~1_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[51]~2_combout\);

-- Location: LABCELL_X41_Y10_N57
\inst1|Div1|auto_generated|divider|divider|StageOut[50]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[50]~16_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & \inst1|Div1|auto_generated|divider|divider|op_3~21_sumout\) 
-- ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_3~21_sumout\) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[50]~16_combout\);

-- Location: LABCELL_X43_Y10_N36
\inst1|Div1|auto_generated|divider|divider|op_5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div1|auto_generated|divider|divider|op_5~26_cout\);

-- Location: LABCELL_X43_Y10_N39
\inst1|Div1|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( !\inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~26_cout\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_5~22\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_5~26_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X43_Y10_N42
\inst1|Div1|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~22\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_5~18\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_5~22\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X43_Y10_N45
\inst1|Div1|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_4~17_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[50]~16_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~18\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_5~14\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_4~17_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[50]~16_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_5~18\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X43_Y10_N48
\inst1|Div1|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[51]~2_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~14\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_5~10\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[51]~2_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~2_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_5~14\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X43_Y10_N51
\inst1|Div1|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_4~13_sumout\)))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[52]~7_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[52]~4_combout\))) ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~4_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~7_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_5~10\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_5~6_cout\);

-- Location: LABCELL_X43_Y10_N54
\inst1|Div1|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X44_Y4_N6
\inst1|Mod2|auto_generated|divider|divider|op_5~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_5~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_5~22_cout\);

-- Location: LABCELL_X44_Y4_N9
\inst1|Mod2|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~22_cout\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_5~6\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_5~22_cout\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X44_Y4_N12
\inst1|Mod2|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\)) ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~6\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\)) ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_5~6\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X44_Y4_N15
\inst1|Mod2|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[140]~4_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~10\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_5~14\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[140]~4_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[140]~4_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_5~10\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X44_Y4_N18
\inst1|Mod2|auto_generated|divider|divider|op_5~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_5~57_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_4~53_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[141]~88_combout\)) ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~14\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_5~58\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_4~53_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[141]~88_combout\)) ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[141]~88_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_5~14\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_5~57_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_5~58\);

-- Location: LABCELL_X44_Y4_N21
\inst1|Mod2|auto_generated|divider|divider|op_5~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_5~53_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_4~49_sumout\)) # (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst1|Mod2|auto_generated|divider|divider|StageOut[142]~84_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[142]~81_combout\)))) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~58\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_5~54\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_4~49_sumout\)) # (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst1|Mod2|auto_generated|divider|divider|StageOut[142]~84_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[142]~81_combout\)))) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[142]~81_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[142]~84_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_5~58\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_5~53_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_5~54\);

-- Location: LABCELL_X44_Y4_N24
\inst1|Mod2|auto_generated|divider|divider|op_5~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_5~49_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_4~45_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[143]~79_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~54\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_5~50\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_4~45_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[143]~79_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[143]~79_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_5~54\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_5~49_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_5~50\);

-- Location: LABCELL_X44_Y4_N27
\inst1|Mod2|auto_generated|divider|divider|op_5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_5~45_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_4~41_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[144]~72_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[144]~66_combout\))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_5~50\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_5~46\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_4~41_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[144]~72_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[144]~66_combout\))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_5~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[144]~66_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[144]~72_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_5~50\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_5~45_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_5~46\);

-- Location: LABCELL_X44_Y4_N30
\inst1|Mod2|auto_generated|divider|divider|op_5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_5~41_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[145]~64_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~46\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_5~42\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[145]~64_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[145]~64_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_5~46\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_5~41_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_5~42\);

-- Location: LABCELL_X44_Y4_N33
\inst1|Mod2|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_4~33_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[146]~52_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[146]~44_combout\))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_5~42\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_5~38\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_4~33_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[146]~52_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[146]~44_combout\))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[146]~44_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[146]~52_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_5~42\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_5~38\);

-- Location: LABCELL_X44_Y4_N36
\inst1|Mod2|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_4~29_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[147]~42_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~38\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_5~34\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_4~29_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[147]~42_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[147]~42_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_5~38\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_5~34\);

-- Location: LABCELL_X44_Y4_N39
\inst1|Mod2|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_4~25_sumout\)) # (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst1|Mod2|auto_generated|divider|divider|StageOut[148]~33_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[148]~26_combout\)))) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~34\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_4~25_sumout\)) # (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst1|Mod2|auto_generated|divider|divider|StageOut[148]~33_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[148]~26_combout\)))) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[148]~26_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[148]~33_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_5~34\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_5~30\);

-- Location: LABCELL_X44_Y4_N42
\inst1|Mod2|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[149]~24_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~30\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_5~26\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[149]~24_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[149]~24_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_5~30\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X44_Y4_N45
\inst1|Mod2|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_4~13_sumout\)) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[150]~15_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[150]~8_combout\)))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_5~26\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_5~18\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_4~13_sumout\)) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[150]~15_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[150]~8_combout\)))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[150]~8_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[150]~15_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_5~26\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X44_Y4_N48
\inst1|Mod2|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|op_5~18\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X43_Y5_N42
\inst1|Mod2|auto_generated|divider|divider|StageOut[165]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[165]~16_combout\ = (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[150]~8_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[150]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010100000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[150]~15_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[150]~8_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[165]~16_combout\);

-- Location: LABCELL_X44_Y6_N51
\inst1|Mod2|auto_generated|divider|divider|StageOut[164]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[164]~17_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_4~21_sumout\ & ( !\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[164]~17_combout\);

-- Location: LABCELL_X44_Y6_N9
\inst1|Mod2|auto_generated|divider|divider|StageOut[164]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[164]~25_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Mod2|auto_generated|divider|divider|StageOut[149]~24_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[149]~24_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[164]~25_combout\);

-- Location: LABCELL_X44_Y4_N3
\inst1|Mod2|auto_generated|divider|divider|StageOut[163]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[163]~34_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[148]~33_combout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_4~25_sumout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[148]~33_combout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~25_sumout\)) # (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[148]~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[148]~26_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[148]~33_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[163]~34_combout\);

-- Location: LABCELL_X44_Y6_N48
\inst1|Mod2|auto_generated|divider|divider|StageOut[162]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[162]~35_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_4~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[162]~35_combout\);

-- Location: LABCELL_X43_Y5_N39
\inst1|Mod2|auto_generated|divider|divider|StageOut[162]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[162]~43_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Mod2|auto_generated|divider|divider|StageOut[147]~42_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[147]~42_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[162]~43_combout\);

-- Location: LABCELL_X44_Y4_N57
\inst1|Mod2|auto_generated|divider|divider|StageOut[161]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[161]~53_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[146]~52_combout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_4~33_sumout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[146]~52_combout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~33_sumout\)) # (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[146]~44_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[146]~44_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[146]~52_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[161]~53_combout\);

-- Location: LABCELL_X43_Y5_N12
\inst1|Mod2|auto_generated|divider|divider|StageOut[160]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[160]~56_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_4~37_sumout\ & ( !\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[160]~56_combout\);

-- Location: LABCELL_X44_Y4_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[160]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[160]~65_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[145]~64_combout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[145]~64_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[160]~65_combout\);

-- Location: LABCELL_X43_Y5_N51
\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~73_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[144]~66_combout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_4~41_sumout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[144]~66_combout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\inst1|Mod2|auto_generated|divider|divider|op_4~41_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[144]~72_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[144]~72_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[144]~66_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~73_combout\);

-- Location: LABCELL_X43_Y5_N30
\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~74_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_4~45_sumout\ & ( !\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~74_combout\);

-- Location: LABCELL_X44_Y6_N33
\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~80_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[143]~79_combout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[143]~79_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~80_combout\);

-- Location: LABCELL_X43_Y5_N48
\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~85_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_4~49_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[142]~84_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[142]~81_combout\)) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|op_4~49_sumout\ & ( 
-- (\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[142]~84_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[142]~81_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[142]~81_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[142]~84_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~85_combout\);

-- Location: LABCELL_X43_Y5_N33
\inst1|Mod2|auto_generated|divider|divider|StageOut[156]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[156]~86_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_4~53_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[156]~86_combout\);

-- Location: LABCELL_X43_Y5_N57
\inst1|Mod2|auto_generated|divider|divider|StageOut[156]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[156]~89_combout\ = (\inst1|Mod2|auto_generated|divider|divider|StageOut[141]~88_combout\ & \inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[141]~88_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[156]~89_combout\);

-- Location: LABCELL_X41_Y4_N9
\inst1|Mod2|auto_generated|divider|divider|StageOut[155]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[155]~5_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Mod2|auto_generated|divider|divider|StageOut[140]~4_combout\ ) ) # ( 
-- !\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_4~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[140]~4_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[155]~5_combout\);

-- Location: LABCELL_X41_Y4_N27
\inst1|Mod2|auto_generated|divider|divider|StageOut[154]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[154]~2_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( 
-- !\inst1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Mod2|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[154]~2_combout\);

-- Location: LABCELL_X43_Y10_N27
\inst1|Div1|auto_generated|divider|divider|StageOut[57]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[57]~0_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_4~9_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[57]~0_combout\);

-- Location: LABCELL_X43_Y10_N24
\inst1|Div1|auto_generated|divider|divider|StageOut[57]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[57]~3_combout\ = (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Div1|auto_generated|divider|divider|StageOut[51]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~2_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[57]~3_combout\);

-- Location: LABCELL_X43_Y10_N30
\inst1|Div1|auto_generated|divider|divider|StageOut[56]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[56]~17_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_4~17_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[50]~16_combout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_4~17_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- \inst1|Div1|auto_generated|divider|divider|StageOut[50]~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[56]~17_combout\);

-- Location: LABCELL_X43_Y10_N33
\inst1|Div1|auto_generated|divider|divider|StageOut[55]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[55]~22_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_4~21_sumout\ & ( (!\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_4~21_sumout\ & ( (!\inst1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001011101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[55]~22_combout\);

-- Location: LABCELL_X43_Y10_N0
\inst1|Div1|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div1|auto_generated|divider|divider|op_6~26_cout\);

-- Location: LABCELL_X43_Y10_N3
\inst1|Div1|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( !\inst1|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_6~26_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X43_Y10_N6
\inst1|Div1|auto_generated|divider|divider|op_6~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~18_cout\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (!\inst1|Div0|auto_generated|divider|divider|op_5~1_sumout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110110001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_6~22_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_6~18_cout\);

-- Location: LABCELL_X43_Y10_N9
\inst1|Div1|auto_generated|divider|divider|op_6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~14_cout\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[55]~22_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~22_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_6~18_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_6~14_cout\);

-- Location: LABCELL_X43_Y10_N12
\inst1|Div1|auto_generated|divider|divider|op_6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~10_cout\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[56]~17_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~17_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_6~14_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_6~10_cout\);

-- Location: LABCELL_X43_Y10_N15
\inst1|Div1|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_5~9_sumout\)) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[57]~3_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[57]~0_combout\)))) ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_6~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~0_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~3_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_6~10_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X43_Y10_N18
\inst1|Div1|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X43_Y4_N12
\inst1|Mod2|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_6~26_cout\);

-- Location: LABCELL_X43_Y4_N15
\inst1|Mod2|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_6~26_cout\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_6~6\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_6~26_cout\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X43_Y4_N18
\inst1|Mod2|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_5~5_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\)) ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_6~6\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_5~5_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\)) ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_6~6\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X43_Y4_N21
\inst1|Mod2|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[154]~2_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_6~10\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_6~14\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[154]~2_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100010001000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[154]~2_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_6~10\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X43_Y4_N24
\inst1|Mod2|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[155]~5_combout\)) ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_6~14\ ))
-- \inst1|Mod2|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[155]~5_combout\)) ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[155]~5_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_6~14\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X43_Y4_N27
\inst1|Mod2|auto_generated|divider|divider|op_6~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_6~62_cout\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_5~57_sumout\)))) # (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[156]~89_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[156]~86_combout\))) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[156]~86_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~57_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[156]~89_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_6~18\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_6~62_cout\);

-- Location: LABCELL_X43_Y4_N30
\inst1|Mod2|auto_generated|divider|divider|op_6~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_6~58_cout\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_5~53_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~85_combout\)) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_6~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[157]~85_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_6~62_cout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_6~58_cout\);

-- Location: LABCELL_X43_Y4_N33
\inst1|Mod2|auto_generated|divider|divider|op_6~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_6~54_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_5~49_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~80_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~74_combout\))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_6~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[158]~74_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[158]~80_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_6~58_cout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_6~54_cout\);

-- Location: LABCELL_X43_Y4_N36
\inst1|Mod2|auto_generated|divider|divider|op_6~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_6~50_cout\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_5~45_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~73_combout\)) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_6~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[159]~73_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_6~54_cout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_6~50_cout\);

-- Location: LABCELL_X43_Y4_N39
\inst1|Mod2|auto_generated|divider|divider|op_6~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_6~46_cout\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_5~41_sumout\)))) # (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[160]~65_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[160]~56_combout\))) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_6~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[160]~56_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[160]~65_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_6~50_cout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_6~46_cout\);

-- Location: LABCELL_X43_Y4_N42
\inst1|Mod2|auto_generated|divider|divider|op_6~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_6~42_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_5~37_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[161]~53_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_6~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[161]~53_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_6~46_cout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_6~42_cout\);

-- Location: LABCELL_X43_Y4_N45
\inst1|Mod2|auto_generated|divider|divider|op_6~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_6~38_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_5~33_sumout\)) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[162]~43_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[162]~35_combout\)))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_6~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[162]~35_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[162]~43_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_6~42_cout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_6~38_cout\);

-- Location: LABCELL_X43_Y4_N48
\inst1|Mod2|auto_generated|divider|divider|op_6~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_6~34_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_5~29_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[163]~34_combout\)) ) + ( \inst1|Mod2|auto_generated|divider|divider|op_6~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[163]~34_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_6~38_cout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_6~34_cout\);

-- Location: LABCELL_X43_Y4_N51
\inst1|Mod2|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_5~25_sumout\)))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[164]~25_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[164]~17_combout\))) ) + ( 
-- \inst1|Mod2|auto_generated|divider|divider|op_6~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[164]~17_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[164]~25_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_6~34_cout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_6~30_cout\);

-- Location: LABCELL_X43_Y4_N54
\inst1|Mod2|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( (!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod2|auto_generated|divider|divider|op_5~17_sumout\)))) # (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[165]~16_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[165]~7_combout\))) ) + ( VCC ) + ( \inst1|Mod2|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[165]~7_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[165]~16_combout\,
	cin => \inst1|Mod2|auto_generated|divider|divider|op_6~30_cout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X43_Y4_N57
\inst1|Mod2|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod2|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|op_6~22_cout\,
	sumout => \inst1|Mod2|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X43_Y4_N3
\inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & \inst1|Mod2|auto_generated|divider|divider|op_6~5_sumout\) 
-- ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_6~5_sumout\) # (\inst1|Mod2|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\);

-- Location: LABCELL_X43_Y4_N9
\inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_6~17_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[155]~5_combout\))) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|op_6~17_sumout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[155]~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[155]~5_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\);

-- Location: LABCELL_X43_Y4_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_6~9_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_5~5_sumout\))) # (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\))) ) ) 
-- # ( !\inst1|Mod2|auto_generated|divider|divider|op_6~9_sumout\ & ( (\inst1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod2|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100100010000000110010001011001111111011101100111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\);

-- Location: LABCELL_X43_Y4_N6
\inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|op_5~9_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst1|Mod2|auto_generated|divider|divider|op_6~13_sumout\)))) # (\inst1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((!\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[154]~2_combout\)))) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|op_5~9_sumout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst1|Mod2|auto_generated|divider|divider|op_6~13_sumout\)))) # (\inst1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\inst1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[154]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000010100001101101001110010111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[154]~2_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\);

-- Location: LABCELL_X44_Y6_N0
\inst1|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux14~0_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\ & ( (((\inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\ & \inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\)) # 
-- (\inst7|Count_Score:v_all_off~q\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\ & ( 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\ $ (\inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\)) # (\inst7|Count_Score:v_all_off~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100111111110011110011111100111111011111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	datac => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	combout => \inst1|Mux14~0_combout\);

-- Location: LABCELL_X44_Y6_N45
\inst1|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux15~0_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\ & ( \inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((\inst7|Count_Score:v_all_off~q\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\) ) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\ & ( 
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((\inst7|Count_Score:v_all_off~q\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\) ) ) 
-- ) # ( \inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\ & ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((!\inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\) # 
-- (\inst7|Count_Score:v_all_off~q\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\) ) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\ & ( 
-- !\inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((\inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\ & !\inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\)) # (\inst7|Count_Score:v_all_off~q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011111111110111011111111101110111111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	datad => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datae => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	combout => \inst1|Mux15~0_combout\);

-- Location: LABCELL_X44_Y6_N12
\inst1|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux16~0_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\ & ( (((!\inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\) # (\inst7|Count_Score:v_all_off~q\)) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\ & ( 
-- (((\inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\ & \inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\)) # (\inst7|Count_Score:v_all_off~q\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101111111010111110111111111111111011111111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	datac => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	combout => \inst1|Mux16~0_combout\);

-- Location: LABCELL_X44_Y6_N57
\inst1|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux17~0_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\ & ( \inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((\inst7|Count_Score:v_all_off~q\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\) ) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\ & ( 
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((\inst7|Count_Score:v_all_off~q\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\) ) ) 
-- ) # ( \inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\ & ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( (!\inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\ $ 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\)) # (\inst7|Count_Score:v_all_off~q\) ) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\ & ( 
-- !\inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((!\inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\ & \inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\)) # (\inst7|Count_Score:v_all_off~q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011111111100110011111111101110111111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	datad => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datae => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	combout => \inst1|Mux17~0_combout\);

-- Location: LABCELL_X44_Y6_N24
\inst1|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux18~0_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\ & ( (\inst7|Count_Score:v_all_off~q\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\) ) ) # ( 
-- !\inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\ & ( ((\inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\ & ((!\inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\)))) # (\inst7|Count_Score:v_all_off~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100011111010111110001111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	datac => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	combout => \inst1|Mux18~0_combout\);

-- Location: LABCELL_X44_Y6_N21
\inst1|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux19~0_combout\ = ( \inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\ & ( \inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((\inst7|Count_Score:v_all_off~q\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\) ) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\ & ( 
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((\inst7|Count_Score:v_all_off~q\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\)) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\) ) ) 
-- ) # ( \inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\ & ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((!\inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\ & 
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\)) # (\inst7|Count_Score:v_all_off~q\) ) ) ) # ( !\inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\ & ( 
-- !\inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((\inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\ & \inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\)) # (\inst7|Count_Score:v_all_off~q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111001000101111111101110111111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	datad => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datae => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	dataf => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	combout => \inst1|Mux19~0_combout\);

-- Location: LABCELL_X44_Y6_N27
\inst1|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux20~0_combout\ = ( \inst7|Count_Score:v_all_off~q\ ) # ( !\inst7|Count_Score:v_all_off~q\ & ( (!\inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[184]~3_combout\ $ 
-- (((!\inst1|Mod2|auto_generated|divider|divider|StageOut[182]~0_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\))))) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[183]~1_combout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[185]~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101110010011000110111001001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	dataf => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	combout => \inst1|Mux20~0_combout\);

-- Location: MLABCELL_X45_Y8_N0
\inst1|Div2|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \inst1|Div2|auto_generated|divider|divider|op_10~6\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \inst1|Div2|auto_generated|divider|divider|op_10~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_10~6\,
	shareout => \inst1|Div2|auto_generated|divider|divider|op_10~7\);

-- Location: MLABCELL_X45_Y8_N3
\inst1|Div2|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~7\ ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~6\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_10~10\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~7\ ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~6\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_10~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_10~6\,
	sharein => \inst1|Div2|auto_generated|divider|divider|op_10~7\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_10~10\,
	shareout => \inst1|Div2|auto_generated|divider|divider|op_10~11\);

-- Location: MLABCELL_X45_Y8_N6
\inst1|Div2|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~11\ ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~10\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_10~14\ = CARRY(( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~11\ ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~10\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_10~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_10~10\,
	sharein => \inst1|Div2|auto_generated|divider|divider|op_10~11\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_10~14\,
	shareout => \inst1|Div2|auto_generated|divider|divider|op_10~15\);

-- Location: MLABCELL_X45_Y8_N9
\inst1|Div2|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~15\ ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~14\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_10~18\ = CARRY(( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~15\ ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~14\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_10~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_10~14\,
	sharein => \inst1|Div2|auto_generated|divider|divider|op_10~15\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_10~18\,
	shareout => \inst1|Div2|auto_generated|divider|divider|op_10~19\);

-- Location: MLABCELL_X45_Y8_N12
\inst1|Div2|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~19\ ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_10~18\,
	sharein => \inst1|Div2|auto_generated|divider|divider|op_10~19\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: MLABCELL_X45_Y8_N54
\inst1|Div2|auto_generated|divider|divider|StageOut[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[26]~26_combout\ = (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Div2|auto_generated|divider|divider|op_10~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[26]~26_combout\);

-- Location: MLABCELL_X45_Y8_N57
\inst1|Div2|auto_generated|divider|divider|StageOut[26]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[26]~27_combout\ = (\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & !\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[26]~27_combout\);

-- Location: MLABCELL_X45_Y8_N18
\inst1|Div2|auto_generated|divider|divider|op_11~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_11~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_11~14_cout\);

-- Location: MLABCELL_X45_Y8_N21
\inst1|Div2|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~14_cout\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_11~6\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_11~14_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_11~6\);

-- Location: MLABCELL_X45_Y8_N24
\inst1|Div2|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_10~5_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~6\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_10~5_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_11~6\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_11~18\);

-- Location: MLABCELL_X45_Y8_N27
\inst1|Div2|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( (\inst1|Div2|auto_generated|divider|divider|StageOut[26]~27_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[26]~26_combout\) ) + ( VCC ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_11~18\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_11~22\ = CARRY(( (\inst1|Div2|auto_generated|divider|divider|StageOut[26]~27_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[26]~26_combout\) ) + ( VCC ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[26]~26_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[26]~27_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_11~18\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_11~22\);

-- Location: MLABCELL_X45_Y8_N30
\inst1|Div2|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Div2|auto_generated|divider|divider|op_10~13_sumout\) ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_11~22\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_11~26\ = CARRY(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Div2|auto_generated|divider|divider|op_10~13_sumout\) ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~22\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_11~22\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_11~26\);

-- Location: MLABCELL_X45_Y8_N33
\inst1|Div2|auto_generated|divider|divider|op_11~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_11~10_cout\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Div2|auto_generated|divider|divider|op_10~17_sumout\) ) + ( VCC ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_11~26\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_11~10_cout\);

-- Location: MLABCELL_X45_Y8_N36
\inst1|Div2|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_11~10_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: MLABCELL_X42_Y4_N0
\inst1|Mod3|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \inst1|Mod3|auto_generated|divider|divider|op_11~22\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \inst1|Mod3|auto_generated|divider|divider|op_11~23\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_11~22\,
	shareout => \inst1|Mod3|auto_generated|divider|divider|op_11~23\);

-- Location: MLABCELL_X42_Y4_N3
\inst1|Mod3|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ ) + ( \inst1|Mod3|auto_generated|divider|divider|op_11~23\ ) + ( \inst1|Mod3|auto_generated|divider|divider|op_11~22\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_11~18\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ ) + ( \inst1|Mod3|auto_generated|divider|divider|op_11~23\ ) + ( \inst1|Mod3|auto_generated|divider|divider|op_11~22\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_11~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_11~22\,
	sharein => \inst1|Mod3|auto_generated|divider|divider|op_11~23\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_11~18\,
	shareout => \inst1|Mod3|auto_generated|divider|divider|op_11~19\);

-- Location: MLABCELL_X42_Y4_N6
\inst1|Mod3|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_11~19\ ) + ( \inst1|Mod3|auto_generated|divider|divider|op_11~18\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_11~14\ = CARRY(( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_11~19\ ) + ( \inst1|Mod3|auto_generated|divider|divider|op_11~18\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_11~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod3|auto_generated|divider|divider|op_11~18\,
	sharein => \inst1|Mod3|auto_generated|divider|divider|op_11~19\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_11~14\,
	shareout => \inst1|Mod3|auto_generated|divider|divider|op_11~15\);

-- Location: MLABCELL_X42_Y4_N9
\inst1|Mod3|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_11~15\ ) + ( \inst1|Mod3|auto_generated|divider|divider|op_11~14\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_11~10\ = CARRY(( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_11~15\ ) + ( \inst1|Mod3|auto_generated|divider|divider|op_11~14\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_11~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod3|auto_generated|divider|divider|op_11~14\,
	sharein => \inst1|Mod3|auto_generated|divider|divider|op_11~15\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_11~10\,
	shareout => \inst1|Mod3|auto_generated|divider|divider|op_11~11\);

-- Location: MLABCELL_X42_Y4_N12
\inst1|Mod3|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_11~11\ ) + ( \inst1|Mod3|auto_generated|divider|divider|op_11~10\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_11~6\ = CARRY(( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_11~11\ ) + ( \inst1|Mod3|auto_generated|divider|divider|op_11~10\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_11~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod3|auto_generated|divider|divider|op_11~10\,
	sharein => \inst1|Mod3|auto_generated|divider|divider|op_11~11\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_11~6\,
	shareout => \inst1|Mod3|auto_generated|divider|divider|op_11~7\);

-- Location: MLABCELL_X42_Y4_N15
\inst1|Mod3|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_11~7\ ) + ( \inst1|Mod3|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod3|auto_generated|divider|divider|op_11~6\,
	sharein => \inst1|Mod3|auto_generated|divider|divider|op_11~7\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: MLABCELL_X42_Y4_N18
\inst1|Mod3|auto_generated|divider|divider|StageOut[85]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[85]~43_combout\ = (!\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|op_11~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[85]~43_combout\);

-- Location: MLABCELL_X42_Y4_N21
\inst1|Mod3|auto_generated|divider|divider|StageOut[85]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[85]~44_combout\ = (\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & !\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[85]~44_combout\);

-- Location: MLABCELL_X45_Y8_N45
\inst1|Div2|auto_generated|divider|divider|StageOut[26]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[26]~24_combout\ = (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_10~9_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011101110001000101110111000100010111011100010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[26]~24_combout\);

-- Location: MLABCELL_X45_Y8_N42
\inst1|Div2|auto_generated|divider|divider|StageOut[25]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[25]~19_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & 
-- \inst1|Div2|auto_generated|divider|divider|op_10~5_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|op_10~5_sumout\) # (\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[25]~19_combout\);

-- Location: LABCELL_X44_Y10_N24
\inst1|Div2|auto_generated|divider|divider|op_12~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_12~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_12~18_cout\);

-- Location: LABCELL_X44_Y10_N27
\inst1|Div2|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_12~18_cout\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_12~6\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_12~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_12~18_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_12~6\);

-- Location: LABCELL_X44_Y10_N30
\inst1|Div2|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_11~5_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_12~6\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_12~10\ = CARRY(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_11~5_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011110000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_12~6\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X44_Y10_N33
\inst1|Div2|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_11~17_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[25]~19_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_12~10\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_12~22\ = CARRY(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_11~17_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[25]~19_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~19_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_12~10\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X44_Y10_N36
\inst1|Div2|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[26]~24_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_12~22\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_12~26\ = CARRY(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[26]~24_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[26]~24_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_12~22\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X44_Y10_N39
\inst1|Div2|auto_generated|divider|divider|op_12~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_12~14_cout\ = CARRY(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_11~25_sumout\)))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|op_10~13_sumout\))) ) + ( \inst1|Div2|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110110101000100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_12~26\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_12~14_cout\);

-- Location: LABCELL_X44_Y10_N42
\inst1|Div2|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_12~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_12~14_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: MLABCELL_X42_Y4_N30
\inst1|Mod3|auto_generated|divider|divider|op_12~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_12~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_12~34_cout\);

-- Location: MLABCELL_X42_Y4_N33
\inst1|Mod3|auto_generated|divider|divider|op_12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_12~29_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_12~34_cout\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_12~30\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_12~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_12~34_cout\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_12~29_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_12~30\);

-- Location: MLABCELL_X42_Y4_N36
\inst1|Mod3|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( (!\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\)) ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_12~30\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_12~26\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_11~21_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\)) ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_12~30\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_12~26\);

-- Location: MLABCELL_X42_Y4_N39
\inst1|Mod3|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( (\inst1|Mod3|auto_generated|divider|divider|StageOut[85]~44_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[85]~43_combout\) ) + ( VCC ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_12~26\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_12~22\ = CARRY(( (\inst1|Mod3|auto_generated|divider|divider|StageOut[85]~44_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[85]~43_combout\) ) + ( VCC ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[85]~43_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[85]~44_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_12~26\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_12~22\);

-- Location: MLABCELL_X42_Y4_N42
\inst1|Mod3|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( GND ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|op_11~13_sumout\) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_12~22\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_12~18\ = CARRY(( GND ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|op_11~13_sumout\) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_12~22\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_12~22\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_12~18\);

-- Location: MLABCELL_X42_Y4_N45
\inst1|Mod3|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|op_11~9_sumout\) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_12~18\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_12~14\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|op_11~9_sumout\) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_12~18\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_12~18\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_12~14\);

-- Location: MLABCELL_X42_Y4_N48
\inst1|Mod3|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|op_11~5_sumout\) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_12~14\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_12~10\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|op_11~5_sumout\) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_12~14\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_12~14\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_12~10\);

-- Location: MLABCELL_X42_Y4_N51
\inst1|Mod3|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_12~10\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_12~6\ = CARRY(( VCC ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod3|auto_generated|divider|divider|op_12~10\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_12~6\);

-- Location: MLABCELL_X42_Y4_N54
\inst1|Mod3|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod3|auto_generated|divider|divider|op_12~6\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: MLABCELL_X42_Y4_N27
\inst1|Mod3|auto_generated|divider|divider|StageOut[100]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[100]~45_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[85]~43_combout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_12~21_sumout\) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|StageOut[85]~43_combout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\inst1|Mod3|auto_generated|divider|divider|op_12~21_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|StageOut[85]~44_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[85]~44_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[85]~43_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[100]~45_combout\);

-- Location: LABCELL_X43_Y3_N6
\inst1|Mod3|auto_generated|divider|divider|StageOut[84]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[84]~54_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_11~21_sumout\ & ( !\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[84]~54_combout\);

-- Location: LABCELL_X43_Y3_N9
\inst1|Mod3|auto_generated|divider|divider|StageOut[84]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[84]~55_combout\ = (\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & !\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[84]~55_combout\);

-- Location: LABCELL_X43_Y3_N21
\inst1|Mod3|auto_generated|divider|divider|StageOut[98]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[98]~63_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_12~29_sumout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\) # 
-- (!\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|op_12~29_sumout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[98]~63_combout\);

-- Location: MLABCELL_X42_Y7_N18
\inst1|Div2|auto_generated|divider|divider|StageOut[32]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[32]~23_combout\ = ( !\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_11~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[32]~23_combout\);

-- Location: LABCELL_X44_Y9_N3
\inst1|Div2|auto_generated|divider|divider|StageOut[32]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[32]~25_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[26]~24_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[26]~24_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[32]~25_combout\);

-- Location: MLABCELL_X45_Y8_N48
\inst1|Div2|auto_generated|divider|divider|StageOut[31]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[31]~20_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_11~17_sumout\ & ( (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[25]~19_combout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_11~17_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|StageOut[25]~19_combout\ & 
-- \inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~19_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[31]~20_combout\);

-- Location: LABCELL_X44_Y10_N54
\inst1|Div2|auto_generated|divider|divider|StageOut[30]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[30]~13_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ ) ) # ( 
-- !\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_11~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[30]~13_combout\);

-- Location: LABCELL_X44_Y10_N0
\inst1|Div2|auto_generated|divider|divider|op_13~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_13~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_13~22_cout\);

-- Location: LABCELL_X44_Y10_N3
\inst1|Div2|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_13~22_cout\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_13~6\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_13~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_13~22_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_13~6\);

-- Location: LABCELL_X44_Y10_N6
\inst1|Div2|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_12~5_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ 
-- & (!\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_13~6\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_13~10\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_12~5_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_13~6\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X44_Y10_N9
\inst1|Div2|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[30]~13_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_13~10\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_13~14\ = CARRY(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[30]~13_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100010001000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_13~10\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_13~14\);

-- Location: LABCELL_X44_Y10_N12
\inst1|Div2|auto_generated|divider|divider|op_13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_13~25_sumout\ = SUM(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_12~21_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[31]~20_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_13~14\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_13~26\ = CARRY(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_12~21_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[31]~20_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[31]~20_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_13~14\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_13~25_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_13~26\);

-- Location: LABCELL_X44_Y10_N15
\inst1|Div2|auto_generated|divider|divider|op_13~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_13~18_cout\ = CARRY(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|op_12~25_sumout\)) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[32]~25_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[32]~23_combout\)))) ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[32]~23_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[32]~25_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_13~26\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_13~18_cout\);

-- Location: LABCELL_X44_Y10_N18
\inst1|Div2|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_13~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_13~18_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: LABCELL_X43_Y3_N24
\inst1|Mod3|auto_generated|divider|divider|op_13~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_13~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_13~42_cout\);

-- Location: LABCELL_X43_Y3_N27
\inst1|Mod3|auto_generated|divider|divider|op_13~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_13~37_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_13~42_cout\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_13~38\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_13~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_13~42_cout\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_13~37_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_13~38\);

-- Location: LABCELL_X43_Y3_N30
\inst1|Mod3|auto_generated|divider|divider|op_13~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_13~33_sumout\ = SUM(( \inst1|Mod3|auto_generated|divider|divider|StageOut[98]~63_combout\ ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_13~38\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_13~34\ = CARRY(( \inst1|Mod3|auto_generated|divider|divider|StageOut[98]~63_combout\ ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_13~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[98]~63_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_13~38\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_13~33_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_13~34\);

-- Location: LABCELL_X43_Y3_N33
\inst1|Mod3|auto_generated|divider|divider|op_13~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_13~29_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_12~25_sumout\)) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[84]~55_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[84]~54_combout\)))) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_13~34\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_13~30\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_12~25_sumout\)) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[84]~55_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[84]~54_combout\)))) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_13~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[84]~54_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[84]~55_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_13~34\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_13~29_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_13~30\);

-- Location: LABCELL_X43_Y3_N36
\inst1|Mod3|auto_generated|divider|divider|op_13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_13~25_sumout\ = SUM(( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|StageOut[100]~45_combout\ ) + ( \inst1|Mod3|auto_generated|divider|divider|op_13~30\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_13~26\ = CARRY(( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|StageOut[100]~45_combout\ ) + ( \inst1|Mod3|auto_generated|divider|divider|op_13~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[100]~45_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_13~30\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_13~25_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_13~26\);

-- Location: LABCELL_X43_Y3_N39
\inst1|Mod3|auto_generated|divider|divider|op_13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_13~21_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_12~17_sumout\)) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & (((!\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|op_11~13_sumout\)))) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_13~26\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_13~22\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_12~17_sumout\)) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & (((!\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|op_11~13_sumout\)))) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011000110100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_13~26\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_13~21_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_13~22\);

-- Location: LABCELL_X43_Y3_N42
\inst1|Mod3|auto_generated|divider|divider|op_13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_13~17_sumout\ = SUM(( (!\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_12~13_sumout\)))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & (!\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_11~9_sumout\)))) ) + ( VCC ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_13~22\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_13~18\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_12~13_sumout\)))) # (\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ 
-- & (!\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_11~9_sumout\)))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_13~22\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_13~17_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_13~18\);

-- Location: LABCELL_X43_Y3_N45
\inst1|Mod3|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_12~9_sumout\)))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & (!\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_11~5_sumout\)))) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_13~18\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_13~14\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_12~9_sumout\)))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & (!\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_11~5_sumout\)))) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_13~18\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_13~14\);

-- Location: LABCELL_X43_Y3_N48
\inst1|Mod3|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( (\inst1|Mod3|auto_generated|divider|divider|op_12~5_sumout\ & !\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\) ) + ( VCC ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_13~14\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_13~10\ = CARRY(( (\inst1|Mod3|auto_generated|divider|divider|op_12~5_sumout\ & !\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_13~14\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_13~14\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X43_Y3_N51
\inst1|Mod3|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_13~10\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_13~6\ = CARRY(( VCC ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod3|auto_generated|divider|divider|op_13~10\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_13~6\);

-- Location: LABCELL_X43_Y3_N54
\inst1|Mod3|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod3|auto_generated|divider|divider|op_13~6\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: LABCELL_X43_Y3_N12
\inst1|Mod3|auto_generated|divider|divider|StageOut[103]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[103]~21_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_11~5_sumout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\inst1|Mod3|auto_generated|divider|divider|op_12~9_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & (!\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\)) ) ) # ( 
-- !\inst1|Mod3|auto_generated|divider|divider|op_11~5_sumout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|op_12~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001001110010011100100111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[103]~21_combout\);

-- Location: LABCELL_X43_Y3_N18
\inst1|Mod3|auto_generated|divider|divider|StageOut[102]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[102]~28_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_12~13_sumout\ & ( !\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[102]~28_combout\);

-- Location: LABCELL_X43_Y3_N15
\inst1|Mod3|auto_generated|divider|divider|StageOut[102]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[102]~29_combout\ = (\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & (!\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\ & 
-- \inst1|Mod3|auto_generated|divider|divider|op_11~9_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[102]~29_combout\);

-- Location: LABCELL_X43_Y3_N3
\inst1|Mod3|auto_generated|divider|divider|StageOut[101]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[101]~36_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_11~13_sumout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\inst1|Mod3|auto_generated|divider|divider|op_12~17_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & (!\inst1|Mod3|auto_generated|divider|divider|op_11~1_sumout\)) ) ) # ( 
-- !\inst1|Mod3|auto_generated|divider|divider|op_11~13_sumout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|op_12~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010000111110100101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[101]~36_combout\);

-- Location: MLABCELL_X42_Y3_N57
\inst1|Mod3|auto_generated|divider|divider|StageOut[100]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[100]~50_combout\ = (!\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|op_12~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[100]~50_combout\);

-- Location: MLABCELL_X42_Y4_N24
\inst1|Mod3|auto_generated|divider|divider|StageOut[100]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[100]~51_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[85]~43_combout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ ) ) # ( 
-- !\inst1|Mod3|auto_generated|divider|divider|StageOut[85]~43_combout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|StageOut[85]~44_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[85]~44_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[85]~43_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[100]~51_combout\);

-- Location: LABCELL_X43_Y3_N0
\inst1|Mod3|auto_generated|divider|divider|StageOut[99]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[99]~56_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[84]~54_combout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_12~25_sumout\) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|StageOut[84]~54_combout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\inst1|Mod3|auto_generated|divider|divider|op_12~25_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[84]~55_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[84]~55_combout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[84]~54_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[99]~56_combout\);

-- Location: LABCELL_X44_Y10_N57
\inst1|Div2|auto_generated|divider|divider|StageOut[37]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[37]~18_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_12~21_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[37]~18_combout\);

-- Location: MLABCELL_X45_Y8_N51
\inst1|Div2|auto_generated|divider|divider|StageOut[37]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[37]~21_combout\ = ( \inst1|Div2|auto_generated|divider|divider|StageOut[31]~20_combout\ & ( \inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[31]~20_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[37]~21_combout\);

-- Location: LABCELL_X44_Y10_N48
\inst1|Div2|auto_generated|divider|divider|StageOut[36]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[36]~14_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_12~9_sumout\ & ( (!\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[30]~13_combout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_12~9_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ & 
-- \inst1|Div2|auto_generated|divider|divider|StageOut[30]~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[36]~14_combout\);

-- Location: LABCELL_X44_Y10_N51
\inst1|Div2|auto_generated|divider|divider|StageOut[35]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[35]~9_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( (!\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ & 
-- \inst1|Div2|auto_generated|divider|divider|op_12~5_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|op_12~5_sumout\) # (\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[35]~9_combout\);

-- Location: LABCELL_X43_Y7_N30
\inst1|Div2|auto_generated|divider|divider|op_14~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_14~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_14~26_cout\);

-- Location: LABCELL_X43_Y7_N33
\inst1|Div2|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_14~26_cout\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_14~6\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_14~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_14~26_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X43_Y7_N36
\inst1|Div2|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_13~5_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_14~6\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_14~10\ = CARRY(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_13~5_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_14~6\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X43_Y7_N39
\inst1|Div2|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[35]~9_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_14~10\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_14~14\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_13~9_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[35]~9_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[35]~9_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_14~10\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X43_Y7_N42
\inst1|Div2|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[36]~14_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_14~14\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_14~18\ = CARRY(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[36]~14_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[36]~14_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_14~14\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X43_Y7_N45
\inst1|Div2|auto_generated|divider|divider|op_14~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_14~22_cout\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_13~25_sumout\)))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[37]~21_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[37]~18_combout\))) ) + ( VCC ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~18_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~21_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_14~18\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_14~22_cout\);

-- Location: LABCELL_X43_Y7_N48
\inst1|Div2|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_14~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_14~22_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: MLABCELL_X42_Y3_N6
\inst1|Mod3|auto_generated|divider|divider|op_14~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_14~46_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_14~46_cout\);

-- Location: MLABCELL_X42_Y3_N9
\inst1|Mod3|auto_generated|divider|divider|op_14~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_14~41_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_14~46_cout\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_14~42\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_14~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_14~46_cout\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_14~41_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_14~42\);

-- Location: MLABCELL_X42_Y3_N12
\inst1|Mod3|auto_generated|divider|divider|op_14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_14~37_sumout\ = SUM(( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_13~37_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (!\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\)) ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_14~42\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_14~38\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_13~37_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\)) ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_14~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_14~42\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_14~37_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_14~38\);

-- Location: MLABCELL_X42_Y3_N15
\inst1|Mod3|auto_generated|divider|divider|op_14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_14~33_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_13~33_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[98]~63_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_14~38\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_14~34\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_13~33_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[98]~63_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[98]~63_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_14~38\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_14~33_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_14~34\);

-- Location: MLABCELL_X42_Y3_N18
\inst1|Mod3|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( GND ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_13~29_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[99]~56_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_14~34\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_14~30\ = CARRY(( GND ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_13~29_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[99]~56_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[99]~56_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_14~34\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_14~30\);

-- Location: MLABCELL_X42_Y3_N21
\inst1|Mod3|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_13~25_sumout\)))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[100]~51_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[100]~50_combout\))) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_14~30\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_14~26\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_13~25_sumout\)))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[100]~51_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[100]~50_combout\))) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[100]~50_combout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[100]~51_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_14~30\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_14~26\);

-- Location: MLABCELL_X42_Y3_N24
\inst1|Mod3|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_13~21_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[101]~36_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_14~26\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_14~22\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_13~21_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[101]~36_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[101]~36_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_14~26\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_14~22\);

-- Location: MLABCELL_X42_Y3_N27
\inst1|Mod3|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_13~17_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ 
-- & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[102]~29_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[102]~28_combout\)))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_14~22\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_13~17_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (((\inst1|Mod3|auto_generated|divider|divider|StageOut[102]~29_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[102]~28_combout\)))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[102]~28_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[102]~29_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_14~22\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_14~18\);

-- Location: MLABCELL_X42_Y3_N30
\inst1|Mod3|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[103]~21_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_14~18\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_14~14\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[103]~21_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[103]~21_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_14~18\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_14~14\);

-- Location: MLABCELL_X42_Y3_N33
\inst1|Mod3|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_13~9_sumout\)))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_12~5_sumout\ & (!\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\))) ) + ( VCC ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_14~14\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_13~9_sumout\)))) # (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\inst1|Mod3|auto_generated|divider|divider|op_12~5_sumout\ & (!\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_14~14\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_14~10\);

-- Location: MLABCELL_X42_Y3_N36
\inst1|Mod3|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( (\inst1|Mod3|auto_generated|divider|divider|op_13~5_sumout\ & !\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\) ) + ( VCC ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_14~10\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_14~6\ = CARRY(( (\inst1|Mod3|auto_generated|divider|divider|op_13~5_sumout\ & !\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_14~10\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_14~10\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_14~6\);

-- Location: MLABCELL_X42_Y3_N39
\inst1|Mod3|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod3|auto_generated|divider|divider|op_14~6\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: MLABCELL_X42_Y3_N3
\inst1|Mod3|auto_generated|divider|divider|StageOut[119]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[119]~15_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_12~5_sumout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\inst1|Mod3|auto_generated|divider|divider|op_13~9_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & ((!\inst1|Mod3|auto_generated|divider|divider|op_12~1_sumout\))) ) ) # ( 
-- !\inst1|Mod3|auto_generated|divider|divider|op_12~5_sumout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|op_13~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111000011000011111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[119]~15_combout\);

-- Location: LABCELL_X41_Y3_N3
\inst1|Mod3|auto_generated|divider|divider|StageOut[118]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[118]~20_combout\ = ( !\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_13~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[118]~20_combout\);

-- Location: MLABCELL_X42_Y3_N42
\inst1|Mod3|auto_generated|divider|divider|StageOut[118]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[118]~22_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[103]~21_combout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[103]~21_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[118]~22_combout\);

-- Location: MLABCELL_X42_Y3_N0
\inst1|Mod3|auto_generated|divider|divider|StageOut[117]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[117]~30_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[102]~28_combout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_13~17_sumout\) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|StageOut[102]~28_combout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & 
-- ((\inst1|Mod3|auto_generated|divider|divider|op_13~17_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[102]~29_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[102]~29_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[102]~28_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[117]~30_combout\);

-- Location: MLABCELL_X42_Y3_N51
\inst1|Mod3|auto_generated|divider|divider|StageOut[116]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[116]~35_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_13~21_sumout\ & ( !\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[116]~35_combout\);

-- Location: MLABCELL_X42_Y3_N48
\inst1|Mod3|auto_generated|divider|divider|StageOut[116]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[116]~37_combout\ = (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|StageOut[101]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[101]~36_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[116]~37_combout\);

-- Location: LABCELL_X44_Y3_N48
\inst1|Mod3|auto_generated|divider|divider|StageOut[115]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[115]~46_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst1|Mod3|auto_generated|divider|divider|StageOut[100]~45_combout\ ) ) # ( 
-- !\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_13~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[100]~45_combout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[115]~46_combout\);

-- Location: MLABCELL_X42_Y3_N45
\inst1|Mod3|auto_generated|divider|divider|StageOut[114]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[114]~53_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_13~29_sumout\ & ( !\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[114]~53_combout\);

-- Location: LABCELL_X41_Y3_N57
\inst1|Mod3|auto_generated|divider|divider|StageOut[114]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[114]~57_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[99]~56_combout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[99]~56_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[114]~57_combout\);

-- Location: LABCELL_X44_Y3_N36
\inst1|Mod3|auto_generated|divider|divider|StageOut[113]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[113]~64_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_13~33_sumout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\inst1|Mod3|auto_generated|divider|divider|StageOut[98]~63_combout\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|op_13~33_sumout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & 
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[98]~63_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[98]~63_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[113]~64_combout\);

-- Location: MLABCELL_X42_Y3_N54
\inst1|Mod3|auto_generated|divider|divider|StageOut[112]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[112]~69_combout\ = (!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_13~37_sumout\)) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & ((!\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110000010101011111000001010101111100000101010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[112]~69_combout\);

-- Location: LABCELL_X43_Y7_N57
\inst1|Div2|auto_generated|divider|divider|StageOut[42]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[42]~12_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_13~13_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[42]~12_combout\);

-- Location: LABCELL_X43_Y7_N54
\inst1|Div2|auto_generated|divider|divider|StageOut[42]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[42]~15_combout\ = (\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ & \inst1|Div2|auto_generated|divider|divider|StageOut[36]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[36]~14_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[42]~15_combout\);

-- Location: LABCELL_X43_Y7_N24
\inst1|Div2|auto_generated|divider|divider|StageOut[41]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[41]~10_combout\ = (!\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|op_13~9_sumout\)) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[35]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[35]~9_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[41]~10_combout\);

-- Location: LABCELL_X43_Y7_N27
\inst1|Div2|auto_generated|divider|divider|StageOut[40]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[40]~5_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_13~5_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (!\inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_13~5_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- \inst1|Div2|auto_generated|divider|divider|op_13~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001011101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[40]~5_combout\);

-- Location: LABCELL_X43_Y7_N0
\inst1|Div2|auto_generated|divider|divider|op_3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_3~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_3~26_cout\);

-- Location: LABCELL_X43_Y7_N3
\inst1|Div2|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~26_cout\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_3~22\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_3~26_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X43_Y7_N6
\inst1|Div2|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_14~5_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~22\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_3~10\ = CARRY(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_14~5_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_3~22\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X43_Y7_N9
\inst1|Div2|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_14~9_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\inst1|Div2|auto_generated|divider|divider|StageOut[40]~5_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~10\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_14~9_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[40]~5_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[40]~5_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_3~10\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X43_Y7_N12
\inst1|Div2|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_14~13_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[41]~10_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~14\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_3~18\ = CARRY(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_14~13_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[41]~10_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[41]~10_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_3~14\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X43_Y7_N15
\inst1|Div2|auto_generated|divider|divider|op_3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_3~6_cout\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_14~17_sumout\)))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[42]~15_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[42]~12_combout\))) ) + ( VCC ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[42]~12_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[42]~15_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_3~18\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_3~6_cout\);

-- Location: LABCELL_X43_Y7_N18
\inst1|Div2|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_3~6_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X41_Y3_N12
\inst1|Mod3|auto_generated|divider|divider|op_3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_3~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_3~14_cout\);

-- Location: LABCELL_X41_Y3_N15
\inst1|Mod3|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~14_cout\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_3~6\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_3~14_cout\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_3~6\);

-- Location: LABCELL_X41_Y3_N18
\inst1|Mod3|auto_generated|divider|divider|op_3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_3~49_sumout\ = SUM(( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_14~41_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (!\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\)) ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~6\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_3~50\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_14~41_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\)) ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_3~6\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_3~49_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_3~50\);

-- Location: LABCELL_X41_Y3_N21
\inst1|Mod3|auto_generated|divider|divider|op_3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_3~45_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_14~37_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[112]~69_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~50\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_3~46\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_14~37_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[112]~69_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[112]~69_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_3~50\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_3~45_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_3~46\);

-- Location: LABCELL_X41_Y3_N24
\inst1|Mod3|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_14~33_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[113]~64_combout\)) ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~46\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_3~42\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_14~33_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\inst1|Mod3|auto_generated|divider|divider|StageOut[113]~64_combout\)) ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[113]~64_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_3~46\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_3~42\);

-- Location: LABCELL_X41_Y3_N27
\inst1|Mod3|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_14~29_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[114]~57_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[114]~53_combout\)))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~42\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_3~38\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_14~29_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\inst1|Mod3|auto_generated|divider|divider|StageOut[114]~57_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[114]~53_combout\)))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[114]~53_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[114]~57_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_3~42\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_3~38\);

-- Location: LABCELL_X41_Y3_N30
\inst1|Mod3|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_14~25_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[115]~46_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~38\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_3~34\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_14~25_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[115]~46_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[115]~46_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_3~38\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_3~34\);

-- Location: LABCELL_X41_Y3_N33
\inst1|Mod3|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_14~21_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[116]~37_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[116]~35_combout\)))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~34\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_3~30\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_14~21_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\inst1|Mod3|auto_generated|divider|divider|StageOut[116]~37_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[116]~35_combout\)))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[116]~35_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[116]~37_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_3~34\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_3~30\);

-- Location: LABCELL_X41_Y3_N36
\inst1|Mod3|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_14~17_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[117]~30_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~30\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_3~26\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_14~17_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[117]~30_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[117]~30_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_3~30\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X41_Y3_N39
\inst1|Mod3|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_14~13_sumout\)))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[118]~22_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[118]~20_combout\))) ) + ( VCC ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_3~26\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_14~13_sumout\)))) # (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\inst1|Mod3|auto_generated|divider|divider|StageOut[118]~22_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[118]~20_combout\))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[118]~20_combout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[118]~22_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_3~26\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X41_Y3_N42
\inst1|Mod3|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_14~9_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[119]~15_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~22\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_3~18\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_14~9_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[119]~15_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[119]~15_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_3~22\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X41_Y3_N45
\inst1|Mod3|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_14~5_sumout\)) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (((!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|op_13~5_sumout\)))) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~18\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_3~10\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_14~5_sumout\)) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & (((!\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|op_13~5_sumout\)))) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011000110100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_3~18\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X41_Y3_N48
\inst1|Mod3|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod3|auto_generated|divider|divider|op_3~10\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X44_Y3_N27
\inst1|Mod3|auto_generated|divider|divider|StageOut[135]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[135]~9_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_14~5_sumout\ & ( !\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datae => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[135]~9_combout\);

-- Location: LABCELL_X44_Y3_N42
\inst1|Mod3|auto_generated|divider|divider|StageOut[135]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[135]~10_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & ( !\inst1|Mod3|auto_generated|divider|divider|op_13~1_sumout\ & ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_13~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	datae => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[135]~10_combout\);

-- Location: LABCELL_X44_Y3_N15
\inst1|Mod3|auto_generated|divider|divider|StageOut[134]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[134]~14_combout\ = ( !\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_14~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	datae => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[134]~14_combout\);

-- Location: LABCELL_X44_Y3_N33
\inst1|Mod3|auto_generated|divider|divider|StageOut[134]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[134]~16_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[119]~15_combout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[119]~15_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[134]~16_combout\);

-- Location: LABCELL_X41_Y3_N54
\inst1|Mod3|auto_generated|divider|divider|StageOut[133]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[133]~23_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[118]~20_combout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_14~13_sumout\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|StageOut[118]~20_combout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\inst1|Mod3|auto_generated|divider|divider|op_14~13_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|StageOut[118]~22_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[118]~22_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[118]~20_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[133]~23_combout\);

-- Location: LABCELL_X44_Y3_N3
\inst1|Mod3|auto_generated|divider|divider|StageOut[132]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[132]~27_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_14~17_sumout\ & ( !\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datae => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[132]~27_combout\);

-- Location: LABCELL_X44_Y3_N54
\inst1|Mod3|auto_generated|divider|divider|StageOut[132]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[132]~31_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[117]~30_combout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datae => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[117]~30_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[132]~31_combout\);

-- Location: LABCELL_X41_Y3_N0
\inst1|Mod3|auto_generated|divider|divider|StageOut[131]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[131]~38_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & ( (\inst1|Mod3|auto_generated|divider|divider|StageOut[116]~37_combout\) # 
-- (\inst1|Mod3|auto_generated|divider|divider|StageOut[116]~35_combout\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_14~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[116]~35_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[116]~37_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[131]~38_combout\);

-- Location: LABCELL_X44_Y3_N30
\inst1|Mod3|auto_generated|divider|divider|StageOut[130]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[130]~42_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_14~25_sumout\ & ( !\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[130]~42_combout\);

-- Location: LABCELL_X44_Y3_N51
\inst1|Mod3|auto_generated|divider|divider|StageOut[130]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[130]~47_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[115]~46_combout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[115]~46_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[130]~47_combout\);

-- Location: LABCELL_X41_Y3_N6
\inst1|Mod3|auto_generated|divider|divider|StageOut[129]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[129]~58_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_14~29_sumout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\) # 
-- ((\inst1|Mod3|auto_generated|divider|divider|StageOut[114]~57_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[114]~53_combout\)) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|op_14~29_sumout\ & ( 
-- (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|StageOut[114]~57_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[114]~53_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[114]~53_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[114]~57_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[129]~58_combout\);

-- Location: LABCELL_X44_Y3_N18
\inst1|Mod3|auto_generated|divider|divider|StageOut[128]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[128]~62_combout\ = (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|op_14~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[128]~62_combout\);

-- Location: LABCELL_X44_Y3_N39
\inst1|Mod3|auto_generated|divider|divider|StageOut[128]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[128]~65_combout\ = (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|StageOut[113]~64_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[113]~64_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[128]~65_combout\);

-- Location: LABCELL_X44_Y3_N21
\inst1|Mod3|auto_generated|divider|divider|StageOut[127]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[127]~70_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[112]~69_combout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_14~37_sumout\) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|StageOut[112]~69_combout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & 
-- \inst1|Mod3|auto_generated|divider|divider|op_14~37_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[112]~69_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[127]~70_combout\);

-- Location: LABCELL_X41_Y3_N9
\inst1|Mod3|auto_generated|divider|divider|StageOut[126]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[126]~74_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\ & 
-- \inst1|Mod3|auto_generated|divider|divider|op_14~41_sumout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_14~41_sumout\) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_14~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[126]~74_combout\);

-- Location: MLABCELL_X42_Y7_N54
\inst1|Div2|auto_generated|divider|divider|StageOut[47]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[47]~8_combout\ = (!\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ & \inst1|Div2|auto_generated|divider|divider|op_14~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[47]~8_combout\);

-- Location: MLABCELL_X42_Y7_N57
\inst1|Div2|auto_generated|divider|divider|StageOut[47]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[47]~11_combout\ = (\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ & \inst1|Div2|auto_generated|divider|divider|StageOut[41]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[41]~10_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[47]~11_combout\);

-- Location: MLABCELL_X42_Y7_N0
\inst1|Div2|auto_generated|divider|divider|StageOut[46]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[46]~6_combout\ = ( \inst1|Div2|auto_generated|divider|divider|StageOut[40]~5_combout\ & ( (\inst1|Div2|auto_generated|divider|divider|op_14~9_sumout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|StageOut[40]~5_combout\ & ( (!\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\ & 
-- \inst1|Div2|auto_generated|divider|divider|op_14~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[40]~5_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[46]~6_combout\);

-- Location: MLABCELL_X42_Y7_N9
\inst1|Div2|auto_generated|divider|divider|StageOut[45]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[45]~1_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|op_14~5_sumout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_14~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[45]~1_combout\);

-- Location: MLABCELL_X42_Y7_N24
\inst1|Div2|auto_generated|divider|divider|op_4~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_4~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_4~26_cout\);

-- Location: MLABCELL_X42_Y7_N27
\inst1|Div2|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~26_cout\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_4~22\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_4~26_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_4~22\);

-- Location: MLABCELL_X42_Y7_N30
\inst1|Div2|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_3~21_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~22\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_3~21_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_4~22\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_4~18\);

-- Location: MLABCELL_X42_Y7_N33
\inst1|Div2|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_3~9_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[45]~1_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~18\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_3~9_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[45]~1_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[45]~1_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_4~18\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X42_Y7_N36
\inst1|Div2|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_3~13_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[46]~6_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~10\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_3~13_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[46]~6_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[46]~6_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_4~10\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_4~14\);

-- Location: MLABCELL_X42_Y7_N39
\inst1|Div2|auto_generated|divider|divider|op_4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_4~6_cout\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_3~17_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst1|Div2|auto_generated|divider|divider|StageOut[47]~11_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[47]~8_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[47]~8_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[47]~11_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_4~14\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_4~6_cout\);

-- Location: MLABCELL_X42_Y7_N42
\inst1|Div2|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_4~6_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X39_Y4_N18
\inst1|Mod3|auto_generated|divider|divider|op_4~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_4~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_4~18_cout\);

-- Location: LABCELL_X39_Y4_N21
\inst1|Mod3|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~18_cout\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_4~6\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_4~18_cout\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X39_Y4_N24
\inst1|Mod3|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( GND ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~6\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_4~10\ = CARRY(( GND ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_4~6\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X39_Y4_N27
\inst1|Mod3|auto_generated|divider|divider|op_4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_4~53_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_3~49_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[126]~74_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~10\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_4~54\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_3~49_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[126]~74_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[126]~74_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_4~10\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_4~53_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_4~54\);

-- Location: LABCELL_X39_Y4_N30
\inst1|Mod3|auto_generated|divider|divider|op_4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_4~49_sumout\ = SUM(( GND ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_3~45_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[127]~70_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~54\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_4~50\ = CARRY(( GND ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_3~45_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[127]~70_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[127]~70_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_4~54\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_4~49_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_4~50\);

-- Location: LABCELL_X39_Y4_N33
\inst1|Mod3|auto_generated|divider|divider|op_4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_4~45_sumout\ = SUM(( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_3~41_sumout\)))) # (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[128]~65_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[128]~62_combout\))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~50\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_4~46\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_3~41_sumout\)))) # (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Mod3|auto_generated|divider|divider|StageOut[128]~65_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[128]~62_combout\))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[128]~62_combout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[128]~65_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_4~50\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_4~45_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_4~46\);

-- Location: LABCELL_X39_Y4_N36
\inst1|Mod3|auto_generated|divider|divider|op_4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_4~41_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[129]~58_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~46\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_4~42\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[129]~58_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[129]~58_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_4~46\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_4~41_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_4~42\);

-- Location: LABCELL_X39_Y4_N39
\inst1|Mod3|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_3~33_sumout\)) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[130]~47_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[130]~42_combout\)))) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_4~42\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_4~38\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_3~33_sumout\)) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[130]~47_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[130]~42_combout\)))) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[130]~42_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[130]~47_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_4~42\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_4~38\);

-- Location: LABCELL_X39_Y4_N42
\inst1|Mod3|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_3~29_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[131]~38_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~38\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_4~34\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_3~29_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[131]~38_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[131]~38_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_4~38\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_4~34\);

-- Location: LABCELL_X39_Y4_N45
\inst1|Mod3|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_3~25_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Mod3|auto_generated|divider|divider|StageOut[132]~31_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[132]~27_combout\)))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~34\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_4~30\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_3~25_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Mod3|auto_generated|divider|divider|StageOut[132]~31_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[132]~27_combout\)))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[132]~27_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[132]~31_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_4~34\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_4~30\);

-- Location: LABCELL_X39_Y4_N48
\inst1|Mod3|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[133]~23_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~30\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_4~26\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[133]~23_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[133]~23_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_4~30\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_4~26\);

-- Location: LABCELL_X39_Y4_N51
\inst1|Mod3|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_3~17_sumout\)))) # (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[134]~16_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[134]~14_combout\))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~26\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_4~22\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_3~17_sumout\)))) # (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Mod3|auto_generated|divider|divider|StageOut[134]~16_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[134]~14_combout\))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[134]~14_combout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[134]~16_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_4~26\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_4~22\);

-- Location: LABCELL_X39_Y4_N54
\inst1|Mod3|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_3~9_sumout\)) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[135]~10_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[135]~9_combout\)))) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_4~22\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_4~14\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_3~9_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[135]~10_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[135]~9_combout\)))) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[135]~10_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_4~22\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X39_Y4_N57
\inst1|Mod3|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod3|auto_generated|divider|divider|op_4~14\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X39_Y8_N3
\inst1|Mod3|auto_generated|divider|divider|StageOut[150]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[150]~8_combout\ = ( !\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[150]~8_combout\);

-- Location: LABCELL_X39_Y4_N12
\inst1|Mod3|auto_generated|divider|divider|StageOut[150]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[150]~11_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[135]~9_combout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ ) ) # ( 
-- !\inst1|Mod3|auto_generated|divider|divider|StageOut[135]~9_combout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|StageOut[135]~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[135]~10_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[150]~11_combout\);

-- Location: LABCELL_X39_Y4_N9
\inst1|Mod3|auto_generated|divider|divider|StageOut[149]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[149]~17_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ( (\inst1|Mod3|auto_generated|divider|divider|StageOut[134]~16_combout\) # 
-- (\inst1|Mod3|auto_generated|divider|divider|StageOut[134]~14_combout\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_3~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[134]~14_combout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[134]~16_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[149]~17_combout\);

-- Location: LABCELL_X39_Y8_N12
\inst1|Mod3|auto_generated|divider|divider|StageOut[148]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[148]~19_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_3~21_sumout\ & ( !\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[148]~19_combout\);

-- Location: LABCELL_X39_Y8_N15
\inst1|Mod3|auto_generated|divider|divider|StageOut[148]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[148]~24_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[133]~23_combout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[133]~23_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[148]~24_combout\);

-- Location: LABCELL_X39_Y4_N0
\inst1|Mod3|auto_generated|divider|divider|StageOut[147]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[147]~32_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[132]~31_combout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_3~25_sumout\) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|StageOut[132]~31_combout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Mod3|auto_generated|divider|divider|op_3~25_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|StageOut[132]~27_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[132]~27_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[132]~31_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[147]~32_combout\);

-- Location: LABCELL_X39_Y8_N6
\inst1|Mod3|auto_generated|divider|divider|StageOut[146]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[146]~34_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_3~29_sumout\ & ( !\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[146]~34_combout\);

-- Location: LABCELL_X39_Y8_N9
\inst1|Mod3|auto_generated|divider|divider|StageOut[146]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[146]~39_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[131]~38_combout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[131]~38_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[146]~39_combout\);

-- Location: LABCELL_X39_Y4_N3
\inst1|Mod3|auto_generated|divider|divider|StageOut[145]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[145]~48_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[130]~47_combout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_3~33_sumout\) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|StageOut[130]~47_combout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\inst1|Mod3|auto_generated|divider|divider|op_3~33_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[130]~42_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[130]~42_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[130]~47_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[145]~48_combout\);

-- Location: LABCELL_X39_Y8_N54
\inst1|Mod3|auto_generated|divider|divider|StageOut[144]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[144]~52_combout\ = ( !\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_3~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[144]~52_combout\);

-- Location: LABCELL_X39_Y8_N48
\inst1|Mod3|auto_generated|divider|divider|StageOut[144]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[144]~59_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[129]~58_combout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[129]~58_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[144]~59_combout\);

-- Location: LABCELL_X39_Y4_N6
\inst1|Mod3|auto_generated|divider|divider|StageOut[143]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[143]~66_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ( (\inst1|Mod3|auto_generated|divider|divider|StageOut[128]~65_combout\) # 
-- (\inst1|Mod3|auto_generated|divider|divider|StageOut[128]~62_combout\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_3~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[128]~62_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[128]~65_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[143]~66_combout\);

-- Location: LABCELL_X44_Y3_N9
\inst1|Mod3|auto_generated|divider|divider|StageOut[142]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[142]~68_combout\ = ( !\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_3~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	datae => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[142]~68_combout\);

-- Location: LABCELL_X41_Y4_N12
\inst1|Mod3|auto_generated|divider|divider|StageOut[142]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[142]~71_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[127]~70_combout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[127]~70_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[142]~71_combout\);

-- Location: LABCELL_X39_Y4_N15
\inst1|Mod3|auto_generated|divider|divider|StageOut[141]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[141]~75_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_3~49_sumout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\inst1|Mod3|auto_generated|divider|divider|StageOut[126]~74_combout\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|op_3~49_sumout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ & 
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[126]~74_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[126]~74_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[141]~75_combout\);

-- Location: LABCELL_X41_Y7_N39
\inst1|Mod3|auto_generated|divider|divider|StageOut[140]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[140]~4_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_3~5_sumout\ & ( !\inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ 
-- ) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_3~5_sumout\ ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- !\inst1|Mod3|auto_generated|divider|divider|op_3~5_sumout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_3~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000011111111111111111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datae => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[140]~4_combout\);

-- Location: MLABCELL_X42_Y7_N12
\inst1|Div2|auto_generated|divider|divider|StageOut[52]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[52]~4_combout\ = (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & \inst1|Div2|auto_generated|divider|divider|op_3~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[52]~4_combout\);

-- Location: MLABCELL_X42_Y7_N15
\inst1|Div2|auto_generated|divider|divider|StageOut[52]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[52]~7_combout\ = (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & \inst1|Div2|auto_generated|divider|divider|StageOut[46]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[46]~6_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[52]~7_combout\);

-- Location: MLABCELL_X42_Y7_N6
\inst1|Div2|auto_generated|divider|divider|StageOut[51]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[51]~2_combout\ = ( \inst1|Div2|auto_generated|divider|divider|StageOut[45]~1_combout\ & ( (\inst1|Div2|auto_generated|divider|divider|op_3~9_sumout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|StageOut[45]~1_combout\ & ( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- \inst1|Div2|auto_generated|divider|divider|op_3~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[45]~1_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[51]~2_combout\);

-- Location: MLABCELL_X42_Y7_N48
\inst1|Div2|auto_generated|divider|divider|StageOut[50]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[50]~16_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_3~21_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ 
-- ) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_3~21_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) ) ) # ( 
-- \inst1|Div2|auto_generated|divider|divider|op_3~21_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datae => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[50]~16_combout\);

-- Location: LABCELL_X41_Y9_N6
\inst1|Div2|auto_generated|divider|divider|op_5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_5~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_5~26_cout\);

-- Location: LABCELL_X41_Y9_N9
\inst1|Div2|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~26_cout\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_5~22\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_5~26_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X41_Y9_N12
\inst1|Div2|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_4~21_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~22\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_4~21_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_5~22\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X41_Y9_N15
\inst1|Div2|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_4~17_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[50]~16_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~18\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_5~14\ = CARRY(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_4~17_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[50]~16_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_5~18\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X41_Y9_N18
\inst1|Div2|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[51]~2_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~14\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_5~10\ = CARRY(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[51]~2_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~2_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_5~14\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X41_Y9_N21
\inst1|Div2|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|op_4~13_sumout\)) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[52]~7_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[52]~4_combout\)))) ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[52]~4_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[52]~7_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_5~10\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_5~6_cout\);

-- Location: LABCELL_X41_Y9_N24
\inst1|Div2|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X40_Y8_N12
\inst1|Mod3|auto_generated|divider|divider|op_5~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_5~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_5~22_cout\);

-- Location: LABCELL_X40_Y8_N15
\inst1|Mod3|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_5~22_cout\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_5~6\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_5~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_5~22_cout\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X40_Y8_N18
\inst1|Mod3|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\)) ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_5~6\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\)) ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_5~6\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X40_Y8_N21
\inst1|Mod3|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[140]~4_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_5~10\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_5~14\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[140]~4_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100010001000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[140]~4_combout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_5~10\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X40_Y8_N24
\inst1|Mod3|auto_generated|divider|divider|op_5~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_5~57_sumout\ = SUM(( GND ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_4~53_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[141]~75_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_5~14\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_5~58\ = CARRY(( GND ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_4~53_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[141]~75_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[141]~75_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_5~14\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_5~57_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_5~58\);

-- Location: LABCELL_X40_Y8_N27
\inst1|Mod3|auto_generated|divider|divider|op_5~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_5~53_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_4~49_sumout\)))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[142]~71_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[142]~68_combout\))) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_5~58\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_5~54\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_4~49_sumout\)))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[142]~71_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[142]~68_combout\))) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_5~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[142]~68_combout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[142]~71_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_5~58\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_5~53_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_5~54\);

-- Location: LABCELL_X40_Y8_N30
\inst1|Mod3|auto_generated|divider|divider|op_5~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_5~49_sumout\ = SUM(( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_4~45_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod3|auto_generated|divider|divider|StageOut[143]~66_combout\)) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_5~54\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_5~50\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_4~45_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod3|auto_generated|divider|divider|StageOut[143]~66_combout\)) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_5~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[143]~66_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_5~54\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_5~49_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_5~50\);

-- Location: LABCELL_X40_Y8_N33
\inst1|Mod3|auto_generated|divider|divider|op_5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_5~45_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_4~41_sumout\)))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[144]~59_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[144]~52_combout\))) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_5~50\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_5~46\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_4~41_sumout\)))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[144]~59_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[144]~52_combout\))) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_5~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[144]~52_combout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[144]~59_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_5~50\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_5~45_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_5~46\);

-- Location: LABCELL_X40_Y8_N36
\inst1|Mod3|auto_generated|divider|divider|op_5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_5~41_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[145]~48_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_5~46\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_5~42\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[145]~48_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[145]~48_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_5~46\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_5~41_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_5~42\);

-- Location: LABCELL_X40_Y8_N39
\inst1|Mod3|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_4~33_sumout\)))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[146]~39_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[146]~34_combout\))) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_5~42\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_5~38\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_4~33_sumout\)))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[146]~39_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[146]~34_combout\))) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[146]~34_combout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[146]~39_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_5~42\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_5~38\);

-- Location: LABCELL_X40_Y8_N42
\inst1|Mod3|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_4~29_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod3|auto_generated|divider|divider|StageOut[147]~32_combout\)) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_5~38\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_5~34\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_4~29_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod3|auto_generated|divider|divider|StageOut[147]~32_combout\)) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[147]~32_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_5~38\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_5~34\);

-- Location: LABCELL_X40_Y8_N45
\inst1|Mod3|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_4~25_sumout\)))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[148]~24_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[148]~19_combout\))) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_5~34\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_5~30\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_4~25_sumout\)))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[148]~24_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[148]~19_combout\))) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[148]~19_combout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[148]~24_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_5~34\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_5~30\);

-- Location: LABCELL_X40_Y8_N48
\inst1|Mod3|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_4~21_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod3|auto_generated|divider|divider|StageOut[149]~17_combout\)) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_5~30\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_4~21_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod3|auto_generated|divider|divider|StageOut[149]~17_combout\)) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[149]~17_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_5~30\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X40_Y8_N51
\inst1|Mod3|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_4~13_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst1|Mod3|auto_generated|divider|divider|StageOut[150]~11_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[150]~8_combout\)))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_5~26\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_4~13_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst1|Mod3|auto_generated|divider|divider|StageOut[150]~11_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[150]~8_combout\)))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[150]~8_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[150]~11_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_5~26\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X40_Y8_N3
\inst1|Mod3|auto_generated|divider|divider|StageOut[165]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[165]~7_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_4~13_sumout\ & ( !\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[165]~7_combout\);

-- Location: LABCELL_X40_Y8_N54
\inst1|Mod3|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod3|auto_generated|divider|divider|op_5~18\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X40_Y8_N6
\inst1|Mod3|auto_generated|divider|divider|StageOut[165]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[165]~12_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[150]~8_combout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( 
-- !\inst1|Mod3|auto_generated|divider|divider|StageOut[150]~8_combout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|StageOut[150]~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[150]~11_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[150]~8_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[165]~12_combout\);

-- Location: LABCELL_X39_Y8_N42
\inst1|Mod3|auto_generated|divider|divider|StageOut[164]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[164]~13_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_4~21_sumout\ & ( !\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[164]~13_combout\);

-- Location: LABCELL_X39_Y8_N45
\inst1|Mod3|auto_generated|divider|divider|StageOut[164]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[164]~18_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[149]~17_combout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[149]~17_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[164]~18_combout\);

-- Location: LABCELL_X39_Y8_N57
\inst1|Mod3|auto_generated|divider|divider|StageOut[163]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[163]~25_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[148]~19_combout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~25_sumout\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|StageOut[148]~19_combout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~25_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|StageOut[148]~24_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[148]~24_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[148]~19_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[163]~25_combout\);

-- Location: LABCELL_X39_Y8_N39
\inst1|Mod3|auto_generated|divider|divider|StageOut[162]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[162]~26_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_4~29_sumout\ & ( !\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[162]~26_combout\);

-- Location: LABCELL_X39_Y8_N36
\inst1|Mod3|auto_generated|divider|divider|StageOut[162]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[162]~33_combout\ = (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|StageOut[147]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[147]~32_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[162]~33_combout\);

-- Location: LABCELL_X39_Y8_N51
\inst1|Mod3|auto_generated|divider|divider|StageOut[161]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[161]~40_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[146]~34_combout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~33_sumout\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|StageOut[146]~34_combout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~33_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|StageOut[146]~39_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[146]~39_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[146]~34_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[161]~40_combout\);

-- Location: LABCELL_X39_Y8_N30
\inst1|Mod3|auto_generated|divider|divider|StageOut[160]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[160]~41_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_4~37_sumout\ & ( !\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[160]~41_combout\);

-- Location: LABCELL_X39_Y8_N24
\inst1|Mod3|auto_generated|divider|divider|StageOut[160]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[160]~49_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[145]~48_combout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[145]~48_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[160]~49_combout\);

-- Location: LABCELL_X39_Y8_N33
\inst1|Mod3|auto_generated|divider|divider|StageOut[159]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[159]~60_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[144]~59_combout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_4~41_sumout\) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|StageOut[144]~59_combout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\inst1|Mod3|auto_generated|divider|divider|op_4~41_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[144]~52_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[144]~52_combout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[144]~59_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[159]~60_combout\);

-- Location: LABCELL_X39_Y8_N0
\inst1|Mod3|auto_generated|divider|divider|StageOut[158]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[158]~61_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_4~45_sumout\ & ( !\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[158]~61_combout\);

-- Location: LABCELL_X39_Y8_N27
\inst1|Mod3|auto_generated|divider|divider|StageOut[158]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[158]~67_combout\ = (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|StageOut[143]~66_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[143]~66_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[158]~67_combout\);

-- Location: LABCELL_X40_Y8_N9
\inst1|Mod3|auto_generated|divider|divider|StageOut[157]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[157]~72_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_4~49_sumout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\) # 
-- ((\inst1|Mod3|auto_generated|divider|divider|StageOut[142]~68_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[142]~71_combout\)) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|op_4~49_sumout\ & ( 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|StageOut[142]~68_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[142]~71_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010110111111101111111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[142]~71_combout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[142]~68_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[157]~72_combout\);

-- Location: LABCELL_X39_Y8_N18
\inst1|Mod3|auto_generated|divider|divider|StageOut[156]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[156]~73_combout\ = (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|op_4~53_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[156]~73_combout\);

-- Location: LABCELL_X39_Y8_N21
\inst1|Mod3|auto_generated|divider|divider|StageOut[156]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[156]~76_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[141]~75_combout\ & ( \inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[141]~75_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[156]~76_combout\);

-- Location: LABCELL_X40_Y8_N0
\inst1|Mod3|auto_generated|divider|divider|StageOut[155]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[155]~5_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[140]~4_combout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_4~9_sumout\) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|StageOut[140]~4_combout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- \inst1|Mod3|auto_generated|divider|divider|op_4~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[140]~4_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[155]~5_combout\);

-- Location: MLABCELL_X42_Y7_N3
\inst1|Mod3|auto_generated|divider|divider|StageOut[154]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[154]~2_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|op_4~5_sumout\) 
-- ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_4~5_sumout\) # (\inst1|Mod3|auto_generated|divider|divider|op_4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[154]~2_combout\);

-- Location: LABCELL_X41_Y9_N0
\inst1|Div2|auto_generated|divider|divider|StageOut[57]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[57]~0_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_4~9_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[57]~0_combout\);

-- Location: LABCELL_X41_Y9_N54
\inst1|Div2|auto_generated|divider|divider|StageOut[57]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[57]~3_combout\ = (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Div2|auto_generated|divider|divider|StageOut[51]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~2_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[57]~3_combout\);

-- Location: LABCELL_X41_Y9_N3
\inst1|Div2|auto_generated|divider|divider|StageOut[56]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[56]~17_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_4~17_sumout\ & ( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[50]~16_combout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_4~17_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- \inst1|Div2|auto_generated|divider|divider|StageOut[50]~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[56]~17_combout\);

-- Location: LABCELL_X41_Y9_N57
\inst1|Div2|auto_generated|divider|divider|StageOut[55]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[55]~22_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Div2|auto_generated|divider|divider|op_4~21_sumout\) 
-- ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|op_4~21_sumout\) # (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[55]~22_combout\);

-- Location: LABCELL_X41_Y9_N30
\inst1|Div2|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_6~26_cout\);

-- Location: LABCELL_X41_Y9_N33
\inst1|Div2|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_6~26_cout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X41_Y9_N36
\inst1|Div2|auto_generated|divider|divider|op_6~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_6~18_cout\ = CARRY(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011110000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_6~22_cout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_6~18_cout\);

-- Location: LABCELL_X41_Y9_N39
\inst1|Div2|auto_generated|divider|divider|op_6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_6~14_cout\ = CARRY(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[55]~22_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[55]~22_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_6~18_cout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_6~14_cout\);

-- Location: LABCELL_X41_Y9_N42
\inst1|Div2|auto_generated|divider|divider|op_6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_6~10_cout\ = CARRY(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[56]~17_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[56]~17_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_6~14_cout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_6~10_cout\);

-- Location: LABCELL_X41_Y9_N45
\inst1|Div2|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|op_5~9_sumout\)) # (\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[57]~3_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[57]~0_combout\)))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[57]~0_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[57]~3_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_6~10_cout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X41_Y9_N48
\inst1|Div2|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X35_Y8_N6
\inst1|Mod3|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_6~26_cout\);

-- Location: LABCELL_X35_Y8_N9
\inst1|Mod3|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_6~26_cout\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_6~6\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_6~26_cout\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X35_Y8_N12
\inst1|Mod3|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_5~5_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\)) ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_6~6\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_5~5_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\)) ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_6~6\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X35_Y8_N15
\inst1|Mod3|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[154]~2_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_6~10\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_6~14\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[154]~2_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[154]~2_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_6~10\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X35_Y8_N18
\inst1|Mod3|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( GND ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[155]~5_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_6~14\ ))
-- \inst1|Mod3|auto_generated|divider|divider|op_6~18\ = CARRY(( GND ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[155]~5_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[155]~5_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_6~14\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X35_Y8_N21
\inst1|Mod3|auto_generated|divider|divider|op_6~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_6~62_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_5~57_sumout\)))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[156]~76_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[156]~73_combout\))) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[156]~73_combout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~57_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[156]~76_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_6~18\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_6~62_cout\);

-- Location: LABCELL_X35_Y8_N24
\inst1|Mod3|auto_generated|divider|divider|op_6~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_6~58_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_5~53_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[157]~72_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_6~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[157]~72_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_6~62_cout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_6~58_cout\);

-- Location: LABCELL_X35_Y8_N27
\inst1|Mod3|auto_generated|divider|divider|op_6~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_6~54_cout\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_5~49_sumout\)))) # (\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[158]~67_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[158]~61_combout\))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_6~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[158]~61_combout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[158]~67_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_6~58_cout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_6~54_cout\);

-- Location: LABCELL_X35_Y8_N30
\inst1|Mod3|auto_generated|divider|divider|op_6~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_6~50_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_5~45_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[159]~60_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_6~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[159]~60_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_6~54_cout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_6~50_cout\);

-- Location: LABCELL_X35_Y8_N33
\inst1|Mod3|auto_generated|divider|divider|op_6~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_6~46_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_5~41_sumout\)))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[160]~49_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[160]~41_combout\))) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_6~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[160]~41_combout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[160]~49_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_6~50_cout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_6~46_cout\);

-- Location: LABCELL_X35_Y8_N36
\inst1|Mod3|auto_generated|divider|divider|op_6~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_6~42_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_5~37_sumout\))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[161]~40_combout\)) ) + ( \inst1|Mod3|auto_generated|divider|divider|op_6~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[161]~40_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_6~46_cout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_6~42_cout\);

-- Location: LABCELL_X35_Y8_N39
\inst1|Mod3|auto_generated|divider|divider|op_6~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_6~38_cout\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_5~33_sumout\)))) # (\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[162]~33_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[162]~26_combout\))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_6~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[162]~26_combout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[162]~33_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_6~42_cout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_6~38_cout\);

-- Location: LABCELL_X35_Y8_N42
\inst1|Mod3|auto_generated|divider|divider|op_6~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_6~34_cout\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_5~29_sumout\))) # (\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Mod3|auto_generated|divider|divider|StageOut[163]~25_combout\)) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_6~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[163]~25_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_6~38_cout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_6~34_cout\);

-- Location: LABCELL_X35_Y8_N45
\inst1|Mod3|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_5~25_sumout\)))) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|StageOut[164]~18_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[164]~13_combout\))) ) + ( 
-- \inst1|Mod3|auto_generated|divider|divider|op_6~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[164]~13_combout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[164]~18_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_6~34_cout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_6~30_cout\);

-- Location: LABCELL_X35_Y8_N48
\inst1|Mod3|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( (!\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_5~17_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\inst1|Mod3|auto_generated|divider|divider|StageOut[165]~12_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[165]~7_combout\)))) ) + ( VCC ) + ( \inst1|Mod3|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[165]~7_combout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[165]~12_combout\,
	cin => \inst1|Mod3|auto_generated|divider|divider|op_6~30_cout\,
	cout => \inst1|Mod3|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X35_Y8_N51
\inst1|Mod3|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod3|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod3|auto_generated|divider|divider|op_6~22_cout\,
	sumout => \inst1|Mod3|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X35_Y8_N3
\inst1|Mod3|auto_generated|divider|divider|StageOut[182]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[182]~0_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & \inst1|Mod3|auto_generated|divider|divider|op_6~5_sumout\) 
-- ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst1|Mod3|auto_generated|divider|divider|op_6~5_sumout\) # (\inst1|Mod3|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[182]~0_combout\);

-- Location: LABCELL_X35_Y8_N57
\inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_5~9_sumout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst1|Mod3|auto_generated|divider|divider|op_6~13_sumout\)))) # (\inst1|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & ((!\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\) # 
-- ((\inst1|Mod3|auto_generated|divider|divider|StageOut[154]~2_combout\)))) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|op_5~9_sumout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst1|Mod3|auto_generated|divider|divider|op_6~13_sumout\)))) # (\inst1|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Mod3|auto_generated|divider|divider|StageOut[154]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[154]~2_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\);

-- Location: LABCELL_X35_Y8_N0
\inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Mod3|auto_generated|divider|divider|op_6~9_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & ((!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\))) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ 
-- & ( (!\inst1|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_6~9_sumout\)) # (\inst1|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Mod3|auto_generated|divider|divider|op_5~5_sumout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011101110111001000100111011100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\);

-- Location: LABCELL_X35_Y8_N54
\inst1|Mod3|auto_generated|divider|divider|StageOut[185]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[185]~6_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[155]~5_combout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst1|Mod3|auto_generated|divider|divider|op_6~17_sumout\)))) # (\inst1|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst1|Mod3|auto_generated|divider|divider|op_5~13_sumout\)) # 
-- (\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\))) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|StageOut[155]~5_combout\ & ( (!\inst1|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst1|Mod3|auto_generated|divider|divider|op_6~17_sumout\)))) # (\inst1|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (!\inst1|Mod3|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod3|auto_generated|divider|divider|op_5~13_sumout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[155]~5_combout\,
	combout => \inst1|Mod3|auto_generated|divider|divider|StageOut[185]~6_combout\);

-- Location: LABCELL_X41_Y6_N48
\inst1|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux21~0_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((\inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\)) # 
-- (\inst7|Count_Score:v_all_off~q\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((!\inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\ & 
-- ((!\inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\))) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\ & (\inst1|Mod3|auto_generated|divider|divider|StageOut[182]~0_combout\ & 
-- \inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\))) # (\inst7|Count_Score:v_all_off~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101010111111101010101011101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	combout => \inst1|Mux21~0_combout\);

-- Location: LABCELL_X41_Y6_N51
\inst1|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux22~0_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((\inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\)) # 
-- (\inst7|Count_Score:v_all_off~q\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((!\inst1|Mod3|auto_generated|divider|divider|StageOut[182]~0_combout\ & 
-- (\inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\ & !\inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[182]~0_combout\ & 
-- ((!\inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\)))) # (\inst7|Count_Score:v_all_off~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101010111011111110101011101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	combout => \inst1|Mux22~0_combout\);

-- Location: LABCELL_X41_Y6_N42
\inst1|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux23~0_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( (((\inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\)) # 
-- (\inst1|Mod3|auto_generated|divider|divider|StageOut[182]~0_combout\)) # (\inst7|Count_Score:v_all_off~q\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( 
-- (((\inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\ & !\inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[182]~0_combout\)) # (\inst7|Count_Score:v_all_off~q\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101110111011111110111011101111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	combout => \inst1|Mux23~0_combout\);

-- Location: LABCELL_X41_Y6_N45
\inst1|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux24~0_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((\inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\)) # 
-- (\inst7|Count_Score:v_all_off~q\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((!\inst1|Mod3|auto_generated|divider|divider|StageOut[182]~0_combout\ & 
-- (!\inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\ & \inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\)) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[182]~0_combout\ & 
-- (!\inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\ $ (\inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\)))) # (\inst7|Count_Score:v_all_off~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010111010111011101011101011101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	combout => \inst1|Mux24~0_combout\);

-- Location: LABCELL_X41_Y6_N39
\inst1|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux25~0_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((\inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\)) # 
-- (\inst7|Count_Score:v_all_off~q\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((!\inst1|Mod3|auto_generated|divider|divider|StageOut[182]~0_combout\ & 
-- (\inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\ & !\inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\))) # (\inst7|Count_Score:v_all_off~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101010101010111010101010101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	combout => \inst1|Mux25~0_combout\);

-- Location: LABCELL_X41_Y6_N6
\inst1|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux26~0_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((\inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\)) # 
-- (\inst7|Count_Score:v_all_off~q\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((\inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\ & 
-- (!\inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\ $ (!\inst1|Mod3|auto_generated|divider|divider|StageOut[182]~0_combout\)))) # (\inst7|Count_Score:v_all_off~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101111101010101010111110101110111111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	combout => \inst1|Mux26~0_combout\);

-- Location: LABCELL_X36_Y6_N3
\inst1|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux27~0_combout\ = ( \inst1|Mod3|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((\inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\) # (\inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\)) # 
-- (\inst7|Count_Score:v_all_off~q\) ) ) # ( !\inst1|Mod3|auto_generated|divider|divider|StageOut[185]~6_combout\ & ( ((!\inst1|Mod3|auto_generated|divider|divider|StageOut[183]~1_combout\ & 
-- (!\inst1|Mod3|auto_generated|divider|divider|StageOut[182]~0_combout\ $ (!\inst1|Mod3|auto_generated|divider|divider|StageOut[184]~3_combout\)))) # (\inst7|Count_Score:v_all_off~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111110101010101011111010101010101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Count_Score:v_all_off~q\,
	datab => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datac => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[184]~3_combout\,
	datad => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[183]~1_combout\,
	dataf => \inst1|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[185]~6_combout\,
	combout => \inst1|Mux27~0_combout\);

-- Location: IOIBUF_X11_Y0_N35
\btn_start~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_btn_start,
	o => \btn_start~input_o\);

-- Location: IOIBUF_X14_Y0_N1
\btn_pause~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_btn_pause,
	o => \btn_pause~input_o\);


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


