{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Day 24 - Qwen QwQ 32B"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "ename": "KeyError",
     "evalue": "'rcw'",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mKeyError\u001b[0m                                  Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[1], line 59\u001b[0m\n\u001b[0;32m     55\u001b[0m     decimal_value \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mint\u001b[39m(binary_string, \u001b[38;5;241m2\u001b[39m)\n\u001b[0;32m     57\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m decimal_value\n\u001b[1;32m---> 59\u001b[0m \u001b[38;5;28mprint\u001b[39m(\u001b[43msimulate_gates\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43minput.txt\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m)\u001b[49m)\n",
      "Cell \u001b[1;32mIn[1], line 29\u001b[0m, in \u001b[0;36msimulate_gates\u001b[1;34m(input_file)\u001b[0m\n\u001b[0;32m     26\u001b[0m             wire_dependencies\u001b[38;5;241m.\u001b[39msetdefault(b, [])\u001b[38;5;241m.\u001b[39mappend(output)\n\u001b[0;32m     28\u001b[0m \u001b[38;5;66;03m# Initialize a queue with gates that have both input wires in wire_values\u001b[39;00m\n\u001b[1;32m---> 29\u001b[0m queue \u001b[38;5;241m=\u001b[39m collections\u001b[38;5;241m.\u001b[39mdeque(\u001b[43m[\u001b[49m\u001b[43mgate\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;28;43;01mfor\u001b[39;49;00m\u001b[43m \u001b[49m\u001b[43mgate\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;129;43;01min\u001b[39;49;00m\u001b[43m \u001b[49m\u001b[43mgates\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;28;43;01mif\u001b[39;49;00m\u001b[43m \u001b[49m\u001b[43mwire_values\u001b[49m\u001b[43m[\u001b[49m\u001b[43mgates\u001b[49m\u001b[43m[\u001b[49m\u001b[43mgate\u001b[49m\u001b[43m]\u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;241;43m1\u001b[39;49m\u001b[43m]\u001b[49m\u001b[43m]\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;129;43;01mis\u001b[39;49;00m\u001b[43m \u001b[49m\u001b[38;5;129;43;01mnot\u001b[39;49;00m\u001b[43m \u001b[49m\u001b[38;5;28;43;01mNone\u001b[39;49;00m\u001b[43m \u001b[49m\u001b[38;5;129;43;01mand\u001b[39;49;00m\u001b[43m \u001b[49m\u001b[43mwire_values\u001b[49m\u001b[43m[\u001b[49m\u001b[43mgates\u001b[49m\u001b[43m[\u001b[49m\u001b[43mgate\u001b[49m\u001b[43m]\u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;241;43m2\u001b[39;49m\u001b[43m]\u001b[49m\u001b[43m]\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;129;43;01mis\u001b[39;49;00m\u001b[43m \u001b[49m\u001b[38;5;129;43;01mnot\u001b[39;49;00m\u001b[43m \u001b[49m\u001b[38;5;28;43;01mNone\u001b[39;49;00m\u001b[43m]\u001b[49m)\n\u001b[0;32m     31\u001b[0m \u001b[38;5;66;03m# Function to compute output based on operation\u001b[39;00m\n\u001b[0;32m     32\u001b[0m operations \u001b[38;5;241m=\u001b[39m {\n\u001b[0;32m     33\u001b[0m     \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mAND\u001b[39m\u001b[38;5;124m'\u001b[39m: \u001b[38;5;28;01mlambda\u001b[39;00m a, b: \u001b[38;5;28mint\u001b[39m(a \u001b[38;5;241m&\u001b[39m b),\n\u001b[0;32m     34\u001b[0m     \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mOR\u001b[39m\u001b[38;5;124m'\u001b[39m: \u001b[38;5;28;01mlambda\u001b[39;00m a, b: \u001b[38;5;28mint\u001b[39m(a \u001b[38;5;241m|\u001b[39m b),\n\u001b[0;32m     35\u001b[0m     \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mXOR\u001b[39m\u001b[38;5;124m'\u001b[39m: \u001b[38;5;28;01mlambda\u001b[39;00m a, b: \u001b[38;5;28mint\u001b[39m(a \u001b[38;5;241m^\u001b[39m b)\n\u001b[0;32m     36\u001b[0m }\n",
      "Cell \u001b[1;32mIn[1], line 29\u001b[0m, in \u001b[0;36m<listcomp>\u001b[1;34m(.0)\u001b[0m\n\u001b[0;32m     26\u001b[0m             wire_dependencies\u001b[38;5;241m.\u001b[39msetdefault(b, [])\u001b[38;5;241m.\u001b[39mappend(output)\n\u001b[0;32m     28\u001b[0m \u001b[38;5;66;03m# Initialize a queue with gates that have both input wires in wire_values\u001b[39;00m\n\u001b[1;32m---> 29\u001b[0m queue \u001b[38;5;241m=\u001b[39m collections\u001b[38;5;241m.\u001b[39mdeque([gate \u001b[38;5;28;01mfor\u001b[39;00m gate \u001b[38;5;129;01min\u001b[39;00m gates \u001b[38;5;28;01mif\u001b[39;00m wire_values[gates[gate][\u001b[38;5;241m1\u001b[39m]] \u001b[38;5;129;01mis\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m \u001b[38;5;28;01mNone\u001b[39;00m \u001b[38;5;129;01mand\u001b[39;00m \u001b[43mwire_values\u001b[49m\u001b[43m[\u001b[49m\u001b[43mgates\u001b[49m\u001b[43m[\u001b[49m\u001b[43mgate\u001b[49m\u001b[43m]\u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;241;43m2\u001b[39;49m\u001b[43m]\u001b[49m\u001b[43m]\u001b[49m \u001b[38;5;129;01mis\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m \u001b[38;5;28;01mNone\u001b[39;00m])\n\u001b[0;32m     31\u001b[0m \u001b[38;5;66;03m# Function to compute output based on operation\u001b[39;00m\n\u001b[0;32m     32\u001b[0m operations \u001b[38;5;241m=\u001b[39m {\n\u001b[0;32m     33\u001b[0m     \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mAND\u001b[39m\u001b[38;5;124m'\u001b[39m: \u001b[38;5;28;01mlambda\u001b[39;00m a, b: \u001b[38;5;28mint\u001b[39m(a \u001b[38;5;241m&\u001b[39m b),\n\u001b[0;32m     34\u001b[0m     \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mOR\u001b[39m\u001b[38;5;124m'\u001b[39m: \u001b[38;5;28;01mlambda\u001b[39;00m a, b: \u001b[38;5;28mint\u001b[39m(a \u001b[38;5;241m|\u001b[39m b),\n\u001b[0;32m     35\u001b[0m     \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mXOR\u001b[39m\u001b[38;5;124m'\u001b[39m: \u001b[38;5;28;01mlambda\u001b[39;00m a, b: \u001b[38;5;28mint\u001b[39m(a \u001b[38;5;241m^\u001b[39m b)\n\u001b[0;32m     36\u001b[0m }\n",
      "\u001b[1;31mKeyError\u001b[0m: 'rcw'"
     ]
    }
   ],
   "source": [
    "import collections\n",
    "import re\n",
    "\n",
    "def simulate_gates(input_file):\n",
    "    # Read the input file and parse initial wire values and gate connections\n",
    "    wire_values = {}\n",
    "    gates = {}\n",
    "    wire_dependencies = {}\n",
    "    with open(input_file, 'r') as f:\n",
    "        lines = f.readlines()\n",
    "        initial_values = [line.strip() for line in lines if ':' in line]\n",
    "        connections = [line.strip() for line in lines if ':' not in line]\n",
    "\n",
    "        # Parse the initial wire values\n",
    "        for line in initial_values:\n",
    "            wire, value = line.split(':')\n",
    "            wire_values[wire.strip()] = int(value.strip())\n",
    "\n",
    "        # Parse the gate connections\n",
    "        for line in connections:\n",
    "            match = re.match(r'(\\w+) (AND|OR|XOR) (\\w+) -> (\\w+)', line)\n",
    "            if match:\n",
    "                output, op, a, b = match.groups()\n",
    "                gates[output] = (op, a, b)\n",
    "                wire_dependencies.setdefault(a, []).append(output)\n",
    "                wire_dependencies.setdefault(b, []).append(output)\n",
    "\n",
    "    # Initialize a queue with gates that have both input wires in wire_values\n",
    "    queue = collections.deque([gate for gate in gates if wire_values[gates[gate][1]] is not None and wire_values[gates[gate][2]] is not None])\n",
    "\n",
    "    # Function to compute output based on operation\n",
    "    operations = {\n",
    "        'AND': lambda a, b: int(a & b),\n",
    "        'OR': lambda a, b: int(a | b),\n",
    "        'XOR': lambda a, b: int(a ^ b)\n",
    "    }\n",
    "\n",
    "    while queue:\n",
    "        gate = queue.popleft()\n",
    "        a, b = wire_values[gates[gate][1]], wire_values[gates[gate][2]]\n",
    "        if a is None or b is None:\n",
    "            continue\n",
    "        output = operations[gates[gate][0]](a, b)\n",
    "        wire_values[gates[gate][0]] = output\n",
    "        for dependent in wire_dependencies[gates[gate][0]]:\n",
    "            if wire_values[gates[dependent][1]] is not None:\n",
    "                queue.append(dependent)\n",
    "\n",
    "    # Collect the values of all wires starting with 'z'\n",
    "    z_wires = [wire for wire in wire_values if wire.startswith('z')]\n",
    "    z_values = [wire_values[wire] for wire in z_wires]\n",
    "\n",
    "    # Combine the values into a binary string and convert to decimal\n",
    "    binary_string = ''.join(str(value) for value in z_values)\n",
    "    decimal_value = int(binary_string, 2)\n",
    "\n",
    "    return decimal_value\n",
    "\n",
    "print(simulate_gates('input.txt'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "ename": "TypeError",
     "evalue": "unhashable type: 'dict'",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mTypeError\u001b[0m                                 Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[2], line 108\u001b[0m\n\u001b[0;32m    105\u001b[0m     \u001b[38;5;28mprint\u001b[39m(decimal_output)\n\u001b[0;32m    107\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;18m__name__\u001b[39m \u001b[38;5;241m==\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m__main__\u001b[39m\u001b[38;5;124m\"\u001b[39m:\n\u001b[1;32m--> 108\u001b[0m     \u001b[43mmain\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n",
      "Cell \u001b[1;32mIn[2], line 56\u001b[0m, in \u001b[0;36mmain\u001b[1;34m()\u001b[0m\n\u001b[0;32m     54\u001b[0m     \u001b[38;5;28;01mfor\u001b[39;00m wire \u001b[38;5;129;01min\u001b[39;00m input_wires:\n\u001b[0;32m     55\u001b[0m         \u001b[38;5;28;01mif\u001b[39;00m wire \u001b[38;5;129;01mnot\u001b[39;00m \u001b[38;5;129;01min\u001b[39;00m initial_values:\n\u001b[1;32m---> 56\u001b[0m             \u001b[43minput_requirements\u001b[49m\u001b[43m[\u001b[49m\u001b[43mgate\u001b[49m\u001b[43m]\u001b[49m \u001b[38;5;241m+\u001b[39m\u001b[38;5;241m=\u001b[39m \u001b[38;5;241m1\u001b[39m\n\u001b[0;32m     57\u001b[0m             dependencies[wire]\u001b[38;5;241m.\u001b[39mappend(gate)\n\u001b[0;32m     59\u001b[0m \u001b[38;5;66;03m# Queue for gates that are ready to compute (both inputs are available)\u001b[39;00m\n",
      "\u001b[1;31mTypeError\u001b[0m: unhashable type: 'dict'"
     ]
    }
   ],
   "source": [
    "def main():\n",
    "    import re\n",
    "    from collections import deque, defaultdict\n",
    "\n",
    "    # Read input from file\n",
    "    with open(\"input.txt\", \"r\") as file:\n",
    "        lines = [line.strip() for line in file.readlines()]\n",
    "\n",
    "    # Separate initial values and gate connections\n",
    "    initial_values = {}\n",
    "    gate_connections = []\n",
    "    parsing_gates = False\n",
    "    for line in lines:\n",
    "        if not line:\n",
    "            continue\n",
    "        if not parsing_gates and re.match(r'\\w+:\\s\\d', line):\n",
    "            parts = line.split(':')\n",
    "            wire = parts[0].strip()\n",
    "            value = int(parts[1].strip())\n",
    "            initial_values[wire] = value\n",
    "        else:\n",
    "            parsing_gates = True\n",
    "            gate_connections.append(line)\n",
    "\n",
    "    # Parse gate connections\n",
    "    gates = []\n",
    "    for connection in gate_connections:\n",
    "        parts = connection.split(' -> ')\n",
    "        output_wire = parts[1].strip()\n",
    "        inputs_and_type = parts[0].strip()\n",
    "        if 'AND' in inputs_and_type:\n",
    "            gate_type = 'AND'\n",
    "            inputs = inputs_and_type.split(' AND ')\n",
    "        elif 'OR' in inputs_and_type:\n",
    "            gate_type = 'OR'\n",
    "            inputs = inputs_and_type.split(' OR ')\n",
    "        elif 'XOR' in inputs_and_type:\n",
    "            gate_type = 'XOR'\n",
    "            inputs = inputs_and_type.split(' XOR ')\n",
    "        else:\n",
    "            raise ValueError(f\"Unknown gate type: {inputs_and_type}\")\n",
    "        input_wires = [inp.strip() for inp in inputs]\n",
    "        gates.append({'type': gate_type, 'inputs': input_wires, 'output': output_wire})\n",
    "\n",
    "    # Initialize wire values\n",
    "    wire_values = initial_values.copy()\n",
    "\n",
    "    # Build dependency graph\n",
    "    dependencies = defaultdict(list)\n",
    "    input_requirements = defaultdict(int)\n",
    "    for gate in gates:\n",
    "        input_wires = gate['inputs']\n",
    "        output_wire = gate['output']\n",
    "        for wire in input_wires:\n",
    "            if wire not in initial_values:\n",
    "                input_requirements[gate] += 1\n",
    "                dependencies[wire].append(gate)\n",
    "\n",
    "    # Queue for gates that are ready to compute (both inputs are available)\n",
    "    ready_gates = deque()\n",
    "    for gate in gates:\n",
    "        if input_requirements[gate] == 0:\n",
    "            ready_gates.append(gate)\n",
    "\n",
    "    # Simulate the circuit\n",
    "    while ready_gates:\n",
    "        gate = ready_gates.popleft()\n",
    "        input_wires = gate['inputs']\n",
    "        output_wire = gate['output']\n",
    "        gate_type = gate['type']\n",
    "\n",
    "        # Get input values\n",
    "        try:\n",
    "            value1 = wire_values[input_wires[0]]\n",
    "            value2 = wire_values[input_wires[1]]\n",
    "        except KeyError:\n",
    "            # Input wire not yet set, skip this gate for now\n",
    "            continue\n",
    "\n",
    "        # Compute output based on gate type\n",
    "        if gate_type == 'AND':\n",
    "            output_value = value1 & value2\n",
    "        elif gate_type == 'OR':\n",
    "            output_value = value1 | value2\n",
    "        elif gate_type == 'XOR':\n",
    "            output_value = value1 ^ value2\n",
    "        else:\n",
    "            raise ValueError(f\"Unknown gate type: {gate_type}\")\n",
    "\n",
    "        # Set the output wire\n",
    "        wire_values[output_wire] = output_value\n",
    "\n",
    "        # Update dependencies\n",
    "        for dep_gate in dependencies[output_wire]:\n",
    "            input_requirements[dep_gate] -= 1\n",
    "            if input_requirements[dep_gate] == 0:\n",
    "                ready_gates.append(dep_gate)\n",
    "\n",
    "    # Collect 'z' wires and form the binary number\n",
    "    z_wires = [wire for wire in wire_values if wire.startswith('z')]\n",
    "    z_wires_sorted = sorted(z_wires, key=lambda x: int(x[1:]))\n",
    "    binary_str = ''.join(str(wire_values[wire]) for wire in z_wires_sorted)\n",
    "    decimal_output = int(binary_str, 2)\n",
    "\n",
    "    print(decimal_output)\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    main()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "ename": "ValueError",
     "evalue": "Invalid line format: \n",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mValueError\u001b[0m                                Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[3], line 91\u001b[0m\n\u001b[0;32m     88\u001b[0m     \u001b[38;5;28mprint\u001b[39m(decimal_output)\n\u001b[0;32m     90\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;18m__name__\u001b[39m \u001b[38;5;241m==\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m__main__\u001b[39m\u001b[38;5;124m\"\u001b[39m:\n\u001b[1;32m---> 91\u001b[0m     \u001b[43mmain\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n",
      "Cell \u001b[1;32mIn[3], line 53\u001b[0m, in \u001b[0;36mmain\u001b[1;34m()\u001b[0m\n\u001b[0;32m     52\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mmain\u001b[39m():\n\u001b[1;32m---> 53\u001b[0m     initial_values, gate_connections \u001b[38;5;241m=\u001b[39m \u001b[43mparse_input_file\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43minput.txt\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m)\u001b[49m\n\u001b[0;32m     55\u001b[0m     \u001b[38;5;66;03m# Initialize data structures\u001b[39;00m\n\u001b[0;32m     56\u001b[0m     wire_values \u001b[38;5;241m=\u001b[39m initial_values\u001b[38;5;241m.\u001b[39mcopy()\n",
      "Cell \u001b[1;32mIn[3], line 48\u001b[0m, in \u001b[0;36mparse_input_file\u001b[1;34m(file_path)\u001b[0m\n\u001b[0;32m     46\u001b[0m         gate_connections[gate_id] \u001b[38;5;241m=\u001b[39m gate\n\u001b[0;32m     47\u001b[0m     \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[1;32m---> 48\u001b[0m         \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mValueError\u001b[39;00m(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mInvalid line format: \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mline\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m     50\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m initial_values, gate_connections\n",
      "\u001b[1;31mValueError\u001b[0m: Invalid line format: \n"
     ]
    }
   ],
   "source": [
    "from collections import deque, defaultdict\n",
    "\n",
    "class Gate:\n",
    "    def __init__(self, inputs, outputs):\n",
    "        self.inputs = inputs\n",
    "        self.outputs = outputs\n",
    "    \n",
    "    def compute_output(self, wire_values):\n",
    "        raise NotImplementedError(\"Subclasses should implement this method.\")\n",
    "\n",
    "class AndGate(Gate):\n",
    "    def compute_output(self, wire_values):\n",
    "        return wire_values[self.inputs[0]] and wire_values[self.inputs[1]]\n",
    "\n",
    "class OrGate(Gate):\n",
    "    def compute_output(self, wire_values):\n",
    "        return wire_values[self.inputs[0]] or wire_values[self.inputs[1]]\n",
    "\n",
    "class XorGate(Gate):\n",
    "    def compute_output(self, wire_values):\n",
    "        return wire_values[self.inputs[0]] != wire_values[self.inputs[1]]\n",
    "\n",
    "def parse_input_file(file_path):\n",
    "    with open(file_path, 'r') as file:\n",
    "        lines = file.readlines()\n",
    "    \n",
    "    initial_values = {}\n",
    "    gate_connections = {}\n",
    "    \n",
    "    for line in lines:\n",
    "        parts = line.strip().split()\n",
    "        if len(parts) == 2:  # Initial value assignment\n",
    "            wire, value = parts\n",
    "            initial_values[wire] = int(value)\n",
    "        elif len(parts) == 5:  # Gate connection\n",
    "            input1, operation, input2, arrow, output = parts\n",
    "            gate_id = f\"{input1}_{operation}_{input2}\"\n",
    "            if operation == \"AND\":\n",
    "                gate = AndGate([input1, input2], [output])\n",
    "            elif operation == \"OR\":\n",
    "                gate = OrGate([input1, input2], [output])\n",
    "            elif operation == \"XOR\":\n",
    "                gate = XorGate([input1, input2], [output])\n",
    "            else:\n",
    "                raise ValueError(f\"Unknown operation: {operation}\")\n",
    "            gate_connections[gate_id] = gate\n",
    "        else:\n",
    "            raise ValueError(f\"Invalid line format: {line}\")\n",
    "    \n",
    "    return initial_values, gate_connections\n",
    "\n",
    "def main():\n",
    "    initial_values, gate_connections = parse_input_file('input.txt')\n",
    "    \n",
    "    # Initialize data structures\n",
    "    wire_values = initial_values.copy()\n",
    "    dependencies = defaultdict(list)\n",
    "    input_requirements = {}\n",
    "    \n",
    "    for gate in gate_connections.values():\n",
    "        input_requirements[gate] = len(gate.inputs)\n",
    "        for wire in gate.inputs:\n",
    "            if wire not in initial_values:\n",
    "                dependencies[wire].append(gate)\n",
    "    \n",
    "    # Queue for gates that are ready to compute (both inputs are available)\n",
    "    ready_gates = deque()\n",
    "    for gate in gate_connections.values():\n",
    "        if input_requirements[gate] == 0:\n",
    "            ready_gates.append(gate)\n",
    "    \n",
    "    while ready_gates:\n",
    "        current_gate = ready_gates.popleft()\n",
    "        # Compute output\n",
    "        output_value = current_gate.compute_output(wire_values)\n",
    "        for output_wire in current_gate.outputs:\n",
    "            wire_values[output_wire] = output_value\n",
    "            # Update dependencies\n",
    "            for dependent_gate in dependencies.get(output_wire, []):\n",
    "                input_requirements[dependent_gate] -= 1\n",
    "                if input_requirements[dependent_gate] == 0:\n",
    "                    ready_gates.append(dependent_gate)\n",
    "    \n",
    "    # Collect z-wires and form the binary number\n",
    "    z_wires = sorted([wire for wire in wire_values if wire.startswith('z')], key=lambda x: int(x[1:]))\n",
    "    binary_representation = ''.join(str(wire_values[wire]) for wire in z_wires)\n",
    "    decimal_output = int(binary_representation, 2)\n",
    "    print(decimal_output)\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    main()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "ename": "ValueError",
     "evalue": "Invalid line format: x00: 1",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mValueError\u001b[0m                                Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[4], line 91\u001b[0m\n\u001b[0;32m     88\u001b[0m     \u001b[38;5;28mprint\u001b[39m(decimal_output)\n\u001b[0;32m     90\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;18m__name__\u001b[39m \u001b[38;5;241m==\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m__main__\u001b[39m\u001b[38;5;124m\"\u001b[39m:\n\u001b[1;32m---> 91\u001b[0m     \u001b[43mmain\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n",
      "Cell \u001b[1;32mIn[4], line 53\u001b[0m, in \u001b[0;36mmain\u001b[1;34m()\u001b[0m\n\u001b[0;32m     52\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mmain\u001b[39m():\n\u001b[1;32m---> 53\u001b[0m     initial_values, gate_connections \u001b[38;5;241m=\u001b[39m \u001b[43mparse_input_file\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43minput.txt\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m)\u001b[49m\n\u001b[0;32m     55\u001b[0m     \u001b[38;5;66;03m# Initialize data structures\u001b[39;00m\n\u001b[0;32m     56\u001b[0m     wire_values \u001b[38;5;241m=\u001b[39m initial_values\u001b[38;5;241m.\u001b[39mcopy()\n",
      "Cell \u001b[1;32mIn[4], line 49\u001b[0m, in \u001b[0;36mparse_input_file\u001b[1;34m(file_path)\u001b[0m\n\u001b[0;32m     47\u001b[0m             gate_connections[gate_id] \u001b[38;5;241m=\u001b[39m gate\n\u001b[0;32m     48\u001b[0m         \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[1;32m---> 49\u001b[0m             \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mValueError\u001b[39;00m(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mInvalid line format: \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mline\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m     50\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m initial_values, gate_connections\n",
      "\u001b[1;31mValueError\u001b[0m: Invalid line format: x00: 1"
     ]
    }
   ],
   "source": [
    "from collections import deque, defaultdict\n",
    "\n",
    "class Gate:\n",
    "    def __init__(self, inputs, outputs):\n",
    "        self.inputs = inputs\n",
    "        self.outputs = outputs\n",
    "    \n",
    "    def compute_output(self, wire_values):\n",
    "        raise NotImplementedError(\"Subclasses should implement this method.\")\n",
    "\n",
    "class AndGate(Gate):\n",
    "    def compute_output(self, wire_values):\n",
    "        return wire_values[self.inputs[0]] and wire_values[self.inputs[1]]\n",
    "\n",
    "class OrGate(Gate):\n",
    "    def compute_output(self, wire_values):\n",
    "        return wire_values[self.inputs[0]] or wire_values[self.inputs[1]]\n",
    "\n",
    "class XorGate(Gate):\n",
    "    def compute_output(self, wire_values):\n",
    "        return wire_values[self.inputs[0]] != wire_values[self.inputs[1]]\n",
    "\n",
    "def parse_input_file(file_path):\n",
    "    initial_values = {}\n",
    "    gate_connections = {}\n",
    "    with open(file_path, 'r') as f:\n",
    "        for line in f:\n",
    "            line = line.strip()\n",
    "            if line.startswith('Set wire '):\n",
    "                # Parse initial wire values\n",
    "                wire_id, value = line[9:].split(' = ')\n",
    "                initial_values[wire_id] = int(value)\n",
    "            elif line.startswith('NOT '):\n",
    "                # Parse not gate\n",
    "                gate_id, input_wire = line[4:].split(' -> ')\n",
    "                gate = {'type': 'NOT', 'input': input_wire, 'output': gate_id}\n",
    "                gate_connections[gate_id] = gate\n",
    "            elif line.startswith('AND '):\n",
    "                # Parse and gate\n",
    "                gate_id, input_wires = line[4:].split(' -> ')\n",
    "                gate = {'type': 'AND', 'inputs': input_wires.split(', '), 'output': gate_id}\n",
    "                gate_connections[gate_id] = gate\n",
    "            elif line.startswith('OR '):\n",
    "                # Parse or gate\n",
    "                gate_id, input_wires = line[3:].split(' -> ')\n",
    "                gate = {'type': 'OR', 'inputs': input_wires.split(', '), 'output': gate_id}\n",
    "                gate_connections[gate_id] = gate\n",
    "            else:\n",
    "                raise ValueError(f\"Invalid line format: {line}\")\n",
    "    return initial_values, gate_connections\n",
    "\n",
    "def main():\n",
    "    initial_values, gate_connections = parse_input_file('input.txt')\n",
    "    \n",
    "    # Initialize data structures\n",
    "    wire_values = initial_values.copy()\n",
    "    dependencies = defaultdict(list)\n",
    "    input_requirements = {}\n",
    "    \n",
    "    for gate in gate_connections.values():\n",
    "        input_requirements[gate] = len(gate.inputs)\n",
    "        for wire in gate.inputs:\n",
    "            if wire not in initial_values:\n",
    "                dependencies[wire].append(gate)\n",
    "    \n",
    "    # Queue for gates that are ready to compute (both inputs are available)\n",
    "    ready_gates = deque()\n",
    "    for gate in gate_connections.values():\n",
    "        if input_requirements[gate] == 0:\n",
    "            ready_gates.append(gate)\n",
    "    \n",
    "    while ready_gates:\n",
    "        current_gate = ready_gates.popleft()\n",
    "        # Compute output\n",
    "        output_value = current_gate.compute_output(wire_values)\n",
    "        for output_wire in current_gate.outputs:\n",
    "            wire_values[output_wire] = output_value\n",
    "            # Update dependencies\n",
    "            for dependent_gate in dependencies.get(output_wire, []):\n",
    "                input_requirements[dependent_gate] -= 1\n",
    "                if input_requirements[dependent_gate] == 0:\n",
    "                    ready_gates.append(dependent_gate)\n",
    "    \n",
    "    # Collect z-wires and form the binary number\n",
    "    z_wires = sorted([wire for wire in wire_values if wire.startswith('z')], key=lambda x: int(x[1:]))\n",
    "    binary_representation = ''.join(str(wire_values[wire]) for wire in z_wires)\n",
    "    decimal_output = int(binary_representation, 2)\n",
    "    print(decimal_output)\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    main()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "ename": "IndexError",
     "evalue": "list index out of range",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mIndexError\u001b[0m                                Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[5], line 84\u001b[0m\n\u001b[0;32m     81\u001b[0m     \u001b[38;5;28mprint\u001b[39m(decimal_output)\n\u001b[0;32m     83\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;18m__name__\u001b[39m \u001b[38;5;241m==\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m__main__\u001b[39m\u001b[38;5;124m\"\u001b[39m:\n\u001b[1;32m---> 84\u001b[0m     \u001b[43mmain\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n",
      "Cell \u001b[1;32mIn[5], line 46\u001b[0m, in \u001b[0;36mmain\u001b[1;34m()\u001b[0m\n\u001b[0;32m     45\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mmain\u001b[39m():\n\u001b[1;32m---> 46\u001b[0m     initial_values, gate_connections \u001b[38;5;241m=\u001b[39m \u001b[43mparse_input_file\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43minput.txt\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m)\u001b[49m\n\u001b[0;32m     48\u001b[0m     \u001b[38;5;66;03m# Initialize data structures\u001b[39;00m\n\u001b[0;32m     49\u001b[0m     wire_values \u001b[38;5;241m=\u001b[39m initial_values\u001b[38;5;241m.\u001b[39mcopy()\n",
      "Cell \u001b[1;32mIn[5], line 42\u001b[0m, in \u001b[0;36mparse_input_file\u001b[1;34m(file_path)\u001b[0m\n\u001b[0;32m     40\u001b[0m         \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m line:  \u001b[38;5;66;03m# Blank line, separator\u001b[39;00m\n\u001b[0;32m     41\u001b[0m             \u001b[38;5;28;01mcontinue\u001b[39;00m\n\u001b[1;32m---> 42\u001b[0m         gate_connections[\u001b[43mline\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43msplit\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43m -> \u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m)\u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;241;43m1\u001b[39;49m\u001b[43m]\u001b[49m] \u001b[38;5;241m=\u001b[39m line\u001b[38;5;241m.\u001b[39msplit(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m -> \u001b[39m\u001b[38;5;124m'\u001b[39m)[\u001b[38;5;241m0\u001b[39m]\n\u001b[0;32m     43\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m initial_values, gate_connections\n",
      "\u001b[1;31mIndexError\u001b[0m: list index out of range"
     ]
    }
   ],
   "source": [
    "from collections import deque, defaultdict\n",
    "\n",
    "class Gate:\n",
    "    def __init__(self, inputs, outputs):\n",
    "        self.inputs = inputs\n",
    "        self.outputs = outputs\n",
    "    \n",
    "    def compute_output(self, wire_values):\n",
    "        raise NotImplementedError(\"Subclasses should implement this method.\")\n",
    "\n",
    "class AndGate(Gate):\n",
    "    def compute_output(self, wire_values):\n",
    "        return wire_values[self.inputs[0]] and wire_values[self.inputs[1]]\n",
    "\n",
    "class OrGate(Gate):\n",
    "    def compute_output(self, wire_values):\n",
    "        return wire_values[self.inputs[0]] or wire_values[self.inputs[1]]\n",
    "\n",
    "class XorGate(Gate):\n",
    "    def compute_output(self, wire_values):\n",
    "        return wire_values[self.inputs[0]] != wire_values[self.inputs[1]]\n",
    "\n",
    "def parse_input_file(file_path):\n",
    "    initial_values = {}\n",
    "    gate_connections = {}\n",
    "    with open(file_path, 'r') as f:\n",
    "        lines = f.readlines()\n",
    "        # Parse initial values\n",
    "        for line in lines:\n",
    "            line = line.strip()\n",
    "            if line:\n",
    "                if '->' in line:  # gate connection\n",
    "                    continue\n",
    "                wire_id, value = line.split(':')\n",
    "                initial_values[wire_id.strip()] = int(value.strip())\n",
    "        \n",
    "        # Parse gate connections\n",
    "        for line in lines:\n",
    "            line = line.strip()\n",
    "            if not line:  # Blank line, separator\n",
    "                continue\n",
    "            gate_connections[line.split(' -> ')[1]] = line.split(' -> ')[0]\n",
    "    return initial_values, gate_connections\n",
    "\n",
    "def main():\n",
    "    initial_values, gate_connections = parse_input_file('input.txt')\n",
    "    \n",
    "    # Initialize data structures\n",
    "    wire_values = initial_values.copy()\n",
    "    dependencies = defaultdict(list)\n",
    "    input_requirements = {}\n",
    "    \n",
    "    for gate in gate_connections.values():\n",
    "        input_requirements[gate] = len(gate.inputs)\n",
    "        for wire in gate.inputs:\n",
    "            if wire not in initial_values:\n",
    "                dependencies[wire].append(gate)\n",
    "    \n",
    "    # Queue for gates that are ready to compute (both inputs are available)\n",
    "    ready_gates = deque()\n",
    "    for gate in gate_connections.values():\n",
    "        if input_requirements[gate] == 0:\n",
    "            ready_gates.append(gate)\n",
    "    \n",
    "    while ready_gates:\n",
    "        current_gate = ready_gates.popleft()\n",
    "        # Compute output\n",
    "        output_value = current_gate.compute_output(wire_values)\n",
    "        for output_wire in current_gate.outputs:\n",
    "            wire_values[output_wire] = output_value\n",
    "            # Update dependencies\n",
    "            for dependent_gate in dependencies.get(output_wire, []):\n",
    "                input_requirements[dependent_gate] -= 1\n",
    "                if input_requirements[dependent_gate] == 0:\n",
    "                    ready_gates.append(dependent_gate)\n",
    "    \n",
    "    # Collect z-wires and form the binary number\n",
    "    z_wires = sorted([wire for wire in wire_values if wire.startswith('z')], key=lambda x: int(x[1:]))\n",
    "    binary_representation = ''.join(str(wire_values[wire]) for wire in z_wires)\n",
    "    decimal_output = int(binary_representation, 2)\n",
    "    print(decimal_output)\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    main()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Part 2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
