   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"_reset_hardware.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.__reset_hardware,"ax",%progbits
  20              		.align	2
  21              		.weak	__reset_hardware
  22              		.thumb
  23              		.thumb_func
  25              	__reset_hardware:
  26              	.LFB126:
  27              		.file 1 "../system/src/cortexm/_reset_hardware.c"
   1:../system/src/cortexm/_reset_hardware.c **** /*
   2:../system/src/cortexm/_reset_hardware.c ****  * This file is part of the ÂµOS++ distribution.
   3:../system/src/cortexm/_reset_hardware.c ****  *   (https://github.com/micro-os-plus)
   4:../system/src/cortexm/_reset_hardware.c ****  * Copyright (c) 2014 Liviu Ionescu.
   5:../system/src/cortexm/_reset_hardware.c ****  *
   6:../system/src/cortexm/_reset_hardware.c ****  * Permission is hereby granted, free of charge, to any person
   7:../system/src/cortexm/_reset_hardware.c ****  * obtaining a copy of this software and associated documentation
   8:../system/src/cortexm/_reset_hardware.c ****  * files (the "Software"), to deal in the Software without
   9:../system/src/cortexm/_reset_hardware.c ****  * restriction, including without limitation the rights to use,
  10:../system/src/cortexm/_reset_hardware.c ****  * copy, modify, merge, publish, distribute, sublicense, and/or
  11:../system/src/cortexm/_reset_hardware.c ****  * sell copies of the Software, and to permit persons to whom
  12:../system/src/cortexm/_reset_hardware.c ****  * the Software is furnished to do so, subject to the following
  13:../system/src/cortexm/_reset_hardware.c ****  * conditions:
  14:../system/src/cortexm/_reset_hardware.c ****  *
  15:../system/src/cortexm/_reset_hardware.c ****  * The above copyright notice and this permission notice shall be
  16:../system/src/cortexm/_reset_hardware.c ****  * included in all copies or substantial portions of the Software.
  17:../system/src/cortexm/_reset_hardware.c ****  *
  18:../system/src/cortexm/_reset_hardware.c ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  19:../system/src/cortexm/_reset_hardware.c ****  * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
  20:../system/src/cortexm/_reset_hardware.c ****  * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  21:../system/src/cortexm/_reset_hardware.c ****  * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
  22:../system/src/cortexm/_reset_hardware.c ****  * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
  23:../system/src/cortexm/_reset_hardware.c ****  * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  24:../system/src/cortexm/_reset_hardware.c ****  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  25:../system/src/cortexm/_reset_hardware.c ****  * OTHER DEALINGS IN THE SOFTWARE.
  26:../system/src/cortexm/_reset_hardware.c ****  */
  27:../system/src/cortexm/_reset_hardware.c **** 
  28:../system/src/cortexm/_reset_hardware.c **** // ----------------------------------------------------------------------------
  29:../system/src/cortexm/_reset_hardware.c **** 
  30:../system/src/cortexm/_reset_hardware.c **** #include "cmsis_device.h"
  31:../system/src/cortexm/_reset_hardware.c **** 
  32:../system/src/cortexm/_reset_hardware.c **** // ----------------------------------------------------------------------------
  33:../system/src/cortexm/_reset_hardware.c **** 
  34:../system/src/cortexm/_reset_hardware.c **** extern void
  35:../system/src/cortexm/_reset_hardware.c **** __attribute__((noreturn))
  36:../system/src/cortexm/_reset_hardware.c **** NVIC_SystemReset(void);
  37:../system/src/cortexm/_reset_hardware.c **** 
  38:../system/src/cortexm/_reset_hardware.c **** // ----------------------------------------------------------------------------
  39:../system/src/cortexm/_reset_hardware.c **** 
  40:../system/src/cortexm/_reset_hardware.c **** // Forward declarations
  41:../system/src/cortexm/_reset_hardware.c **** 
  42:../system/src/cortexm/_reset_hardware.c **** void
  43:../system/src/cortexm/_reset_hardware.c **** __reset_hardware(void);
  44:../system/src/cortexm/_reset_hardware.c **** 
  45:../system/src/cortexm/_reset_hardware.c **** // ----------------------------------------------------------------------------
  46:../system/src/cortexm/_reset_hardware.c **** 
  47:../system/src/cortexm/_reset_hardware.c **** // This is the default hardware reset routine; it can be
  48:../system/src/cortexm/_reset_hardware.c **** // redefined in the application for more complex applications.
  49:../system/src/cortexm/_reset_hardware.c **** //
  50:../system/src/cortexm/_reset_hardware.c **** // Called from _exit().
  51:../system/src/cortexm/_reset_hardware.c **** 
  52:../system/src/cortexm/_reset_hardware.c **** void
  53:../system/src/cortexm/_reset_hardware.c **** __attribute__((weak,noreturn))
  54:../system/src/cortexm/_reset_hardware.c **** __reset_hardware()
  55:../system/src/cortexm/_reset_hardware.c **** {
  28              		.loc 1 55 0
  29              		.cfi_startproc
  30              		@ Volatile: function does not return.
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.LBB16:
  35              	.LBB17:
  36              	.LBB18:
  37              	.LBB19:
  38              		.file 2 "../system/include/cmsis/cmsis_gcc.h"
   1:../system/include/cmsis/cmsis_gcc.h **** /**************************************************************************//**
   2:../system/include/cmsis/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../system/include/cmsis/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:../system/include/cmsis/cmsis_gcc.h ****  * @version  V4.30
   5:../system/include/cmsis/cmsis_gcc.h ****  * @date     20. October 2015
   6:../system/include/cmsis/cmsis_gcc.h ****  ******************************************************************************/
   7:../system/include/cmsis/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../system/include/cmsis/cmsis_gcc.h **** 
   9:../system/include/cmsis/cmsis_gcc.h ****    All rights reserved.
  10:../system/include/cmsis/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:../system/include/cmsis/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:../system/include/cmsis/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:../system/include/cmsis/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:../system/include/cmsis/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../system/include/cmsis/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:../system/include/cmsis/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:../system/include/cmsis/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../system/include/cmsis/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:../system/include/cmsis/cmsis_gcc.h ****      specific prior written permission.
  20:../system/include/cmsis/cmsis_gcc.h ****    *
  21:../system/include/cmsis/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../system/include/cmsis/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../system/include/cmsis/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../system/include/cmsis/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../system/include/cmsis/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../system/include/cmsis/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../system/include/cmsis/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../system/include/cmsis/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../system/include/cmsis/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../system/include/cmsis/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../system/include/cmsis/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../system/include/cmsis/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:../system/include/cmsis/cmsis_gcc.h **** 
  34:../system/include/cmsis/cmsis_gcc.h **** 
  35:../system/include/cmsis/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:../system/include/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:../system/include/cmsis/cmsis_gcc.h **** 
  38:../system/include/cmsis/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:../system/include/cmsis/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:../system/include/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:../system/include/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:../system/include/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:../system/include/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:../system/include/cmsis/cmsis_gcc.h **** #endif
  45:../system/include/cmsis/cmsis_gcc.h **** 
  46:../system/include/cmsis/cmsis_gcc.h **** 
  47:../system/include/cmsis/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:../system/include/cmsis/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:../system/include/cmsis/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:../system/include/cmsis/cmsis_gcc.h ****   @{
  51:../system/include/cmsis/cmsis_gcc.h ****  */
  52:../system/include/cmsis/cmsis_gcc.h **** 
  53:../system/include/cmsis/cmsis_gcc.h **** /**
  54:../system/include/cmsis/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:../system/include/cmsis/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:../system/include/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:../system/include/cmsis/cmsis_gcc.h ****  */
  58:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:../system/include/cmsis/cmsis_gcc.h **** {
  60:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:../system/include/cmsis/cmsis_gcc.h **** }
  62:../system/include/cmsis/cmsis_gcc.h **** 
  63:../system/include/cmsis/cmsis_gcc.h **** 
  64:../system/include/cmsis/cmsis_gcc.h **** /**
  65:../system/include/cmsis/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:../system/include/cmsis/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:../system/include/cmsis/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:../system/include/cmsis/cmsis_gcc.h ****  */
  69:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:../system/include/cmsis/cmsis_gcc.h **** {
  71:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:../system/include/cmsis/cmsis_gcc.h **** }
  73:../system/include/cmsis/cmsis_gcc.h **** 
  74:../system/include/cmsis/cmsis_gcc.h **** 
  75:../system/include/cmsis/cmsis_gcc.h **** /**
  76:../system/include/cmsis/cmsis_gcc.h ****   \brief   Get Control Register
  77:../system/include/cmsis/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:../system/include/cmsis/cmsis_gcc.h ****   \return               Control Register value
  79:../system/include/cmsis/cmsis_gcc.h ****  */
  80:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:../system/include/cmsis/cmsis_gcc.h **** {
  82:../system/include/cmsis/cmsis_gcc.h ****   uint32_t result;
  83:../system/include/cmsis/cmsis_gcc.h **** 
  84:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:../system/include/cmsis/cmsis_gcc.h ****   return(result);
  86:../system/include/cmsis/cmsis_gcc.h **** }
  87:../system/include/cmsis/cmsis_gcc.h **** 
  88:../system/include/cmsis/cmsis_gcc.h **** 
  89:../system/include/cmsis/cmsis_gcc.h **** /**
  90:../system/include/cmsis/cmsis_gcc.h ****   \brief   Set Control Register
  91:../system/include/cmsis/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:../system/include/cmsis/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:../system/include/cmsis/cmsis_gcc.h ****  */
  94:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:../system/include/cmsis/cmsis_gcc.h **** {
  96:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:../system/include/cmsis/cmsis_gcc.h **** }
  98:../system/include/cmsis/cmsis_gcc.h **** 
  99:../system/include/cmsis/cmsis_gcc.h **** 
 100:../system/include/cmsis/cmsis_gcc.h **** /**
 101:../system/include/cmsis/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:../system/include/cmsis/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:../system/include/cmsis/cmsis_gcc.h ****   \return               IPSR Register value
 104:../system/include/cmsis/cmsis_gcc.h ****  */
 105:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:../system/include/cmsis/cmsis_gcc.h **** {
 107:../system/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 108:../system/include/cmsis/cmsis_gcc.h **** 
 109:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 111:../system/include/cmsis/cmsis_gcc.h **** }
 112:../system/include/cmsis/cmsis_gcc.h **** 
 113:../system/include/cmsis/cmsis_gcc.h **** 
 114:../system/include/cmsis/cmsis_gcc.h **** /**
 115:../system/include/cmsis/cmsis_gcc.h ****   \brief   Get APSR Register
 116:../system/include/cmsis/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:../system/include/cmsis/cmsis_gcc.h ****   \return               APSR Register value
 118:../system/include/cmsis/cmsis_gcc.h ****  */
 119:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:../system/include/cmsis/cmsis_gcc.h **** {
 121:../system/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 122:../system/include/cmsis/cmsis_gcc.h **** 
 123:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 125:../system/include/cmsis/cmsis_gcc.h **** }
 126:../system/include/cmsis/cmsis_gcc.h **** 
 127:../system/include/cmsis/cmsis_gcc.h **** 
 128:../system/include/cmsis/cmsis_gcc.h **** /**
 129:../system/include/cmsis/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:../system/include/cmsis/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:../system/include/cmsis/cmsis_gcc.h **** 
 132:../system/include/cmsis/cmsis_gcc.h ****     \return               xPSR Register value
 133:../system/include/cmsis/cmsis_gcc.h ****  */
 134:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:../system/include/cmsis/cmsis_gcc.h **** {
 136:../system/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 137:../system/include/cmsis/cmsis_gcc.h **** 
 138:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 140:../system/include/cmsis/cmsis_gcc.h **** }
 141:../system/include/cmsis/cmsis_gcc.h **** 
 142:../system/include/cmsis/cmsis_gcc.h **** 
 143:../system/include/cmsis/cmsis_gcc.h **** /**
 144:../system/include/cmsis/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:../system/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:../system/include/cmsis/cmsis_gcc.h ****   \return               PSP Register value
 147:../system/include/cmsis/cmsis_gcc.h ****  */
 148:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:../system/include/cmsis/cmsis_gcc.h **** {
 150:../system/include/cmsis/cmsis_gcc.h ****   register uint32_t result;
 151:../system/include/cmsis/cmsis_gcc.h **** 
 152:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 154:../system/include/cmsis/cmsis_gcc.h **** }
 155:../system/include/cmsis/cmsis_gcc.h **** 
 156:../system/include/cmsis/cmsis_gcc.h **** 
 157:../system/include/cmsis/cmsis_gcc.h **** /**
 158:../system/include/cmsis/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:../system/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:../system/include/cmsis/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:../system/include/cmsis/cmsis_gcc.h ****  */
 162:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:../system/include/cmsis/cmsis_gcc.h **** {
 164:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:../system/include/cmsis/cmsis_gcc.h **** }
 166:../system/include/cmsis/cmsis_gcc.h **** 
 167:../system/include/cmsis/cmsis_gcc.h **** 
 168:../system/include/cmsis/cmsis_gcc.h **** /**
 169:../system/include/cmsis/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:../system/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:../system/include/cmsis/cmsis_gcc.h ****   \return               MSP Register value
 172:../system/include/cmsis/cmsis_gcc.h ****  */
 173:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:../system/include/cmsis/cmsis_gcc.h **** {
 175:../system/include/cmsis/cmsis_gcc.h ****   register uint32_t result;
 176:../system/include/cmsis/cmsis_gcc.h **** 
 177:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 179:../system/include/cmsis/cmsis_gcc.h **** }
 180:../system/include/cmsis/cmsis_gcc.h **** 
 181:../system/include/cmsis/cmsis_gcc.h **** 
 182:../system/include/cmsis/cmsis_gcc.h **** /**
 183:../system/include/cmsis/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:../system/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:../system/include/cmsis/cmsis_gcc.h **** 
 186:../system/include/cmsis/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:../system/include/cmsis/cmsis_gcc.h ****  */
 188:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:../system/include/cmsis/cmsis_gcc.h **** {
 190:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:../system/include/cmsis/cmsis_gcc.h **** }
 192:../system/include/cmsis/cmsis_gcc.h **** 
 193:../system/include/cmsis/cmsis_gcc.h **** 
 194:../system/include/cmsis/cmsis_gcc.h **** /**
 195:../system/include/cmsis/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:../system/include/cmsis/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:../system/include/cmsis/cmsis_gcc.h ****   \return               Priority Mask value
 198:../system/include/cmsis/cmsis_gcc.h ****  */
 199:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:../system/include/cmsis/cmsis_gcc.h **** {
 201:../system/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 202:../system/include/cmsis/cmsis_gcc.h **** 
 203:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 205:../system/include/cmsis/cmsis_gcc.h **** }
 206:../system/include/cmsis/cmsis_gcc.h **** 
 207:../system/include/cmsis/cmsis_gcc.h **** 
 208:../system/include/cmsis/cmsis_gcc.h **** /**
 209:../system/include/cmsis/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:../system/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:../system/include/cmsis/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:../system/include/cmsis/cmsis_gcc.h ****  */
 213:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:../system/include/cmsis/cmsis_gcc.h **** {
 215:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:../system/include/cmsis/cmsis_gcc.h **** }
 217:../system/include/cmsis/cmsis_gcc.h **** 
 218:../system/include/cmsis/cmsis_gcc.h **** 
 219:../system/include/cmsis/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:../system/include/cmsis/cmsis_gcc.h **** 
 221:../system/include/cmsis/cmsis_gcc.h **** /**
 222:../system/include/cmsis/cmsis_gcc.h ****   \brief   Enable FIQ
 223:../system/include/cmsis/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:../system/include/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:../system/include/cmsis/cmsis_gcc.h ****  */
 226:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:../system/include/cmsis/cmsis_gcc.h **** {
 228:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:../system/include/cmsis/cmsis_gcc.h **** }
 230:../system/include/cmsis/cmsis_gcc.h **** 
 231:../system/include/cmsis/cmsis_gcc.h **** 
 232:../system/include/cmsis/cmsis_gcc.h **** /**
 233:../system/include/cmsis/cmsis_gcc.h ****   \brief   Disable FIQ
 234:../system/include/cmsis/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:../system/include/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:../system/include/cmsis/cmsis_gcc.h ****  */
 237:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:../system/include/cmsis/cmsis_gcc.h **** {
 239:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:../system/include/cmsis/cmsis_gcc.h **** }
 241:../system/include/cmsis/cmsis_gcc.h **** 
 242:../system/include/cmsis/cmsis_gcc.h **** 
 243:../system/include/cmsis/cmsis_gcc.h **** /**
 244:../system/include/cmsis/cmsis_gcc.h ****   \brief   Get Base Priority
 245:../system/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:../system/include/cmsis/cmsis_gcc.h ****   \return               Base Priority register value
 247:../system/include/cmsis/cmsis_gcc.h ****  */
 248:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:../system/include/cmsis/cmsis_gcc.h **** {
 250:../system/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 251:../system/include/cmsis/cmsis_gcc.h **** 
 252:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 254:../system/include/cmsis/cmsis_gcc.h **** }
 255:../system/include/cmsis/cmsis_gcc.h **** 
 256:../system/include/cmsis/cmsis_gcc.h **** 
 257:../system/include/cmsis/cmsis_gcc.h **** /**
 258:../system/include/cmsis/cmsis_gcc.h ****   \brief   Set Base Priority
 259:../system/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:../system/include/cmsis/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:../system/include/cmsis/cmsis_gcc.h ****  */
 262:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:../system/include/cmsis/cmsis_gcc.h **** {
 264:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:../system/include/cmsis/cmsis_gcc.h **** }
 266:../system/include/cmsis/cmsis_gcc.h **** 
 267:../system/include/cmsis/cmsis_gcc.h **** 
 268:../system/include/cmsis/cmsis_gcc.h **** /**
 269:../system/include/cmsis/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:../system/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:../system/include/cmsis/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:../system/include/cmsis/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:../system/include/cmsis/cmsis_gcc.h ****  */
 274:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:../system/include/cmsis/cmsis_gcc.h **** {
 276:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:../system/include/cmsis/cmsis_gcc.h **** }
 278:../system/include/cmsis/cmsis_gcc.h **** 
 279:../system/include/cmsis/cmsis_gcc.h **** 
 280:../system/include/cmsis/cmsis_gcc.h **** /**
 281:../system/include/cmsis/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:../system/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:../system/include/cmsis/cmsis_gcc.h ****   \return               Fault Mask register value
 284:../system/include/cmsis/cmsis_gcc.h ****  */
 285:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:../system/include/cmsis/cmsis_gcc.h **** {
 287:../system/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 288:../system/include/cmsis/cmsis_gcc.h **** 
 289:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 291:../system/include/cmsis/cmsis_gcc.h **** }
 292:../system/include/cmsis/cmsis_gcc.h **** 
 293:../system/include/cmsis/cmsis_gcc.h **** 
 294:../system/include/cmsis/cmsis_gcc.h **** /**
 295:../system/include/cmsis/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:../system/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:../system/include/cmsis/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:../system/include/cmsis/cmsis_gcc.h ****  */
 299:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:../system/include/cmsis/cmsis_gcc.h **** {
 301:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:../system/include/cmsis/cmsis_gcc.h **** }
 303:../system/include/cmsis/cmsis_gcc.h **** 
 304:../system/include/cmsis/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:../system/include/cmsis/cmsis_gcc.h **** 
 306:../system/include/cmsis/cmsis_gcc.h **** 
 307:../system/include/cmsis/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:../system/include/cmsis/cmsis_gcc.h **** 
 309:../system/include/cmsis/cmsis_gcc.h **** /**
 310:../system/include/cmsis/cmsis_gcc.h ****   \brief   Get FPSCR
 311:../system/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:../system/include/cmsis/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:../system/include/cmsis/cmsis_gcc.h ****  */
 314:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:../system/include/cmsis/cmsis_gcc.h **** {
 316:../system/include/cmsis/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:../system/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 318:../system/include/cmsis/cmsis_gcc.h **** 
 319:../system/include/cmsis/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("");
 321:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("");
 323:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 324:../system/include/cmsis/cmsis_gcc.h **** #else
 325:../system/include/cmsis/cmsis_gcc.h ****    return(0);
 326:../system/include/cmsis/cmsis_gcc.h **** #endif
 327:../system/include/cmsis/cmsis_gcc.h **** }
 328:../system/include/cmsis/cmsis_gcc.h **** 
 329:../system/include/cmsis/cmsis_gcc.h **** 
 330:../system/include/cmsis/cmsis_gcc.h **** /**
 331:../system/include/cmsis/cmsis_gcc.h ****   \brief   Set FPSCR
 332:../system/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:../system/include/cmsis/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:../system/include/cmsis/cmsis_gcc.h ****  */
 335:../system/include/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:../system/include/cmsis/cmsis_gcc.h **** {
 337:../system/include/cmsis/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:../system/include/cmsis/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("");
 340:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("");
 342:../system/include/cmsis/cmsis_gcc.h **** #endif
 343:../system/include/cmsis/cmsis_gcc.h **** }
 344:../system/include/cmsis/cmsis_gcc.h **** 
 345:../system/include/cmsis/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:../system/include/cmsis/cmsis_gcc.h **** 
 347:../system/include/cmsis/cmsis_gcc.h **** 
 348:../system/include/cmsis/cmsis_gcc.h **** 
 349:../system/include/cmsis/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:../system/include/cmsis/cmsis_gcc.h **** 
 351:../system/include/cmsis/cmsis_gcc.h **** 
 352:../system/include/cmsis/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:../system/include/cmsis/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:../system/include/cmsis/cmsis_gcc.h ****   Access to dedicated instructions
 355:../system/include/cmsis/cmsis_gcc.h ****   @{
 356:../system/include/cmsis/cmsis_gcc.h **** */
 357:../system/include/cmsis/cmsis_gcc.h **** 
 358:../system/include/cmsis/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:../system/include/cmsis/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:../system/include/cmsis/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:../system/include/cmsis/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:../system/include/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:../system/include/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:../system/include/cmsis/cmsis_gcc.h **** #else
 365:../system/include/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:../system/include/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:../system/include/cmsis/cmsis_gcc.h **** #endif
 368:../system/include/cmsis/cmsis_gcc.h **** 
 369:../system/include/cmsis/cmsis_gcc.h **** /**
 370:../system/include/cmsis/cmsis_gcc.h ****   \brief   No Operation
 371:../system/include/cmsis/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:../system/include/cmsis/cmsis_gcc.h ****  */
 373:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:../system/include/cmsis/cmsis_gcc.h **** {
 375:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:../system/include/cmsis/cmsis_gcc.h **** }
 377:../system/include/cmsis/cmsis_gcc.h **** 
 378:../system/include/cmsis/cmsis_gcc.h **** 
 379:../system/include/cmsis/cmsis_gcc.h **** /**
 380:../system/include/cmsis/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:../system/include/cmsis/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:../system/include/cmsis/cmsis_gcc.h ****  */
 383:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:../system/include/cmsis/cmsis_gcc.h **** {
 385:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:../system/include/cmsis/cmsis_gcc.h **** }
 387:../system/include/cmsis/cmsis_gcc.h **** 
 388:../system/include/cmsis/cmsis_gcc.h **** 
 389:../system/include/cmsis/cmsis_gcc.h **** /**
 390:../system/include/cmsis/cmsis_gcc.h ****   \brief   Wait For Event
 391:../system/include/cmsis/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:../system/include/cmsis/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:../system/include/cmsis/cmsis_gcc.h ****  */
 394:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:../system/include/cmsis/cmsis_gcc.h **** {
 396:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:../system/include/cmsis/cmsis_gcc.h **** }
 398:../system/include/cmsis/cmsis_gcc.h **** 
 399:../system/include/cmsis/cmsis_gcc.h **** 
 400:../system/include/cmsis/cmsis_gcc.h **** /**
 401:../system/include/cmsis/cmsis_gcc.h ****   \brief   Send Event
 402:../system/include/cmsis/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:../system/include/cmsis/cmsis_gcc.h ****  */
 404:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:../system/include/cmsis/cmsis_gcc.h **** {
 406:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:../system/include/cmsis/cmsis_gcc.h **** }
 408:../system/include/cmsis/cmsis_gcc.h **** 
 409:../system/include/cmsis/cmsis_gcc.h **** 
 410:../system/include/cmsis/cmsis_gcc.h **** /**
 411:../system/include/cmsis/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:../system/include/cmsis/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:../system/include/cmsis/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:../system/include/cmsis/cmsis_gcc.h ****            after the instruction has been completed.
 415:../system/include/cmsis/cmsis_gcc.h ****  */
 416:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:../system/include/cmsis/cmsis_gcc.h **** {
 418:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:../system/include/cmsis/cmsis_gcc.h **** }
 420:../system/include/cmsis/cmsis_gcc.h **** 
 421:../system/include/cmsis/cmsis_gcc.h **** 
 422:../system/include/cmsis/cmsis_gcc.h **** /**
 423:../system/include/cmsis/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:../system/include/cmsis/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:../system/include/cmsis/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:../system/include/cmsis/cmsis_gcc.h ****  */
 427:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:../system/include/cmsis/cmsis_gcc.h **** {
 429:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  39              		.loc 2 429 0
  40              		.syntax unified
  41              	@ 429 "../system/include/cmsis/cmsis_gcc.h" 1
  42 0000 BFF34F8F 		dsb 0xF
  43              	@ 0 "" 2
  44              		.thumb
  45              		.syntax unified
  46              	.LBE19:
  47              	.LBE18:
  48              		.file 3 "../system/include/cmsis/core_cm4.h"
   1:../system/include/cmsis/core_cm4.h **** /**************************************************************************//**
   2:../system/include/cmsis/core_cm4.h ****  * @file     core_cm4.h
   3:../system/include/cmsis/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../system/include/cmsis/core_cm4.h ****  * @version  V4.30
   5:../system/include/cmsis/core_cm4.h ****  * @date     20. October 2015
   6:../system/include/cmsis/core_cm4.h ****  ******************************************************************************/
   7:../system/include/cmsis/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../system/include/cmsis/core_cm4.h **** 
   9:../system/include/cmsis/core_cm4.h ****    All rights reserved.
  10:../system/include/cmsis/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:../system/include/cmsis/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:../system/include/cmsis/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:../system/include/cmsis/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:../system/include/cmsis/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../system/include/cmsis/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:../system/include/cmsis/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:../system/include/cmsis/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../system/include/cmsis/core_cm4.h ****      to endorse or promote products derived from this software without
  19:../system/include/cmsis/core_cm4.h ****      specific prior written permission.
  20:../system/include/cmsis/core_cm4.h ****    *
  21:../system/include/cmsis/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../system/include/cmsis/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../system/include/cmsis/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../system/include/cmsis/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../system/include/cmsis/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../system/include/cmsis/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../system/include/cmsis/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../system/include/cmsis/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../system/include/cmsis/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../system/include/cmsis/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../system/include/cmsis/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../system/include/cmsis/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:../system/include/cmsis/core_cm4.h **** 
  34:../system/include/cmsis/core_cm4.h **** 
  35:../system/include/cmsis/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:../system/include/cmsis/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:../system/include/cmsis/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:../system/include/cmsis/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:../system/include/cmsis/core_cm4.h **** #endif
  40:../system/include/cmsis/core_cm4.h **** 
  41:../system/include/cmsis/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:../system/include/cmsis/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:../system/include/cmsis/core_cm4.h **** 
  44:../system/include/cmsis/core_cm4.h **** // [ILG]
  45:../system/include/cmsis/core_cm4.h **** #if defined ( __GNUC__ )
  46:../system/include/cmsis/core_cm4.h **** #pragma GCC diagnostic push
  47:../system/include/cmsis/core_cm4.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  48:../system/include/cmsis/core_cm4.h **** #pragma GCC diagnostic ignored "-Wconversion"
  49:../system/include/cmsis/core_cm4.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  50:../system/include/cmsis/core_cm4.h **** #endif
  51:../system/include/cmsis/core_cm4.h **** 
  52:../system/include/cmsis/core_cm4.h **** #include <stdint.h>
  53:../system/include/cmsis/core_cm4.h **** 
  54:../system/include/cmsis/core_cm4.h **** #ifdef __cplusplus
  55:../system/include/cmsis/core_cm4.h ****  extern "C" {
  56:../system/include/cmsis/core_cm4.h **** #endif
  57:../system/include/cmsis/core_cm4.h **** 
  58:../system/include/cmsis/core_cm4.h **** /**
  59:../system/include/cmsis/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  60:../system/include/cmsis/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  61:../system/include/cmsis/core_cm4.h **** 
  62:../system/include/cmsis/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  63:../system/include/cmsis/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  64:../system/include/cmsis/core_cm4.h **** 
  65:../system/include/cmsis/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  66:../system/include/cmsis/core_cm4.h ****      Unions are used for effective representation of core registers.
  67:../system/include/cmsis/core_cm4.h **** 
  68:../system/include/cmsis/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  69:../system/include/cmsis/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  70:../system/include/cmsis/core_cm4.h ****  */
  71:../system/include/cmsis/core_cm4.h **** 
  72:../system/include/cmsis/core_cm4.h **** 
  73:../system/include/cmsis/core_cm4.h **** /*******************************************************************************
  74:../system/include/cmsis/core_cm4.h ****  *                 CMSIS definitions
  75:../system/include/cmsis/core_cm4.h ****  ******************************************************************************/
  76:../system/include/cmsis/core_cm4.h **** /**
  77:../system/include/cmsis/core_cm4.h ****   \ingroup Cortex_M4
  78:../system/include/cmsis/core_cm4.h ****   @{
  79:../system/include/cmsis/core_cm4.h ****  */
  80:../system/include/cmsis/core_cm4.h **** 
  81:../system/include/cmsis/core_cm4.h **** /*  CMSIS CM4 definitions */
  82:../system/include/cmsis/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  83:../system/include/cmsis/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  84:../system/include/cmsis/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  85:../system/include/cmsis/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  86:../system/include/cmsis/core_cm4.h **** 
  87:../system/include/cmsis/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  88:../system/include/cmsis/core_cm4.h **** 
  89:../system/include/cmsis/core_cm4.h **** 
  90:../system/include/cmsis/core_cm4.h **** #if   defined ( __CC_ARM )
  91:../system/include/cmsis/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  92:../system/include/cmsis/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  93:../system/include/cmsis/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  94:../system/include/cmsis/core_cm4.h **** 
  95:../system/include/cmsis/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  96:../system/include/cmsis/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  97:../system/include/cmsis/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  98:../system/include/cmsis/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  99:../system/include/cmsis/core_cm4.h **** 
 100:../system/include/cmsis/core_cm4.h **** #elif defined ( __GNUC__ )
 101:../system/include/cmsis/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 102:../system/include/cmsis/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 103:../system/include/cmsis/core_cm4.h ****   #define __STATIC_INLINE  static inline
 104:../system/include/cmsis/core_cm4.h **** 
 105:../system/include/cmsis/core_cm4.h **** #elif defined ( __ICCARM__ )
 106:../system/include/cmsis/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
 107:../system/include/cmsis/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 108:../system/include/cmsis/core_cm4.h ****   #define __STATIC_INLINE  static inline
 109:../system/include/cmsis/core_cm4.h **** 
 110:../system/include/cmsis/core_cm4.h **** #elif defined ( __TMS470__ )
 111:../system/include/cmsis/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 112:../system/include/cmsis/core_cm4.h ****   #define __STATIC_INLINE  static inline
 113:../system/include/cmsis/core_cm4.h **** 
 114:../system/include/cmsis/core_cm4.h **** #elif defined ( __TASKING__ )
 115:../system/include/cmsis/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 116:../system/include/cmsis/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 117:../system/include/cmsis/core_cm4.h ****   #define __STATIC_INLINE  static inline
 118:../system/include/cmsis/core_cm4.h **** 
 119:../system/include/cmsis/core_cm4.h **** #elif defined ( __CSMC__ )
 120:../system/include/cmsis/core_cm4.h ****   #define __packed
 121:../system/include/cmsis/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 122:../system/include/cmsis/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 123:../system/include/cmsis/core_cm4.h ****   #define __STATIC_INLINE  static inline
 124:../system/include/cmsis/core_cm4.h **** 
 125:../system/include/cmsis/core_cm4.h **** #else
 126:../system/include/cmsis/core_cm4.h ****   #error Unknown compiler
 127:../system/include/cmsis/core_cm4.h **** #endif
 128:../system/include/cmsis/core_cm4.h **** 
 129:../system/include/cmsis/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 130:../system/include/cmsis/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 131:../system/include/cmsis/core_cm4.h **** */
 132:../system/include/cmsis/core_cm4.h **** #if defined ( __CC_ARM )
 133:../system/include/cmsis/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 134:../system/include/cmsis/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 135:../system/include/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 136:../system/include/cmsis/core_cm4.h ****     #else
 137:../system/include/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 138:../system/include/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 139:../system/include/cmsis/core_cm4.h ****     #endif
 140:../system/include/cmsis/core_cm4.h ****   #else
 141:../system/include/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 142:../system/include/cmsis/core_cm4.h ****   #endif
 143:../system/include/cmsis/core_cm4.h **** 
 144:../system/include/cmsis/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 145:../system/include/cmsis/core_cm4.h ****   #if defined __ARM_PCS_VFP
 146:../system/include/cmsis/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 147:../system/include/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 148:../system/include/cmsis/core_cm4.h ****     #else
 149:../system/include/cmsis/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 150:../system/include/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 151:../system/include/cmsis/core_cm4.h ****     #endif
 152:../system/include/cmsis/core_cm4.h ****   #else
 153:../system/include/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 154:../system/include/cmsis/core_cm4.h ****   #endif
 155:../system/include/cmsis/core_cm4.h **** 
 156:../system/include/cmsis/core_cm4.h **** #elif defined ( __GNUC__ )
 157:../system/include/cmsis/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 158:../system/include/cmsis/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 159:../system/include/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 160:../system/include/cmsis/core_cm4.h ****     #else
 161:../system/include/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 162:../system/include/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 163:../system/include/cmsis/core_cm4.h ****     #endif
 164:../system/include/cmsis/core_cm4.h ****   #else
 165:../system/include/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 166:../system/include/cmsis/core_cm4.h ****   #endif
 167:../system/include/cmsis/core_cm4.h **** 
 168:../system/include/cmsis/core_cm4.h **** #elif defined ( __ICCARM__ )
 169:../system/include/cmsis/core_cm4.h ****   #if defined __ARMVFP__
 170:../system/include/cmsis/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 171:../system/include/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 172:../system/include/cmsis/core_cm4.h ****     #else
 173:../system/include/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 174:../system/include/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 175:../system/include/cmsis/core_cm4.h ****     #endif
 176:../system/include/cmsis/core_cm4.h ****   #else
 177:../system/include/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 178:../system/include/cmsis/core_cm4.h ****   #endif
 179:../system/include/cmsis/core_cm4.h **** 
 180:../system/include/cmsis/core_cm4.h **** #elif defined ( __TMS470__ )
 181:../system/include/cmsis/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 182:../system/include/cmsis/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 183:../system/include/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 184:../system/include/cmsis/core_cm4.h ****     #else
 185:../system/include/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 186:../system/include/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 187:../system/include/cmsis/core_cm4.h ****     #endif
 188:../system/include/cmsis/core_cm4.h ****   #else
 189:../system/include/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 190:../system/include/cmsis/core_cm4.h ****   #endif
 191:../system/include/cmsis/core_cm4.h **** 
 192:../system/include/cmsis/core_cm4.h **** #elif defined ( __TASKING__ )
 193:../system/include/cmsis/core_cm4.h ****   #if defined __FPU_VFP__
 194:../system/include/cmsis/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 195:../system/include/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 196:../system/include/cmsis/core_cm4.h ****     #else
 197:../system/include/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 198:../system/include/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 199:../system/include/cmsis/core_cm4.h ****     #endif
 200:../system/include/cmsis/core_cm4.h ****   #else
 201:../system/include/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 202:../system/include/cmsis/core_cm4.h ****   #endif
 203:../system/include/cmsis/core_cm4.h **** 
 204:../system/include/cmsis/core_cm4.h **** #elif defined ( __CSMC__ )
 205:../system/include/cmsis/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 206:../system/include/cmsis/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 207:../system/include/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 208:../system/include/cmsis/core_cm4.h ****     #else
 209:../system/include/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 210:../system/include/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 211:../system/include/cmsis/core_cm4.h ****     #endif
 212:../system/include/cmsis/core_cm4.h ****   #else
 213:../system/include/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 214:../system/include/cmsis/core_cm4.h ****   #endif
 215:../system/include/cmsis/core_cm4.h **** 
 216:../system/include/cmsis/core_cm4.h **** #endif
 217:../system/include/cmsis/core_cm4.h **** 
 218:../system/include/cmsis/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 219:../system/include/cmsis/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 220:../system/include/cmsis/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 221:../system/include/cmsis/core_cm4.h **** 
 222:../system/include/cmsis/core_cm4.h **** #ifdef __cplusplus
 223:../system/include/cmsis/core_cm4.h **** }
 224:../system/include/cmsis/core_cm4.h **** #endif
 225:../system/include/cmsis/core_cm4.h **** 
 226:../system/include/cmsis/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 227:../system/include/cmsis/core_cm4.h **** 
 228:../system/include/cmsis/core_cm4.h **** #ifndef __CMSIS_GENERIC
 229:../system/include/cmsis/core_cm4.h **** 
 230:../system/include/cmsis/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 231:../system/include/cmsis/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 232:../system/include/cmsis/core_cm4.h **** 
 233:../system/include/cmsis/core_cm4.h **** #ifdef __cplusplus
 234:../system/include/cmsis/core_cm4.h ****  extern "C" {
 235:../system/include/cmsis/core_cm4.h **** #endif
 236:../system/include/cmsis/core_cm4.h **** 
 237:../system/include/cmsis/core_cm4.h **** /* check device defines and use defaults */
 238:../system/include/cmsis/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 239:../system/include/cmsis/core_cm4.h ****   #ifndef __CM4_REV
 240:../system/include/cmsis/core_cm4.h ****     #define __CM4_REV               0x0000U
 241:../system/include/cmsis/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 242:../system/include/cmsis/core_cm4.h ****   #endif
 243:../system/include/cmsis/core_cm4.h **** 
 244:../system/include/cmsis/core_cm4.h ****   #ifndef __FPU_PRESENT
 245:../system/include/cmsis/core_cm4.h ****     #define __FPU_PRESENT             0U
 246:../system/include/cmsis/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 247:../system/include/cmsis/core_cm4.h ****   #endif
 248:../system/include/cmsis/core_cm4.h **** 
 249:../system/include/cmsis/core_cm4.h ****   #ifndef __MPU_PRESENT
 250:../system/include/cmsis/core_cm4.h ****     #define __MPU_PRESENT             0U
 251:../system/include/cmsis/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 252:../system/include/cmsis/core_cm4.h ****   #endif
 253:../system/include/cmsis/core_cm4.h **** 
 254:../system/include/cmsis/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 255:../system/include/cmsis/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 256:../system/include/cmsis/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 257:../system/include/cmsis/core_cm4.h ****   #endif
 258:../system/include/cmsis/core_cm4.h **** 
 259:../system/include/cmsis/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 260:../system/include/cmsis/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 261:../system/include/cmsis/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 262:../system/include/cmsis/core_cm4.h ****   #endif
 263:../system/include/cmsis/core_cm4.h **** #endif
 264:../system/include/cmsis/core_cm4.h **** 
 265:../system/include/cmsis/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 266:../system/include/cmsis/core_cm4.h **** /**
 267:../system/include/cmsis/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 268:../system/include/cmsis/core_cm4.h **** 
 269:../system/include/cmsis/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 270:../system/include/cmsis/core_cm4.h ****     \li to specify the access to peripheral variables.
 271:../system/include/cmsis/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 272:../system/include/cmsis/core_cm4.h **** */
 273:../system/include/cmsis/core_cm4.h **** #ifdef __cplusplus
 274:../system/include/cmsis/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 275:../system/include/cmsis/core_cm4.h **** #else
 276:../system/include/cmsis/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 277:../system/include/cmsis/core_cm4.h **** #endif
 278:../system/include/cmsis/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 279:../system/include/cmsis/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 280:../system/include/cmsis/core_cm4.h **** 
 281:../system/include/cmsis/core_cm4.h **** /* following defines should be used for structure members */
 282:../system/include/cmsis/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 283:../system/include/cmsis/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 284:../system/include/cmsis/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 285:../system/include/cmsis/core_cm4.h **** 
 286:../system/include/cmsis/core_cm4.h **** /*@} end of group Cortex_M4 */
 287:../system/include/cmsis/core_cm4.h **** 
 288:../system/include/cmsis/core_cm4.h **** 
 289:../system/include/cmsis/core_cm4.h **** 
 290:../system/include/cmsis/core_cm4.h **** /*******************************************************************************
 291:../system/include/cmsis/core_cm4.h ****  *                 Register Abstraction
 292:../system/include/cmsis/core_cm4.h ****   Core Register contain:
 293:../system/include/cmsis/core_cm4.h ****   - Core Register
 294:../system/include/cmsis/core_cm4.h ****   - Core NVIC Register
 295:../system/include/cmsis/core_cm4.h ****   - Core SCB Register
 296:../system/include/cmsis/core_cm4.h ****   - Core SysTick Register
 297:../system/include/cmsis/core_cm4.h ****   - Core Debug Register
 298:../system/include/cmsis/core_cm4.h ****   - Core MPU Register
 299:../system/include/cmsis/core_cm4.h ****   - Core FPU Register
 300:../system/include/cmsis/core_cm4.h ****  ******************************************************************************/
 301:../system/include/cmsis/core_cm4.h **** /**
 302:../system/include/cmsis/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 303:../system/include/cmsis/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 304:../system/include/cmsis/core_cm4.h **** */
 305:../system/include/cmsis/core_cm4.h **** 
 306:../system/include/cmsis/core_cm4.h **** /**
 307:../system/include/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
 308:../system/include/cmsis/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 309:../system/include/cmsis/core_cm4.h ****   \brief      Core Register type definitions.
 310:../system/include/cmsis/core_cm4.h ****   @{
 311:../system/include/cmsis/core_cm4.h ****  */
 312:../system/include/cmsis/core_cm4.h **** 
 313:../system/include/cmsis/core_cm4.h **** /**
 314:../system/include/cmsis/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 315:../system/include/cmsis/core_cm4.h ****  */
 316:../system/include/cmsis/core_cm4.h **** typedef union
 317:../system/include/cmsis/core_cm4.h **** {
 318:../system/include/cmsis/core_cm4.h ****   struct
 319:../system/include/cmsis/core_cm4.h ****   {
 320:../system/include/cmsis/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 321:../system/include/cmsis/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:../system/include/cmsis/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 323:../system/include/cmsis/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 324:../system/include/cmsis/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 325:../system/include/cmsis/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 326:../system/include/cmsis/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 327:../system/include/cmsis/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 328:../system/include/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 329:../system/include/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 330:../system/include/cmsis/core_cm4.h **** } APSR_Type;
 331:../system/include/cmsis/core_cm4.h **** 
 332:../system/include/cmsis/core_cm4.h **** /* APSR Register Definitions */
 333:../system/include/cmsis/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 334:../system/include/cmsis/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 335:../system/include/cmsis/core_cm4.h **** 
 336:../system/include/cmsis/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 337:../system/include/cmsis/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 338:../system/include/cmsis/core_cm4.h **** 
 339:../system/include/cmsis/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 340:../system/include/cmsis/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 341:../system/include/cmsis/core_cm4.h **** 
 342:../system/include/cmsis/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 343:../system/include/cmsis/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 344:../system/include/cmsis/core_cm4.h **** 
 345:../system/include/cmsis/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 346:../system/include/cmsis/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 347:../system/include/cmsis/core_cm4.h **** 
 348:../system/include/cmsis/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 349:../system/include/cmsis/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 350:../system/include/cmsis/core_cm4.h **** 
 351:../system/include/cmsis/core_cm4.h **** 
 352:../system/include/cmsis/core_cm4.h **** /**
 353:../system/include/cmsis/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 354:../system/include/cmsis/core_cm4.h ****  */
 355:../system/include/cmsis/core_cm4.h **** typedef union
 356:../system/include/cmsis/core_cm4.h **** {
 357:../system/include/cmsis/core_cm4.h ****   struct
 358:../system/include/cmsis/core_cm4.h ****   {
 359:../system/include/cmsis/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 360:../system/include/cmsis/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 361:../system/include/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 362:../system/include/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 363:../system/include/cmsis/core_cm4.h **** } IPSR_Type;
 364:../system/include/cmsis/core_cm4.h **** 
 365:../system/include/cmsis/core_cm4.h **** /* IPSR Register Definitions */
 366:../system/include/cmsis/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 367:../system/include/cmsis/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 368:../system/include/cmsis/core_cm4.h **** 
 369:../system/include/cmsis/core_cm4.h **** 
 370:../system/include/cmsis/core_cm4.h **** /**
 371:../system/include/cmsis/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 372:../system/include/cmsis/core_cm4.h ****  */
 373:../system/include/cmsis/core_cm4.h **** typedef union
 374:../system/include/cmsis/core_cm4.h **** {
 375:../system/include/cmsis/core_cm4.h ****   struct
 376:../system/include/cmsis/core_cm4.h ****   {
 377:../system/include/cmsis/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 378:../system/include/cmsis/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 379:../system/include/cmsis/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 380:../system/include/cmsis/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 381:../system/include/cmsis/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 382:../system/include/cmsis/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 383:../system/include/cmsis/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 384:../system/include/cmsis/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 385:../system/include/cmsis/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 386:../system/include/cmsis/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 387:../system/include/cmsis/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 388:../system/include/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 389:../system/include/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 390:../system/include/cmsis/core_cm4.h **** } xPSR_Type;
 391:../system/include/cmsis/core_cm4.h **** 
 392:../system/include/cmsis/core_cm4.h **** /* xPSR Register Definitions */
 393:../system/include/cmsis/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 394:../system/include/cmsis/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 395:../system/include/cmsis/core_cm4.h **** 
 396:../system/include/cmsis/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 397:../system/include/cmsis/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 398:../system/include/cmsis/core_cm4.h **** 
 399:../system/include/cmsis/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 400:../system/include/cmsis/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 401:../system/include/cmsis/core_cm4.h **** 
 402:../system/include/cmsis/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 403:../system/include/cmsis/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 404:../system/include/cmsis/core_cm4.h **** 
 405:../system/include/cmsis/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 406:../system/include/cmsis/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 407:../system/include/cmsis/core_cm4.h **** 
 408:../system/include/cmsis/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 409:../system/include/cmsis/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 410:../system/include/cmsis/core_cm4.h **** 
 411:../system/include/cmsis/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 412:../system/include/cmsis/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 413:../system/include/cmsis/core_cm4.h **** 
 414:../system/include/cmsis/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 415:../system/include/cmsis/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 416:../system/include/cmsis/core_cm4.h **** 
 417:../system/include/cmsis/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 418:../system/include/cmsis/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 419:../system/include/cmsis/core_cm4.h **** 
 420:../system/include/cmsis/core_cm4.h **** 
 421:../system/include/cmsis/core_cm4.h **** /**
 422:../system/include/cmsis/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 423:../system/include/cmsis/core_cm4.h ****  */
 424:../system/include/cmsis/core_cm4.h **** typedef union
 425:../system/include/cmsis/core_cm4.h **** {
 426:../system/include/cmsis/core_cm4.h ****   struct
 427:../system/include/cmsis/core_cm4.h ****   {
 428:../system/include/cmsis/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 429:../system/include/cmsis/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 430:../system/include/cmsis/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 431:../system/include/cmsis/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 432:../system/include/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 433:../system/include/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 434:../system/include/cmsis/core_cm4.h **** } CONTROL_Type;
 435:../system/include/cmsis/core_cm4.h **** 
 436:../system/include/cmsis/core_cm4.h **** /* CONTROL Register Definitions */
 437:../system/include/cmsis/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 438:../system/include/cmsis/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 439:../system/include/cmsis/core_cm4.h **** 
 440:../system/include/cmsis/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 441:../system/include/cmsis/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 442:../system/include/cmsis/core_cm4.h **** 
 443:../system/include/cmsis/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 444:../system/include/cmsis/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 445:../system/include/cmsis/core_cm4.h **** 
 446:../system/include/cmsis/core_cm4.h **** /*@} end of group CMSIS_CORE */
 447:../system/include/cmsis/core_cm4.h **** 
 448:../system/include/cmsis/core_cm4.h **** 
 449:../system/include/cmsis/core_cm4.h **** /**
 450:../system/include/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
 451:../system/include/cmsis/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 452:../system/include/cmsis/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 453:../system/include/cmsis/core_cm4.h ****   @{
 454:../system/include/cmsis/core_cm4.h ****  */
 455:../system/include/cmsis/core_cm4.h **** 
 456:../system/include/cmsis/core_cm4.h **** /**
 457:../system/include/cmsis/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 458:../system/include/cmsis/core_cm4.h ****  */
 459:../system/include/cmsis/core_cm4.h **** typedef struct
 460:../system/include/cmsis/core_cm4.h **** {
 461:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 462:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED0[24U];
 463:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 464:../system/include/cmsis/core_cm4.h ****         uint32_t RSERVED1[24U];
 465:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 466:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED2[24U];
 467:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 468:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED3[24U];
 469:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 470:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED4[56U];
 471:../system/include/cmsis/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 472:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED5[644U];
 473:../system/include/cmsis/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 474:../system/include/cmsis/core_cm4.h **** }  NVIC_Type;
 475:../system/include/cmsis/core_cm4.h **** 
 476:../system/include/cmsis/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 477:../system/include/cmsis/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 478:../system/include/cmsis/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 479:../system/include/cmsis/core_cm4.h **** 
 480:../system/include/cmsis/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 481:../system/include/cmsis/core_cm4.h **** 
 482:../system/include/cmsis/core_cm4.h **** 
 483:../system/include/cmsis/core_cm4.h **** /**
 484:../system/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 485:../system/include/cmsis/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 486:../system/include/cmsis/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 487:../system/include/cmsis/core_cm4.h ****   @{
 488:../system/include/cmsis/core_cm4.h ****  */
 489:../system/include/cmsis/core_cm4.h **** 
 490:../system/include/cmsis/core_cm4.h **** /**
 491:../system/include/cmsis/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 492:../system/include/cmsis/core_cm4.h ****  */
 493:../system/include/cmsis/core_cm4.h **** typedef struct
 494:../system/include/cmsis/core_cm4.h **** {
 495:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 496:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 497:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 498:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 499:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 500:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 501:../system/include/cmsis/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 502:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 503:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 504:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 505:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 506:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 507:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 508:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 509:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 510:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 511:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 512:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 513:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 514:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED0[5U];
 515:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 516:../system/include/cmsis/core_cm4.h **** } SCB_Type;
 517:../system/include/cmsis/core_cm4.h **** 
 518:../system/include/cmsis/core_cm4.h **** /* SCB CPUID Register Definitions */
 519:../system/include/cmsis/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 520:../system/include/cmsis/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 521:../system/include/cmsis/core_cm4.h **** 
 522:../system/include/cmsis/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 523:../system/include/cmsis/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 524:../system/include/cmsis/core_cm4.h **** 
 525:../system/include/cmsis/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 526:../system/include/cmsis/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 527:../system/include/cmsis/core_cm4.h **** 
 528:../system/include/cmsis/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 529:../system/include/cmsis/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 530:../system/include/cmsis/core_cm4.h **** 
 531:../system/include/cmsis/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 532:../system/include/cmsis/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 533:../system/include/cmsis/core_cm4.h **** 
 534:../system/include/cmsis/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 535:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 536:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 537:../system/include/cmsis/core_cm4.h **** 
 538:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 539:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 540:../system/include/cmsis/core_cm4.h **** 
 541:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 542:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 543:../system/include/cmsis/core_cm4.h **** 
 544:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 545:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 546:../system/include/cmsis/core_cm4.h **** 
 547:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 548:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 549:../system/include/cmsis/core_cm4.h **** 
 550:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 551:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 552:../system/include/cmsis/core_cm4.h **** 
 553:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 554:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 555:../system/include/cmsis/core_cm4.h **** 
 556:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 557:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 558:../system/include/cmsis/core_cm4.h **** 
 559:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 560:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 561:../system/include/cmsis/core_cm4.h **** 
 562:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 563:../system/include/cmsis/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 564:../system/include/cmsis/core_cm4.h **** 
 565:../system/include/cmsis/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 566:../system/include/cmsis/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 567:../system/include/cmsis/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 568:../system/include/cmsis/core_cm4.h **** 
 569:../system/include/cmsis/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 570:../system/include/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 571:../system/include/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 572:../system/include/cmsis/core_cm4.h **** 
 573:../system/include/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 574:../system/include/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 575:../system/include/cmsis/core_cm4.h **** 
 576:../system/include/cmsis/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 577:../system/include/cmsis/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 578:../system/include/cmsis/core_cm4.h **** 
 579:../system/include/cmsis/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 580:../system/include/cmsis/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 581:../system/include/cmsis/core_cm4.h **** 
 582:../system/include/cmsis/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 583:../system/include/cmsis/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 584:../system/include/cmsis/core_cm4.h **** 
 585:../system/include/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 586:../system/include/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 587:../system/include/cmsis/core_cm4.h **** 
 588:../system/include/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 589:../system/include/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 590:../system/include/cmsis/core_cm4.h **** 
 591:../system/include/cmsis/core_cm4.h **** /* SCB System Control Register Definitions */
 592:../system/include/cmsis/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 593:../system/include/cmsis/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 594:../system/include/cmsis/core_cm4.h **** 
 595:../system/include/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 596:../system/include/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 597:../system/include/cmsis/core_cm4.h **** 
 598:../system/include/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 599:../system/include/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 600:../system/include/cmsis/core_cm4.h **** 
 601:../system/include/cmsis/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 602:../system/include/cmsis/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 603:../system/include/cmsis/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 604:../system/include/cmsis/core_cm4.h **** 
 605:../system/include/cmsis/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 606:../system/include/cmsis/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 607:../system/include/cmsis/core_cm4.h **** 
 608:../system/include/cmsis/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 609:../system/include/cmsis/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 610:../system/include/cmsis/core_cm4.h **** 
 611:../system/include/cmsis/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 612:../system/include/cmsis/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 613:../system/include/cmsis/core_cm4.h **** 
 614:../system/include/cmsis/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 615:../system/include/cmsis/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 616:../system/include/cmsis/core_cm4.h **** 
 617:../system/include/cmsis/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 618:../system/include/cmsis/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 619:../system/include/cmsis/core_cm4.h **** 
 620:../system/include/cmsis/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 621:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 622:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 623:../system/include/cmsis/core_cm4.h **** 
 624:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 625:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 626:../system/include/cmsis/core_cm4.h **** 
 627:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 628:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 629:../system/include/cmsis/core_cm4.h **** 
 630:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 631:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 632:../system/include/cmsis/core_cm4.h **** 
 633:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 634:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 635:../system/include/cmsis/core_cm4.h **** 
 636:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 637:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 638:../system/include/cmsis/core_cm4.h **** 
 639:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 640:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 641:../system/include/cmsis/core_cm4.h **** 
 642:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 643:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 644:../system/include/cmsis/core_cm4.h **** 
 645:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 646:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 647:../system/include/cmsis/core_cm4.h **** 
 648:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 649:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 650:../system/include/cmsis/core_cm4.h **** 
 651:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 652:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 653:../system/include/cmsis/core_cm4.h **** 
 654:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 655:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 656:../system/include/cmsis/core_cm4.h **** 
 657:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 658:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 659:../system/include/cmsis/core_cm4.h **** 
 660:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 661:../system/include/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 662:../system/include/cmsis/core_cm4.h **** 
 663:../system/include/cmsis/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 664:../system/include/cmsis/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 665:../system/include/cmsis/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 666:../system/include/cmsis/core_cm4.h **** 
 667:../system/include/cmsis/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 668:../system/include/cmsis/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 669:../system/include/cmsis/core_cm4.h **** 
 670:../system/include/cmsis/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 671:../system/include/cmsis/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 672:../system/include/cmsis/core_cm4.h **** 
 673:../system/include/cmsis/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 674:../system/include/cmsis/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 675:../system/include/cmsis/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 676:../system/include/cmsis/core_cm4.h **** 
 677:../system/include/cmsis/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 678:../system/include/cmsis/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 679:../system/include/cmsis/core_cm4.h **** 
 680:../system/include/cmsis/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 681:../system/include/cmsis/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 682:../system/include/cmsis/core_cm4.h **** 
 683:../system/include/cmsis/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 684:../system/include/cmsis/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 685:../system/include/cmsis/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 686:../system/include/cmsis/core_cm4.h **** 
 687:../system/include/cmsis/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 688:../system/include/cmsis/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 689:../system/include/cmsis/core_cm4.h **** 
 690:../system/include/cmsis/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 691:../system/include/cmsis/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 692:../system/include/cmsis/core_cm4.h **** 
 693:../system/include/cmsis/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 694:../system/include/cmsis/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 695:../system/include/cmsis/core_cm4.h **** 
 696:../system/include/cmsis/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 697:../system/include/cmsis/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 698:../system/include/cmsis/core_cm4.h **** 
 699:../system/include/cmsis/core_cm4.h **** /*@} end of group CMSIS_SCB */
 700:../system/include/cmsis/core_cm4.h **** 
 701:../system/include/cmsis/core_cm4.h **** 
 702:../system/include/cmsis/core_cm4.h **** /**
 703:../system/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 704:../system/include/cmsis/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 705:../system/include/cmsis/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 706:../system/include/cmsis/core_cm4.h ****   @{
 707:../system/include/cmsis/core_cm4.h ****  */
 708:../system/include/cmsis/core_cm4.h **** 
 709:../system/include/cmsis/core_cm4.h **** /**
 710:../system/include/cmsis/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 711:../system/include/cmsis/core_cm4.h ****  */
 712:../system/include/cmsis/core_cm4.h **** typedef struct
 713:../system/include/cmsis/core_cm4.h **** {
 714:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED0[1U];
 715:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 716:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 717:../system/include/cmsis/core_cm4.h **** } SCnSCB_Type;
 718:../system/include/cmsis/core_cm4.h **** 
 719:../system/include/cmsis/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 720:../system/include/cmsis/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 721:../system/include/cmsis/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 722:../system/include/cmsis/core_cm4.h **** 
 723:../system/include/cmsis/core_cm4.h **** /* Auxiliary Control Register Definitions */
 724:../system/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 725:../system/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 726:../system/include/cmsis/core_cm4.h **** 
 727:../system/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 728:../system/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 729:../system/include/cmsis/core_cm4.h **** 
 730:../system/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 731:../system/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 732:../system/include/cmsis/core_cm4.h **** 
 733:../system/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 734:../system/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 735:../system/include/cmsis/core_cm4.h **** 
 736:../system/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 737:../system/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 738:../system/include/cmsis/core_cm4.h **** 
 739:../system/include/cmsis/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 740:../system/include/cmsis/core_cm4.h **** 
 741:../system/include/cmsis/core_cm4.h **** 
 742:../system/include/cmsis/core_cm4.h **** /**
 743:../system/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 744:../system/include/cmsis/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 745:../system/include/cmsis/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 746:../system/include/cmsis/core_cm4.h ****   @{
 747:../system/include/cmsis/core_cm4.h ****  */
 748:../system/include/cmsis/core_cm4.h **** 
 749:../system/include/cmsis/core_cm4.h **** /**
 750:../system/include/cmsis/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 751:../system/include/cmsis/core_cm4.h ****  */
 752:../system/include/cmsis/core_cm4.h **** typedef struct
 753:../system/include/cmsis/core_cm4.h **** {
 754:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 755:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 756:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 757:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 758:../system/include/cmsis/core_cm4.h **** } SysTick_Type;
 759:../system/include/cmsis/core_cm4.h **** 
 760:../system/include/cmsis/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 761:../system/include/cmsis/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 762:../system/include/cmsis/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 763:../system/include/cmsis/core_cm4.h **** 
 764:../system/include/cmsis/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 765:../system/include/cmsis/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 766:../system/include/cmsis/core_cm4.h **** 
 767:../system/include/cmsis/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 768:../system/include/cmsis/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 769:../system/include/cmsis/core_cm4.h **** 
 770:../system/include/cmsis/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 771:../system/include/cmsis/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 772:../system/include/cmsis/core_cm4.h **** 
 773:../system/include/cmsis/core_cm4.h **** /* SysTick Reload Register Definitions */
 774:../system/include/cmsis/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 775:../system/include/cmsis/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 776:../system/include/cmsis/core_cm4.h **** 
 777:../system/include/cmsis/core_cm4.h **** /* SysTick Current Register Definitions */
 778:../system/include/cmsis/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 779:../system/include/cmsis/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 780:../system/include/cmsis/core_cm4.h **** 
 781:../system/include/cmsis/core_cm4.h **** /* SysTick Calibration Register Definitions */
 782:../system/include/cmsis/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 783:../system/include/cmsis/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 784:../system/include/cmsis/core_cm4.h **** 
 785:../system/include/cmsis/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 786:../system/include/cmsis/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 787:../system/include/cmsis/core_cm4.h **** 
 788:../system/include/cmsis/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 789:../system/include/cmsis/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 790:../system/include/cmsis/core_cm4.h **** 
 791:../system/include/cmsis/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 792:../system/include/cmsis/core_cm4.h **** 
 793:../system/include/cmsis/core_cm4.h **** 
 794:../system/include/cmsis/core_cm4.h **** /**
 795:../system/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 796:../system/include/cmsis/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 797:../system/include/cmsis/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 798:../system/include/cmsis/core_cm4.h ****   @{
 799:../system/include/cmsis/core_cm4.h ****  */
 800:../system/include/cmsis/core_cm4.h **** 
 801:../system/include/cmsis/core_cm4.h **** /**
 802:../system/include/cmsis/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 803:../system/include/cmsis/core_cm4.h ****  */
 804:../system/include/cmsis/core_cm4.h **** typedef struct
 805:../system/include/cmsis/core_cm4.h **** {
 806:../system/include/cmsis/core_cm4.h ****   __OM  union
 807:../system/include/cmsis/core_cm4.h ****   {
 808:../system/include/cmsis/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 809:../system/include/cmsis/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 810:../system/include/cmsis/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 811:../system/include/cmsis/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 812:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED0[864U];
 813:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 814:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED1[15U];
 815:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 816:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED2[15U];
 817:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 818:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED3[29U];
 819:../system/include/cmsis/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 820:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 821:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 822:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED4[43U];
 823:../system/include/cmsis/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 824:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 825:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED5[6U];
 826:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 827:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 828:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 829:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 830:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 831:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 832:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 833:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 834:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 835:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 836:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 837:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 838:../system/include/cmsis/core_cm4.h **** } ITM_Type;
 839:../system/include/cmsis/core_cm4.h **** 
 840:../system/include/cmsis/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 841:../system/include/cmsis/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 842:../system/include/cmsis/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 843:../system/include/cmsis/core_cm4.h **** 
 844:../system/include/cmsis/core_cm4.h **** /* ITM Trace Control Register Definitions */
 845:../system/include/cmsis/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 846:../system/include/cmsis/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 847:../system/include/cmsis/core_cm4.h **** 
 848:../system/include/cmsis/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 849:../system/include/cmsis/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 850:../system/include/cmsis/core_cm4.h **** 
 851:../system/include/cmsis/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 852:../system/include/cmsis/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 853:../system/include/cmsis/core_cm4.h **** 
 854:../system/include/cmsis/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 855:../system/include/cmsis/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 856:../system/include/cmsis/core_cm4.h **** 
 857:../system/include/cmsis/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 858:../system/include/cmsis/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 859:../system/include/cmsis/core_cm4.h **** 
 860:../system/include/cmsis/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 861:../system/include/cmsis/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 862:../system/include/cmsis/core_cm4.h **** 
 863:../system/include/cmsis/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 864:../system/include/cmsis/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 865:../system/include/cmsis/core_cm4.h **** 
 866:../system/include/cmsis/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 867:../system/include/cmsis/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 868:../system/include/cmsis/core_cm4.h **** 
 869:../system/include/cmsis/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 870:../system/include/cmsis/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 871:../system/include/cmsis/core_cm4.h **** 
 872:../system/include/cmsis/core_cm4.h **** /* ITM Integration Write Register Definitions */
 873:../system/include/cmsis/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 874:../system/include/cmsis/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 875:../system/include/cmsis/core_cm4.h **** 
 876:../system/include/cmsis/core_cm4.h **** /* ITM Integration Read Register Definitions */
 877:../system/include/cmsis/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 878:../system/include/cmsis/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 879:../system/include/cmsis/core_cm4.h **** 
 880:../system/include/cmsis/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 881:../system/include/cmsis/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 882:../system/include/cmsis/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 883:../system/include/cmsis/core_cm4.h **** 
 884:../system/include/cmsis/core_cm4.h **** /* ITM Lock Status Register Definitions */
 885:../system/include/cmsis/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 886:../system/include/cmsis/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 887:../system/include/cmsis/core_cm4.h **** 
 888:../system/include/cmsis/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 889:../system/include/cmsis/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 890:../system/include/cmsis/core_cm4.h **** 
 891:../system/include/cmsis/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 892:../system/include/cmsis/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 893:../system/include/cmsis/core_cm4.h **** 
 894:../system/include/cmsis/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 895:../system/include/cmsis/core_cm4.h **** 
 896:../system/include/cmsis/core_cm4.h **** 
 897:../system/include/cmsis/core_cm4.h **** /**
 898:../system/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 899:../system/include/cmsis/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 900:../system/include/cmsis/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 901:../system/include/cmsis/core_cm4.h ****   @{
 902:../system/include/cmsis/core_cm4.h ****  */
 903:../system/include/cmsis/core_cm4.h **** 
 904:../system/include/cmsis/core_cm4.h **** /**
 905:../system/include/cmsis/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 906:../system/include/cmsis/core_cm4.h ****  */
 907:../system/include/cmsis/core_cm4.h **** typedef struct
 908:../system/include/cmsis/core_cm4.h **** {
 909:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 910:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 911:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 912:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 913:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 914:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 915:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 916:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 917:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 918:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 919:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 920:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED0[1U];
 921:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 922:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 923:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 924:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED1[1U];
 925:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 926:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 927:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 928:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED2[1U];
 929:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 930:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 931:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 932:../system/include/cmsis/core_cm4.h **** } DWT_Type;
 933:../system/include/cmsis/core_cm4.h **** 
 934:../system/include/cmsis/core_cm4.h **** /* DWT Control Register Definitions */
 935:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 936:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 937:../system/include/cmsis/core_cm4.h **** 
 938:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 939:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 940:../system/include/cmsis/core_cm4.h **** 
 941:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 942:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 943:../system/include/cmsis/core_cm4.h **** 
 944:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 945:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 946:../system/include/cmsis/core_cm4.h **** 
 947:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 948:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 949:../system/include/cmsis/core_cm4.h **** 
 950:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 951:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 952:../system/include/cmsis/core_cm4.h **** 
 953:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 954:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 955:../system/include/cmsis/core_cm4.h **** 
 956:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 957:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 958:../system/include/cmsis/core_cm4.h **** 
 959:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 960:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 961:../system/include/cmsis/core_cm4.h **** 
 962:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 963:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 964:../system/include/cmsis/core_cm4.h **** 
 965:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 966:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 967:../system/include/cmsis/core_cm4.h **** 
 968:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 969:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 970:../system/include/cmsis/core_cm4.h **** 
 971:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 972:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 973:../system/include/cmsis/core_cm4.h **** 
 974:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 975:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 976:../system/include/cmsis/core_cm4.h **** 
 977:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 978:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 979:../system/include/cmsis/core_cm4.h **** 
 980:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 981:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 982:../system/include/cmsis/core_cm4.h **** 
 983:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 984:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 985:../system/include/cmsis/core_cm4.h **** 
 986:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 987:../system/include/cmsis/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 988:../system/include/cmsis/core_cm4.h **** 
 989:../system/include/cmsis/core_cm4.h **** /* DWT CPI Count Register Definitions */
 990:../system/include/cmsis/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 991:../system/include/cmsis/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 992:../system/include/cmsis/core_cm4.h **** 
 993:../system/include/cmsis/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 994:../system/include/cmsis/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 995:../system/include/cmsis/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 996:../system/include/cmsis/core_cm4.h **** 
 997:../system/include/cmsis/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 998:../system/include/cmsis/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 999:../system/include/cmsis/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1000:../system/include/cmsis/core_cm4.h **** 
1001:../system/include/cmsis/core_cm4.h **** /* DWT LSU Count Register Definitions */
1002:../system/include/cmsis/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1003:../system/include/cmsis/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1004:../system/include/cmsis/core_cm4.h **** 
1005:../system/include/cmsis/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1006:../system/include/cmsis/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1007:../system/include/cmsis/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1008:../system/include/cmsis/core_cm4.h **** 
1009:../system/include/cmsis/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1010:../system/include/cmsis/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1011:../system/include/cmsis/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1012:../system/include/cmsis/core_cm4.h **** 
1013:../system/include/cmsis/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1014:../system/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1015:../system/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1016:../system/include/cmsis/core_cm4.h **** 
1017:../system/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1018:../system/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1019:../system/include/cmsis/core_cm4.h **** 
1020:../system/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1021:../system/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1022:../system/include/cmsis/core_cm4.h **** 
1023:../system/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1024:../system/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1025:../system/include/cmsis/core_cm4.h **** 
1026:../system/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1027:../system/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1028:../system/include/cmsis/core_cm4.h **** 
1029:../system/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1030:../system/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1031:../system/include/cmsis/core_cm4.h **** 
1032:../system/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1033:../system/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1034:../system/include/cmsis/core_cm4.h **** 
1035:../system/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1036:../system/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1037:../system/include/cmsis/core_cm4.h **** 
1038:../system/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1039:../system/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1040:../system/include/cmsis/core_cm4.h **** 
1041:../system/include/cmsis/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1042:../system/include/cmsis/core_cm4.h **** 
1043:../system/include/cmsis/core_cm4.h **** 
1044:../system/include/cmsis/core_cm4.h **** /**
1045:../system/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1046:../system/include/cmsis/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1047:../system/include/cmsis/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1048:../system/include/cmsis/core_cm4.h ****   @{
1049:../system/include/cmsis/core_cm4.h ****  */
1050:../system/include/cmsis/core_cm4.h **** 
1051:../system/include/cmsis/core_cm4.h **** /**
1052:../system/include/cmsis/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1053:../system/include/cmsis/core_cm4.h ****  */
1054:../system/include/cmsis/core_cm4.h **** typedef struct
1055:../system/include/cmsis/core_cm4.h **** {
1056:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1057:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1058:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED0[2U];
1059:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1060:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED1[55U];
1061:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1062:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED2[131U];
1063:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1064:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1065:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1066:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED3[759U];
1067:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1068:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1069:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1070:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED4[1U];
1071:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1072:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1073:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1074:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED5[39U];
1075:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1076:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1077:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED7[8U];
1078:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1079:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1080:../system/include/cmsis/core_cm4.h **** } TPI_Type;
1081:../system/include/cmsis/core_cm4.h **** 
1082:../system/include/cmsis/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1083:../system/include/cmsis/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1084:../system/include/cmsis/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1085:../system/include/cmsis/core_cm4.h **** 
1086:../system/include/cmsis/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1087:../system/include/cmsis/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1088:../system/include/cmsis/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1089:../system/include/cmsis/core_cm4.h **** 
1090:../system/include/cmsis/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1091:../system/include/cmsis/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1092:../system/include/cmsis/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1093:../system/include/cmsis/core_cm4.h **** 
1094:../system/include/cmsis/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1095:../system/include/cmsis/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1096:../system/include/cmsis/core_cm4.h **** 
1097:../system/include/cmsis/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1098:../system/include/cmsis/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1099:../system/include/cmsis/core_cm4.h **** 
1100:../system/include/cmsis/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1101:../system/include/cmsis/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1102:../system/include/cmsis/core_cm4.h **** 
1103:../system/include/cmsis/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1104:../system/include/cmsis/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1105:../system/include/cmsis/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1106:../system/include/cmsis/core_cm4.h **** 
1107:../system/include/cmsis/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1108:../system/include/cmsis/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1109:../system/include/cmsis/core_cm4.h **** 
1110:../system/include/cmsis/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1111:../system/include/cmsis/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1112:../system/include/cmsis/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1113:../system/include/cmsis/core_cm4.h **** 
1114:../system/include/cmsis/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1115:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1116:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1117:../system/include/cmsis/core_cm4.h **** 
1118:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1119:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1120:../system/include/cmsis/core_cm4.h **** 
1121:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1122:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1123:../system/include/cmsis/core_cm4.h **** 
1124:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1125:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1126:../system/include/cmsis/core_cm4.h **** 
1127:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1128:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1129:../system/include/cmsis/core_cm4.h **** 
1130:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1131:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1132:../system/include/cmsis/core_cm4.h **** 
1133:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1134:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1135:../system/include/cmsis/core_cm4.h **** 
1136:../system/include/cmsis/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1137:../system/include/cmsis/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1138:../system/include/cmsis/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1139:../system/include/cmsis/core_cm4.h **** 
1140:../system/include/cmsis/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:../system/include/cmsis/core_cm4.h **** 
1144:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:../system/include/cmsis/core_cm4.h **** 
1147:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:../system/include/cmsis/core_cm4.h **** 
1150:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:../system/include/cmsis/core_cm4.h **** 
1153:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:../system/include/cmsis/core_cm4.h **** 
1156:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:../system/include/cmsis/core_cm4.h **** 
1159:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:../system/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:../system/include/cmsis/core_cm4.h **** 
1162:../system/include/cmsis/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:../system/include/cmsis/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1164:../system/include/cmsis/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1165:../system/include/cmsis/core_cm4.h **** 
1166:../system/include/cmsis/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1167:../system/include/cmsis/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1168:../system/include/cmsis/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1169:../system/include/cmsis/core_cm4.h **** 
1170:../system/include/cmsis/core_cm4.h **** /* TPI DEVID Register Definitions */
1171:../system/include/cmsis/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1172:../system/include/cmsis/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1173:../system/include/cmsis/core_cm4.h **** 
1174:../system/include/cmsis/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1175:../system/include/cmsis/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1176:../system/include/cmsis/core_cm4.h **** 
1177:../system/include/cmsis/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1178:../system/include/cmsis/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1179:../system/include/cmsis/core_cm4.h **** 
1180:../system/include/cmsis/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1181:../system/include/cmsis/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1182:../system/include/cmsis/core_cm4.h **** 
1183:../system/include/cmsis/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1184:../system/include/cmsis/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1185:../system/include/cmsis/core_cm4.h **** 
1186:../system/include/cmsis/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1187:../system/include/cmsis/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1188:../system/include/cmsis/core_cm4.h **** 
1189:../system/include/cmsis/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1190:../system/include/cmsis/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1191:../system/include/cmsis/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1192:../system/include/cmsis/core_cm4.h **** 
1193:../system/include/cmsis/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1194:../system/include/cmsis/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:../system/include/cmsis/core_cm4.h **** 
1196:../system/include/cmsis/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1197:../system/include/cmsis/core_cm4.h **** 
1198:../system/include/cmsis/core_cm4.h **** 
1199:../system/include/cmsis/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1200:../system/include/cmsis/core_cm4.h **** /**
1201:../system/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1202:../system/include/cmsis/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1203:../system/include/cmsis/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1204:../system/include/cmsis/core_cm4.h ****   @{
1205:../system/include/cmsis/core_cm4.h ****  */
1206:../system/include/cmsis/core_cm4.h **** 
1207:../system/include/cmsis/core_cm4.h **** /**
1208:../system/include/cmsis/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1209:../system/include/cmsis/core_cm4.h ****  */
1210:../system/include/cmsis/core_cm4.h **** typedef struct
1211:../system/include/cmsis/core_cm4.h **** {
1212:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1213:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1214:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1215:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1216:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1217:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1218:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1219:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1220:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1221:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1222:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1223:../system/include/cmsis/core_cm4.h **** } MPU_Type;
1224:../system/include/cmsis/core_cm4.h **** 
1225:../system/include/cmsis/core_cm4.h **** /* MPU Type Register Definitions */
1226:../system/include/cmsis/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1227:../system/include/cmsis/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1228:../system/include/cmsis/core_cm4.h **** 
1229:../system/include/cmsis/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1230:../system/include/cmsis/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1231:../system/include/cmsis/core_cm4.h **** 
1232:../system/include/cmsis/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1233:../system/include/cmsis/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1234:../system/include/cmsis/core_cm4.h **** 
1235:../system/include/cmsis/core_cm4.h **** /* MPU Control Register Definitions */
1236:../system/include/cmsis/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1237:../system/include/cmsis/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1238:../system/include/cmsis/core_cm4.h **** 
1239:../system/include/cmsis/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1240:../system/include/cmsis/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1241:../system/include/cmsis/core_cm4.h **** 
1242:../system/include/cmsis/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1243:../system/include/cmsis/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1244:../system/include/cmsis/core_cm4.h **** 
1245:../system/include/cmsis/core_cm4.h **** /* MPU Region Number Register Definitions */
1246:../system/include/cmsis/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1247:../system/include/cmsis/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1248:../system/include/cmsis/core_cm4.h **** 
1249:../system/include/cmsis/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1250:../system/include/cmsis/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1251:../system/include/cmsis/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1252:../system/include/cmsis/core_cm4.h **** 
1253:../system/include/cmsis/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1254:../system/include/cmsis/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1255:../system/include/cmsis/core_cm4.h **** 
1256:../system/include/cmsis/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1257:../system/include/cmsis/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1258:../system/include/cmsis/core_cm4.h **** 
1259:../system/include/cmsis/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1260:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1261:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1262:../system/include/cmsis/core_cm4.h **** 
1263:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1264:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1265:../system/include/cmsis/core_cm4.h **** 
1266:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1267:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1268:../system/include/cmsis/core_cm4.h **** 
1269:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1270:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1271:../system/include/cmsis/core_cm4.h **** 
1272:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1273:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1274:../system/include/cmsis/core_cm4.h **** 
1275:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1276:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1277:../system/include/cmsis/core_cm4.h **** 
1278:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1279:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1280:../system/include/cmsis/core_cm4.h **** 
1281:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1282:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1283:../system/include/cmsis/core_cm4.h **** 
1284:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1285:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1286:../system/include/cmsis/core_cm4.h **** 
1287:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1288:../system/include/cmsis/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1289:../system/include/cmsis/core_cm4.h **** 
1290:../system/include/cmsis/core_cm4.h **** /*@} end of group CMSIS_MPU */
1291:../system/include/cmsis/core_cm4.h **** #endif
1292:../system/include/cmsis/core_cm4.h **** 
1293:../system/include/cmsis/core_cm4.h **** 
1294:../system/include/cmsis/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1295:../system/include/cmsis/core_cm4.h **** /**
1296:../system/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1297:../system/include/cmsis/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1298:../system/include/cmsis/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1299:../system/include/cmsis/core_cm4.h ****   @{
1300:../system/include/cmsis/core_cm4.h ****  */
1301:../system/include/cmsis/core_cm4.h **** 
1302:../system/include/cmsis/core_cm4.h **** /**
1303:../system/include/cmsis/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1304:../system/include/cmsis/core_cm4.h ****  */
1305:../system/include/cmsis/core_cm4.h **** typedef struct
1306:../system/include/cmsis/core_cm4.h **** {
1307:../system/include/cmsis/core_cm4.h ****         uint32_t RESERVED0[1U];
1308:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1309:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1310:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1311:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1312:../system/include/cmsis/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1313:../system/include/cmsis/core_cm4.h **** } FPU_Type;
1314:../system/include/cmsis/core_cm4.h **** 
1315:../system/include/cmsis/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1316:../system/include/cmsis/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1317:../system/include/cmsis/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1318:../system/include/cmsis/core_cm4.h **** 
1319:../system/include/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1320:../system/include/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1321:../system/include/cmsis/core_cm4.h **** 
1322:../system/include/cmsis/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1323:../system/include/cmsis/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1324:../system/include/cmsis/core_cm4.h **** 
1325:../system/include/cmsis/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1326:../system/include/cmsis/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1327:../system/include/cmsis/core_cm4.h **** 
1328:../system/include/cmsis/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1329:../system/include/cmsis/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1330:../system/include/cmsis/core_cm4.h **** 
1331:../system/include/cmsis/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1332:../system/include/cmsis/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1333:../system/include/cmsis/core_cm4.h **** 
1334:../system/include/cmsis/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1335:../system/include/cmsis/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1336:../system/include/cmsis/core_cm4.h **** 
1337:../system/include/cmsis/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1338:../system/include/cmsis/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1339:../system/include/cmsis/core_cm4.h **** 
1340:../system/include/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1341:../system/include/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1342:../system/include/cmsis/core_cm4.h **** 
1343:../system/include/cmsis/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1344:../system/include/cmsis/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1345:../system/include/cmsis/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1346:../system/include/cmsis/core_cm4.h **** 
1347:../system/include/cmsis/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1348:../system/include/cmsis/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1349:../system/include/cmsis/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1350:../system/include/cmsis/core_cm4.h **** 
1351:../system/include/cmsis/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1352:../system/include/cmsis/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1353:../system/include/cmsis/core_cm4.h **** 
1354:../system/include/cmsis/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1355:../system/include/cmsis/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1356:../system/include/cmsis/core_cm4.h **** 
1357:../system/include/cmsis/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1358:../system/include/cmsis/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1359:../system/include/cmsis/core_cm4.h **** 
1360:../system/include/cmsis/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1361:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1362:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1363:../system/include/cmsis/core_cm4.h **** 
1364:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1365:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1366:../system/include/cmsis/core_cm4.h **** 
1367:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1368:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1369:../system/include/cmsis/core_cm4.h **** 
1370:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1371:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1372:../system/include/cmsis/core_cm4.h **** 
1373:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1374:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1375:../system/include/cmsis/core_cm4.h **** 
1376:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1377:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1378:../system/include/cmsis/core_cm4.h **** 
1379:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1380:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1381:../system/include/cmsis/core_cm4.h **** 
1382:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1383:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1384:../system/include/cmsis/core_cm4.h **** 
1385:../system/include/cmsis/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1386:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1387:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1388:../system/include/cmsis/core_cm4.h **** 
1389:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1390:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1391:../system/include/cmsis/core_cm4.h **** 
1392:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1393:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1394:../system/include/cmsis/core_cm4.h **** 
1395:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1396:../system/include/cmsis/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1397:../system/include/cmsis/core_cm4.h **** 
1398:../system/include/cmsis/core_cm4.h **** /*@} end of group CMSIS_FPU */
1399:../system/include/cmsis/core_cm4.h **** #endif
1400:../system/include/cmsis/core_cm4.h **** 
1401:../system/include/cmsis/core_cm4.h **** 
1402:../system/include/cmsis/core_cm4.h **** /**
1403:../system/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1404:../system/include/cmsis/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1405:../system/include/cmsis/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1406:../system/include/cmsis/core_cm4.h ****   @{
1407:../system/include/cmsis/core_cm4.h ****  */
1408:../system/include/cmsis/core_cm4.h **** 
1409:../system/include/cmsis/core_cm4.h **** /**
1410:../system/include/cmsis/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1411:../system/include/cmsis/core_cm4.h ****  */
1412:../system/include/cmsis/core_cm4.h **** typedef struct
1413:../system/include/cmsis/core_cm4.h **** {
1414:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1415:../system/include/cmsis/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1416:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1417:../system/include/cmsis/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1418:../system/include/cmsis/core_cm4.h **** } CoreDebug_Type;
1419:../system/include/cmsis/core_cm4.h **** 
1420:../system/include/cmsis/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1421:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1422:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1423:../system/include/cmsis/core_cm4.h **** 
1424:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1425:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1426:../system/include/cmsis/core_cm4.h **** 
1427:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1428:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1429:../system/include/cmsis/core_cm4.h **** 
1430:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1431:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1432:../system/include/cmsis/core_cm4.h **** 
1433:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1434:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1435:../system/include/cmsis/core_cm4.h **** 
1436:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1437:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1438:../system/include/cmsis/core_cm4.h **** 
1439:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1440:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1441:../system/include/cmsis/core_cm4.h **** 
1442:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1443:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1444:../system/include/cmsis/core_cm4.h **** 
1445:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1446:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1447:../system/include/cmsis/core_cm4.h **** 
1448:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1449:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1450:../system/include/cmsis/core_cm4.h **** 
1451:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1452:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1453:../system/include/cmsis/core_cm4.h **** 
1454:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1455:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1456:../system/include/cmsis/core_cm4.h **** 
1457:../system/include/cmsis/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1458:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1459:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1460:../system/include/cmsis/core_cm4.h **** 
1461:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1462:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1463:../system/include/cmsis/core_cm4.h **** 
1464:../system/include/cmsis/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1465:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1466:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1467:../system/include/cmsis/core_cm4.h **** 
1468:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1469:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1470:../system/include/cmsis/core_cm4.h **** 
1471:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1472:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1473:../system/include/cmsis/core_cm4.h **** 
1474:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1475:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1476:../system/include/cmsis/core_cm4.h **** 
1477:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1478:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1479:../system/include/cmsis/core_cm4.h **** 
1480:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1481:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1482:../system/include/cmsis/core_cm4.h **** 
1483:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1484:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1485:../system/include/cmsis/core_cm4.h **** 
1486:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1487:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1488:../system/include/cmsis/core_cm4.h **** 
1489:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1490:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1491:../system/include/cmsis/core_cm4.h **** 
1492:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1493:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1494:../system/include/cmsis/core_cm4.h **** 
1495:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1496:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1497:../system/include/cmsis/core_cm4.h **** 
1498:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1499:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1500:../system/include/cmsis/core_cm4.h **** 
1501:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1502:../system/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1503:../system/include/cmsis/core_cm4.h **** 
1504:../system/include/cmsis/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1505:../system/include/cmsis/core_cm4.h **** 
1506:../system/include/cmsis/core_cm4.h **** 
1507:../system/include/cmsis/core_cm4.h **** /**
1508:../system/include/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
1509:../system/include/cmsis/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1510:../system/include/cmsis/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1511:../system/include/cmsis/core_cm4.h ****   @{
1512:../system/include/cmsis/core_cm4.h ****  */
1513:../system/include/cmsis/core_cm4.h **** 
1514:../system/include/cmsis/core_cm4.h **** /**
1515:../system/include/cmsis/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1516:../system/include/cmsis/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:../system/include/cmsis/core_cm4.h ****   \param[in] value  Value of the bit field.
1518:../system/include/cmsis/core_cm4.h ****   \return           Masked and shifted value.
1519:../system/include/cmsis/core_cm4.h **** */
1520:../system/include/cmsis/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1521:../system/include/cmsis/core_cm4.h **** 
1522:../system/include/cmsis/core_cm4.h **** /**
1523:../system/include/cmsis/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1524:../system/include/cmsis/core_cm4.h ****   \param[in] field  Name of the register bit field.
1525:../system/include/cmsis/core_cm4.h ****   \param[in] value  Value of register.
1526:../system/include/cmsis/core_cm4.h ****   \return           Masked and shifted bit field value.
1527:../system/include/cmsis/core_cm4.h **** */
1528:../system/include/cmsis/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1529:../system/include/cmsis/core_cm4.h **** 
1530:../system/include/cmsis/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1531:../system/include/cmsis/core_cm4.h **** 
1532:../system/include/cmsis/core_cm4.h **** 
1533:../system/include/cmsis/core_cm4.h **** /**
1534:../system/include/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
1535:../system/include/cmsis/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1536:../system/include/cmsis/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1537:../system/include/cmsis/core_cm4.h ****   @{
1538:../system/include/cmsis/core_cm4.h ****  */
1539:../system/include/cmsis/core_cm4.h **** 
1540:../system/include/cmsis/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1541:../system/include/cmsis/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1542:../system/include/cmsis/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1543:../system/include/cmsis/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1544:../system/include/cmsis/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1545:../system/include/cmsis/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1546:../system/include/cmsis/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1547:../system/include/cmsis/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1548:../system/include/cmsis/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1549:../system/include/cmsis/core_cm4.h **** 
1550:../system/include/cmsis/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1551:../system/include/cmsis/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1552:../system/include/cmsis/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1553:../system/include/cmsis/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1554:../system/include/cmsis/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1555:../system/include/cmsis/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1556:../system/include/cmsis/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1557:../system/include/cmsis/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1558:../system/include/cmsis/core_cm4.h **** 
1559:../system/include/cmsis/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1560:../system/include/cmsis/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1561:../system/include/cmsis/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1562:../system/include/cmsis/core_cm4.h **** #endif
1563:../system/include/cmsis/core_cm4.h **** 
1564:../system/include/cmsis/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1565:../system/include/cmsis/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1566:../system/include/cmsis/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1567:../system/include/cmsis/core_cm4.h **** #endif
1568:../system/include/cmsis/core_cm4.h **** 
1569:../system/include/cmsis/core_cm4.h **** /*@} */
1570:../system/include/cmsis/core_cm4.h **** 
1571:../system/include/cmsis/core_cm4.h **** 
1572:../system/include/cmsis/core_cm4.h **** 
1573:../system/include/cmsis/core_cm4.h **** /*******************************************************************************
1574:../system/include/cmsis/core_cm4.h ****  *                Hardware Abstraction Layer
1575:../system/include/cmsis/core_cm4.h ****   Core Function Interface contains:
1576:../system/include/cmsis/core_cm4.h ****   - Core NVIC Functions
1577:../system/include/cmsis/core_cm4.h ****   - Core SysTick Functions
1578:../system/include/cmsis/core_cm4.h ****   - Core Debug Functions
1579:../system/include/cmsis/core_cm4.h ****   - Core Register Access Functions
1580:../system/include/cmsis/core_cm4.h ****  ******************************************************************************/
1581:../system/include/cmsis/core_cm4.h **** /**
1582:../system/include/cmsis/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1583:../system/include/cmsis/core_cm4.h **** */
1584:../system/include/cmsis/core_cm4.h **** 
1585:../system/include/cmsis/core_cm4.h **** 
1586:../system/include/cmsis/core_cm4.h **** 
1587:../system/include/cmsis/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1588:../system/include/cmsis/core_cm4.h **** /**
1589:../system/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1590:../system/include/cmsis/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1591:../system/include/cmsis/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1592:../system/include/cmsis/core_cm4.h ****   @{
1593:../system/include/cmsis/core_cm4.h ****  */
1594:../system/include/cmsis/core_cm4.h **** 
1595:../system/include/cmsis/core_cm4.h **** /**
1596:../system/include/cmsis/core_cm4.h ****   \brief   Set Priority Grouping
1597:../system/include/cmsis/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1598:../system/include/cmsis/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1599:../system/include/cmsis/core_cm4.h ****            Only values from 0..7 are used.
1600:../system/include/cmsis/core_cm4.h ****            In case of a conflict between priority grouping and available
1601:../system/include/cmsis/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1602:../system/include/cmsis/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1603:../system/include/cmsis/core_cm4.h ****  */
1604:../system/include/cmsis/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1605:../system/include/cmsis/core_cm4.h **** {
1606:../system/include/cmsis/core_cm4.h ****   uint32_t reg_value;
1607:../system/include/cmsis/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1608:../system/include/cmsis/core_cm4.h **** 
1609:../system/include/cmsis/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1610:../system/include/cmsis/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1611:../system/include/cmsis/core_cm4.h ****   reg_value  =  (reg_value                                   |
1612:../system/include/cmsis/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1613:../system/include/cmsis/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1614:../system/include/cmsis/core_cm4.h ****   SCB->AIRCR =  reg_value;
1615:../system/include/cmsis/core_cm4.h **** }
1616:../system/include/cmsis/core_cm4.h **** 
1617:../system/include/cmsis/core_cm4.h **** 
1618:../system/include/cmsis/core_cm4.h **** /**
1619:../system/include/cmsis/core_cm4.h ****   \brief   Get Priority Grouping
1620:../system/include/cmsis/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1621:../system/include/cmsis/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1622:../system/include/cmsis/core_cm4.h ****  */
1623:../system/include/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1624:../system/include/cmsis/core_cm4.h **** {
1625:../system/include/cmsis/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1626:../system/include/cmsis/core_cm4.h **** }
1627:../system/include/cmsis/core_cm4.h **** 
1628:../system/include/cmsis/core_cm4.h **** 
1629:../system/include/cmsis/core_cm4.h **** /**
1630:../system/include/cmsis/core_cm4.h ****   \brief   Enable External Interrupt
1631:../system/include/cmsis/core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1632:../system/include/cmsis/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1633:../system/include/cmsis/core_cm4.h ****  */
1634:../system/include/cmsis/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1635:../system/include/cmsis/core_cm4.h **** {
1636:../system/include/cmsis/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1637:../system/include/cmsis/core_cm4.h **** }
1638:../system/include/cmsis/core_cm4.h **** 
1639:../system/include/cmsis/core_cm4.h **** 
1640:../system/include/cmsis/core_cm4.h **** /**
1641:../system/include/cmsis/core_cm4.h ****   \brief   Disable External Interrupt
1642:../system/include/cmsis/core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1643:../system/include/cmsis/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1644:../system/include/cmsis/core_cm4.h ****  */
1645:../system/include/cmsis/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1646:../system/include/cmsis/core_cm4.h **** {
1647:../system/include/cmsis/core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1648:../system/include/cmsis/core_cm4.h **** }
1649:../system/include/cmsis/core_cm4.h **** 
1650:../system/include/cmsis/core_cm4.h **** 
1651:../system/include/cmsis/core_cm4.h **** /**
1652:../system/include/cmsis/core_cm4.h ****   \brief   Get Pending Interrupt
1653:../system/include/cmsis/core_cm4.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1654:../system/include/cmsis/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1655:../system/include/cmsis/core_cm4.h ****   \return             0  Interrupt status is not pending.
1656:../system/include/cmsis/core_cm4.h ****   \return             1  Interrupt status is pending.
1657:../system/include/cmsis/core_cm4.h ****  */
1658:../system/include/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1659:../system/include/cmsis/core_cm4.h **** {
1660:../system/include/cmsis/core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1661:../system/include/cmsis/core_cm4.h **** }
1662:../system/include/cmsis/core_cm4.h **** 
1663:../system/include/cmsis/core_cm4.h **** 
1664:../system/include/cmsis/core_cm4.h **** /**
1665:../system/include/cmsis/core_cm4.h ****   \brief   Set Pending Interrupt
1666:../system/include/cmsis/core_cm4.h ****   \details Sets the pending bit of an external interrupt.
1667:../system/include/cmsis/core_cm4.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1668:../system/include/cmsis/core_cm4.h ****  */
1669:../system/include/cmsis/core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1670:../system/include/cmsis/core_cm4.h **** {
1671:../system/include/cmsis/core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1672:../system/include/cmsis/core_cm4.h **** }
1673:../system/include/cmsis/core_cm4.h **** 
1674:../system/include/cmsis/core_cm4.h **** 
1675:../system/include/cmsis/core_cm4.h **** /**
1676:../system/include/cmsis/core_cm4.h ****   \brief   Clear Pending Interrupt
1677:../system/include/cmsis/core_cm4.h ****   \details Clears the pending bit of an external interrupt.
1678:../system/include/cmsis/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1679:../system/include/cmsis/core_cm4.h ****  */
1680:../system/include/cmsis/core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1681:../system/include/cmsis/core_cm4.h **** {
1682:../system/include/cmsis/core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1683:../system/include/cmsis/core_cm4.h **** }
1684:../system/include/cmsis/core_cm4.h **** 
1685:../system/include/cmsis/core_cm4.h **** 
1686:../system/include/cmsis/core_cm4.h **** /**
1687:../system/include/cmsis/core_cm4.h ****   \brief   Get Active Interrupt
1688:../system/include/cmsis/core_cm4.h ****   \details Reads the active register in NVIC and returns the active bit.
1689:../system/include/cmsis/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1690:../system/include/cmsis/core_cm4.h ****   \return             0  Interrupt status is not active.
1691:../system/include/cmsis/core_cm4.h ****   \return             1  Interrupt status is active.
1692:../system/include/cmsis/core_cm4.h ****  */
1693:../system/include/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1694:../system/include/cmsis/core_cm4.h **** {
1695:../system/include/cmsis/core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1696:../system/include/cmsis/core_cm4.h **** }
1697:../system/include/cmsis/core_cm4.h **** 
1698:../system/include/cmsis/core_cm4.h **** 
1699:../system/include/cmsis/core_cm4.h **** /**
1700:../system/include/cmsis/core_cm4.h ****   \brief   Set Interrupt Priority
1701:../system/include/cmsis/core_cm4.h ****   \details Sets the priority of an interrupt.
1702:../system/include/cmsis/core_cm4.h ****   \note    The priority cannot be set for every core interrupt.
1703:../system/include/cmsis/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1704:../system/include/cmsis/core_cm4.h ****   \param [in]  priority  Priority to set.
1705:../system/include/cmsis/core_cm4.h ****  */
1706:../system/include/cmsis/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1707:../system/include/cmsis/core_cm4.h **** {
1708:../system/include/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1709:../system/include/cmsis/core_cm4.h ****   {
1710:../system/include/cmsis/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1711:../system/include/cmsis/core_cm4.h ****   }
1712:../system/include/cmsis/core_cm4.h ****   else
1713:../system/include/cmsis/core_cm4.h ****   {
1714:../system/include/cmsis/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1715:../system/include/cmsis/core_cm4.h ****   }
1716:../system/include/cmsis/core_cm4.h **** }
1717:../system/include/cmsis/core_cm4.h **** 
1718:../system/include/cmsis/core_cm4.h **** 
1719:../system/include/cmsis/core_cm4.h **** /**
1720:../system/include/cmsis/core_cm4.h ****   \brief   Get Interrupt Priority
1721:../system/include/cmsis/core_cm4.h ****   \details Reads the priority of an interrupt.
1722:../system/include/cmsis/core_cm4.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1723:../system/include/cmsis/core_cm4.h ****            or negative to specify an internal (core) interrupt.
1724:../system/include/cmsis/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1725:../system/include/cmsis/core_cm4.h ****   \return             Interrupt Priority.
1726:../system/include/cmsis/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1727:../system/include/cmsis/core_cm4.h ****  */
1728:../system/include/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1729:../system/include/cmsis/core_cm4.h **** {
1730:../system/include/cmsis/core_cm4.h **** 
1731:../system/include/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1732:../system/include/cmsis/core_cm4.h ****   {
1733:../system/include/cmsis/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1734:../system/include/cmsis/core_cm4.h ****   }
1735:../system/include/cmsis/core_cm4.h ****   else
1736:../system/include/cmsis/core_cm4.h ****   {
1737:../system/include/cmsis/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1738:../system/include/cmsis/core_cm4.h ****   }
1739:../system/include/cmsis/core_cm4.h **** }
1740:../system/include/cmsis/core_cm4.h **** 
1741:../system/include/cmsis/core_cm4.h **** 
1742:../system/include/cmsis/core_cm4.h **** /**
1743:../system/include/cmsis/core_cm4.h ****   \brief   Encode Priority
1744:../system/include/cmsis/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1745:../system/include/cmsis/core_cm4.h ****            preemptive priority value, and subpriority value.
1746:../system/include/cmsis/core_cm4.h ****            In case of a conflict between priority grouping and available
1747:../system/include/cmsis/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1748:../system/include/cmsis/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1749:../system/include/cmsis/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1750:../system/include/cmsis/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1751:../system/include/cmsis/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1752:../system/include/cmsis/core_cm4.h ****  */
1753:../system/include/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1754:../system/include/cmsis/core_cm4.h **** {
1755:../system/include/cmsis/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1756:../system/include/cmsis/core_cm4.h ****   uint32_t PreemptPriorityBits;
1757:../system/include/cmsis/core_cm4.h ****   uint32_t SubPriorityBits;
1758:../system/include/cmsis/core_cm4.h **** 
1759:../system/include/cmsis/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1760:../system/include/cmsis/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1761:../system/include/cmsis/core_cm4.h **** 
1762:../system/include/cmsis/core_cm4.h ****   return (
1763:../system/include/cmsis/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1764:../system/include/cmsis/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1765:../system/include/cmsis/core_cm4.h ****          );
1766:../system/include/cmsis/core_cm4.h **** }
1767:../system/include/cmsis/core_cm4.h **** 
1768:../system/include/cmsis/core_cm4.h **** 
1769:../system/include/cmsis/core_cm4.h **** /**
1770:../system/include/cmsis/core_cm4.h ****   \brief   Decode Priority
1771:../system/include/cmsis/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1772:../system/include/cmsis/core_cm4.h ****            preemptive priority value and subpriority value.
1773:../system/include/cmsis/core_cm4.h ****            In case of a conflict between priority grouping and available
1774:../system/include/cmsis/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1775:../system/include/cmsis/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1776:../system/include/cmsis/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1777:../system/include/cmsis/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1778:../system/include/cmsis/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1779:../system/include/cmsis/core_cm4.h ****  */
1780:../system/include/cmsis/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1781:../system/include/cmsis/core_cm4.h **** {
1782:../system/include/cmsis/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1783:../system/include/cmsis/core_cm4.h ****   uint32_t PreemptPriorityBits;
1784:../system/include/cmsis/core_cm4.h ****   uint32_t SubPriorityBits;
1785:../system/include/cmsis/core_cm4.h **** 
1786:../system/include/cmsis/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1787:../system/include/cmsis/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1788:../system/include/cmsis/core_cm4.h **** 
1789:../system/include/cmsis/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1790:../system/include/cmsis/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1791:../system/include/cmsis/core_cm4.h **** }
1792:../system/include/cmsis/core_cm4.h **** 
1793:../system/include/cmsis/core_cm4.h **** 
1794:../system/include/cmsis/core_cm4.h **** /**
1795:../system/include/cmsis/core_cm4.h ****   \brief   System Reset
1796:../system/include/cmsis/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1797:../system/include/cmsis/core_cm4.h ****  */
1798:../system/include/cmsis/core_cm4.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1799:../system/include/cmsis/core_cm4.h **** {
1800:../system/include/cmsis/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1801:../system/include/cmsis/core_cm4.h ****                                                                        buffered write are completed
1802:../system/include/cmsis/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1803:../system/include/cmsis/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  49              		.loc 3 1803 0
  50 0004 0549     		ldr	r1, .L3
  51 0006 CA68     		ldr	r2, [r1, #12]
  52 0008 02F4E062 		and	r2, r2, #1792
1802:../system/include/cmsis/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  53              		.loc 3 1802 0
  54 000c 044B     		ldr	r3, .L3+4
  55 000e 1343     		orrs	r3, r3, r2
  56 0010 CB60     		str	r3, [r1, #12]
  57              	.LBB20:
  58              	.LBB21:
  59              		.loc 2 429 0
  60              		.syntax unified
  61              	@ 429 "../system/include/cmsis/cmsis_gcc.h" 1
  62 0012 BFF34F8F 		dsb 0xF
  63              	@ 0 "" 2
  64              		.thumb
  65              		.syntax unified
  66              	.L2:
  67              	.LBE21:
  68              	.LBE20:
  69              	.LBB22:
  70              	.LBB23:
 375:../system/include/cmsis/cmsis_gcc.h **** }
  71              		.loc 2 375 0
  72              		.syntax unified
  73              	@ 375 "../system/include/cmsis/cmsis_gcc.h" 1
  74 0016 00BF     		nop
  75              	@ 0 "" 2
  76              		.thumb
  77              		.syntax unified
  78 0018 FDE7     		b	.L2
  79              	.L4:
  80 001a 00BF     		.align	2
  81              	.L3:
  82 001c 00ED00E0 		.word	-536810240
  83 0020 0400FA05 		.word	100270084
  84              	.LBE23:
  85              	.LBE22:
  86              	.LBE17:
  87              	.LBE16:
  88              		.cfi_endproc
  89              	.LFE126:
  91              		.text
  92              	.Letext0:
  93              		.file 4 "e:\\iti_9_months\\embeddedsystems\\tourkey\\tools\\arm gcc\\lib\\gcc\\arm-none-eabi\\5.4.
DEFINED SYMBOLS
                            *ABS*:00000000 _reset_hardware.c
C:\Users\NoteBook\AppData\Local\Temp\ccCoOvs3.s:20     .text.__reset_hardware:00000000 $t
C:\Users\NoteBook\AppData\Local\Temp\ccCoOvs3.s:25     .text.__reset_hardware:00000000 __reset_hardware
C:\Users\NoteBook\AppData\Local\Temp\ccCoOvs3.s:82     .text.__reset_hardware:0000001c $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.0.a2f836f628cd58bfd83621916854a0d2
                           .group:00000000 wm4.stm32f4xx.h.57.caf7de43308682a5c2971c240280861f
                           .group:00000000 wm4.stm32f401xc.h.53.32ae70b26f06e84261965f4f8509143f
                           .group:00000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:00000000 wm4.core_cm4.h.82.5b4a6930d46cec837ebb7e03538f1940
                           .group:00000000 wm4.cmsis_gcc.h.36.39970cb43ce4b53c82644a1f9bc2eab9
                           .group:00000000 wm4.core_cm4.h.231.bf7ac9deadcf6cf58f5e6091077d58ba
                           .group:00000000 wm4.stm32f401xc.h.665.1631b5232f7e84a5a3554893915398db
                           .group:00000000 wm4.stm32f4xx.h.207.14fa426eaa9270fccf67225a85c55066
                           .group:00000000 wm4.stm32f4xx_hal_conf.h.42.14dbb308b3923aa896496f5e31c092c7
                           .group:00000000 wm4.stm32_hal_legacy.h.41.a0c7d1d1ab9e18b59678572b8fb0b559
                           .group:00000000 wm4._newlib_version.h.4.ad342815780c8db09778091a421b5b5b
                           .group:00000000 wm4.newlib.h.21.0b9fc973bddc8b940a18de2b6ea6adc7
                           .group:00000000 wm4.features.h.22.5cdadbb3efe495d1c9e38350b8c376c7
                           .group:00000000 wm4.config.h.219.65a553ab5bef5482f0d7880b0d33015e
                           .group:00000000 wm4._ansi.h.23.9f8fcfa20193763fcf364fb91705c94b
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4._default_types.h.6.35ee9e747940367bf2a634907d1c2382
                           .group:00000000 wm4.stddef.h.187.2ff233552538c6ff9b8575ca8ea52cb3
                           .group:00000000 wm4.cdefs.h.47.ba62642086d429b4f95c2381cae1c0aa
                           .group:00000000 wm4.stddef.h.39.ec95e8feac892e292b69dc7ae75b0d64
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:00000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:00000000 wm4._types.h.183.c226d164ceca1f2ecb9ae9360c54a098
                           .group:00000000 wm4.reent.h.17.23b059516345f8f5abfa01ddc379570f
                           .group:00000000 wm4.types.h.40.e8c16e7ec36ba55f133d0616070e25fc
                           .group:00000000 wm4._stdint.h.10.7a5f60e6741af4a5594a3867d347e1f9
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.30.0e8bfd94e85db17dda3286ee81496fe6
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.30.bbece7fa40993a78092dcc5805132560
                           .group:00000000 wm4.types.h.69.ed3eae3cf73030a737515151ebcab7a1
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.8188691c2279eac7a223caa50f6694b9
                           .group:00000000 wm4.stm32f4xx_hal_def.h.75.e45277c25f163200f11a5b130f34471b
                           .group:00000000 wm4.stm32f4xx_hal_rcc_ex.h.40.18b09d174fa574f01457792fbda5a4ed
                           .group:00000000 wm4.stm32f4xx_hal_rcc.h.126.909432743c2583b720bb0008d3cb601b
                           .group:00000000 wm4.stm32f4xx_hal_gpio.h.40.243a62750b839c18266a63bd9f8ec7de
                           .group:00000000 wm4.stm32f4xx_hal_gpio_ex.h.40.0690426f4d05c1c7df79d9f4fc37776e
                           .group:00000000 wm4.stm32f4xx_hal_gpio.h.282.bc507a844f3f1fa1ae0b260c571a1fed
                           .group:00000000 wm4.stm32f4xx_hal_dma.h.40.02a49c6d9ed69b414b5251b575cbb120
                           .group:00000000 wm4.stm32f4xx_hal_dma.h.711.7d8adff58fe0cdf7df8cf0b38bcda9a8
                           .group:00000000 wm4.stm32f4xx_hal_cortex.h.40.bd6bd5e21d30d93b5cc09e6379f85579
                           .group:00000000 wm4.stm32f4xx_hal_adc.h.40.5f72b7209e41daf25ebb2d3f44ed6022
                           .group:00000000 wm4.stm32f4xx_hal_adc_ex.h.40.74ffed63201beef39029db39ae4000e6
                           .group:00000000 wm4.stm32f4xx_hal_adc.h.600.e2fa69b55dd5855ec79c5fa8d8138abc
                           .group:00000000 wm4.stm32f4xx_hal_crc.h.40.594a9fca6b84bdca454cc94fcb8ca1e6
                           .group:00000000 wm4.stm32f4xx_hal_flash.h.40.79f4e2fb2175b1d961992d107e3b97d1
                           .group:00000000 wm4.stm32f4xx_hal_flash_ex.h.40.078814aec6d39273876728f89faa5fdc
                           .group:00000000 wm4.stm32f4xx_hal_flash.h.377.f3276ca767858576e66724350a5f4b79
                           .group:00000000 wm4.stm32f4xx_hal_i2c.h.40.8777077c1b40711dfbb7fe5638c86b4d
                           .group:00000000 wm4.stm32f4xx_hal_i2c_ex.h.40.e977780240ecd3ff4625d90dde83acba
                           .group:00000000 wm4.stm32f4xx_hal_i2c.h.569.f33af1dad4d641ffefd5962b45d8017e
                           .group:00000000 wm4.stm32f4xx_hal_i2s.h.40.adbb9357230b37d5785903f9377ef643
                           .group:00000000 wm4.stm32f4xx_hal_i2s_ex.h.40.b1b981bde8df0507aeadd7d987ff19d8
                           .group:00000000 wm4.stm32f4xx_hal_i2s.h.430.18183ec6891f9817e472056534290a64
                           .group:00000000 wm4.stm32f4xx_hal_iwdg.h.40.10b3ce62d06ce16241c746ce2681a9e9
                           .group:00000000 wm4.stm32f4xx_hal_pwr.h.40.48daf2b1572aa696f3e5573f36f3559f
                           .group:00000000 wm4.stm32f4xx_hal_pwr_ex.h.40.ee590d0a8b48cfc5bfa7320dcdefbe45
                           .group:00000000 wm4.stm32f4xx_hal_pwr.h.355.c8e79697d7e1fddc6656ac227acc439d
                           .group:00000000 wm4.stm32f4xx_hal_rtc.h.40.e8a9eca417eb1ea85c96699fa4825564
                           .group:00000000 wm4.stm32f4xx_hal_rtc_ex.h.40.48c33335eaffa2c91e1128c060b49586
                           .group:00000000 wm4.stm32f4xx_hal_rtc.h.711.01e1e4428c2c9ff324d2c3be286796df
                           .group:00000000 wm4.stm32f4xx_ll_sdmmc.h.40.74276ace32060010e79af5af02a40636
                           .group:00000000 wm4.stm32f4xx_hal_sd.h.70.44ce64a00d3a49c8b3953658ff6ee61b
                           .group:00000000 wm4.stm32f4xx_hal_spi.h.40.53d65072187e01517c8ed17e13b46fd9
                           .group:00000000 wm4.stm32f4xx_hal_tim.h.40.2ddd43345448926f7508d4d414cd8d44
                           .group:00000000 wm4.stm32f4xx_hal_tim_ex.h.40.51c404f3398176729c77ba26df5737f5
                           .group:00000000 wm4.stm32f4xx_hal_tim.h.1342.8e4b73046a1408dd961d89c806992d06
                           .group:00000000 wm4.stm32f4xx_hal_uart.h.40.4115b2b612e1b133e868ca3d153a397c
                           .group:00000000 wm4.stm32f4xx_hal_usart.h.40.0da1ae9e4b27096d199a6f6bbedee03d
                           .group:00000000 wm4.stm32f4xx_hal_irda.h.40.7b01c4194527bf309de0c25e6a1b6c61
                           .group:00000000 wm4.stm32f4xx_hal_smartcard.h.40.9cae48d13a13aeffbf67a67e90e13923
                           .group:00000000 wm4.stm32f4xx_hal_wwdg.h.40.18044949aad98f3b5c6a15b0659eb4bb
                           .group:00000000 wm4.stm32f4xx_ll_usb.h.40.45b30db8377470652f55eaa1d2fb7567
                           .group:00000000 wm4.stm32f4xx_hal_pcd.h.133.3788c362c5460e4abdebbc72798ed2c4
                           .group:00000000 wm4.stm32f4xx_hal_hcd.h.40.fab9d48aa62190d6b2f837ad19b189aa
                           .group:00000000 wm4.stm32f4xx_hal.h.67.9f84fd90ea7b366046c2f5ad9e68743c

NO UNDEFINED SYMBOLS
