// Seed: 3442826932
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4,
    output logic id_5
);
  wor id_6;
  assign id_5 = id_6[1'b0];
  logic id_7;
  assign id_7 = 1'h0;
  logic id_8, id_9;
endmodule
`define pp_6 0
