Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Fri Sep 11 05:41:14 2020
| Host              : rsaradhy-acer running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.003        0.000                      0                85380        0.008        0.000                      0                85380        1.625        0.000                       0                 27192  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
CLK_REF_N  {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_REF_N           0.003        0.000                      0                85380        0.008        0.000                      0                85380        1.625        0.000                       0                 27192  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_REF_N
  To Clock:  CLK_REF_N

Setup :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        2.277ns  (logic 0.413ns (18.138%)  route 1.864ns (81.862%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 8.994 - 6.250 ) 
    Source Clock Delay      (SCD):    3.267ns = ( 6.392 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.141ns (routing 0.904ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.820ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.141     6.392    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/clk_ref_BUFG
    SLICE_X24Y129        FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     6.488 r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/Q
                         net (fo=1, routed)           0.108     6.596    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_18_repN
    SLICE_X25Y129        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     6.696 f  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/design_1_i_i_85/O
                         net (fo=1, routed)           0.103     6.799    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_9
    SLICE_X25Y128        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     6.838 f  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_42/O
                         net (fo=2, routed)           0.372     7.210    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/counter_TLAST[0]_i_3__22_3
    SLICE_X25Y107        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.100     7.310 r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/design_1_i_i_9/O
                         net (fo=28, routed)          0.137     7.447    my_design/TVALID
    SLICE_X25Y106        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     7.486 r  my_design/FIFO_10_inst_i_1__2_comp/O
                         net (fo=9, routed)           0.394     7.880    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X35Y100        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     7.919 r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=4, routed)           0.750     8.669    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X4Y12         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.808     8.994    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y12         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274     9.268    
                         clock uncertainty           -0.235     9.032    
    RAMB36_X4Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     8.671    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.671    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        2.386ns  (logic 0.437ns (18.315%)  route 1.949ns (81.685%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 9.106 - 6.250 ) 
    Source Clock Delay      (SCD):    3.267ns = ( 6.392 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.141ns (routing 0.904ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.820ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.141     6.392    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/clk_ref_BUFG
    SLICE_X24Y129        FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     6.488 r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/Q
                         net (fo=1, routed)           0.108     6.596    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_18_repN
    SLICE_X25Y129        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     6.696 f  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/design_1_i_i_85/O
                         net (fo=1, routed)           0.103     6.799    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_9
    SLICE_X25Y128        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     6.838 f  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_42/O
                         net (fo=2, routed)           0.372     7.210    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/counter_TLAST[0]_i_3__22_3
    SLICE_X25Y107        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.100     7.310 r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/design_1_i_i_9/O
                         net (fo=28, routed)          0.389     7.699    my_design/TVALID
    SLICE_X32Y95         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.064     7.763 r  my_design/FIFO_10_inst_i_1__0_comp_replica/O
                         net (fo=1, routed)           0.157     7.920    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/internal_reset_reg_0_repN_alias
    SLICE_X32Y97         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038     7.958 r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=4, routed)           0.820     8.778    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X4Y15         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.920     9.106    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y15         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274     9.380    
                         clock uncertainty           -0.235     9.144    
    RAMB36_X4Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     8.783    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        2.414ns  (logic 0.667ns (27.631%)  route 1.747ns (72.370%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 9.136 - 6.250 ) 
    Source Clock Delay      (SCD):    3.267ns = ( 6.392 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.141ns (routing 0.904ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.820ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.141     6.392    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/clk_ref_BUFG
    SLICE_X24Y129        FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     6.488 r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/Q
                         net (fo=1, routed)           0.108     6.596    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_18_repN
    SLICE_X25Y129        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     6.696 f  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/design_1_i_i_85/O
                         net (fo=1, routed)           0.103     6.799    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_9
    SLICE_X25Y128        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     6.838 f  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_42/O
                         net (fo=2, routed)           0.372     7.210    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/counter_TLAST[0]_i_3__22_3
    SLICE_X25Y107        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.100     7.310 r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/design_1_i_i_9/O
                         net (fo=28, routed)          0.086     7.396    my_design/counter_TLAST_reg[31]
    SLICE_X25Y107        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     7.435 r  my_design/FIFO_10_inst_i_2/O
                         net (fo=79, routed)          0.134     7.569    my_design/enable_sampling_logic_reg
    SLICE_X25Y105        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116     7.685 r  my_design/FIFO_10_inst_i_1__15/O
                         net (fo=9, routed)           0.075     7.760    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X25Y105        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     7.937 r  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=4, routed)           0.869     8.806    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X0Y18         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.950     9.136    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y18         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274     9.410    
                         clock uncertainty           -0.235     9.174    
    RAMB36_X0Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     8.813    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        2.254ns  (logic 0.437ns (19.388%)  route 1.817ns (80.612%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 8.980 - 6.250 ) 
    Source Clock Delay      (SCD):    3.267ns = ( 6.392 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.141ns (routing 0.904ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.820ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.141     6.392    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/clk_ref_BUFG
    SLICE_X24Y129        FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     6.488 r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/Q
                         net (fo=1, routed)           0.108     6.596    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_18_repN
    SLICE_X25Y129        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     6.696 f  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/design_1_i_i_85/O
                         net (fo=1, routed)           0.103     6.799    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_9
    SLICE_X25Y128        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     6.838 f  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_42/O
                         net (fo=2, routed)           0.372     7.210    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/counter_TLAST[0]_i_3__22_3
    SLICE_X25Y107        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.100     7.310 r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/design_1_i_i_9/O
                         net (fo=28, routed)          0.389     7.699    my_design/TVALID
    SLICE_X32Y95         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.064     7.763 r  my_design/FIFO_10_inst_i_1__0_comp_replica/O
                         net (fo=1, routed)           0.157     7.920    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/internal_reset_reg_0_repN_alias
    SLICE_X32Y97         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038     7.958 r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=4, routed)           0.688     8.646    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X4Y16         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.794     8.980    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y16         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274     9.254    
                         clock uncertainty           -0.235     9.018    
    RAMB36_X4Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     8.657    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        2.344ns  (logic 0.440ns (18.771%)  route 1.904ns (81.229%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 9.010 - 6.250 ) 
    Source Clock Delay      (SCD):    3.267ns = ( 6.392 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.141ns (routing 0.904ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.820ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.141     6.392    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/clk_ref_BUFG
    SLICE_X24Y129        FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     6.488 r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/Q
                         net (fo=1, routed)           0.108     6.596    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_18_repN
    SLICE_X25Y129        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     6.696 f  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/design_1_i_i_85/O
                         net (fo=1, routed)           0.103     6.799    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_9
    SLICE_X25Y128        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     6.838 f  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_42/O
                         net (fo=2, routed)           0.372     7.210    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/counter_TLAST[0]_i_3__22_3
    SLICE_X25Y107        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.100     7.310 r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/design_1_i_i_9/O
                         net (fo=28, routed)          0.359     7.669    my_design/TVALID
    SLICE_X29Y109        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     7.735 r  my_design/FIFO_10_inst_i_1__10_comp/O
                         net (fo=9, routed)           0.067     7.802    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X29Y109        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     7.841 r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=4, routed)           0.895     8.736    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X3Y32         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.824     9.010    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y32         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.337     9.347    
                         clock uncertainty           -0.235     9.111    
    RAMB36_X3Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     8.750    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        2.295ns  (logic 0.438ns (19.085%)  route 1.857ns (80.915%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 9.029 - 6.250 ) 
    Source Clock Delay      (SCD):    3.267ns = ( 6.392 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.141ns (routing 0.904ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.820ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.141     6.392    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/clk_ref_BUFG
    SLICE_X24Y129        FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     6.488 r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/Q
                         net (fo=1, routed)           0.108     6.596    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_18_repN
    SLICE_X25Y129        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     6.696 f  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/design_1_i_i_85/O
                         net (fo=1, routed)           0.103     6.799    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_9
    SLICE_X25Y128        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     6.838 f  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_42/O
                         net (fo=2, routed)           0.372     7.210    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/counter_TLAST[0]_i_3__22_3
    SLICE_X25Y107        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.100     7.310 r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/design_1_i_i_9/O
                         net (fo=28, routed)          0.363     7.673    my_design/TVALID
    SLICE_X30Y103        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     7.712 r  my_design/FIFO_10_inst_i_1__20_comp/O
                         net (fo=9, routed)           0.313     8.025    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X30Y86         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     8.089 r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=4, routed)           0.598     8.687    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X3Y15         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.843     9.029    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y15         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274     9.303    
                         clock uncertainty           -0.235     9.067    
    RAMB36_X3Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     8.706    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        2.405ns  (logic 0.475ns (19.751%)  route 1.930ns (80.249%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 9.084 - 6.250 ) 
    Source Clock Delay      (SCD):    3.267ns = ( 6.392 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.141ns (routing 0.904ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.820ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.141     6.392    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/clk_ref_BUFG
    SLICE_X24Y129        FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     6.488 r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/Q
                         net (fo=1, routed)           0.108     6.596    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_18_repN
    SLICE_X25Y129        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     6.696 f  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/design_1_i_i_85/O
                         net (fo=1, routed)           0.103     6.799    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_9
    SLICE_X25Y128        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     6.838 f  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_42/O
                         net (fo=2, routed)           0.372     7.210    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/counter_TLAST[0]_i_3__22_3
    SLICE_X25Y107        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.100     7.310 r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/design_1_i_i_9/O
                         net (fo=28, routed)          0.086     7.396    my_design/counter_TLAST_reg[31]
    SLICE_X25Y107        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     7.435 r  my_design/FIFO_10_inst_i_2/O
                         net (fo=79, routed)          0.263     7.698    my_design/enable_sampling_logic_reg
    SLICE_X20Y107        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     7.761 r  my_design/FIFO_10_inst_i_1__3/O
                         net (fo=9, routed)           0.196     7.957    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X20Y113        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     7.995 r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=4, routed)           0.802     8.797    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X2Y30         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.898     9.084    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y30         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.340     9.424    
                         clock uncertainty           -0.235     9.188    
    RAMB36_X2Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     8.827    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        2.286ns  (logic 0.437ns (19.116%)  route 1.849ns (80.884%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 9.033 - 6.250 ) 
    Source Clock Delay      (SCD):    3.267ns = ( 6.392 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.141ns (routing 0.904ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.820ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.141     6.392    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/clk_ref_BUFG
    SLICE_X24Y129        FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     6.488 r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/Q
                         net (fo=1, routed)           0.108     6.596    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_18_repN
    SLICE_X25Y129        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     6.696 f  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/design_1_i_i_85/O
                         net (fo=1, routed)           0.103     6.799    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_9
    SLICE_X25Y128        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     6.838 f  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_42/O
                         net (fo=2, routed)           0.372     7.210    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/counter_TLAST[0]_i_3__22_3
    SLICE_X25Y107        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.100     7.310 r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/design_1_i_i_9/O
                         net (fo=28, routed)          0.389     7.699    my_design/TVALID
    SLICE_X32Y95         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.064     7.763 r  my_design/FIFO_10_inst_i_1__0_comp_replica/O
                         net (fo=1, routed)           0.157     7.920    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/internal_reset_reg_0_repN_alias
    SLICE_X32Y97         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038     7.958 r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=4, routed)           0.720     8.678    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X3Y14         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.847     9.033    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274     9.307    
                         clock uncertainty           -0.235     9.071    
    RAMB36_X3Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     8.710    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.710    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        2.356ns  (logic 0.452ns (19.185%)  route 1.904ns (80.815%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 9.041 - 6.250 ) 
    Source Clock Delay      (SCD):    3.267ns = ( 6.392 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.141ns (routing 0.904ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.820ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.141     6.392    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/clk_ref_BUFG
    SLICE_X24Y129        FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     6.488 r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/Q
                         net (fo=1, routed)           0.108     6.596    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_18_repN
    SLICE_X25Y129        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     6.696 f  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/design_1_i_i_85/O
                         net (fo=1, routed)           0.103     6.799    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_9
    SLICE_X25Y128        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     6.838 f  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_42/O
                         net (fo=2, routed)           0.372     7.210    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/counter_TLAST[0]_i_3__22_3
    SLICE_X25Y107        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.100     7.310 r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/design_1_i_i_9/O
                         net (fo=28, routed)          0.086     7.396    my_design/counter_TLAST_reg[31]
    SLICE_X25Y107        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     7.435 r  my_design/FIFO_10_inst_i_2/O
                         net (fo=79, routed)          0.267     7.702    my_design/enable_sampling_logic_reg
    SLICE_X27Y110        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     7.741 r  my_design/FIFO_10_inst_i_1__9/O
                         net (fo=9, routed)           0.184     7.925    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X28Y110        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     7.964 r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=4, routed)           0.784     8.748    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X4Y24         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.855     9.041    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y24         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.337     9.378    
                         clock uncertainty           -0.235     9.142    
    RAMB36_X4Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     8.781    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.781    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_N rise@6.250ns - CLK_REF_N fall@3.125ns)
  Data Path Delay:        2.461ns  (logic 0.471ns (19.139%)  route 1.990ns (80.861%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 9.148 - 6.250 ) 
    Source Clock Delay      (SCD):    3.267ns = ( 6.392 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.141ns (routing 0.904ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.820ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.141     6.392    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/clk_ref_BUFG
    SLICE_X24Y129        FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     6.488 r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_reg_replica/Q
                         net (fo=1, routed)           0.108     6.596    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/tValidR_18_repN
    SLICE_X25Y129        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     6.696 f  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/design_1_i_i_85/O
                         net (fo=1, routed)           0.103     6.799    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_9
    SLICE_X25Y128        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     6.838 f  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/design_1_i_i_42/O
                         net (fo=2, routed)           0.372     7.210    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/counter_TLAST[0]_i_3__22_3
    SLICE_X25Y107        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.100     7.310 r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/design_1_i_i_9/O
                         net (fo=28, routed)          0.614     7.924    my_design/TVALID
    SLICE_X35Y131        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     8.022 r  my_design/FIFO_10_inst_i_1__7_comp/O
                         net (fo=9, routed)           0.053     8.075    DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X35Y131        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     8.113 r  DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=4, routed)           0.740     8.853    DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X4Y32         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.962     9.148    DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y32         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.337     9.485    
                         clock uncertainty           -0.235     9.249    
    RAMB36_X4Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     8.888    DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  0.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.070ns (21.807%)  route 0.251ns (78.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Net Delay (Source):      1.805ns (routing 0.820ns, distribution 0.985ns)
  Clock Net Delay (Destination): 2.307ns (routing 0.904ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     0.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     0.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.936 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.805     2.741    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y96         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.070     2.811 r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[11]/Q
                         net (fo=8, routed)           0.251     3.062    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[11]
    RAMB36_X5Y18         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.307     3.433    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y18         RAMB36E2                                     r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.330     3.102    
    RAMB36_X5Y18         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.049     3.053    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[822]/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[822]/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.069ns (36.508%)  route 0.120ns (63.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    2.822ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      1.886ns (routing 0.820ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.155ns (routing 0.904ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     0.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     0.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.936 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.886     2.822    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X8Y86          FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[822]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.891 r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[822]/Q
                         net (fo=2, routed)           0.120     3.011    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[822]
    SLICE_X10Y87         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[822]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.155     3.281    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X10Y87         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[822]/C
                         clock pessimism             -0.333     2.948    
    SLICE_X10Y87         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     3.001    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[822]
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1410]/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.070ns (27.344%)  route 0.186ns (72.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.851ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      1.915ns (routing 0.820ns, distribution 1.095ns)
  Clock Net Delay (Destination): 2.226ns (routing 0.904ns, distribution 1.322ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     0.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     0.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.936 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.915     2.851    my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X13Y146        FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1410]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.921 r  my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1410]/Q
                         net (fo=1, routed)           0.186     3.107    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/DIC0
    SLICE_X14Y139        RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.226     3.352    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/WCLK
    SLICE_X14Y139        RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC/CLK
                         clock pessimism             -0.337     3.015    
    SLICE_X14Y139        RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.082     3.097    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC
  -------------------------------------------------------------------
                         required time                         -3.097    
                         arrival time                           3.107    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][327]/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.072ns (37.113%)  route 0.122ns (62.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.343ns
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Net Delay (Source):      1.906ns (routing 0.820ns, distribution 1.086ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.904ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     0.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     0.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.936 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.906     2.842    my_design/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X5Y116         FDRE                                         r  my_design/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][327]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     2.914 r  my_design/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][327]/Q
                         net (fo=1, routed)           0.122     3.036    my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIB0
    SLICE_X5Y110         RAMD32                                       r  my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.217     3.343    my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X5Y110         RAMD32                                       r  my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/CLK
                         clock pessimism             -0.400     2.943    
    SLICE_X5Y110         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082     3.025    my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.069ns (23.000%)  route 0.231ns (77.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.276ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Net Delay (Source):      1.832ns (routing 0.820ns, distribution 1.012ns)
  Clock Net Delay (Destination): 2.150ns (routing 0.904ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     0.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     0.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.936 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.832     2.768    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X22Y118        FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y118        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.837 r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=3, routed)           0.231     3.068    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X22Y120        FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.150     3.276    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X22Y120        FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.274     3.002    
    SLICE_X22Y120        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     3.057    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.057    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.071ns (30.736%)  route 0.160ns (69.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.327ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      1.901ns (routing 0.820ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.201ns (routing 0.904ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     0.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     0.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.936 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.901     2.837    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X5Y79          FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     2.908 r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/Q
                         net (fo=2, routed)           0.160     3.068    my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/D
    SLICE_X9Y79          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.201     3.327    my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/WCLK
    SLICE_X9Y79          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.333     2.994    
    SLICE_X9Y79          RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.063     3.057    my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -3.057    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            my_design/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][491]/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.069ns (38.333%)  route 0.111ns (61.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.332ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      1.946ns (routing 0.820ns, distribution 1.126ns)
  Clock Net Delay (Destination): 2.206ns (routing 0.904ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     0.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     0.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.936 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.946     2.882    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X9Y139         FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     2.951 r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[101]/Q
                         net (fo=1, routed)           0.111     3.062    my_design/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[490]
    SLICE_X8Y137         FDRE                                         r  my_design/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][491]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.206     3.332    my_design/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X8Y137         FDRE                                         r  my_design/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][491]/C
                         clock pessimism             -0.337     2.995    
    SLICE_X8Y137         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     3.050    my_design/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][491]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[439]/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[439]/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.070ns (37.433%)  route 0.117ns (62.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.322ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      1.929ns (routing 0.820ns, distribution 1.109ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.904ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     0.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     0.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.936 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.929     2.865    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X6Y143         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[439]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.935 r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[439]/Q
                         net (fo=2, routed)           0.117     3.052    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[439]
    SLICE_X8Y141         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[439]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.196     3.322    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X8Y141         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[439]/C
                         clock pessimism             -0.337     2.985    
    SLICE_X8Y141         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     3.040    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[439]
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.070ns (43.478%)  route 0.091ns (56.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.343ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      1.936ns (routing 0.820ns, distribution 1.116ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.904ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     0.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     0.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.936 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.936     2.872    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X8Y170         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y170         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.942 r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[11]/Q
                         net (fo=1, routed)           0.091     3.033    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[11]
    SLICE_X9Y171         SRL16E                                       r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.217     3.343    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X9Y171         SRL16E                                       r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/CLK
                         clock pessimism             -0.337     3.006    
    SLICE_X9Y171         SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.015     3.021    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[547]/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[547]/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_N  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_N
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_N rise@0.000ns - CLK_REF_N rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.070ns (36.269%)  route 0.123ns (63.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      1.914ns (routing 0.820ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.187ns (routing 0.904ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     0.570 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.610    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     0.912    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.936 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       1.914     2.850    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X11Y151        FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[547]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     2.920 r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[547]/Q
                         net (fo=2, routed)           0.123     3.043    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[547]
    SLICE_X11Y148        FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[547]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_N rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=27191, routed)       2.187     3.313    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X11Y148        FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[547]/C
                         clock pessimism             -0.337     2.975    
    SLICE_X11Y148        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     3.030    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[547]
  -------------------------------------------------------------------
                         required time                         -3.030    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_REF_N
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { CLK_REF_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         6.250       3.250      PS8_X0Y0       my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         6.250       3.250      PS8_X0Y0       my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         6.250       3.250      PS8_X0Y0       my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X4Y26   DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X4Y26   DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X1Y17   DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X1Y17   DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X0Y23   DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X0Y23   DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X0Y31   my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0       my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         3.125       1.625      PS8_X0Y0       my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         3.125       1.625      PS8_X0Y0       my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0       my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         3.125       1.625      PS8_X0Y0       my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         3.125       1.625      PS8_X0Y0       my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X9Y120   my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X9Y120   my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X9Y120   my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X9Y120   my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMB_D1/CLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         3.125       1.625      PS8_X0Y0       my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         3.125       1.625      PS8_X0Y0       my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0       my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         3.125       1.625      PS8_X0Y0       my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         3.125       1.625      PS8_X0Y0       my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0       my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.125       2.552      SLICE_X9Y157   my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.125       2.552      SLICE_X9Y157   my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.125       2.552      SLICE_X9Y157   my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][263]_srl4/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X14Y122  my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK



