User-defined configuration file (./cfg_files/SRAM_cache.cfg) is loaded


cap input beginning: 16384 bytes
Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 16KB
Data Width : 512Bits (64Bytes)

Searching for the best solution that is optimized for read energy-delay-product ...

valid inputs

inputParameter->numLevelsMemCell == [2, 4]: 2
inputParameter->isMLC == [true, false]: false
inputParameter->fileMemCell == "[SRAM, RRAM]": ./cell_defs/SRAM.cell
cell->memCellType == [memristor (5)]: 0

continuing


=============
CONFIGURATION
=============
Bank Organization: 1 x 1
 - Row Activation   : 1 / 1
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 256 Rows x 128 Columns
Mux Level:
 - Senseamp Mux      : 1
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 175.609um x 62.287um = 10938.201um^2
 |--- Mat Area      = 175.609um x 62.287um = 10938.201um^2   (84.676%)
 |--- Subarray Area = 84.218um x 31.144um = 2622.855um^2   (88.282%)
 - Area Efficiency = 84.676%
Timing:
 -  Read Latency = 635.771ps
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 635.771ps
    |--- Predecoder Latency = 190.658ps
    |--- Subarray Latency   = 445.113ps
       |--- Row Decoder Latency = 147.176ps
       |--- Bitline Latency     = 294.177ps
       |--- Senseamp Latency    = 3.759ps
       |--- Mux Latency         = 0.000ps
       |--- Precharge Latency   = 709.133ps
 - Write Latency = 635.771ps
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 635.771ps
    |--- Predecoder Latency = 190.658ps
    |--- Subarray Latency   = 445.113ps
       |--- Row Decoder Latency = 147.176ps
       |--- Charge Latency      = 61.179ps
 - Read Bandwidth  = 63.551GB/s
 - Write Bandwidth = 143.784GB/s
Power:
 -  Read Dynamic Energy = 2.867pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 2.867pJ per mat
    |--- Predecoder Dynamic Energy = 0.059pJ
    |--- Subarray Dynamic Energy   = 0.702pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.016pJ
       |--- Mux Decoder Dynamic Energy = 0.036pJ
       |--- Senseamp Dynamic Energy    = 0.044pJ
       |--- Mux Dynamic Energy         = 0.000pJ
       |--- Precharge Dynamic Energy   = 0.054pJ
 - Write Dynamic Energy = 2.475pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 2.475pJ per mat
    |--- Predecoder Dynamic Energy = 0.059pJ
    |--- Subarray Dynamic Energy   = 0.604pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.016pJ
       |--- Mux Decoder Dynamic Energy = 0.036pJ
       |--- Mux Dynamic Energy         = 0.000pJ
 - Leakage Power = 1.571uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 1.571uW per mat

Finished!
