###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Sep 21 10:19:05 2023
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[0] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[0] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.944
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.364
- Arrival Time                  6.870
= Slack Time                    3.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.495 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    3.835 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.543 |    4.037 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.547 | 0.574 |   1.117 |    4.611 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.408 | 0.380 |   1.497 |    4.992 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.182 | 0.190 |   1.687 |    5.182 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.209 |   1.895 |    5.390 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   2.004 |    5.499 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.348 |    5.843 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.469 |    5.963 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.099 | 0.083 |   2.552 |    6.046 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.844 | 0.545 |   3.097 |    6.592 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.187 | 0.152 |   3.249 |    6.744 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.132 | 0.127 |   3.375 |    6.870 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.525 | 0.362 |   3.738 |    7.232 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.237 | 0.227 |   3.965 |    7.460 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.097 | 0.187 |   4.153 |    7.647 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.614 |    8.109 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.743 |    8.238 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   5.028 |    8.523 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.094 |    8.589 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.427 |    8.922 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.287 | 0.262 |   5.689 |    9.184 | 
     | UART_RX_dut/U49                | A1 v -> Y v | AO22X1M   | 0.117 | 0.410 |   6.100 |    9.594 | 
     | UART_RX_dut/U48                | A v -> Y v  | AND2X2M   | 0.059 | 0.158 |   6.258 |    9.752 | 
     | UART_RX_dut/U47                | B v -> Y v  | MX2X2M    | 0.102 | 0.242 |   6.500 |    9.995 | 
     | Data_Sync_dut/U3               | A1 v -> Y v | AO22X1M   | 0.125 | 0.369 |   6.869 |   10.364 | 
     | Data_Sync_dut/\SYNC_bus_reg[0] | D v         | SDFFRQX2M | 0.125 | 0.000 |   6.870 |   10.364 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.495 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.462 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.433 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.239 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.036 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -2.864 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -2.817 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.729 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.226 | 0.175 |   0.941 |   -2.554 | 
     | Data_Sync_dut/\SYNC_bus_reg[0] | CK ^        | SDFFRQX2M  | 0.226 | 0.004 |   0.944 |   -2.550 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[7] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[7] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.944
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.366
- Arrival Time                  6.848
= Slack Time                    3.518
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.518 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.341 |    3.858 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.543 |    4.060 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.547 | 0.574 |   1.117 |    4.634 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.408 | 0.380 |   1.497 |    5.015 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.182 | 0.190 |   1.687 |    5.205 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.209 |   1.896 |    5.413 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   2.005 |    5.522 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.348 |    5.866 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.469 |    5.986 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.099 | 0.083 |   2.552 |    6.069 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.844 | 0.545 |   3.097 |    6.615 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.187 | 0.152 |   3.249 |    6.767 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.132 | 0.127 |   3.376 |    6.893 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.525 | 0.362 |   3.738 |    7.255 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.237 | 0.227 |   3.965 |    7.483 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.097 | 0.187 |   4.153 |    7.670 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.614 |    8.132 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.743 |    8.261 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   5.028 |    8.546 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.094 |    8.612 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.427 |    8.945 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.287 | 0.262 |   5.689 |    9.207 | 
     | UART_RX_dut/U70                | A1 v -> Y v | AO22X1M   | 0.128 | 0.423 |   6.112 |    9.630 | 
     | UART_RX_dut/U69                | A v -> Y v  | AND2X2M   | 0.058 | 0.161 |   6.273 |    9.790 | 
     | UART_RX_dut/U68                | B v -> Y v  | MX2X2M    | 0.101 | 0.241 |   6.513 |   10.031 | 
     | Data_Sync_dut/U10              | A0 v -> Y v | AO22X1M   | 0.117 | 0.335 |   6.848 |   10.366 | 
     | Data_Sync_dut/\SYNC_bus_reg[7] | D v         | SDFFRQX2M | 0.117 | 0.000 |   6.848 |   10.366 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.518 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.485 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.456 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.262 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.059 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -2.887 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -2.840 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.752 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.226 | 0.175 |   0.941 |   -2.577 | 
     | Data_Sync_dut/\SYNC_bus_reg[7] | CK ^        | SDFFRQX2M  | 0.226 | 0.004 |   0.944 |   -2.573 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[5] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[5] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.944
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.364
- Arrival Time                  6.846
= Slack Time                    3.518
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.518 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.341 |    3.859 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.543 |    4.061 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.547 | 0.574 |   1.117 |    4.635 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.408 | 0.380 |   1.497 |    5.015 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.182 | 0.190 |   1.687 |    5.205 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.209 |   1.895 |    5.414 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   2.004 |    5.523 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.348 |    5.866 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.469 |    5.987 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.099 | 0.083 |   2.552 |    6.070 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.844 | 0.545 |   3.097 |    6.615 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.187 | 0.152 |   3.249 |    6.767 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.132 | 0.127 |   3.376 |    6.894 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.525 | 0.362 |   3.738 |    7.256 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.237 | 0.227 |   3.965 |    7.483 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.097 | 0.187 |   4.153 |    7.671 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.614 |    8.132 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.743 |    8.261 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   5.028 |    8.547 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.094 |    8.612 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.427 |    8.945 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.287 | 0.262 |   5.689 |    9.208 | 
     | UART_RX_dut/U64                | A1 v -> Y v | AO22X1M   | 0.112 | 0.405 |   6.094 |    9.612 | 
     | UART_RX_dut/U63                | A v -> Y v  | AND2X2M   | 0.064 | 0.162 |   6.256 |    9.774 | 
     | UART_RX_dut/U62                | B v -> Y v  | MX2X2M    | 0.106 | 0.249 |   6.505 |   10.023 | 
     | Data_Sync_dut/U8               | A0 v -> Y v | AO22X1M   | 0.121 | 0.341 |   6.846 |   10.364 | 
     | Data_Sync_dut/\SYNC_bus_reg[5] | D v         | SDFFRQX2M | 0.121 | 0.000 |   6.846 |   10.364 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.518 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.486 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.456 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.263 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.059 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -2.888 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -2.840 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.753 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.226 | 0.175 |   0.941 |   -2.577 | 
     | Data_Sync_dut/\SYNC_bus_reg[5] | CK ^        | SDFFRQX2M  | 0.226 | 0.003 |   0.944 |   -2.574 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[4] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[4] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.943
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.365
- Arrival Time                  6.825
= Slack Time                    3.539
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.539 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.341 |    3.880 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.543 |    4.082 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.547 | 0.574 |   1.117 |    4.656 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.408 | 0.380 |   1.497 |    5.036 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.182 | 0.190 |   1.687 |    5.226 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.209 |   1.895 |    5.435 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   2.004 |    5.544 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.348 |    5.887 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.469 |    6.008 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.099 | 0.083 |   2.552 |    6.091 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.844 | 0.545 |   3.097 |    6.636 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.187 | 0.152 |   3.249 |    6.788 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.132 | 0.127 |   3.376 |    6.915 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.525 | 0.362 |   3.738 |    7.277 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.237 | 0.227 |   3.965 |    7.504 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.097 | 0.187 |   4.153 |    7.692 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.614 |    8.153 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.743 |    8.282 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   5.028 |    8.568 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.094 |    8.634 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.427 |    8.966 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.287 | 0.262 |   5.689 |    9.229 | 
     | UART_RX_dut/U61                | A1 v -> Y v | AO22X1M   | 0.117 | 0.410 |   6.100 |    9.639 | 
     | UART_RX_dut/U60                | A v -> Y v  | AND2X2M   | 0.059 | 0.158 |   6.258 |    9.797 | 
     | UART_RX_dut/U59                | B v -> Y v  | MX2X2M    | 0.095 | 0.235 |   6.493 |   10.033 | 
     | Data_Sync_dut/U7               | A0 v -> Y v | AO22X1M   | 0.116 | 0.332 |   6.825 |   10.365 | 
     | Data_Sync_dut/\SYNC_bus_reg[4] | D v         | SDFFRQX2M | 0.116 | 0.000 |   6.825 |   10.365 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.539 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.507 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.477 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.284 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.081 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -2.909 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -2.861 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.774 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.226 | 0.175 |   0.941 |   -2.599 | 
     | Data_Sync_dut/\SYNC_bus_reg[4] | CK ^        | SDFFRQX2M  | 0.226 | 0.002 |   0.943 |   -2.596 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[1] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[1] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.944
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.368
- Arrival Time                  6.821
= Slack Time                    3.547
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.547 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    3.888 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.543 |    4.090 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.547 | 0.574 |   1.117 |    4.664 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.408 | 0.380 |   1.497 |    5.044 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.182 | 0.190 |   1.687 |    5.234 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.209 |   1.895 |    5.443 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   2.004 |    5.552 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.348 |    5.895 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.469 |    6.016 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.099 | 0.083 |   2.552 |    6.099 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.844 | 0.545 |   3.097 |    6.644 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.187 | 0.152 |   3.249 |    6.796 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.132 | 0.127 |   3.375 |    6.923 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.525 | 0.362 |   3.738 |    7.285 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.237 | 0.227 |   3.965 |    7.513 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.097 | 0.187 |   4.153 |    7.700 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.614 |    8.161 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.743 |    8.291 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   5.028 |    8.576 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.094 |    8.642 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.427 |    8.975 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.287 | 0.262 |   5.689 |    9.237 | 
     | UART_RX_dut/U52                | A1 v -> Y v | AO22X1M   | 0.124 | 0.418 |   6.107 |    9.655 | 
     | UART_RX_dut/U51                | A v -> Y v  | AND2X2M   | 0.057 | 0.159 |   6.266 |    9.813 | 
     | UART_RX_dut/U50                | B v -> Y v  | MX2X2M    | 0.094 | 0.233 |   6.499 |   10.047 | 
     | Data_Sync_dut/U4               | A0 v -> Y v | AO22X1M   | 0.106 | 0.321 |   6.821 |   10.368 | 
     | Data_Sync_dut/\SYNC_bus_reg[1] | D v         | SDFFRQX2M | 0.106 | 0.000 |   6.821 |   10.368 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.547 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.515 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.485 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.292 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.089 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -2.917 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -2.870 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.782 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.226 | 0.175 |   0.941 |   -2.607 | 
     | Data_Sync_dut/\SYNC_bus_reg[1] | CK ^        | SDFFRQX2M  | 0.226 | 0.004 |   0.944 |   -2.603 | 
     +------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[6] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[6] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.944
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.368
- Arrival Time                  6.814
= Slack Time                    3.554
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.554 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.341 |    3.894 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.543 |    4.096 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.547 | 0.574 |   1.117 |    4.670 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.408 | 0.380 |   1.497 |    5.051 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.182 | 0.190 |   1.687 |    5.240 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.209 |   1.895 |    5.449 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   2.004 |    5.558 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.348 |    5.901 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.469 |    6.022 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.099 | 0.083 |   2.552 |    6.105 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.844 | 0.545 |   3.097 |    6.650 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.187 | 0.152 |   3.249 |    6.802 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.132 | 0.127 |   3.376 |    6.929 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.525 | 0.362 |   3.738 |    7.291 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.237 | 0.227 |   3.965 |    7.519 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.097 | 0.187 |   4.153 |    7.706 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.614 |    8.167 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.743 |    8.297 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   5.028 |    8.582 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.094 |    8.648 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.427 |    8.981 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.287 | 0.262 |   5.689 |    9.243 | 
     | UART_RX_dut/U67                | A1 v -> Y v | AO22X1M   | 0.117 | 0.410 |   6.100 |    9.653 | 
     | UART_RX_dut/U66                | A v -> Y v  | AND2X2M   | 0.056 | 0.156 |   6.255 |    9.809 | 
     | UART_RX_dut/U65                | B v -> Y v  | MX2X2M    | 0.095 | 0.234 |   6.490 |   10.043 | 
     | Data_Sync_dut/U9               | A0 v -> Y v | AO22X1M   | 0.108 | 0.324 |   6.814 |   10.368 | 
     | Data_Sync_dut/\SYNC_bus_reg[6] | D v         | SDFFRQX2M | 0.108 | 0.000 |   6.814 |   10.368 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.554 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.521 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.492 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.298 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.095 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -2.923 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -2.876 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.788 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.226 | 0.175 |   0.941 |   -2.613 | 
     | Data_Sync_dut/\SYNC_bus_reg[6] | CK ^        | SDFFRQX2M  | 0.226 | 0.004 |   0.944 |   -2.609 | 
     +------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[3] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[3] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.943
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.365
- Arrival Time                  6.808
= Slack Time                    3.558
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.558 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    3.898 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.543 |    4.100 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.547 | 0.574 |   1.117 |    4.674 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.408 | 0.380 |   1.497 |    5.055 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.182 | 0.190 |   1.687 |    5.245 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.209 |   1.895 |    5.453 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   2.004 |    5.562 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.348 |    5.906 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.469 |    6.026 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.099 | 0.083 |   2.552 |    6.109 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.844 | 0.545 |   3.097 |    6.655 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.187 | 0.152 |   3.249 |    6.807 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.132 | 0.127 |   3.375 |    6.933 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.525 | 0.362 |   3.738 |    7.295 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.237 | 0.227 |   3.965 |    7.523 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.097 | 0.187 |   4.153 |    7.710 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.614 |    8.172 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.743 |    8.301 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   5.028 |    8.586 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.094 |    8.652 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.427 |    8.985 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.287 | 0.262 |   5.689 |    9.247 | 
     | UART_RX_dut/U58                | A1 v -> Y v | AO22X1M   | 0.113 | 0.405 |   6.094 |    9.652 | 
     | UART_RX_dut/U57                | A v -> Y v  | AND2X2M   | 0.057 | 0.155 |   6.249 |    9.807 | 
     | UART_RX_dut/U56                | B v -> Y v  | MX2X2M    | 0.089 | 0.228 |   6.478 |   10.036 | 
     | Data_Sync_dut/U6               | A0 v -> Y v | AO22X1M   | 0.114 | 0.330 |   6.808 |   10.365 | 
     | Data_Sync_dut/\SYNC_bus_reg[3] | D v         | SDFFRQX2M | 0.114 | 0.000 |   6.808 |   10.365 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.558 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.525 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.496 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.303 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.099 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -2.927 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -2.880 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.792 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.226 | 0.175 |   0.941 |   -2.617 | 
     | Data_Sync_dut/\SYNC_bus_reg[3] | CK ^        | SDFFRQX2M  | 0.226 | 0.003 |   0.943 |   -2.614 | 
     +------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[2] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[2] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.944
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.368
- Arrival Time                  6.794
= Slack Time                    3.573
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.573 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.341 |    3.914 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.543 |    4.116 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.547 | 0.574 |   1.117 |    4.690 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.408 | 0.380 |   1.497 |    5.070 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.182 | 0.190 |   1.687 |    5.260 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.209 |   1.896 |    5.469 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   2.005 |    5.578 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.348 |    5.921 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.469 |    6.042 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.099 | 0.083 |   2.552 |    6.125 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.844 | 0.545 |   3.097 |    6.670 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.187 | 0.152 |   3.249 |    6.822 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.132 | 0.127 |   3.376 |    6.949 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.525 | 0.362 |   3.738 |    7.311 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.237 | 0.227 |   3.965 |    7.538 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.097 | 0.187 |   4.153 |    7.726 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.614 |    8.187 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.743 |    8.316 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   5.028 |    8.602 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.094 |    8.668 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.427 |    9.000 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.287 | 0.262 |   5.689 |    9.263 | 
     | UART_RX_dut/U55                | A1 v -> Y v | AO22X1M   | 0.114 | 0.406 |   6.096 |    9.669 | 
     | UART_RX_dut/U54                | A v -> Y v  | AND2X2M   | 0.057 | 0.155 |   6.251 |    9.824 | 
     | UART_RX_dut/U53                | B v -> Y v  | MX2X2M    | 0.085 | 0.223 |   6.474 |   10.047 | 
     | Data_Sync_dut/U5               | A0 v -> Y v | AO22X1M   | 0.107 | 0.320 |   6.794 |   10.368 | 
     | Data_Sync_dut/\SYNC_bus_reg[2] | D v         | SDFFRQX2M | 0.107 | 0.000 |   6.794 |   10.368 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.573 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.541 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.511 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.318 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.115 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -2.943 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -2.895 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.808 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.226 | 0.175 |   0.941 |   -2.633 | 
     | Data_Sync_dut/\SYNC_bus_reg[2] | CK ^        | SDFFRQX2M  | 0.226 | 0.003 |   0.944 |   -2.629 | 
     +------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.947
- Setup                         0.447
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.300
- Arrival Time                  5.934
= Slack Time                    4.367
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    4.367 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    4.636 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.163 |   0.432 |    4.799 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.037 | 0.677 |   1.109 |    5.476 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.099 | 0.727 |   1.836 |    6.202 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.083 | 0.800 |   2.635 |    7.002 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.475 |   3.111 |    7.477 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.976 | 0.658 |   3.769 |    8.135 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.139 | 0.750 |   4.519 |    8.886 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U385              | S0 ^ -> Y v  | MX4X1M     | 0.246 | 0.651 |   5.170 |    9.537 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U70               | C v -> Y v   | MX4X1M     | 0.137 | 0.400 |   5.570 |    9.937 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U69               | A0N v -> Y v | OAI2BB2X1M | 0.274 | 0.363 |   5.933 |   10.300 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] | D v          | SEDFFX2M   | 0.274 | 0.000 |   5.934 |   10.300 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.367 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.334 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.305 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.111 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.908 | 
     | REF_CLK_M__L2_I1                                 | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.736 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.689 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.601 | 
     | REF_CLK_M__L5_I4                                 | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -3.424 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] | CK ^        | SEDFFX2M   | 0.237 | 0.005 |   0.947 |   -3.419 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[1] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.947
- Setup                         0.449
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.298
- Arrival Time                  5.921
= Slack Time                    4.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    4.377 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    4.646 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.163 |   0.432 |    4.809 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.037 | 0.677 |   1.109 |    5.486 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.099 | 0.727 |   1.836 |    6.213 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.083 | 0.800 |   2.635 |    7.012 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.475 |   3.111 |    7.488 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.976 | 0.658 |   3.769 |    8.146 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.139 | 0.750 |   4.519 |    8.896 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U88               | S0 ^ -> Y v  | MX4X1M     | 0.249 | 0.651 |   5.170 |    9.547 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U86               | D v -> Y v   | MX4X1M     | 0.115 | 0.387 |   5.557 |    9.934 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U85               | A0N v -> Y v | OAI2BB2X1M | 0.286 | 0.364 |   5.921 |   10.298 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] | D v          | SEDFFX2M   | 0.286 | 0.000 |   5.921 |   10.298 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.377 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.344 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.315 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.122 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.918 | 
     | REF_CLK_M__L2_I1                                 | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.747 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.699 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.611 | 
     | REF_CLK_M__L5_I4                                 | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -3.435 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] | CK ^        | SEDFFX2M   | 0.237 | 0.005 |   0.947 |   -3.430 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.947
- Setup                         0.447
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.300
- Arrival Time                  5.895
= Slack Time                    4.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    4.405 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    4.675 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.163 |   0.432 |    4.837 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.037 | 0.677 |   1.109 |    5.514 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.099 | 0.727 |   1.836 |    6.241 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.083 | 0.800 |   2.635 |    7.041 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.475 |   3.111 |    7.516 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.976 | 0.658 |   3.769 |    8.174 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.139 | 0.750 |   4.519 |    8.924 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U384              | S0 ^ -> Y v  | MX4X1M     | 0.231 | 0.641 |   5.160 |    9.566 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U62               | C v -> Y v   | MX4X1M     | 0.119 | 0.375 |   5.536 |    9.941 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U61               | A0N v -> Y v | OAI2BB2X1M | 0.276 | 0.359 |   5.894 |   10.300 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] | D v          | SEDFFX2M   | 0.276 | 0.000 |   5.895 |   10.300 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.406 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.373 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.344 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.150 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.947 | 
     | REF_CLK_M__L2_I1                                 | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.775 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.728 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.640 | 
     | REF_CLK_M__L5_I4                                 | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -3.463 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] | CK ^        | SEDFFX2M   | 0.237 | 0.005 |   0.947 |   -3.458 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[0] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.947
- Setup                         0.449
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.299
- Arrival Time                  5.890
= Slack Time                    4.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    4.409 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    4.678 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.163 |   0.432 |    4.841 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.037 | 0.677 |   1.109 |    5.518 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.099 | 0.727 |   1.836 |    6.244 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.083 | 0.800 |   2.635 |    7.044 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.475 |   3.111 |    7.519 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.976 | 0.658 |   3.769 |    8.177 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.139 | 0.750 |   4.519 |    8.928 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U382              | S0 ^ -> Y v  | MX4X1M     | 0.188 | 0.605 |   5.124 |    9.533 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U78               | C v -> Y v   | MX4X1M     | 0.146 | 0.394 |   5.518 |    9.927 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U77               | A0N v -> Y v | OAI2BB2X1M | 0.284 | 0.372 |   5.890 |   10.298 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] | D v          | SEDFFX2M   | 0.284 | 0.000 |   5.890 |   10.299 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.409 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.376 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.347 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.154 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.950 | 
     | REF_CLK_M__L2_I1                                 | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.778 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.731 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.643 | 
     | REF_CLK_M__L5_I4                                 | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -3.467 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] | CK ^        | SEDFFX2M   | 0.237 | 0.005 |   0.947 |   -3.461 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[4] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.947
- Setup                         0.441
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.306
- Arrival Time                  5.893
= Slack Time                    4.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    4.412 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    4.681 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.163 |   0.432 |    4.844 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.037 | 0.677 |   1.109 |    5.521 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.099 | 0.727 |   1.836 |    6.248 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.083 | 0.800 |   2.635 |    7.048 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.475 |   3.111 |    7.523 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.976 | 0.658 |   3.769 |    8.181 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.139 | 0.750 |   4.519 |    8.931 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U386              | S0 ^ -> Y v  | MX4X1M     | 0.217 | 0.623 |   5.142 |    9.554 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U82               | C v -> Y v   | MX4X1M     | 0.147 | 0.404 |   5.545 |    9.957 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U81               | A0N v -> Y v | OAI2BB2X1M | 0.245 | 0.348 |   5.893 |   10.306 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] | D v          | SEDFFX2M   | 0.245 | 0.000 |   5.893 |   10.306 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.412 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.380 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.350 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.157 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.954 | 
     | REF_CLK_M__L2_I1                                 | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.782 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.734 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.647 | 
     | REF_CLK_M__L5_I4                                 | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -3.470 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] | CK ^        | SEDFFX2M   | 0.237 | 0.005 |   0.947 |   -3.465 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[6] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.947
- Setup                         0.440
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.307
- Arrival Time                  5.885
= Slack Time                    4.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    4.422 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    4.691 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.163 |   0.432 |    4.854 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.037 | 0.677 |   1.109 |    5.531 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.099 | 0.727 |   1.836 |    6.258 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.083 | 0.800 |   2.635 |    7.057 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.475 |   3.111 |    7.533 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.976 | 0.658 |   3.769 |    8.191 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.139 | 0.750 |   4.519 |    8.941 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U67               | S0 ^ -> Y v  | MX4X1M     | 0.174 | 0.593 |   5.112 |    9.534 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U66               | A v -> Y v   | MX4X1M     | 0.195 | 0.414 |   5.526 |    9.948 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U65               | A0N v -> Y v | OAI2BB2X1M | 0.239 | 0.359 |   5.885 |   10.307 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] | D v          | SEDFFX2M   | 0.239 | 0.000 |   5.885 |   10.307 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.422 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.389 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.360 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.167 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.963 | 
     | REF_CLK_M__L2_I1                                 | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.792 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.744 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.656 | 
     | REF_CLK_M__L5_I4                                 | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -3.480 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] | CK ^        | SEDFFX2M   | 0.237 | 0.005 |   0.947 |   -3.475 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[5] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.947
- Setup                         0.441
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.306
- Arrival Time                  5.881
= Slack Time                    4.425
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    4.425 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    4.694 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.163 |   0.432 |    4.857 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.037 | 0.677 |   1.109 |    5.534 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.099 | 0.727 |   1.836 |    6.261 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.083 | 0.800 |   2.635 |    7.061 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.475 |   3.111 |    7.536 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.976 | 0.658 |   3.769 |    8.194 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.139 | 0.750 |   4.519 |    8.944 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U387              | S0 ^ -> Y v  | MX4X1M     | 0.177 | 0.578 |   5.097 |    9.522 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U90               | C v -> Y v   | MX4X1M     | 0.182 | 0.427 |   5.524 |    9.949 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U89               | A0N v -> Y v | OAI2BB2X1M | 0.243 | 0.357 |   5.881 |   10.306 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] | D v          | SEDFFX1M   | 0.243 | 0.000 |   5.881 |   10.306 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.425 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.393 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.363 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.170 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.966 | 
     | REF_CLK_M__L2_I1                                 | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.795 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.747 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.660 | 
     | REF_CLK_M__L5_I4                                 | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -3.483 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] | CK ^        | SEDFFX1M   | 0.237 | 0.005 |   0.947 |   -3.478 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_
reg[7] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                 (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.947
- Setup                         0.441
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.306
- Arrival Time                  5.875
= Slack Time                    4.431
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | RST ^        |            | 0.000 |       |   0.000 |    4.431 | 
     | U2_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    4.701 | 
     | Rst_Sync_D2_dut/U6                               | B ^ -> Y ^   | AND2X2M    | 0.062 | 0.163 |   0.432 |    4.863 | 
     | U6_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X2M   | 1.037 | 0.677 |   1.109 |    5.540 | 
     | FE_OFC14_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.099 | 0.727 |   1.836 |    6.267 | 
     | FE_OFC15_RST_D2_M                                | A ^ -> Y ^   | BUFX8M     | 1.083 | 0.800 |   2.635 |    7.067 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5           | A ^ -> Y v   | CLKINVX2M  | 0.431 | 0.475 |   3.111 |    7.542 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11          | B v -> Y ^   | NOR2X4M    | 0.976 | 0.658 |   3.769 |    8.200 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U57               | A ^ -> Y ^   | BUFX6M     | 1.139 | 0.750 |   4.519 |    8.950 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U389              | S0 ^ -> Y v  | MX4X1M     | 0.162 | 0.582 |   5.101 |    9.532 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U74               | C v -> Y v   | MX4X1M     | 0.177 | 0.417 |   5.518 |    9.949 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U73               | A0N v -> Y v | OAI2BB2X1M | 0.244 | 0.357 |   5.875 |   10.306 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] | D v          | SEDFFX2M   | 0.244 | 0.000 |   5.875 |   10.306 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.431 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.399 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.370 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.176 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.973 | 
     | REF_CLK_M__L2_I1                                 | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.801 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.754 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.666 | 
     | REF_CLK_M__L5_I4                                 | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -3.489 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] | CK ^        | SEDFFX2M   | 0.237 | 0.005 |   0.947 |   -3.484 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Data_Sync_dut/\FF_Stage_reg[0] /CK 
Endpoint:   Data_Sync_dut/\FF_Stage_reg[0] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.939
- Setup                         0.281
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.458
- Arrival Time                  5.935
= Slack Time                    4.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    4.523 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.212 | 0.340 |   0.340 |    4.864 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.051 | 0.202 |   0.543 |    5.066 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.547 | 0.574 |   1.117 |    5.640 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.408 | 0.380 |   1.497 |    6.020 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.182 | 0.190 |   1.687 |    6.210 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.255 | 0.209 |   1.895 |    6.418 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   2.004 |    6.528 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.195 | 0.343 |   2.348 |    6.871 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.115 | 0.121 |   2.469 |    6.992 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.099 | 0.083 |   2.552 |    7.075 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.844 | 0.545 |   3.097 |    7.620 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.187 | 0.152 |   3.249 |    7.772 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.132 | 0.127 |   3.375 |    7.899 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.525 | 0.362 |   3.738 |    8.261 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.237 | 0.227 |   3.965 |    8.488 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.097 | 0.187 |   4.153 |    8.676 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.739 | 0.461 |   4.614 |    9.137 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.180 | 0.129 |   4.743 |    9.266 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.146 | 0.285 |   5.028 |    9.551 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.059 | 0.066 |   5.094 |    9.617 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.469 | 0.333 |   5.427 |    9.950 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.287 | 0.262 |   5.689 |   10.212 | 
     | UART_RX_dut/U31                | A v -> Y ^  | NOR3X2M   | 0.306 | 0.246 |   5.935 |   10.458 | 
     | Data_Sync_dut/\FF_Stage_reg[0] | D ^         | SDFFRQX2M | 0.306 | 0.000 |   5.935 |   10.458 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.523 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.490 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.461 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.268 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.064 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.893 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.845 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.757 | 
     | REF_CLK_M__L5_I0               | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -3.597 | 
     | Data_Sync_dut/\FF_Stage_reg[0] | CK ^        | SDFFRQX2M  | 0.218 | 0.013 |   0.939 |   -3.584 | 
     +------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: RST                                                (^) triggered by 
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.935
- Setup                         0.392
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.343
- Arrival Time                  5.571
= Slack Time                    4.772
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | RST ^       |           | 0.000 |       |   0.000 |    4.772 | 
     | U2_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X2M  | 0.317 | 0.269 |   0.269 |    5.041 | 
     | Rst_Sync_D1_dut/U6                              | B ^ -> Y ^  | AND2X2M   | 0.072 | 0.170 |   0.440 |    5.211 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 1.185 | 0.751 |   1.190 |    5.962 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M    | 1.059 | 0.779 |   1.969 |    6.741 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M    | 0.964 | 0.669 |   2.638 |    7.410 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M | 0.375 | 0.410 |   3.048 |    7.820 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M   | 0.144 | 0.154 |   3.202 |    7.974 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M    | 0.734 | 0.488 |   3.690 |    8.462 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M    | 0.236 | 0.233 |   3.923 |    8.695 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M    | 0.926 | 0.572 |   4.495 |    9.267 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U400             | S0 ^ -> Y v | MX4X1M    | 0.264 | 0.616 |   5.111 |    9.883 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U417             | D v -> Y v  | MX4X1M    | 0.178 | 0.460 |   5.570 |   10.342 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] | D v         | SDFFRQX2M | 0.178 | 0.000 |   5.571 |   10.343 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.772 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.739 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.710 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.517 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.313 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.141 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.094 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.006 | 
     | REF_CLK_M__L5_I2                                | A v -> Y ^  | CLKINVX12M | 0.221 | 0.163 |   0.929 |   -3.843 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] | CK ^        | SDFFRQX2M  | 0.221 | 0.006 |   0.935 |   -3.837 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[12][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.958
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.362
- Arrival Time                  5.576
= Slack Time                    4.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.786 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.055 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.226 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    5.976 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.755 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.037 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.413 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.698 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    7.957 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.165 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.308 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.442 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.700 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.859 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.194 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.353 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   4.789 |    9.576 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   5.367 |   10.153 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U164                | B0 ^ -> Y v | OAI2BB2X1M | 0.218 | 0.209 |   5.576 |   10.362 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3 | D v         | SDFFRQX2M  | 0.218 | 0.000 |   5.576 |   10.362 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.786 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.754 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.724 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.531 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.327 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.156 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.108 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.021 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.244 | 0.186 |   0.952 |   -3.834 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3 | CK ^        | SDFFRQX2M  | 0.244 | 0.006 |   0.958 |   -3.828 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[0][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.930
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.333
- Arrival Time                  5.546
= Slack Time                    4.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.787 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.056 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.226 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    5.977 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.756 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.038 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.414 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.698 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    7.958 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.166 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.308 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.443 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.701 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.860 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.195 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.354 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   4.789 |    9.576 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   5.367 |   10.154 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U115                | B0 ^ -> Y v | OAI2BB2X1M | 0.197 | 0.179 |   5.546 |   10.333 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] | D v         | SDFFRQX2M  | 0.197 | 0.000 |   5.546 |   10.333 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.787 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.754 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.725 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.532 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.328 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.630 |   -4.156 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.109 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.021 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -3.861 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] | CK ^        | SDFFRQX2M  | 0.218 | 0.004 |   0.930 |   -3.857 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[2][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.931
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.337
- Arrival Time                  5.534
= Slack Time                    4.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.803 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.072 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.243 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    5.993 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.772 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.054 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.430 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.715 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    7.974 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.182 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.325 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.460 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.717 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.876 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.211 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.371 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   4.789 |    9.593 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   5.367 |   10.170 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U329                | B0 ^ -> Y v | OAI2BB2X1M | 0.185 | 0.167 |   5.534 |   10.337 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] | D v         | SDFFRQX2M  | 0.185 | 0.000 |   5.534 |   10.337 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.803 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.771 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.741 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.548 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.345 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.630 |   -4.173 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.125 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.038 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -3.878 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] | CK ^        | SDFFRQX2M  | 0.218 | 0.006 |   0.931 |   -3.872 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[3][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.930
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.337
- Arrival Time                  5.532
= Slack Time                    4.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.805 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.074 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.244 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    5.995 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.773 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.056 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.432 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.716 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    7.976 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.184 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.326 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.461 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.718 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.878 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.213 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.372 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   4.789 |    9.594 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   5.367 |   10.172 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U330                | B0 ^ -> Y v | OAI2BB2X1M | 0.184 | 0.165 |   5.532 |   10.337 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] | D v         | SDFFRQX2M  | 0.184 | 0.000 |   5.532 |   10.337 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.805 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.772 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.743 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.550 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.346 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.630 |   -4.174 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.127 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.039 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -3.879 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] | CK ^        | SDFFRQX2M  | 0.218 | 0.004 |   0.930 |   -3.875 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[13][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.958
- Setup                         0.393
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.366
- Arrival Time                  5.556
= Slack Time                    4.810
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.810 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.079 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.249 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.000 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.778 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.061 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.436 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.721 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    7.980 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.188 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.331 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.466 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.723 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.883 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.217 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.377 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   4.789 |    9.599 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   5.367 |   10.177 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U332                | B0 ^ -> Y v | OAI2BB2X1M | 0.201 | 0.189 |   5.556 |   10.365 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3 | D v         | SDFFRQX2M  | 0.201 | 0.000 |   5.556 |   10.366 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.810 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.777 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.748 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.555 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.351 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.179 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.132 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.044 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.244 | 0.186 |   0.952 |   -3.858 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3 | CK ^        | SDFFRQX2M  | 0.244 | 0.006 |   0.958 |   -3.852 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[1][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.931
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.339
- Arrival Time                  5.519
= Slack Time                    4.820
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.820 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.089 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.259 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.010 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.788 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.071 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.446 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.731 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    7.990 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.198 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.341 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.476 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.733 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.893 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.227 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.387 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   4.789 |    9.609 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   5.367 |   10.187 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U116                | B0 ^ -> Y v | OAI2BB2X1M | 0.173 | 0.152 |   5.519 |   10.339 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] | D v         | SDFFRQX2M  | 0.173 | 0.000 |   5.519 |   10.339 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.820 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.787 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.758 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.565 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.361 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.630 |   -4.189 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.142 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.054 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -3.894 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] | CK ^        | SDFFRQX2M  | 0.218 | 0.005 |   0.931 |   -3.889 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[14][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.952
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.362
- Arrival Time                  5.538
= Slack Time                    4.824
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.824 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.093 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.263 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.014 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.792 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.075 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.450 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.735 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    7.994 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.202 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.345 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.480 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.737 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.897 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.231 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.391 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   4.789 |    9.613 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   5.367 |   10.191 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U363                | B0 ^ -> Y v | OAI2BB2X1M | 0.186 | 0.171 |   5.538 |   10.362 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3 | D v         | SDFFRQX2M  | 0.186 | 0.000 |   5.538 |   10.362 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.824 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.791 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.762 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.569 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.365 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.193 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.146 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.058 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.244 | 0.186 |   0.952 |   -3.872 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3 | CK ^        | SDFFRQX2M  | 0.244 | 0.000 |   0.952 |   -3.872 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[1] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: RST                                                (^) triggered by 
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.930
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.342
- Arrival Time                  5.517
= Slack Time                    4.824
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | RST ^       |           | 0.000 |       |   0.000 |    4.824 | 
     | U2_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X2M  | 0.317 | 0.269 |   0.269 |    5.094 | 
     | Rst_Sync_D1_dut/U6                              | B ^ -> Y ^  | AND2X2M   | 0.072 | 0.170 |   0.440 |    5.264 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 1.185 | 0.751 |   1.190 |    6.014 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M    | 1.059 | 0.779 |   1.969 |    6.793 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M    | 0.964 | 0.669 |   2.638 |    7.463 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M | 0.375 | 0.410 |   3.048 |    7.873 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M   | 0.144 | 0.154 |   3.202 |    8.027 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M    | 0.734 | 0.488 |   3.690 |    8.515 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M    | 0.236 | 0.233 |   3.923 |    8.747 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M    | 0.926 | 0.572 |   4.495 |    9.319 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U411             | S0 ^ -> Y v | MX4X1M    | 0.235 | 0.591 |   5.086 |    9.910 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U409             | D v -> Y v  | MX4X1M    | 0.159 | 0.431 |   5.517 |   10.341 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] | D v         | SDFFRQX2M | 0.159 | 0.000 |   5.517 |   10.342 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.824 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.792 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.762 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.569 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.366 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.630 |   -4.194 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.147 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.059 | 
     | REF_CLK_M__L5_I0                                | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -3.899 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] | CK ^        | SDFFRQX2M  | 0.218 | 0.004 |   0.930 |   -3.894 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[9][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.949
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.359
- Arrival Time                  5.534
= Slack Time                    4.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.825 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.094 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.264 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.015 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.793 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.075 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.451 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.736 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    7.995 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.203 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.346 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.481 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.738 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.898 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.232 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.392 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   4.789 |    9.614 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   5.367 |   10.191 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U331                | B0 ^ -> Y v | OAI2BB2X1M | 0.184 | 0.167 |   5.534 |   10.359 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] | D v         | SDFFRQX2M  | 0.184 | 0.000 |   5.534 |   10.359 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.825 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.792 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.763 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.569 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.366 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.194 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.147 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.059 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -3.882 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] | CK ^        | SDFFRQX2M  | 0.237 | 0.007 |   0.949 |   -3.876 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: RST                                                (^) triggered by 
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.934
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.347
- Arrival Time                  5.519
= Slack Time                    4.828
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | RST ^       |           | 0.000 |       |   0.000 |    4.828 | 
     | U2_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X2M  | 0.317 | 0.269 |   0.269 |    5.097 | 
     | Rst_Sync_D1_dut/U6                              | B ^ -> Y ^  | AND2X2M   | 0.072 | 0.170 |   0.439 |    5.267 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 1.185 | 0.751 |   1.190 |    6.018 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M    | 1.059 | 0.779 |   1.969 |    6.796 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M    | 0.964 | 0.669 |   2.638 |    7.466 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M | 0.375 | 0.410 |   3.048 |    7.876 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M   | 0.144 | 0.154 |   3.202 |    8.030 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M    | 0.734 | 0.488 |   3.690 |    8.518 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M    | 0.236 | 0.233 |   3.923 |    8.750 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M    | 0.926 | 0.572 |   4.495 |    9.322 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U399             | S0 ^ -> Y v | MX4X1M    | 0.238 | 0.594 |   5.088 |    9.916 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U413             | D v -> Y v  | MX4X1M    | 0.157 | 0.431 |   5.519 |   10.346 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] | D v         | SDFFRQX2M | 0.157 | 0.000 |   5.519 |   10.347 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.828 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.795 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.766 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.572 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.369 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.630 |   -4.197 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.150 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.062 | 
     | REF_CLK_M__L5_I2                                | A v -> Y ^  | CLKINVX12M | 0.221 | 0.163 |   0.929 |   -3.899 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] | CK ^        | SDFFRQX2M  | 0.221 | 0.005 |   0.934 |   -3.893 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[8][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.949
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.359
- Arrival Time                  5.530
= Slack Time                    4.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.829 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.099 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.269 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.019 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.798 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.080 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.456 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.741 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.000 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.208 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.351 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.486 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.743 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.902 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.237 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.397 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   4.789 |    9.619 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   5.367 |   10.196 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U163                | B0 ^ -> Y v | OAI2BB2X1M | 0.180 | 0.163 |   5.530 |   10.359 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] | D v         | SDFFRQX2M  | 0.180 | 0.000 |   5.530 |   10.359 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.829 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.797 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.767 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.574 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.371 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.199 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.152 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.064 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -3.887 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] | CK ^        | SDFFRQX2M  | 0.237 | 0.007 |   0.949 |   -3.881 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[3][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.931
- Setup                         0.393
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.338
- Arrival Time                  5.507
= Slack Time                    4.831
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.831 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.101 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.271 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.021 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.800 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.082 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.458 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.743 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.002 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.210 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.353 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.488 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.745 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.904 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.239 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.399 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.781 |    9.612 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   5.342 |   10.174 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U326                | B0 ^ -> Y v | OAI2BB2X1M | 0.180 | 0.164 |   5.506 |   10.338 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] | D v         | SDFFRQX2M  | 0.180 | 0.000 |   5.507 |   10.338 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.831 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.799 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.769 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.576 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.373 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.630 |   -4.201 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.154 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.066 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -3.906 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] | CK ^        | SDFFRQX2M  | 0.218 | 0.005 |   0.931 |   -3.901 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[10][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.949
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.360
- Arrival Time                  5.525
= Slack Time                    4.835
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.835 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.104 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.274 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.025 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.804 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.086 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.462 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.746 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.006 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.214 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.356 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.491 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.749 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.908 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.243 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.402 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   4.789 |    9.624 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   5.367 |   10.202 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U361                | B0 ^ -> Y v | OAI2BB2X1M | 0.177 | 0.158 |   5.525 |   10.360 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3 | D v         | SDFFRQX2M  | 0.177 | 0.000 |   5.525 |   10.360 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.835 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.802 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.773 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.580 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.376 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.204 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.157 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.069 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -3.893 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3 | CK ^        | SDFFRQX2M  | 0.237 | 0.007 |   0.949 |   -3.886 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[15][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.958
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.370
- Arrival Time                  5.532
= Slack Time                    4.837
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.837 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.107 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.277 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.027 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.806 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.088 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.464 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.749 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.008 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.216 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.359 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.494 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.751 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.910 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.245 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.405 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   4.789 |    9.627 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   5.367 |   10.204 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U364                | B0 ^ -> Y v | OAI2BB2X1M | 0.180 | 0.165 |   5.532 |   10.370 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3 | D v         | SDFFRQX2M  | 0.180 | 0.000 |   5.532 |   10.370 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.837 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.805 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.775 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.582 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.379 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.207 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.160 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.072 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.244 | 0.186 |   0.952 |   -3.886 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3 | CK ^        | SDFFRQX2M  | 0.244 | 0.006 |   0.958 |   -3.879 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[11][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.949
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.361
- Arrival Time                  5.522
= Slack Time                    4.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.839 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.108 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.278 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.029 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.807 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.089 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.465 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.750 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.009 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.217 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.360 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.495 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.752 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.912 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.246 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.406 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   4.789 |    9.628 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   5.367 |   10.205 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U362                | B0 ^ -> Y v | OAI2BB2X1M | 0.174 | 0.155 |   5.522 |   10.361 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3 | D v         | SDFFRQX2M  | 0.174 | 0.000 |   5.522 |   10.361 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.839 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.806 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.777 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.583 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.380 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.208 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.161 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.073 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -3.896 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3 | CK ^        | SDFFRQX2M  | 0.237 | 0.007 |   0.949 |   -3.890 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[6][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.953
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.365
- Arrival Time                  5.524
= Slack Time                    4.841
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.840 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.110 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.280 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.030 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.809 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.091 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.467 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.752 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.011 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.219 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.362 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.497 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.754 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.913 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.248 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.408 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   4.789 |    9.630 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   5.367 |   10.207 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U139                | B0 ^ -> Y v | OAI2BB2X1M | 0.175 | 0.157 |   5.524 |   10.365 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] | D v         | SDFFRQX2M  | 0.175 | 0.000 |   5.524 |   10.365 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.841 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.808 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.779 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.585 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.382 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.210 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.163 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.075 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.239 | 0.183 |   0.948 |   -3.892 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] | CK ^        | SDFFRQX2M  | 0.239 | 0.005 |   0.953 |   -3.887 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[4] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: RST                                                (^) triggered by 
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.935
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.342
- Arrival Time                  5.497
= Slack Time                    4.844
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | RST ^       |           | 0.000 |       |   0.000 |    4.844 | 
     | U2_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X2M  | 0.317 | 0.269 |   0.269 |    5.113 | 
     | Rst_Sync_D1_dut/U6                              | B ^ -> Y ^  | AND2X2M   | 0.072 | 0.170 |   0.439 |    5.284 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M  | 1.185 | 0.751 |   1.190 |    6.034 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M    | 1.059 | 0.779 |   1.969 |    6.813 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M    | 0.964 | 0.669 |   2.638 |    7.482 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M | 0.375 | 0.410 |   3.048 |    7.892 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M   | 0.144 | 0.154 |   3.202 |    8.046 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M    | 0.734 | 0.488 |   3.690 |    8.534 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M    | 0.236 | 0.233 |   3.923 |    8.767 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M    | 0.926 | 0.572 |   4.495 |    9.339 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U401             | S0 ^ -> Y v | MX4X1M    | 0.197 | 0.556 |   5.051 |    9.895 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U421             | D v -> Y v  | MX4X1M    | 0.185 | 0.446 |   5.497 |   10.341 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] | D v         | SDFFRQX2M | 0.185 | 0.001 |   5.497 |   10.342 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.844 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.811 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.782 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.589 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.385 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.214 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.166 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.078 | 
     | REF_CLK_M__L5_I2                                | A v -> Y ^  | CLKINVX12M | 0.221 | 0.163 |   0.929 |   -3.915 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] | CK ^        | SDFFRQX2M  | 0.221 | 0.006 |   0.935 |   -3.909 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[2][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.932
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.341
- Arrival Time                  5.497
= Slack Time                    4.845
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.844 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.114 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.284 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.034 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.813 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.095 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.471 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.756 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.015 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.223 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.366 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.501 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.758 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.917 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.252 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.412 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.781 |    9.625 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   5.342 |   10.187 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U325                | B0 ^ -> Y v | OAI2BB2X1M | 0.171 | 0.155 |   5.497 |   10.341 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] | D v         | SDFFRQX2M  | 0.171 | 0.000 |   5.497 |   10.341 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.845 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.812 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.783 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.589 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.386 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.630 |   -4.214 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.167 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.079 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -3.919 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] | CK ^        | SDFFRQX2M  | 0.218 | 0.007 |   0.932 |   -3.912 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[7][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.953
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.365
- Arrival Time                  5.519
= Slack Time                    4.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.846 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.115 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.285 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.036 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.815 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.097 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.473 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.757 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.017 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.225 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.368 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.502 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.760 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.919 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.254 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.413 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   4.789 |    9.635 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   5.367 |   10.213 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U140                | B0 ^ -> Y v | OAI2BB2X1M | 0.171 | 0.152 |   5.519 |   10.365 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] | D v         | SDFFRQX2M  | 0.171 | 0.000 |   5.519 |   10.365 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.846 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.813 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.784 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.591 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.387 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.216 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.168 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.080 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.239 | 0.183 |   0.948 |   -3.898 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] | CK ^        | SDFFRQX2M  | 0.239 | 0.004 |   0.953 |   -3.893 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[5][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.953
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.366
- Arrival Time                  5.519
= Slack Time                    4.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.846 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.115 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.286 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.036 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.815 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.097 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.473 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.758 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.017 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.225 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.368 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.503 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.760 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.919 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.254 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.414 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   4.789 |    9.636 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   5.367 |   10.213 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U138                | B0 ^ -> Y v | OAI2BB2X1M | 0.171 | 0.152 |   5.519 |   10.366 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] | D v         | SDFFRQX2M  | 0.171 | 0.000 |   5.519 |   10.366 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.846 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.814 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.784 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.591 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.388 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.216 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.168 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.081 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.239 | 0.183 |   0.948 |   -3.898 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] | CK ^        | SDFFRQX2M  | 0.239 | 0.005 |   0.953 |   -3.893 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[0][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.930
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.340
- Arrival Time                  5.491
= Slack Time                    4.849
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.849 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.118 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.288 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.039 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.818 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.100 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.476 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.760 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.020 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.228 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.370 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.505 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.763 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.922 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.257 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.416 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.781 |    9.630 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   5.342 |   10.191 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U113                | B0 ^ -> Y v | OAI2BB2X1M | 0.167 | 0.148 |   5.491 |   10.340 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] | D v         | SDFFRQX2M  | 0.167 | 0.000 |   5.491 |   10.340 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.849 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.816 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.787 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.594 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.390 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.630 |   -4.219 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.171 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.083 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -3.923 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] | CK ^        | SDFFRQX2M  | 0.218 | 0.004 |   0.930 |   -3.919 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[4][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.952
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.362
- Arrival Time                  5.512
= Slack Time                    4.850
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.850 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.119 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.289 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.040 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.819 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.101 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.477 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.761 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.021 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.229 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.371 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.506 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.764 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.923 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.258 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.417 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.781 |    9.631 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   5.342 |   10.192 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U133                | B0 ^ -> Y v | OAI2BB2X1M | 0.184 | 0.170 |   5.512 |   10.362 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] | D v         | SDFFRQX2M  | 0.184 | 0.000 |   5.512 |   10.362 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.850 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.817 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.788 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.595 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.391 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.219 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.172 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.084 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.239 | 0.183 |   0.948 |   -3.902 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] | CK ^        | SDFFRQX2M  | 0.239 | 0.004 |   0.952 |   -3.898 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[7][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.951
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.361
- Arrival Time                  5.510
= Slack Time                    4.852
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.851 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.121 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.291 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.041 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.820 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.102 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.478 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.763 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.022 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.230 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.373 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.508 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.765 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.924 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.259 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.419 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.781 |    9.632 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   5.342 |   10.194 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U136                | B0 ^ -> Y v | OAI2BB2X1M | 0.182 | 0.167 |   5.509 |   10.361 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] | D v         | SDFFRQX2M  | 0.182 | 0.000 |   5.510 |   10.361 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.852 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.819 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.790 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.596 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.393 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.221 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.174 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.086 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.239 | 0.183 |   0.948 |   -3.903 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] | CK ^        | SDFFRQX2M  | 0.239 | 0.002 |   0.951 |   -3.901 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[4][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.953
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.366
- Arrival Time                  5.513
= Slack Time                    4.853
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.853 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.122 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.292 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.043 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.822 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.104 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.480 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.764 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.024 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.232 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.374 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.509 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.767 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.926 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.261 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.420 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   4.789 |    9.642 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   5.367 |   10.220 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U137                | B0 ^ -> Y v | OAI2BB2X1M | 0.167 | 0.146 |   5.513 |   10.366 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] | D v         | SDFFRQX2M  | 0.167 | 0.000 |   5.513 |   10.366 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.853 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.820 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.791 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.598 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.394 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.222 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.175 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.087 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.239 | 0.183 |   0.948 |   -3.905 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] | CK ^        | SDFFRQX2M  | 0.239 | 0.005 |   0.953 |   -3.900 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[9][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.945
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.356
- Arrival Time                  5.503
= Slack Time                    4.853
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.853 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.123 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.293 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.043 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.822 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.104 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.480 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.765 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.024 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.232 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.375 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.510 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.767 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.926 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.261 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.421 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.781 |    9.634 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   5.342 |   10.196 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U327                | B0 ^ -> Y v | OAI2BB2X1M | 0.176 | 0.161 |   5.503 |   10.356 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] | D v         | SDFFRQX2M  | 0.176 | 0.000 |   5.503 |   10.356 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.853 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.821 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.791 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.598 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.395 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.630 |   -4.223 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.176 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.088 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -3.911 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] | CK ^        | SDFFRQX2M  | 0.237 | 0.003 |   0.945 |   -3.908 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[1][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.934
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.344
- Arrival Time                  5.489
= Slack Time                    4.854
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.854 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.124 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.294 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.044 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.823 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.105 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.481 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.766 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.025 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.233 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.376 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.511 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.768 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.927 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.262 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.422 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.781 |    9.635 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   5.342 |   10.197 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U114                | B0 ^ -> Y v | OAI2BB2X1M | 0.165 | 0.147 |   5.489 |   10.344 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] | D v         | SDFFRQX2M  | 0.165 | 0.000 |   5.489 |   10.344 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.854 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.822 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.792 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.599 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.396 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.630 |   -4.224 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.177 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.089 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -3.929 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] | CK ^        | SDFFRQX2M  | 0.218 | 0.008 |   0.934 |   -3.921 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[10][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.946
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.358
- Arrival Time                  5.499
= Slack Time                    4.859
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.859 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.129 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.299 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.049 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.828 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.110 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.486 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.771 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.030 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.238 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.381 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.516 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.773 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.932 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.267 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.427 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.781 |    9.640 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   5.342 |   10.202 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U357                | B0 ^ -> Y v | OAI2BB2X1M | 0.172 | 0.157 |   5.499 |   10.358 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2 | D v         | SDFFRQX2M  | 0.172 | 0.000 |   5.499 |   10.358 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.859 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.827 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.797 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.604 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.401 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.229 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.181 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.094 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -3.917 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2 | CK ^        | SDFFRQX2M  | 0.237 | 0.004 |   0.946 |   -3.913 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[11][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.949
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.361
- Arrival Time                  5.500
= Slack Time                    4.861
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.861 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.130 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.300 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.051 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.830 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.112 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.488 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.772 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.032 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.240 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.382 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.517 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.775 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.934 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.269 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.428 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.781 |    9.642 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   5.342 |   10.203 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U358                | B0 ^ -> Y v | OAI2BB2X1M | 0.173 | 0.158 |   5.500 |   10.361 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2 | D v         | SDFFRQX2M  | 0.173 | 0.000 |   5.500 |   10.361 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.861 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.828 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.799 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.606 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.402 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.231 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.183 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.095 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -3.919 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2 | CK ^        | SDFFRQX2M  | 0.237 | 0.007 |   0.949 |   -3.912 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[14][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.953
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.367
- Arrival Time                  5.495
= Slack Time                    4.871
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.871 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.141 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.311 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.061 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.840 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.122 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.498 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.783 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.042 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.250 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.393 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.528 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.785 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.944 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.279 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.439 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.781 |    9.652 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   5.342 |   10.214 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U359                | B0 ^ -> Y v | OAI2BB2X1M | 0.168 | 0.153 |   5.495 |   10.367 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2 | D v         | SDFFRQX2M  | 0.168 | 0.000 |   5.495 |   10.367 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.871 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.839 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.809 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.616 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.413 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.241 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.194 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.106 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.244 | 0.186 |   0.952 |   -3.920 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2 | CK ^        | SDFFRQX2M  | 0.244 | 0.001 |   0.953 |   -3.919 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[8][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.946
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.360
- Arrival Time                  5.487
= Slack Time                    4.873
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.873 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.142 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.312 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.063 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.841 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.124 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.500 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.784 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.044 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.252 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.394 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.529 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.786 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.946 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.281 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.440 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.781 |    9.654 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   5.342 |   10.215 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U161                | B0 ^ -> Y v | OAI2BB2X1M | 0.163 | 0.145 |   5.487 |   10.360 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] | D v         | SDFFRQX2M  | 0.163 | 0.000 |   5.487 |   10.360 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.873 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.840 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.811 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.618 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.414 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.242 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.195 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.107 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -3.931 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] | CK ^        | SDFFRQX2M  | 0.237 | 0.004 |   0.946 |   -3.926 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[12][4] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                    (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.954
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.365
- Arrival Time                  5.488
= Slack Time                    4.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.877 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.147 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.317 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.067 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.846 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.128 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.504 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.789 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.048 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.256 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.399 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.534 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.791 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.950 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.285 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.445 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U102                | B1 v -> Y ^ | AOI22X1M   | 0.197 | 0.207 |   4.774 |    9.651 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC4_n24         | A ^ -> Y ^  | BUFX2M     | 0.803 | 0.534 |   5.308 |   10.185 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U166                | B0 ^ -> Y v | OAI2BB2X1M | 0.183 | 0.180 |   5.487 |   10.365 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4 | D v         | SDFFRQX2M  | 0.183 | 0.000 |   5.488 |   10.365 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.877 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.845 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.815 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.622 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.419 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.247 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.200 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.112 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.244 | 0.186 |   0.952 |   -3.926 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4 | CK ^        | SDFFRQX2M  | 0.244 | 0.002 |   0.954 |   -3.924 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[5][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: RST                                                   (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.952
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.366
- Arrival Time                  5.487
= Slack Time                    4.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | RST ^       |            | 0.000 |       |   0.000 |    4.879 | 
     | U2_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X2M   | 0.317 | 0.269 |   0.269 |    5.148 | 
     | Rst_Sync_D1_dut/U6                                 | B ^ -> Y ^  | AND2X2M    | 0.072 | 0.170 |   0.439 |    5.318 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.751 |   1.190 |    6.069 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   1.969 |    6.847 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   2.251 |    7.129 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   2.627 |    7.505 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   2.911 |    7.790 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   3.171 |    8.049 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   3.379 |    8.257 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   3.521 |    8.400 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   3.656 |    8.535 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   3.914 |    8.792 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   4.073 |    8.952 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   4.408 |    9.286 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   4.567 |    9.446 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   4.781 |    9.659 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   5.342 |   10.221 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U134                | B0 ^ -> Y v | OAI2BB2X1M | 0.163 | 0.145 |   5.487 |   10.366 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] | D v         | SDFFRQX2M  | 0.163 | 0.000 |   5.487 |   10.366 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -4.879 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -4.846 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -4.817 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -4.623 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -4.420 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -4.248 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -4.201 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -4.113 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.239 | 0.183 |   0.948 |   -3.930 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] | CK ^        | SDFFRQX2M  | 0.239 | 0.003 |   0.951 |   -3.927 | 
     +--------------------------------------------------------------------------------------------------------------------+ 

