import{_ as e,c as t,o as i,a as o}from"./app.cdbf6830.js";const f=JSON.parse('{"title":"VHDL Tutorial by Greg Stitt","description":"","frontmatter":{},"headers":[{"level":2,"title":"Introduction","slug":"introduction","link":"#introduction","children":[]},{"level":2,"title":"Methodology: design the circuit, then write the code.","slug":"methodology-design-the-circuit-then-write-the-code","link":"#methodology-design-the-circuit-then-write-the-code","children":[]},{"level":2,"title":"VHDL vs. Verilog vs. SystemVerilog","slug":"vhdl-vs-verilog-vs-systemverilog","link":"#vhdl-vs-verilog-vs-systemverilog","children":[]},{"level":2,"title":"Suggested Study Order","slug":"suggested-study-order","link":"#suggested-study-order","children":[]}],"relativePath":"index.md"}'),a={name:"index.md"},s=o("",12),r=[s];function n(d,c,l,h,u,g){return i(),t("div",null,r)}const y=e(a,[["render",n]]);export{f as __pageData,y as default};
