

================================================================
== Vitis HLS Report for 'LINEAR'
================================================================
* Date:           Wed Nov  2 23:06:06 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.04>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%Wt_Y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %Wt_Y"   --->   Operation 7 'read' 'Wt_Y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%Wt_X_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %Wt_X"   --->   Operation 8 'read' 'Wt_X_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%Y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %Y"   --->   Operation 9 'read' 'Y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%X_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %X"   --->   Operation 10 'read' 'X_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%ifc7_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc7"   --->   Operation 11 'read' 'ifc7_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%ifc6_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc6_offset"   --->   Operation 12 'read' 'ifc6_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%ifc5_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc5_offset"   --->   Operation 13 'read' 'ifc5_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%ifc4_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc4_offset"   --->   Operation 14 'read' 'ifc4_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%ifc3_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc3_offset"   --->   Operation 15 'read' 'ifc3_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%ifc2_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc2_offset"   --->   Operation 16 'read' 'ifc2_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%ifc1_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc1_offset"   --->   Operation 17 'read' 'ifc1_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Wt_Y_c = alloca i64 1"   --->   Operation 18 'alloca' 'Wt_Y_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%X_c = alloca i64 1"   --->   Operation 19 'alloca' 'X_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%iacts_stream = alloca i64 1" [FC_Layer.cpp:426]   --->   Operation 20 'alloca' 'iacts_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weight_buffer_V_0 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 21 'alloca' 'weight_buffer_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weight_buffer_V_1 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 22 'alloca' 'weight_buffer_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weight_buffer_V_2 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 23 'alloca' 'weight_buffer_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_buffer_V_3 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 24 'alloca' 'weight_buffer_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weight_buffer_V_4 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 25 'alloca' 'weight_buffer_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weight_buffer_V_5 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 26 'alloca' 'weight_buffer_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weight_buffer_V_6 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 27 'alloca' 'weight_buffer_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%weight_buffer_V_7 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 28 'alloca' 'weight_buffer_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weight_buffer_V_8 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 29 'alloca' 'weight_buffer_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weight_buffer_V_9 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 30 'alloca' 'weight_buffer_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%weight_buffer_V_10 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 31 'alloca' 'weight_buffer_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%weight_buffer_V_11 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 32 'alloca' 'weight_buffer_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%weight_buffer_V_12 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 33 'alloca' 'weight_buffer_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%weight_buffer_V_13 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 34 'alloca' 'weight_buffer_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%weight_buffer_V_14 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 35 'alloca' 'weight_buffer_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%weight_buffer_V_15 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 36 'alloca' 'weight_buffer_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%weight_buffer_V_16 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 37 'alloca' 'weight_buffer_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%weight_buffer_V_17 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 38 'alloca' 'weight_buffer_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%weight_buffer_V_18 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 39 'alloca' 'weight_buffer_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%weight_buffer_V_19 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 40 'alloca' 'weight_buffer_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%weight_buffer_V_20 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 41 'alloca' 'weight_buffer_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%weight_buffer_V_21 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 42 'alloca' 'weight_buffer_V_21' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%weight_buffer_V_22 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 43 'alloca' 'weight_buffer_V_22' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%weight_buffer_V_23 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 44 'alloca' 'weight_buffer_V_23' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%weight_buffer_V_24 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 45 'alloca' 'weight_buffer_V_24' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%weight_buffer_V_25 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 46 'alloca' 'weight_buffer_V_25' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%weight_buffer_V_26 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 47 'alloca' 'weight_buffer_V_26' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%weight_buffer_V_27 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 48 'alloca' 'weight_buffer_V_27' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%weight_buffer_V_28 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 49 'alloca' 'weight_buffer_V_28' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%weight_buffer_V_29 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 50 'alloca' 'weight_buffer_V_29' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%weight_buffer_V_30 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 51 'alloca' 'weight_buffer_V_30' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%weight_buffer_V_31 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 52 'alloca' 'weight_buffer_V_31' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%weight_buffer_V_32 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 53 'alloca' 'weight_buffer_V_32' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%weight_buffer_V_33 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 54 'alloca' 'weight_buffer_V_33' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%weight_buffer_V_34 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 55 'alloca' 'weight_buffer_V_34' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%weight_buffer_V_35 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 56 'alloca' 'weight_buffer_V_35' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%weight_buffer_V_36 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 57 'alloca' 'weight_buffer_V_36' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%weight_buffer_V_37 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 58 'alloca' 'weight_buffer_V_37' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%weight_buffer_V_38 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 59 'alloca' 'weight_buffer_V_38' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%weight_buffer_V_39 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 60 'alloca' 'weight_buffer_V_39' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%weight_buffer_V_40 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 61 'alloca' 'weight_buffer_V_40' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%weight_buffer_V_41 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 62 'alloca' 'weight_buffer_V_41' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%weight_buffer_V_42 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 63 'alloca' 'weight_buffer_V_42' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%weight_buffer_V_43 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 64 'alloca' 'weight_buffer_V_43' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%weight_buffer_V_44 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 65 'alloca' 'weight_buffer_V_44' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%weight_buffer_V_45 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 66 'alloca' 'weight_buffer_V_45' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%weight_buffer_V_46 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 67 'alloca' 'weight_buffer_V_46' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%weight_buffer_V_47 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 68 'alloca' 'weight_buffer_V_47' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%weight_buffer_V_48 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 69 'alloca' 'weight_buffer_V_48' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%weight_buffer_V_49 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 70 'alloca' 'weight_buffer_V_49' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%weight_buffer_V_50 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 71 'alloca' 'weight_buffer_V_50' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%weight_buffer_V_51 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 72 'alloca' 'weight_buffer_V_51' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%weight_buffer_V_52 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 73 'alloca' 'weight_buffer_V_52' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%weight_buffer_V_53 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 74 'alloca' 'weight_buffer_V_53' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%weight_buffer_V_54 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 75 'alloca' 'weight_buffer_V_54' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%weight_buffer_V_55 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 76 'alloca' 'weight_buffer_V_55' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%weight_buffer_V_56 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 77 'alloca' 'weight_buffer_V_56' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%weight_buffer_V_57 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 78 'alloca' 'weight_buffer_V_57' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%weight_buffer_V_58 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 79 'alloca' 'weight_buffer_V_58' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%weight_buffer_V_59 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 80 'alloca' 'weight_buffer_V_59' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%weight_buffer_V_60 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 81 'alloca' 'weight_buffer_V_60' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%weight_buffer_V_61 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 82 'alloca' 'weight_buffer_V_61' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%weight_buffer_V_62 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 83 'alloca' 'weight_buffer_V_62' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%weight_buffer_V_63 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 84 'alloca' 'weight_buffer_V_63' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%weight_buffer_V_64 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 85 'alloca' 'weight_buffer_V_64' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%weight_buffer_V_65 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 86 'alloca' 'weight_buffer_V_65' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%weight_buffer_V_66 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 87 'alloca' 'weight_buffer_V_66' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%weight_buffer_V_67 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 88 'alloca' 'weight_buffer_V_67' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%weight_buffer_V_68 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 89 'alloca' 'weight_buffer_V_68' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%weight_buffer_V_69 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 90 'alloca' 'weight_buffer_V_69' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%weight_buffer_V_70 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 91 'alloca' 'weight_buffer_V_70' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%iact_buffer_V = alloca i64 1" [FC_Layer.cpp:422]   --->   Operation 92 'alloca' 'iact_buffer_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%weights_stream_V_V_0 = alloca i64 1"   --->   Operation 93 'alloca' 'weights_stream_V_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%weights_stream_V_V_1 = alloca i64 1"   --->   Operation 94 'alloca' 'weights_stream_V_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%weights_stream_V_V_2 = alloca i64 1"   --->   Operation 95 'alloca' 'weights_stream_V_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%weights_stream_V_V_3 = alloca i64 1"   --->   Operation 96 'alloca' 'weights_stream_V_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%weights_stream_V_V_4 = alloca i64 1"   --->   Operation 97 'alloca' 'weights_stream_V_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%weights_stream_V_V_5 = alloca i64 1"   --->   Operation 98 'alloca' 'weights_stream_V_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%weights_stream_V_V_6 = alloca i64 1"   --->   Operation 99 'alloca' 'weights_stream_V_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%weights_stream_V_V_7 = alloca i64 1"   --->   Operation 100 'alloca' 'weights_stream_V_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%weights_stream_V_V_8 = alloca i64 1"   --->   Operation 101 'alloca' 'weights_stream_V_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%weights_stream_V_V_9 = alloca i64 1"   --->   Operation 102 'alloca' 'weights_stream_V_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%weights_stream_V_V_10 = alloca i64 1"   --->   Operation 103 'alloca' 'weights_stream_V_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%weights_stream_V_V_11 = alloca i64 1"   --->   Operation 104 'alloca' 'weights_stream_V_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%weights_stream_V_V_12 = alloca i64 1"   --->   Operation 105 'alloca' 'weights_stream_V_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%weights_stream_V_V_13 = alloca i64 1"   --->   Operation 106 'alloca' 'weights_stream_V_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%weights_stream_V_V_14 = alloca i64 1"   --->   Operation 107 'alloca' 'weights_stream_V_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%weights_stream_V_V_15 = alloca i64 1"   --->   Operation 108 'alloca' 'weights_stream_V_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%weights_stream_V_V_16 = alloca i64 1"   --->   Operation 109 'alloca' 'weights_stream_V_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%weights_stream_V_V_17 = alloca i64 1"   --->   Operation 110 'alloca' 'weights_stream_V_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%weights_stream_V_V_18 = alloca i64 1"   --->   Operation 111 'alloca' 'weights_stream_V_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%weights_stream_V_V_19 = alloca i64 1"   --->   Operation 112 'alloca' 'weights_stream_V_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%weights_stream_V_V_20 = alloca i64 1"   --->   Operation 113 'alloca' 'weights_stream_V_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%weights_stream_V_V_21 = alloca i64 1"   --->   Operation 114 'alloca' 'weights_stream_V_V_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%weights_stream_V_V_22 = alloca i64 1"   --->   Operation 115 'alloca' 'weights_stream_V_V_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%weights_stream_V_V_23 = alloca i64 1"   --->   Operation 116 'alloca' 'weights_stream_V_V_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%weights_stream_V_V_24 = alloca i64 1"   --->   Operation 117 'alloca' 'weights_stream_V_V_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%weights_stream_V_V_25 = alloca i64 1"   --->   Operation 118 'alloca' 'weights_stream_V_V_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%weights_stream_V_V_26 = alloca i64 1"   --->   Operation 119 'alloca' 'weights_stream_V_V_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%weights_stream_V_V_27 = alloca i64 1"   --->   Operation 120 'alloca' 'weights_stream_V_V_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%weights_stream_V_V_28 = alloca i64 1"   --->   Operation 121 'alloca' 'weights_stream_V_V_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%weights_stream_V_V_29 = alloca i64 1"   --->   Operation 122 'alloca' 'weights_stream_V_V_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%weights_stream_V_V_30 = alloca i64 1"   --->   Operation 123 'alloca' 'weights_stream_V_V_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%weights_stream_V_V_31 = alloca i64 1"   --->   Operation 124 'alloca' 'weights_stream_V_V_31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%output_buf_V = alloca i64 1" [FC_Layer.cpp:435]   --->   Operation 125 'alloca' 'output_buf_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [2/2] (5.04ns)   --->   "%call_ln447 = call void @ReadFromMem, i128 %ifc1, i64 %ifc1_offset_read, i128 %ifc2, i64 %ifc2_offset_read, i128 %ifc3, i64 %ifc3_offset_read, i128 %ifc4, i64 %ifc4_offset_read, i128 %ifc5, i64 %ifc5_offset_read, i128 %ifc6, i64 %ifc6_offset_read, i288 %weight_buffer_V_0, i288 %weight_buffer_V_1, i288 %weight_buffer_V_2, i288 %weight_buffer_V_3, i288 %weight_buffer_V_4, i288 %weight_buffer_V_5, i288 %weight_buffer_V_6, i288 %weight_buffer_V_7, i288 %weight_buffer_V_8, i288 %weight_buffer_V_9, i288 %weight_buffer_V_10, i288 %weight_buffer_V_11, i288 %weight_buffer_V_12, i288 %weight_buffer_V_13, i288 %weight_buffer_V_14, i288 %weight_buffer_V_15, i288 %weight_buffer_V_16, i288 %weight_buffer_V_17, i288 %weight_buffer_V_18, i288 %weight_buffer_V_19, i288 %weight_buffer_V_20, i288 %weight_buffer_V_21, i288 %weight_buffer_V_22, i288 %weight_buffer_V_23, i288 %weight_buffer_V_24, i288 %weight_buffer_V_25, i288 %weight_buffer_V_26, i288 %weight_buffer_V_27, i288 %weight_buffer_V_28, i288 %weight_buffer_V_29, i288 %weight_buffer_V_30, i288 %weight_buffer_V_31, i288 %weight_buffer_V_32, i288 %weight_buffer_V_33, i288 %weight_buffer_V_34, i288 %weight_buffer_V_35, i288 %weight_buffer_V_36, i288 %weight_buffer_V_37, i288 %weight_buffer_V_38, i288 %weight_buffer_V_39, i288 %weight_buffer_V_40, i288 %weight_buffer_V_41, i288 %weight_buffer_V_42, i288 %weight_buffer_V_43, i288 %weight_buffer_V_44, i288 %weight_buffer_V_45, i288 %weight_buffer_V_46, i288 %weight_buffer_V_47, i288 %weight_buffer_V_48, i288 %weight_buffer_V_49, i288 %weight_buffer_V_50, i288 %weight_buffer_V_51, i288 %weight_buffer_V_52, i288 %weight_buffer_V_53, i288 %weight_buffer_V_54, i288 %weight_buffer_V_55, i288 %weight_buffer_V_56, i288 %weight_buffer_V_57, i288 %weight_buffer_V_58, i288 %weight_buffer_V_59, i288 %weight_buffer_V_60, i288 %weight_buffer_V_61, i288 %weight_buffer_V_62, i288 %weight_buffer_V_63, i288 %weight_buffer_V_64, i288 %weight_buffer_V_65, i288 %weight_buffer_V_66, i288 %weight_buffer_V_67, i288 %weight_buffer_V_68, i288 %weight_buffer_V_69, i288 %weight_buffer_V_70, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i32 %iact_buffer_V, i32 %iacts_stream, i32 %X_read, i32 %Y_read, i32 %Wt_X_read, i32 %Wt_Y_read, i32 %X_c, i32 %Wt_Y_c" [FC_Layer.cpp:447]   --->   Operation 126 'call' 'call_ln447' <Predicate = true> <Delay = 5.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.73>
ST_2 : Operation 127 [1/1] (6.73ns)   --->   "%call_ret8 = call i56 @Block_.split10_proc, i32 %Wt_X_read, i32 %Wt_Y_read"   --->   Operation 127 'call' 'call_ret8' <Predicate = true> <Delay = 6.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%block_num_x_loc_channel = extractvalue i56 %call_ret8"   --->   Operation 128 'extractvalue' 'block_num_x_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 28> <Depth = 2> <FIFO>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%block_num_y_cast_loc_channel = extractvalue i56 %call_ret8"   --->   Operation 129 'extractvalue' 'block_num_y_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 28> <Depth = 2> <FIFO>
ST_2 : Operation 130 [1/2] (0.00ns)   --->   "%call_ln447 = call void @ReadFromMem, i128 %ifc1, i64 %ifc1_offset_read, i128 %ifc2, i64 %ifc2_offset_read, i128 %ifc3, i64 %ifc3_offset_read, i128 %ifc4, i64 %ifc4_offset_read, i128 %ifc5, i64 %ifc5_offset_read, i128 %ifc6, i64 %ifc6_offset_read, i288 %weight_buffer_V_0, i288 %weight_buffer_V_1, i288 %weight_buffer_V_2, i288 %weight_buffer_V_3, i288 %weight_buffer_V_4, i288 %weight_buffer_V_5, i288 %weight_buffer_V_6, i288 %weight_buffer_V_7, i288 %weight_buffer_V_8, i288 %weight_buffer_V_9, i288 %weight_buffer_V_10, i288 %weight_buffer_V_11, i288 %weight_buffer_V_12, i288 %weight_buffer_V_13, i288 %weight_buffer_V_14, i288 %weight_buffer_V_15, i288 %weight_buffer_V_16, i288 %weight_buffer_V_17, i288 %weight_buffer_V_18, i288 %weight_buffer_V_19, i288 %weight_buffer_V_20, i288 %weight_buffer_V_21, i288 %weight_buffer_V_22, i288 %weight_buffer_V_23, i288 %weight_buffer_V_24, i288 %weight_buffer_V_25, i288 %weight_buffer_V_26, i288 %weight_buffer_V_27, i288 %weight_buffer_V_28, i288 %weight_buffer_V_29, i288 %weight_buffer_V_30, i288 %weight_buffer_V_31, i288 %weight_buffer_V_32, i288 %weight_buffer_V_33, i288 %weight_buffer_V_34, i288 %weight_buffer_V_35, i288 %weight_buffer_V_36, i288 %weight_buffer_V_37, i288 %weight_buffer_V_38, i288 %weight_buffer_V_39, i288 %weight_buffer_V_40, i288 %weight_buffer_V_41, i288 %weight_buffer_V_42, i288 %weight_buffer_V_43, i288 %weight_buffer_V_44, i288 %weight_buffer_V_45, i288 %weight_buffer_V_46, i288 %weight_buffer_V_47, i288 %weight_buffer_V_48, i288 %weight_buffer_V_49, i288 %weight_buffer_V_50, i288 %weight_buffer_V_51, i288 %weight_buffer_V_52, i288 %weight_buffer_V_53, i288 %weight_buffer_V_54, i288 %weight_buffer_V_55, i288 %weight_buffer_V_56, i288 %weight_buffer_V_57, i288 %weight_buffer_V_58, i288 %weight_buffer_V_59, i288 %weight_buffer_V_60, i288 %weight_buffer_V_61, i288 %weight_buffer_V_62, i288 %weight_buffer_V_63, i288 %weight_buffer_V_64, i288 %weight_buffer_V_65, i288 %weight_buffer_V_66, i288 %weight_buffer_V_67, i288 %weight_buffer_V_68, i288 %weight_buffer_V_69, i288 %weight_buffer_V_70, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i32 %iact_buffer_V, i32 %iacts_stream, i32 %X_read, i32 %Y_read, i32 %Wt_X_read, i32 %Wt_Y_read, i32 %X_c, i32 %Wt_Y_c" [FC_Layer.cpp:447]   --->   Operation 130 'call' 'call_ln447' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.55>
ST_3 : Operation 131 [2/2] (4.55ns)   --->   "%call_ln451 = call void @RunDataFlow, i28 %block_num_x_loc_channel, i28 %block_num_y_cast_loc_channel, i32 %iacts_stream, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i32 %output_buf_V" [FC_Layer.cpp:451]   --->   Operation 131 'call' 'call_ln451' <Predicate = true> <Delay = 4.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln451 = call void @RunDataFlow, i28 %block_num_x_loc_channel, i28 %block_num_y_cast_loc_channel, i32 %iacts_stream, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i32 %output_buf_V" [FC_Layer.cpp:451]   --->   Operation 132 'call' 'call_ln451' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%ifc7_c_channel = call i64 @entry_proc, i64 %ifc7_read"   --->   Operation 133 'call' 'ifc7_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_5 : Operation 134 [2/2] (7.30ns)   --->   "%call_ln461 = call void @OutputBuffer, i128 %ifc1, i64 %ifc7_c_channel, i32 %X_c, i32 %Wt_Y_c, i32 %output_buf_V" [FC_Layer.cpp:461]   --->   Operation 134 'call' 'call_ln461' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @Wt_Y_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %Wt_Y_c, i32 %Wt_Y_c"   --->   Operation 135 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wt_Y_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%empty_269 = specchannel i32 @_ssdm_op_SpecChannel, void @X_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %X_c, i32 %X_c"   --->   Operation 137 'specchannel' 'empty_269' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13"   --->   Operation 139 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 140 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc1, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_40, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ifc1"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc2, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_28, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ifc2"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc3, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_36, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ifc3"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc4, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_25, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ifc4"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc5, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_35, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ifc5"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc6, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_23, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ifc6"   --->   Operation 152 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc1_offset, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_42, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc1_offset, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc2_offset, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_8, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc2_offset, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc3_offset, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_4, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc3_offset, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc4_offset, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_3, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc4_offset, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc5_offset, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_2, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc5_offset, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc6_offset, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_29, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc6_offset, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc7, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_15, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc7, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_38, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Y"   --->   Operation 170 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Y, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_6, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Y, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Wt_X"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wt_X, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_16, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wt_X, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Wt_Y"   --->   Operation 176 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wt_Y, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wt_Y, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bias"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_7, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%empty_270 = specchannel i32 @_ssdm_op_SpecChannel, void @iacts_stream_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %iacts_stream, i32 %iacts_stream"   --->   Operation 182 'specchannel' 'empty_270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %iacts_stream, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln411 = specmemcore void @_ssdm_op_SpecMemCore, i288 %weight_buffer_V_0, i288 %weight_buffer_V_1, i288 %weight_buffer_V_2, i288 %weight_buffer_V_3, i288 %weight_buffer_V_4, i288 %weight_buffer_V_5, i288 %weight_buffer_V_6, i288 %weight_buffer_V_7, i288 %weight_buffer_V_8, i288 %weight_buffer_V_9, i288 %weight_buffer_V_10, i288 %weight_buffer_V_11, i288 %weight_buffer_V_12, i288 %weight_buffer_V_13, i288 %weight_buffer_V_14, i288 %weight_buffer_V_15, i288 %weight_buffer_V_16, i288 %weight_buffer_V_17, i288 %weight_buffer_V_18, i288 %weight_buffer_V_19, i288 %weight_buffer_V_20, i288 %weight_buffer_V_21, i288 %weight_buffer_V_22, i288 %weight_buffer_V_23, i288 %weight_buffer_V_24, i288 %weight_buffer_V_25, i288 %weight_buffer_V_26, i288 %weight_buffer_V_27, i288 %weight_buffer_V_28, i288 %weight_buffer_V_29, i288 %weight_buffer_V_30, i288 %weight_buffer_V_31, i288 %weight_buffer_V_32, i288 %weight_buffer_V_33, i288 %weight_buffer_V_34, i288 %weight_buffer_V_35, i288 %weight_buffer_V_36, i288 %weight_buffer_V_37, i288 %weight_buffer_V_38, i288 %weight_buffer_V_39, i288 %weight_buffer_V_40, i288 %weight_buffer_V_41, i288 %weight_buffer_V_42, i288 %weight_buffer_V_43, i288 %weight_buffer_V_44, i288 %weight_buffer_V_45, i288 %weight_buffer_V_46, i288 %weight_buffer_V_47, i288 %weight_buffer_V_48, i288 %weight_buffer_V_49, i288 %weight_buffer_V_50, i288 %weight_buffer_V_51, i288 %weight_buffer_V_52, i288 %weight_buffer_V_53, i288 %weight_buffer_V_54, i288 %weight_buffer_V_55, i288 %weight_buffer_V_56, i288 %weight_buffer_V_57, i288 %weight_buffer_V_58, i288 %weight_buffer_V_59, i288 %weight_buffer_V_60, i288 %weight_buffer_V_61, i288 %weight_buffer_V_62, i288 %weight_buffer_V_63, i288 %weight_buffer_V_64, i288 %weight_buffer_V_65, i288 %weight_buffer_V_66, i288 %weight_buffer_V_67, i288 %weight_buffer_V_68, i288 %weight_buffer_V_69, i288 %weight_buffer_V_70, i64 666, i64 31, i64 1" [FC_Layer.cpp:411]   --->   Operation 184 'specmemcore' 'specmemcore_ln411' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%specmemcore_ln422 = specmemcore void @_ssdm_op_SpecMemCore, i32 %iact_buffer_V, i64 666, i64 30, i64 1" [FC_Layer.cpp:422]   --->   Operation 185 'specmemcore' 'specmemcore_ln422' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%specmemcore_ln435 = specmemcore void @_ssdm_op_SpecMemCore, i32 %iact_buffer_V, i64 666, i64 30, i64 1" [FC_Layer.cpp:435]   --->   Operation 186 'specmemcore' 'specmemcore_ln435' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%empty_271 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_0"   --->   Operation 187 'specchannel' 'empty_271' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%empty_272 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_1"   --->   Operation 189 'specchannel' 'empty_272' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%empty_273 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_2"   --->   Operation 191 'specchannel' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%empty_274 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_3"   --->   Operation 193 'specchannel' 'empty_274' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%empty_275 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_4_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_4"   --->   Operation 195 'specchannel' 'empty_275' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%empty_276 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_5_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_5"   --->   Operation 197 'specchannel' 'empty_276' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%empty_277 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_6_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_6"   --->   Operation 199 'specchannel' 'empty_277' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%empty_278 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_7_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_7"   --->   Operation 201 'specchannel' 'empty_278' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%empty_279 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_8_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_8"   --->   Operation 203 'specchannel' 'empty_279' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_8, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%empty_280 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_9_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_9"   --->   Operation 205 'specchannel' 'empty_280' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%empty_281 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_10_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_10"   --->   Operation 207 'specchannel' 'empty_281' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%empty_282 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_11_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_11"   --->   Operation 209 'specchannel' 'empty_282' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_11, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%empty_283 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_12_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_12"   --->   Operation 211 'specchannel' 'empty_283' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%empty_284 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_13_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_13"   --->   Operation 213 'specchannel' 'empty_284' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_13, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%empty_285 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_14_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_14"   --->   Operation 215 'specchannel' 'empty_285' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%empty_286 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_15_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_15"   --->   Operation 217 'specchannel' 'empty_286' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%empty_287 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_16_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_16"   --->   Operation 219 'specchannel' 'empty_287' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_16, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%empty_288 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_17_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_17"   --->   Operation 221 'specchannel' 'empty_288' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_17, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%empty_289 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_18_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_18"   --->   Operation 223 'specchannel' 'empty_289' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_18, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%empty_290 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_19_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_19"   --->   Operation 225 'specchannel' 'empty_290' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%empty_291 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_20_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_20"   --->   Operation 227 'specchannel' 'empty_291' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%empty_292 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_21_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_21"   --->   Operation 229 'specchannel' 'empty_292' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_21, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%empty_293 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_22_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_22"   --->   Operation 231 'specchannel' 'empty_293' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_22, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%empty_294 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_23_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_23"   --->   Operation 233 'specchannel' 'empty_294' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_23, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%empty_295 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_24_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_24"   --->   Operation 235 'specchannel' 'empty_295' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_24, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%empty_296 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_25_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_25"   --->   Operation 237 'specchannel' 'empty_296' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_25, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%empty_297 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_26_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_26"   --->   Operation 239 'specchannel' 'empty_297' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_26, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%empty_298 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_27_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_27"   --->   Operation 241 'specchannel' 'empty_298' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_27, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%empty_299 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_28_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_28"   --->   Operation 243 'specchannel' 'empty_299' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_28, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%empty_300 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_29_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_29"   --->   Operation 245 'specchannel' 'empty_300' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_29, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%empty_301 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_30_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_30"   --->   Operation 247 'specchannel' 'empty_301' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_30, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%empty_302 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_31_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_31, i32 %weights_stream_V_V_31"   --->   Operation 249 'specchannel' 'empty_302' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_31, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [1/2] (0.00ns)   --->   "%call_ln461 = call void @OutputBuffer, i128 %ifc1, i64 %ifc7_c_channel, i32 %X_c, i32 %Wt_Y_c, i32 %output_buf_V" [FC_Layer.cpp:461]   --->   Operation 251 'call' 'call_ln461' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%ret_ln462 = ret" [FC_Layer.cpp:462]   --->   Operation 252 'ret' 'ret_ln462' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.04ns
The critical path consists of the following:
	s_axi read operation ('Wt_Y_read') on port 'Wt_Y' [19]  (1 ns)
	'call' operation ('call_ln447', FC_Layer.cpp:447) to 'ReadFromMem' [258]  (5.04 ns)

 <State 2>: 6.73ns
The critical path consists of the following:
	'call' operation ('call_ret8') to 'Block_.split10_proc' [255]  (6.73 ns)

 <State 3>: 4.55ns
The critical path consists of the following:
	'call' operation ('call_ln451', FC_Layer.cpp:451) to 'RunDataFlow' [259]  (4.55 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 7.3ns
The critical path consists of the following:
	'call' operation ('ifc7_c_channel') to 'entry_proc' [254]  (0 ns)
	'call' operation ('call_ln461', FC_Layer.cpp:461) to 'OutputBuffer' [260]  (7.3 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
