and r0, r1, r2, asr 31
add r0, r0, r0, asr 31
mvn r2, r0
mov r2, r2, lsl 2
