==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
INFO: [HLS 200-10] Adding design file 'extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c' to the project
INFO: [HLS 200-10] Adding design file 'extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c' to the project
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibavcodecdv.c_dv_calc_mb_coordinates_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:24 ; elapsed = 00:12:59 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 30410 ; free virtual = 39591
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:24 ; elapsed = 00:12:59 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 30410 ; free virtual = 39591
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'dv_calc_mb_coordinates' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecflacenc.c_encode_residual_fixed_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.FFmpeglibavcodecflacenc.c_encode_residual_fixed_with_main.c' to the project
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecflacenc.c_encode_residual_fixed_with_main.c/sol/sol.aps file found.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibavcodecflacenc.c_encode_residual_fixed_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:38 ; elapsed = 00:14:03 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 30413 ; free virtual = 39594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:38 ; elapsed = 00:14:03 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 30413 ; free virtual = 39594
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'encode_residual_fixed' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecg722.c_s_zero_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.FFmpeglibavcodecg722.c_s_zero_with_main.c' to the project
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecg722.c_s_zero_with_main.c/sol/sol.aps file found.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibavcodecg722.c_s_zero_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:52 ; elapsed = 00:15:40 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 30412 ; free virtual = 39594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:52 ; elapsed = 00:15:40 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 30412 ; free virtual = 39594
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 's_zero' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecj2kenc.c_copy_frame_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.FFmpeglibavcodecj2kenc.c_copy_frame_with_main.c' to the project
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecj2kenc.c_copy_frame_with_main.c/sol/sol.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecj2kenc.c_copy_frame_with_main.c/sol/sol.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecj2kenc.c_copy_frame_with_main.c/sol/sol.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecj2kenc.c_copy_frame_with_main.c/sol/sol.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecj2kenc.c_copy_frame_with_main.c/sol/sol.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecj2kenc.c_copy_frame_with_main.c/sol/sol.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecj2kenc.c_copy_frame_with_main.c/sol/sol.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecj2kenc.c_copy_frame_with_main.c/sol/sol.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecj2kenc.c_copy_frame_with_main.c/sol/sol.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecj2kenc.c_copy_frame_with_main.c/sol/sol.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecj2kenc.c_copy_frame_with_main.c/sol/sol.aps file found.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecj2kenc.c_copy_frame_with_main.c/sol/sol.aps file found.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibavcodecj2kenc.c_copy_frame_with_main.c' ... 
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecj2kenc.c_copy_frame_with_main.c/sol/sol.aps file found.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:05 ; elapsed = 00:16:42 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 30414 ; free virtual = 39596
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:05 ; elapsed = 00:16:42 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 30414 ; free virtual = 39596
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecj2kenc.c_copy_frame_with_main.c/sol/sol.aps file found.
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'copy_frame' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecj2kenc.c_copy_frame_with_main.c/sol/sol.aps file found.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibavcodecj2kenc.c_copy_frame_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:19 ; elapsed = 00:17:11 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 30412 ; free virtual = 39594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:19 ; elapsed = 00:17:11 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 30412 ; free virtual = 39594
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'copy_frame' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c'.
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c/sol'.
