Simulation 1:
Creating a 2->1 mux and a 4->1 mux using only logic gates given to us
