#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 3;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x5654cd1cc040 .scope module, "trafficController_tb" "trafficController_tb" 2 2;
 .timescale 0 -3;
v0x5654cd204110_0 .var "clk", 0 0;
v0x5654cd2041d0_0 .var "eLeft", 0 0;
v0x5654cd2042a0_0 .var "eRight", 0 0;
v0x5654cd2043a0_0 .var "reset", 0 0;
S_0x5654cd1cc1d0 .scope module, "Con" "trafficController" 2 5, 3 1 0, S_0x5654cd1cc040;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Emergency_Left";
    .port_info 3 /INPUT 1 "Emergency_Right";
L_0x5654cd204440 .functor OR 1, v0x5654cd2041d0_0, v0x5654cd2042a0_0, C4<0>, C4<0>;
L_0x5654cd2044e0 .functor NOT 1, L_0x5654cd204440, C4<0>, C4<0>, C4<0>;
L_0x5654cd204550 .functor AND 1, v0x5654cd204110_0, L_0x5654cd2044e0, C4<1>, C4<1>;
v0x5654cd2037a0_0 .net "Emergency_Left", 0 0, v0x5654cd2041d0_0;  1 drivers
v0x5654cd203880_0 .net "Emergency_Right", 0 0, v0x5654cd2042a0_0;  1 drivers
v0x5654cd203940_0 .net *"_ivl_0", 0 0, L_0x5654cd204440;  1 drivers
v0x5654cd203a00_0 .net *"_ivl_2", 0 0, L_0x5654cd2044e0;  1 drivers
v0x5654cd203ae0_0 .net "clk", 0 0, v0x5654cd204110_0;  1 drivers
v0x5654cd203bf0_0 .net "currentState", 3 0, v0x5654cd203330_0;  1 drivers
v0x5654cd203d00_0 .net "enableTS1", 0 0, L_0x5654cd204ab0;  1 drivers
v0x5654cd203da0_0 .net "enableTS2", 0 0, L_0x5654cd204970;  1 drivers
v0x5654cd203e40_0 .net "enableTS3", 0 0, L_0x5654cd204880;  1 drivers
RS_0x7f6277891018 .resolv triand, L_0x5654cd204550;
v0x5654cd203ee0_0 .net "gatedClock", 0 0, RS_0x7f6277891018;  1 drivers
RS_0x7f62778910a8 .resolv triand, L_0x5654cd2046a0, L_0x5654cd204740, L_0x5654cd2047e0;
v0x5654cd203f80_0 .net8 "nextEventFSM", 0 0, RS_0x7f62778910a8;  3 drivers
v0x5654cd204020_0 .net "reset", 0 0, v0x5654cd2043a0_0;  1 drivers
L_0x5654cd204880 .part v0x5654cd203410_0, 2, 1;
L_0x5654cd204970 .part v0x5654cd203410_0, 1, 1;
L_0x5654cd204ab0 .part v0x5654cd203410_0, 0, 1;
L_0x5654cd204ba0 .concat [ 1 1 0 0], v0x5654cd2042a0_0, v0x5654cd2041d0_0;
S_0x5654cd1c91a0 .scope module, "TS1" "counter" 3 7, 4 1 0, S_0x5654cd1cc1d0;
 .timescale 0 -3;
    .port_info 0 /OUTPUT 1 "overflow";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
P_0x5654cd1c9380 .param/l "TIME" 0 4 1, +C4<00000000000000000000000000110111>;
v0x5654cd1c2470_0 .net "clk", 0 0, RS_0x7f6277891018;  alias, 1 drivers
v0x5654cd1c2570_0 .var "count", 5 0;
v0x5654cd1c1260_0 .net "enable", 0 0, L_0x5654cd204ab0;  alias, 1 drivers
v0x5654cd1c1360_0 .net8 "overflow", 0 0, RS_0x7f62778910a8;  alias, 3 drivers
v0x5654cd200870_0 .net "reset", 0 0, v0x5654cd2043a0_0;  alias, 1 drivers
E_0x5654cd1d0610 .event posedge, v0x5654cd200870_0, v0x5654cd1c2470_0;
L_0x5654cd2046a0 .part v0x5654cd1c2570_0, 5, 1;
S_0x5654cd200a00 .scope module, "TS2" "counter" 3 8, 4 1 0, S_0x5654cd1cc1d0;
 .timescale 0 -3;
    .port_info 0 /OUTPUT 1 "overflow";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
P_0x5654cd200c00 .param/l "TIME" 0 4 1, +C4<00000000000000000000000000000101>;
v0x5654cd200d10_0 .net "clk", 0 0, RS_0x7f6277891018;  alias, 1 drivers
v0x5654cd200db0_0 .var "count", 2 0;
v0x5654cd200e70_0 .net "enable", 0 0, L_0x5654cd204970;  alias, 1 drivers
v0x5654cd200f10_0 .net8 "overflow", 0 0, RS_0x7f62778910a8;  alias, 3 drivers
v0x5654cd200fe0_0 .net "reset", 0 0, v0x5654cd2043a0_0;  alias, 1 drivers
L_0x5654cd204740 .part v0x5654cd200db0_0, 2, 1;
S_0x5654cd201140 .scope module, "TS3" "counter" 3 9, 4 1 0, S_0x5654cd1cc1d0;
 .timescale 0 -3;
    .port_info 0 /OUTPUT 1 "overflow";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
P_0x5654cd201320 .param/l "TIME" 0 4 1, +C4<00000000000000000000000000011110>;
v0x5654cd201490_0 .net "clk", 0 0, RS_0x7f6277891018;  alias, 1 drivers
v0x5654cd201580_0 .var "count", 4 0;
v0x5654cd201660_0 .net "enable", 0 0, L_0x5654cd204880;  alias, 1 drivers
v0x5654cd201700_0 .net8 "overflow", 0 0, RS_0x7f62778910a8;  alias, 3 drivers
v0x5654cd2017f0_0 .net "reset", 0 0, v0x5654cd2043a0_0;  alias, 1 drivers
L_0x5654cd2047e0 .part v0x5654cd201580_0, 4, 1;
S_0x5654cd2019b0 .scope module, "disp" "trafficSignalDisplay" 3 13, 5 1 0, S_0x5654cd1cc1d0;
 .timescale 0 -3;
    .port_info 0 /OUTPUT 3 "T1";
    .port_info 1 /OUTPUT 3 "T2";
    .port_info 2 /OUTPUT 1 "T1Walk";
    .port_info 3 /OUTPUT 1 "T2Walk";
    .port_info 4 /OUTPUT 1 "Buzzer";
    .port_info 5 /INPUT 4 "currentState";
    .port_info 6 /INPUT 2 "emergencySignals";
P_0x5654cd201b90 .param/l "EMERGENCY_LEFT" 0 5 7, C4<10>;
P_0x5654cd201bd0 .param/l "EMERGENCY_RIGHT" 0 5 7, C4<01>;
P_0x5654cd201c10 .param/l "GREEN" 0 5 5, C4<100>;
P_0x5654cd201c50 .param/l "HIGH" 0 5 6, C4<1>;
P_0x5654cd201c90 .param/l "LOW" 0 5 6, C4<0>;
P_0x5654cd201cd0 .param/l "RED" 0 5 5, C4<001>;
P_0x5654cd201d10 .param/l "S0" 0 5 3, C4<0000>;
P_0x5654cd201d50 .param/l "S1" 0 5 3, C4<0001>;
P_0x5654cd201d90 .param/l "S2" 0 5 3, C4<0010>;
P_0x5654cd201dd0 .param/l "S3" 0 5 3, C4<0011>;
P_0x5654cd201e10 .param/l "S4" 0 5 3, C4<0100>;
P_0x5654cd201e50 .param/l "S5" 0 5 4, C4<0101>;
P_0x5654cd201e90 .param/l "S6" 0 5 4, C4<0110>;
P_0x5654cd201ed0 .param/l "YELLOW" 0 5 5, C4<010>;
v0x5654cd202630_0 .var "Buzzer", 0 0;
v0x5654cd202710_0 .var "T1", 2 0;
v0x5654cd2027f0_0 .var "T1Walk", 0 0;
v0x5654cd202890_0 .var "T2", 2 0;
v0x5654cd202970_0 .var "T2Walk", 0 0;
v0x5654cd202a80_0 .net "currentState", 3 0, v0x5654cd203330_0;  alias, 1 drivers
v0x5654cd202b60_0 .net "emergencySignals", 1 0, L_0x5654cd204ba0;  1 drivers
E_0x5654cd1d0ac0 .event anyedge, v0x5654cd202a80_0, v0x5654cd202b60_0;
S_0x5654cd202d20 .scope module, "fsm" "trafficFSM" 3 12, 6 1 0, S_0x5654cd1cc1d0;
 .timescale 0 -3;
    .port_info 0 /OUTPUT 4 "currentState";
    .port_info 1 /OUTPUT 3 "enableCounters";
    .port_info 2 /INPUT 1 "triggerNextEvent";
    .port_info 3 /INPUT 1 "reset";
P_0x5654cd1c8db0 .param/l "S0" 0 6 9, C4<0000>;
P_0x5654cd1c8df0 .param/l "S1" 0 6 9, C4<0001>;
P_0x5654cd1c8e30 .param/l "S2" 0 6 9, C4<0010>;
P_0x5654cd1c8e70 .param/l "S3" 0 6 9, C4<0011>;
P_0x5654cd1c8eb0 .param/l "S4" 0 6 9, C4<0100>;
P_0x5654cd1c8ef0 .param/l "S5" 0 6 10, C4<0101>;
P_0x5654cd1c8f30 .param/l "S6" 0 6 10, C4<0110>;
v0x5654cd203330_0 .var "currentState", 3 0;
v0x5654cd203410_0 .var "enableCounters", 2 0;
v0x5654cd2034d0_0 .var "nextState", 3 0;
v0x5654cd203590_0 .net "reset", 0 0, v0x5654cd2043a0_0;  alias, 1 drivers
v0x5654cd203630_0 .net8 "triggerNextEvent", 0 0, RS_0x7f62778910a8;  alias, 3 drivers
E_0x5654cd1d03e0 .event anyedge, v0x5654cd202a80_0;
E_0x5654cd1e2e30 .event posedge, v0x5654cd200870_0, v0x5654cd1c1360_0;
    .scope S_0x5654cd1c91a0;
T_0 ;
    %wait E_0x5654cd1d0610;
    %load/vec4 v0x5654cd200870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 54, 0, 6;
    %assign/vec4 v0x5654cd1c2570_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5654cd1c1260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5654cd1c2570_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmpi/u 55, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 54, 0, 32;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x5654cd1c2570_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %pad/u 6;
    %assign/vec4 v0x5654cd1c2570_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5654cd200a00;
T_1 ;
    %wait E_0x5654cd1d0610;
    %load/vec4 v0x5654cd200fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5654cd200db0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5654cd200e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5654cd200db0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x5654cd200db0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %pad/u 3;
    %assign/vec4 v0x5654cd200db0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5654cd201140;
T_2 ;
    %wait E_0x5654cd1d0610;
    %load/vec4 v0x5654cd2017f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 29, 0, 5;
    %assign/vec4 v0x5654cd201580_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5654cd201660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5654cd201580_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmpi/u 30, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 29, 0, 32;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0x5654cd201580_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %pad/u 5;
    %assign/vec4 v0x5654cd201580_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5654cd202d20;
T_3 ;
    %wait E_0x5654cd1e2e30;
    %load/vec4 v0x5654cd203590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5654cd203330_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5654cd2034d0_0;
    %assign/vec4 v0x5654cd203330_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5654cd202d20;
T_4 ;
    %wait E_0x5654cd1d03e0;
    %load/vec4 v0x5654cd203330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5654cd2034d0_0, 0, 4;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5654cd2034d0_0, 0, 4;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5654cd2034d0_0, 0, 4;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5654cd2034d0_0, 0, 4;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5654cd2034d0_0, 0, 4;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5654cd2034d0_0, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5654cd2034d0_0, 0, 4;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5654cd203330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %jmp T_4.15;
T_4.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5654cd203410_0, 0, 3;
    %jmp T_4.15;
T_4.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5654cd203410_0, 0, 3;
    %jmp T_4.15;
T_4.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5654cd203410_0, 0, 3;
    %jmp T_4.15;
T_4.11 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5654cd203410_0, 0, 3;
    %jmp T_4.15;
T_4.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5654cd203410_0, 0, 3;
    %jmp T_4.15;
T_4.13 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5654cd203410_0, 0, 3;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5654cd203410_0, 0, 3;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5654cd2019b0;
T_5 ;
    %wait E_0x5654cd1d0ac0;
    %load/vec4 v0x5654cd202a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5654cd202710_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5654cd202890_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654cd2027f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654cd202970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd202630_0, 0, 1;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5654cd202710_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5654cd202890_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654cd2027f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654cd202970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654cd202630_0, 0, 1;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5654cd202710_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5654cd202890_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd2027f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd202970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd202630_0, 0, 1;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5654cd202710_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5654cd202890_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd2027f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd202970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd202630_0, 0, 1;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5654cd202710_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5654cd202890_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd2027f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd202970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd202630_0, 0, 1;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5654cd202710_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5654cd202890_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654cd2027f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654cd202970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd202630_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5654cd202710_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5654cd202890_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd2027f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd202970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd202630_0, 0, 1;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5654cd202b60_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5654cd202710_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd2027f0_0, 0, 1;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5654cd202710_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5654cd202890_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd202970_0, 0, 1;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5654cd1cc040;
T_6 ;
    %delay 500, 0;
    %load/vec4 v0x5654cd204110_0;
    %inv;
    %store/vec4 v0x5654cd204110_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5654cd1cc040;
T_7 ;
    %vpi_call 2 9 "$dumpfile", "TrafficSeq.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654cd2043a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd204110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd2041d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd2042a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd2043a0_0, 0, 1;
    %delay 300000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654cd2041d0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd2041d0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654cd2042a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654cd2042a0_0, 0, 1;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "trafficController_tb.v";
    "trafficController.v";
    "counter.v";
    "trafficSignalDisplay.v";
    "trafficFSM.v";
