Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Sep 20 02:16:07 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_tactico_control_sets_placed.rpt
| Design       : top_tactico
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              71 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             108 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|             Clock Signal             |                             Enable Signal                             |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+--------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  generate_clock_10Mhz/inst/CLK_10MHZ |                                                                       |                                                 |                2 |              2 |
|  generate_clock_10Mhz/inst/CLK_10MHZ |                                                                       | rst_pi_IBUF                                     |                5 |              7 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/clk_divider_spi/E[0]                    | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/E[0]                        | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_2[0]          | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_1[0]          | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/registro_control/state[12]_i_1_n_0                      | rst_pi_IBUF                                     |                5 |             12 |
|  generate_clock_10Mhz/inst/CLK_10MHZ |                                                                       | seg7_control/digit_timer[0]_i_1_n_0             |                8 |             32 |
|  generate_clock_10Mhz/inst/CLK_10MHZ |                                                                       | interface_spi/master_race_spi/control_spi/SR[0] |                7 |             32 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[31]_i_1_n_0 | interface_spi/master_race_spi/control_spi/SR[0] |               10 |             32 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_1_n_0 | interface_spi/master_race_spi/control_spi/SR[0] |                7 |             32 |
+--------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+


