
FDR-1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000011a2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000a  00800060  000011a2  00001236  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000006f  0080006a  0080006a  00001240  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001240  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000138  00000000  00000000  00001270  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000013e4  00000000  00000000  000013a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000056c  00000000  00000000  0000278c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000007e7  00000000  00000000  00002cf8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000003d8  00000000  00000000  000034e0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005ab  00000000  00000000  000038b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000130b  00000000  00000000  00003e63  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000108  00000000  00000000  0000516e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 32 01 	jmp	0x264	; 0x264 <__ctors_end>
       4:	0c 94 4f 01 	jmp	0x29e	; 0x29e <__bad_interrupt>
       8:	0c 94 4f 01 	jmp	0x29e	; 0x29e <__bad_interrupt>
       c:	0c 94 4f 01 	jmp	0x29e	; 0x29e <__bad_interrupt>
      10:	0c 94 4f 01 	jmp	0x29e	; 0x29e <__bad_interrupt>
      14:	0c 94 4f 01 	jmp	0x29e	; 0x29e <__bad_interrupt>
      18:	0c 94 4f 01 	jmp	0x29e	; 0x29e <__bad_interrupt>
      1c:	0c 94 4f 01 	jmp	0x29e	; 0x29e <__bad_interrupt>
      20:	0c 94 4f 01 	jmp	0x29e	; 0x29e <__bad_interrupt>
      24:	0c 94 4f 02 	jmp	0x49e	; 0x49e <__vector_9>
      28:	0c 94 4f 01 	jmp	0x29e	; 0x29e <__bad_interrupt>
      2c:	0c 94 29 03 	jmp	0x652	; 0x652 <__vector_11>
      30:	0c 94 1f 02 	jmp	0x43e	; 0x43e <__vector_12>
      34:	0c 94 4f 01 	jmp	0x29e	; 0x29e <__bad_interrupt>
      38:	0c 94 4f 01 	jmp	0x29e	; 0x29e <__bad_interrupt>
      3c:	0c 94 4f 01 	jmp	0x29e	; 0x29e <__bad_interrupt>
      40:	0c 94 4f 01 	jmp	0x29e	; 0x29e <__bad_interrupt>
      44:	0c 94 4f 01 	jmp	0x29e	; 0x29e <__bad_interrupt>
      48:	0c 94 4f 01 	jmp	0x29e	; 0x29e <__bad_interrupt>
      4c:	0c 94 4f 01 	jmp	0x29e	; 0x29e <__bad_interrupt>
      50:	0c 94 4f 01 	jmp	0x29e	; 0x29e <__bad_interrupt>
      54:	5b 03       	fmul	r21, r19
      56:	69 03       	fmul	r22, r17
      58:	77 03       	mulsu	r23, r23
      5a:	83 03       	fmuls	r16, r19
      5c:	8f 03       	fmulsu	r16, r23
      5e:	9f 03       	fmulsu	r17, r23
      60:	b4 03       	fmuls	r19, r20
      62:	b8 03       	fmulsu	r19, r16

00000064 <__trampolines_end>:
      64:	00 c0       	rjmp	.+0      	; 0x66 <__trampolines_end+0x2>
      66:	c1 01       	movw	r24, r2
      68:	c3 03       	fmuls	r20, r19
      6a:	02 c2       	rjmp	.+1028   	; 0x470 <__stack+0x11>
      6c:	c6 06       	cpc	r12, r22
      6e:	07 c7       	rjmp	.+3598   	; 0xe7e <main+0x304>
      70:	05 c5       	rjmp	.+2570   	; 0xa7c <sensor_foo+0x30>
      72:	c4 04       	cpc	r12, r4
      74:	cc 0c       	add	r12, r12
      76:	0d cd       	rjmp	.-1510   	; 0xfffffa92 <__eeprom_end+0xff7efa92>
      78:	0f cf       	rjmp	.-482    	; 0xfffffe98 <__eeprom_end+0xff7efe98>
      7a:	ce 0e       	add	r12, r30
      7c:	0a ca       	rjmp	.-3052   	; 0xfffff492 <__eeprom_end+0xff7ef492>
      7e:	cb 0b       	sbc	r28, r27
      80:	c9 09       	sbc	r28, r9
      82:	08 c8       	rjmp	.-4080   	; 0xfffff094 <__eeprom_end+0xff7ef094>
      84:	d8 18       	sub	r13, r8
      86:	19 d9       	rcall	.-3534   	; 0xfffff2ba <__eeprom_end+0xff7ef2ba>
      88:	1b db       	rcall	.-2506   	; 0xfffff6c0 <__eeprom_end+0xff7ef6c0>
      8a:	da 1a       	sub	r13, r26
      8c:	1e de       	rcall	.-964    	; 0xfffffcca <__eeprom_end+0xff7efcca>
      8e:	df 1f       	adc	r29, r31
      90:	dd 1d       	adc	r29, r13
      92:	1c dc       	rcall	.-1992   	; 0xfffff8cc <__eeprom_end+0xff7ef8cc>
      94:	14 d4       	rcall	.+2088   	; 0x8be <__vector_11+0x26c>
      96:	d5 15       	cp	r29, r5
      98:	d7 17       	cp	r29, r23
      9a:	16 d6       	rcall	.+3116   	; 0xcc8 <main+0x14e>
      9c:	d2 12       	cpse	r13, r18
      9e:	13 d3       	rcall	.+1574   	; 0x6c6 <__vector_11+0x74>
      a0:	11 d1       	rcall	.+546    	; 0x2c4 <Write_EEPROM+0x22>
      a2:	d0 10       	cpse	r13, r0
      a4:	f0 30       	cpi	r31, 0x00	; 0
      a6:	31 f1       	breq	.+76     	; 0xf4 <__trampolines_end+0x90>
      a8:	33 f3       	brvs	.-52     	; 0x76 <__trampolines_end+0x12>
      aa:	f2 32       	cpi	r31, 0x22	; 34
      ac:	36 f6       	brtc	.-116    	; 0x3a <__zero_reg__+0x39>
      ae:	f7 37       	cpi	r31, 0x77	; 119
      b0:	f5 35       	cpi	r31, 0x55	; 85
      b2:	34 f4       	brge	.+12     	; 0xc0 <__trampolines_end+0x5c>
      b4:	3c fc       	.word	0xfc3c	; ????
      b6:	fd 3d       	cpi	r31, 0xDD	; 221
      b8:	ff 3f       	cpi	r31, 0xFF	; 255
      ba:	3e fe       	.word	0xfe3e	; ????
      bc:	fa 3a       	cpi	r31, 0xAA	; 170
      be:	3b fb       	.word	0xfb3b	; ????
      c0:	39 f9       	.word	0xf939	; ????
      c2:	f8 38       	cpi	r31, 0x88	; 136
      c4:	28 e8       	ldi	r18, 0x88	; 136
      c6:	e9 29       	or	r30, r9
      c8:	eb 2b       	or	r30, r27
      ca:	2a ea       	ldi	r18, 0xAA	; 170
      cc:	ee 2e       	mov	r14, r30
      ce:	2f ef       	ldi	r18, 0xFF	; 255
      d0:	2d ed       	ldi	r18, 0xDD	; 221
      d2:	ec 2c       	mov	r14, r12
      d4:	e4 24       	eor	r14, r4
      d6:	25 e5       	ldi	r18, 0x55	; 85
      d8:	27 e7       	ldi	r18, 0x77	; 119
      da:	e6 26       	eor	r14, r22
      dc:	22 e2       	ldi	r18, 0x22	; 34
      de:	e3 23       	and	r30, r19
      e0:	e1 21       	and	r30, r1
      e2:	20 e0       	ldi	r18, 0x00	; 0
      e4:	a0 60       	ori	r26, 0x00	; 0
      e6:	61 a1       	ldd	r22, Z+33	; 0x21
      e8:	63 a3       	std	Z+35, r22	; 0x23
      ea:	a2 62       	ori	r26, 0x22	; 34
      ec:	66 a6       	std	Z+46, r6	; 0x2e
      ee:	a7 67       	ori	r26, 0x77	; 119
      f0:	a5 65       	ori	r26, 0x55	; 85
      f2:	64 a4       	ldd	r6, Z+44	; 0x2c
      f4:	6c ac       	ldd	r6, Y+60	; 0x3c
      f6:	ad 6d       	ori	r26, 0xDD	; 221
      f8:	af 6f       	ori	r26, 0xFF	; 255
      fa:	6e ae       	std	Y+62, r6	; 0x3e
      fc:	aa 6a       	ori	r26, 0xAA	; 170
      fe:	6b ab       	std	Y+51, r22	; 0x33
     100:	69 a9       	ldd	r22, Y+49	; 0x31
     102:	a8 68       	ori	r26, 0x88	; 136
     104:	78 b8       	out	0x08, r7	; 8
     106:	b9 79       	andi	r27, 0x99	; 153
     108:	bb 7b       	andi	r27, 0xBB	; 187
     10a:	7a ba       	out	0x1a, r7	; 26
     10c:	be 7e       	andi	r27, 0xEE	; 238
     10e:	7f bf       	out	0x3f, r23	; 63
     110:	7d bd       	out	0x2d, r23	; 45
     112:	bc 7c       	andi	r27, 0xCC	; 204
     114:	b4 74       	andi	r27, 0x44	; 68
     116:	75 b5       	in	r23, 0x25	; 37
     118:	77 b7       	in	r23, 0x37	; 55
     11a:	b6 76       	andi	r27, 0x66	; 102
     11c:	72 b2       	in	r7, 0x12	; 18
     11e:	b3 73       	andi	r27, 0x33	; 51
     120:	b1 71       	andi	r27, 0x11	; 17
     122:	70 b0       	in	r7, 0x00	; 0
     124:	50 90 91 51 	lds	r5, 0x5191
     128:	93 53       	subi	r25, 0x33	; 51
     12a:	52 92       	st	-Z, r5
     12c:	96 56       	subi	r25, 0x66	; 102
     12e:	57 97       	sbiw	r26, 0x17	; 23
     130:	55 95       	asr	r21
     132:	94 54       	subi	r25, 0x44	; 68
     134:	9c 5c       	subi	r25, 0xCC	; 204
     136:	5d 9d       	mul	r21, r13
     138:	5f 9f       	mul	r21, r31
     13a:	9e 5e       	subi	r25, 0xEE	; 238
     13c:	5a 9a       	sbi	0x0b, 2	; 11
     13e:	9b 5b       	subi	r25, 0xBB	; 187
     140:	99 59       	subi	r25, 0x99	; 153
     142:	58 98       	cbi	0x0b, 0	; 11
     144:	88 48       	sbci	r24, 0x88	; 136
     146:	49 89       	ldd	r20, Y+17	; 0x11
     148:	4b 8b       	std	Y+19, r20	; 0x13
     14a:	8a 4a       	sbci	r24, 0xAA	; 170
     14c:	4e 8e       	std	Y+30, r4	; 0x1e
     14e:	8f 4f       	sbci	r24, 0xFF	; 255
     150:	8d 4d       	sbci	r24, 0xDD	; 221
     152:	4c 8c       	ldd	r4, Y+28	; 0x1c
     154:	44 84       	ldd	r4, Z+12	; 0x0c
     156:	85 45       	sbci	r24, 0x55	; 85
     158:	87 47       	sbci	r24, 0x77	; 119
     15a:	46 86       	std	Z+14, r4	; 0x0e
     15c:	82 42       	sbci	r24, 0x22	; 34
     15e:	43 83       	std	Z+3, r20	; 0x03
     160:	41 81       	ldd	r20, Z+1	; 0x01
     162:	80 40       	sbci	r24, 0x00	; 0

00000164 <auchCRCHi>:
     164:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     174:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     184:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     194:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     1a4:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     1b4:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     1c4:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     1d4:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     1e4:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     1f4:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     204:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     214:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     224:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     234:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     244:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     254:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@

00000264 <__ctors_end>:
     264:	11 24       	eor	r1, r1
     266:	1f be       	out	0x3f, r1	; 63
     268:	cf e5       	ldi	r28, 0x5F	; 95
     26a:	d4 e0       	ldi	r29, 0x04	; 4
     26c:	de bf       	out	0x3e, r29	; 62
     26e:	cd bf       	out	0x3d, r28	; 61

00000270 <__do_copy_data>:
     270:	10 e0       	ldi	r17, 0x00	; 0
     272:	a0 e6       	ldi	r26, 0x60	; 96
     274:	b0 e0       	ldi	r27, 0x00	; 0
     276:	e2 ea       	ldi	r30, 0xA2	; 162
     278:	f1 e1       	ldi	r31, 0x11	; 17
     27a:	02 c0       	rjmp	.+4      	; 0x280 <__do_copy_data+0x10>
     27c:	05 90       	lpm	r0, Z+
     27e:	0d 92       	st	X+, r0
     280:	aa 36       	cpi	r26, 0x6A	; 106
     282:	b1 07       	cpc	r27, r17
     284:	d9 f7       	brne	.-10     	; 0x27c <__do_copy_data+0xc>

00000286 <__do_clear_bss>:
     286:	20 e0       	ldi	r18, 0x00	; 0
     288:	aa e6       	ldi	r26, 0x6A	; 106
     28a:	b0 e0       	ldi	r27, 0x00	; 0
     28c:	01 c0       	rjmp	.+2      	; 0x290 <.do_clear_bss_start>

0000028e <.do_clear_bss_loop>:
     28e:	1d 92       	st	X+, r1

00000290 <.do_clear_bss_start>:
     290:	a9 3d       	cpi	r26, 0xD9	; 217
     292:	b2 07       	cpc	r27, r18
     294:	e1 f7       	brne	.-8      	; 0x28e <.do_clear_bss_loop>
     296:	0e 94 bd 05 	call	0xb7a	; 0xb7a <main>
     29a:	0c 94 cf 08 	jmp	0x119e	; 0x119e <_exit>

0000029e <__bad_interrupt>:
     29e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000002a2 <Write_EEPROM>:

char interr =0 ;

void Write_EEPROM (unsigned int uiAddress, unsigned char ucData)
{
  asm ("CLI");
     2a2:	f8 94       	cli
  while(EECR & (1<<EEWE));
     2a4:	e1 99       	sbic	0x1c, 1	; 28
     2a6:	fe cf       	rjmp	.-4      	; 0x2a4 <Write_EEPROM+0x2>
  EEAR = uiAddress;     
     2a8:	9f bb       	out	0x1f, r25	; 31
     2aa:	8e bb       	out	0x1e, r24	; 30
  EEDR = ucData;        
     2ac:	6d bb       	out	0x1d, r22	; 29
  EECR|=(1<<EEMWE);//SetBit(EECR,2);    
     2ae:	e2 9a       	sbi	0x1c, 2	; 28
  EECR|=(1<<EEWE);//SetBit(EECR,1);    
     2b0:	e1 9a       	sbi	0x1c, 1	; 28
     2b2:	20 ee       	ldi	r18, 0xE0	; 224
     2b4:	3e e2       	ldi	r19, 0x2E	; 46
     2b6:	21 50       	subi	r18, 0x01	; 1
     2b8:	31 09       	sbc	r19, r1
  for (unsigned int T_D_int=0;T_D_int<12000;T_D_int++);//  Wait(5000);
     2ba:	21 15       	cp	r18, r1
     2bc:	31 05       	cpc	r19, r1
     2be:	d9 f7       	brne	.-10     	; 0x2b6 <Write_EEPROM+0x14>
  while(EECR & (1<<EEWE)); 
     2c0:	e1 99       	sbic	0x1c, 1	; 28
     2c2:	fe cf       	rjmp	.-4      	; 0x2c0 <Write_EEPROM+0x1e>
  EEDR=0;             
     2c4:	1d ba       	out	0x1d, r1	; 29
  EEAR = uiAddress;     
     2c6:	9f bb       	out	0x1f, r25	; 31
     2c8:	8e bb       	out	0x1e, r24	; 30
  EECR |= (1<<EERE);      
     2ca:	e0 9a       	sbi	0x1c, 0	; 28
  //  if(EEDR==ucData) break; //
  // }//
  EEAR=0x00; 
     2cc:	1f ba       	out	0x1f, r1	; 31
     2ce:	1e ba       	out	0x1e, r1	; 30
  asm ("SEI");
     2d0:	78 94       	sei
     2d2:	08 95       	ret

000002d4 <Read_EEPROM>:
}


unsigned char Read_EEPROM (unsigned int uiAddress)
{
  while(EECR & (1<<EEWE)); 
     2d4:	e1 99       	sbic	0x1c, 1	; 28
     2d6:	fe cf       	rjmp	.-4      	; 0x2d4 <Read_EEPROM>
  EEAR = uiAddress;       
     2d8:	9f bb       	out	0x1f, r25	; 31
     2da:	8e bb       	out	0x1e, r24	; 30
  EECR |= (1<<EERE);        
     2dc:	e0 9a       	sbi	0x1c, 0	; 28
  EEAR=0x00;              
     2de:	1f ba       	out	0x1f, r1	; 31
     2e0:	1e ba       	out	0x1e, r1	; 30
  return EEDR;            
     2e2:	8d b3       	in	r24, 0x1d	; 29
}
     2e4:	08 95       	ret

000002e6 <Dig_init>:
unsigned char Num[4]; 


void Dig_init()
{
  Dig[0] = 0xC0;    // 0
     2e6:	80 ec       	ldi	r24, 0xC0	; 192
     2e8:	80 93 b2 00 	sts	0x00B2, r24
  Dig[1] = 0xF9;    // 1    
     2ec:	89 ef       	ldi	r24, 0xF9	; 249
     2ee:	80 93 b3 00 	sts	0x00B3, r24
  Dig[2] = 0xA4;    // 2 
     2f2:	84 ea       	ldi	r24, 0xA4	; 164
     2f4:	80 93 b4 00 	sts	0x00B4, r24
  Dig[3] = 0xB0;    // 3
     2f8:	80 eb       	ldi	r24, 0xB0	; 176
     2fa:	80 93 b5 00 	sts	0x00B5, r24
  Dig[4] = 0x99;    // 4
     2fe:	89 e9       	ldi	r24, 0x99	; 153
     300:	80 93 b6 00 	sts	0x00B6, r24
  Dig[5] = 0x92;    // 5
     304:	82 e9       	ldi	r24, 0x92	; 146
     306:	80 93 b7 00 	sts	0x00B7, r24
  Dig[6] = 0x82;    // 6
     30a:	82 e8       	ldi	r24, 0x82	; 130
     30c:	80 93 b8 00 	sts	0x00B8, r24
  Dig[7] = 0xF8;    // 7
     310:	88 ef       	ldi	r24, 0xF8	; 248
     312:	80 93 b9 00 	sts	0x00B9, r24
  Dig[8] = 0x80;    // 8
     316:	80 e8       	ldi	r24, 0x80	; 128
     318:	80 93 ba 00 	sts	0x00BA, r24
  Dig[9] = 0x90;    // 9 
     31c:	80 e9       	ldi	r24, 0x90	; 144
     31e:	80 93 bb 00 	sts	0x00BB, r24
  Dig[10] = 0x40;   // 0.  
     322:	80 e4       	ldi	r24, 0x40	; 64
     324:	80 93 bc 00 	sts	0x00BC, r24
  Dig[11] = 0x79;   // 1.  
     328:	89 e7       	ldi	r24, 0x79	; 121
     32a:	80 93 bd 00 	sts	0x00BD, r24
  Dig[12] = 0x24;   // 2.   
     32e:	84 e2       	ldi	r24, 0x24	; 36
     330:	80 93 be 00 	sts	0x00BE, r24
  Dig[13] = 0x30;   // 3.    
     334:	80 e3       	ldi	r24, 0x30	; 48
     336:	80 93 bf 00 	sts	0x00BF, r24
  Dig[14] = 0x19;   // 4.  
     33a:	89 e1       	ldi	r24, 0x19	; 25
     33c:	80 93 c0 00 	sts	0x00C0, r24
  Dig[15] = 0x12;   // 5.  
     340:	82 e1       	ldi	r24, 0x12	; 18
     342:	80 93 c1 00 	sts	0x00C1, r24
  Dig[16] = 0x02;   // 6.  
     346:	82 e0       	ldi	r24, 0x02	; 2
     348:	80 93 c2 00 	sts	0x00C2, r24
  Dig[17] = 0x78;   // 7.  
     34c:	88 e7       	ldi	r24, 0x78	; 120
     34e:	80 93 c3 00 	sts	0x00C3, r24
  Dig[18] = 0x00;   // 8.   
     352:	10 92 c4 00 	sts	0x00C4, r1
  Dig[19] = 0x10;   // 9.
     356:	80 e1       	ldi	r24, 0x10	; 16
     358:	80 93 c5 00 	sts	0x00C5, r24
  Dig[20] = 0xBF;   // - 
     35c:	8f eb       	ldi	r24, 0xBF	; 191
     35e:	80 93 c6 00 	sts	0x00C6, r24
  Dig[21] = 0xFF;   //  
     362:	8f ef       	ldi	r24, 0xFF	; 255
     364:	80 93 c7 00 	sts	0x00C7, r24
  Dig[22] = 0x87;   //  t  
     368:	87 e8       	ldi	r24, 0x87	; 135
     36a:	80 93 c8 00 	sts	0x00C8, r24
  Dig[23] = 0x86;   //  E  
     36e:	86 e8       	ldi	r24, 0x86	; 134
     370:	80 93 c9 00 	sts	0x00C9, r24
  Dig[24] = 0xCE;   //  Г   
     374:	8e ec       	ldi	r24, 0xCE	; 206
     376:	80 93 ca 00 	sts	0x00CA, r24
  Dig[25] = 0xAF;   //  r  
     37a:	8f ea       	ldi	r24, 0xAF	; 175
     37c:	80 93 cb 00 	sts	0x00CB, r24
  Dig[26] = 0x9C;   //  o 
     380:	8c e9       	ldi	r24, 0x9C	; 156
     382:	80 93 cc 00 	sts	0x00CC, r24
  Dig[27] = 0x91;   //  У 
     386:	81 e9       	ldi	r24, 0x91	; 145
     388:	80 93 cd 00 	sts	0x00CD, r24
  Dig[28] = 0xAB;   //  n   
     38c:	8b ea       	ldi	r24, 0xAB	; 171
     38e:	80 93 ce 00 	sts	0x00CE, r24
  Dig[29] = 0x8E;   //  F 
     392:	8e e8       	ldi	r24, 0x8E	; 142
     394:	80 93 cf 00 	sts	0x00CF, r24
  
  
  
  Num[1] = 0x77;    // ..8     
     398:	87 e7       	ldi	r24, 0x77	; 119
     39a:	80 93 82 00 	sts	0x0082, r24
  Num[2] = 0x7B;    // .8.  
     39e:	8b e7       	ldi	r24, 0x7B	; 123
     3a0:	80 93 83 00 	sts	0x0083, r24
  Num[3] = 0x7D;    // 8..    
     3a4:	8d e7       	ldi	r24, 0x7D	; 125
     3a6:	80 93 84 00 	sts	0x0084, r24
     3aa:	08 95       	ret

000003ac <Display>:

// Функция выделяет цифры из трехзначного числа Number

void Display (short unsigned int Number)
{
  Disp1 = Dig[21];
     3ac:	80 91 c7 00 	lds	r24, 0x00C7
     3b0:	80 93 ae 00 	sts	0x00AE, r24
  Disp2 = Dig[21];
     3b4:	80 93 8e 00 	sts	0x008E, r24
  Disp3 = Dig[21];
     3b8:	80 93 d6 00 	sts	0x00D6, r24
     3bc:	08 95       	ret

000003be <timer0_init>:
// WGM: Normal
// desired value: 100uSec
// actual value: 99,826uSec (0,2%)
void timer0_init(void)
{
  TCCR0 = 0x00; //stop
     3be:	13 be       	out	0x33, r1	; 51
  TCNT0 = 0xA4; //set count
     3c0:	84 ea       	ldi	r24, 0xA4	; 164
     3c2:	82 bf       	out	0x32, r24	; 50
  OCR0  = 0x5C;  //set compare
     3c4:	8c e5       	ldi	r24, 0x5C	; 92
     3c6:	8c bf       	out	0x3c, r24	; 60
  TCCR0 = 0x02; //start timer
     3c8:	82 e0       	ldi	r24, 0x02	; 2
     3ca:	83 bf       	out	0x33, r24	; 51
     3cc:	08 95       	ret

000003ce <port_init>:


//-----------------------------------------------------------------------------
void port_init(void)
{
  PORTA = 0xF1;
     3ce:	81 ef       	ldi	r24, 0xF1	; 241
     3d0:	8b bb       	out	0x1b, r24	; 27
  DDRA  = 0x0E;
     3d2:	8e e0       	ldi	r24, 0x0E	; 14
     3d4:	8a bb       	out	0x1a, r24	; 26
  PORTB = 0xFF;
     3d6:	8f ef       	ldi	r24, 0xFF	; 255
     3d8:	88 bb       	out	0x18, r24	; 24
  DDRB  = 0x00;
     3da:	17 ba       	out	0x17, r1	; 23
  PORTC = 0x00; //m103 output only
     3dc:	15 ba       	out	0x15, r1	; 21
  DDRC  = 0xFF;
     3de:	84 bb       	out	0x14, r24	; 20
  PORTD = 0xFC;
     3e0:	8c ef       	ldi	r24, 0xFC	; 252
     3e2:	82 bb       	out	0x12, r24	; 18
  DDRD  = 0xFC;
     3e4:	81 bb       	out	0x11, r24	; 17
  PORTD&=~(1<<PIND2); 
     3e6:	92 98       	cbi	0x12, 2	; 18
  PORTD&=~(1<<PIND3); 
     3e8:	93 98       	cbi	0x12, 3	; 18
  PORTD&=~(1<<PIND4);
     3ea:	94 98       	cbi	0x12, 4	; 18
  PORTD&=~(1<<PIND5);
     3ec:	95 98       	cbi	0x12, 5	; 18
     3ee:	08 95       	ret

000003f0 <uart0_init>:
// USART Receiver: On
// USART Transmitter: On
// USART Mode: Asynchronous
void uart0_init(void)
{
	UCSRA = 0x00;
     3f0:	1b b8       	out	0x0b, r1	; 11
	//UBRRL = 0x0B; // 38400
	//UBRRL = 0x03; // 115200
	
	
	//----------parity--------
	UCSRC = (1<<URSEL) | 0x06;  // Disabled (Отключено)
     3f2:	86 e8       	ldi	r24, 0x86	; 134
     3f4:	80 bd       	out	0x20, r24	; 32
	//UCSRC = (1<<URSEL) | 0x26;    // Even  (Четность)
	//UCSRC = (1<<URSEL) | 0x36;  // Odd  (Нечетность)
	
	
	UBRRH = 0x00;
     3f6:	10 bc       	out	0x20, r1	; 32
	//UCSRB = 0x18;
	UCSRB = (1<<RXCIE) | (0<<TXCIE) | (1<<UDRIE) | (1<<RXEN) | (1<<TXEN);
     3f8:	88 eb       	ldi	r24, 0xB8	; 184
     3fa:	8a b9       	out	0x0a, r24	; 10
     3fc:	08 95       	ret

000003fe <WDT_on>:



void WDT_on(void) // Запустить WDT
{
asm ("wdr"); // Сбросить WDT
     3fe:	a8 95       	wdr
WDTCR=0x1F;
     400:	8f e1       	ldi	r24, 0x1F	; 31
     402:	81 bd       	out	0x21, r24	; 33
WDTCR=0x0F;  // Запустить WDT
     404:	8f e0       	ldi	r24, 0x0F	; 15
     406:	81 bd       	out	0x21, r24	; 33
     408:	08 95       	ret

0000040a <init_devices>:
//call this routine to initialize all peripherals
void init_devices(void)
{
  //stop errant interrupts until set up
  //asm ("CLI"); //disable all interrupts
  WDT_on();
     40a:	0e 94 ff 01 	call	0x3fe	; 0x3fe <WDT_on>
  port_init();
     40e:	0e 94 e7 01 	call	0x3ce	; 0x3ce <port_init>
  

  
  Dig_init();
     412:	0e 94 73 01 	call	0x2e6	; 0x2e6 <Dig_init>
  Display(0);
     416:	80 e0       	ldi	r24, 0x00	; 0
     418:	90 e0       	ldi	r25, 0x00	; 0
     41a:	0e 94 d6 01 	call	0x3ac	; 0x3ac <Display>
  timer0_init();
     41e:	0e 94 df 01 	call	0x3be	; 0x3be <timer0_init>
  uart0_init();
     422:	0e 94 f8 01 	call	0x3f0	; 0x3f0 <uart0_init>
  OWI_Init(BUS1);
     426:	80 e4       	ldi	r24, 0x40	; 64
     428:	0e 94 fa 07 	call	0xff4	; 0xff4 <OWI_Init>
  OWI_Init(BUS2);
     42c:	80 e8       	ldi	r24, 0x80	; 128
     42e:	0e 94 fa 07 	call	0xff4	; 0xff4 <OWI_Init>
 // OWI_Init(BUS3);  
  MCUCR = 0x00;
     432:	15 be       	out	0x35, r1	; 53
  GICR  = 0x00;
     434:	1b be       	out	0x3b, r1	; 59
  TIMSK = 1;//0x41; //timer interrupt sources
     436:	81 e0       	ldi	r24, 0x01	; 1
     438:	89 bf       	out	0x39, r24	; 57
  asm ("SEI"); //re-enable interrupts
     43a:	78 94       	sei
     43c:	08 95       	ret

0000043e <__vector_12>:

//-----------------TX Interrupt-------------


ISR(USART_UDRE_vect)
{
     43e:	1f 92       	push	r1
     440:	0f 92       	push	r0
     442:	0f b6       	in	r0, 0x3f	; 63
     444:	0f 92       	push	r0
     446:	11 24       	eor	r1, r1
     448:	8f 93       	push	r24
     44a:	9f 93       	push	r25
     44c:	ef 93       	push	r30
     44e:	ff 93       	push	r31
	if(ANSWER_LEN>0)
     450:	80 91 76 00 	lds	r24, 0x0076
     454:	88 23       	and	r24, r24
     456:	d1 f0       	breq	.+52     	; 0x48c <__stack+0x2d>
	{
		if(ANSWER_POINTER<ANSWER_LEN)
     458:	90 91 75 00 	lds	r25, 0x0075
     45c:	98 17       	cp	r25, r24
     45e:	70 f4       	brcc	.+28     	; 0x47c <__stack+0x1d>
		{
			UCSRA |= (1 << TXC);
     460:	5e 9a       	sbi	0x0b, 6	; 11
			UDR = ANSWER_BUF[ANSWER_POINTER];
     462:	e0 91 75 00 	lds	r30, 0x0075
     466:	f0 e0       	ldi	r31, 0x00	; 0
     468:	e3 56       	subi	r30, 0x63	; 99
     46a:	ff 4f       	sbci	r31, 0xFF	; 255
     46c:	80 81       	ld	r24, Z
     46e:	8c b9       	out	0x0c, r24	; 12
			ANSWER_POINTER++;
     470:	80 91 75 00 	lds	r24, 0x0075
     474:	8f 5f       	subi	r24, 0xFF	; 255
     476:	80 93 75 00 	sts	0x0075, r24
     47a:	08 c0       	rjmp	.+16     	; 0x48c <__stack+0x2d>
		}
		else
		{
			while (!(UCSRA & (1 << TXC)));
     47c:	5e 9b       	sbis	0x0b, 6	; 11
     47e:	fe cf       	rjmp	.-4      	; 0x47c <__stack+0x1d>
			sensor_na = 0;
     480:	10 92 74 00 	sts	0x0074, r1
			PORTD|=(1<<PIND7); //LED TX OFF
     484:	97 9a       	sbi	0x12, 7	; 18
			PORTA&=~(1<<7);
     486:	df 98       	cbi	0x1b, 7	; 27
			UCSRB |= (1<<RXEN);
     488:	54 9a       	sbi	0x0a, 4	; 10
			UCSRB &=~ (1<<TXEN);
     48a:	53 98       	cbi	0x0a, 3	; 10
		}
	}
}
     48c:	ff 91       	pop	r31
     48e:	ef 91       	pop	r30
     490:	9f 91       	pop	r25
     492:	8f 91       	pop	r24
     494:	0f 90       	pop	r0
     496:	0f be       	out	0x3f, r0	; 63
     498:	0f 90       	pop	r0
     49a:	1f 90       	pop	r1
     49c:	18 95       	reti

0000049e <__vector_9>:
//----------------------------------



ISR(TIMER0_OVF_vect)
{
     49e:	1f 92       	push	r1
     4a0:	0f 92       	push	r0
     4a2:	0f b6       	in	r0, 0x3f	; 63
     4a4:	0f 92       	push	r0
     4a6:	11 24       	eor	r1, r1
     4a8:	2f 93       	push	r18
     4aa:	8f 93       	push	r24
     4ac:	9f 93       	push	r25
     4ae:	af 93       	push	r26
     4b0:	bf 93       	push	r27
  //TIMER0 has overflowed
  TCNT0 = 0xA4; //reload counter
     4b2:	84 ea       	ldi	r24, 0xA4	; 164
     4b4:	82 bf       	out	0x32, r24	; 50
  TCCR0 = 0x02; //start timer
     4b6:	82 e0       	ldi	r24, 0x02	; 2
     4b8:	83 bf       	out	0x33, r24	; 51
  if (timer0!=70000 && timer0!=140000) timer0++;
     4ba:	80 91 7c 00 	lds	r24, 0x007C
     4be:	90 91 7d 00 	lds	r25, 0x007D
     4c2:	a0 91 7e 00 	lds	r26, 0x007E
     4c6:	b0 91 7f 00 	lds	r27, 0x007F
     4ca:	80 37       	cpi	r24, 0x70	; 112
     4cc:	21 e1       	ldi	r18, 0x11	; 17
     4ce:	92 07       	cpc	r25, r18
     4d0:	21 e0       	ldi	r18, 0x01	; 1
     4d2:	a2 07       	cpc	r26, r18
     4d4:	b1 05       	cpc	r27, r1
     4d6:	91 f0       	breq	.+36     	; 0x4fc <__vector_9+0x5e>
     4d8:	80 3e       	cpi	r24, 0xE0	; 224
     4da:	22 e2       	ldi	r18, 0x22	; 34
     4dc:	92 07       	cpc	r25, r18
     4de:	22 e0       	ldi	r18, 0x02	; 2
     4e0:	a2 07       	cpc	r26, r18
     4e2:	b1 05       	cpc	r27, r1
     4e4:	59 f0       	breq	.+22     	; 0x4fc <__vector_9+0x5e>
     4e6:	01 96       	adiw	r24, 0x01	; 1
     4e8:	a1 1d       	adc	r26, r1
     4ea:	b1 1d       	adc	r27, r1
     4ec:	80 93 7c 00 	sts	0x007C, r24
     4f0:	90 93 7d 00 	sts	0x007D, r25
     4f4:	a0 93 7e 00 	sts	0x007E, r26
     4f8:	b0 93 7f 00 	sts	0x007F, r27
  if (speed_timer_started) speed_timer++;
     4fc:	80 91 77 00 	lds	r24, 0x0077
     500:	88 23       	and	r24, r24
     502:	99 f0       	breq	.+38     	; 0x52a <__vector_9+0x8c>
     504:	80 91 78 00 	lds	r24, 0x0078
     508:	90 91 79 00 	lds	r25, 0x0079
     50c:	a0 91 7a 00 	lds	r26, 0x007A
     510:	b0 91 7b 00 	lds	r27, 0x007B
     514:	01 96       	adiw	r24, 0x01	; 1
     516:	a1 1d       	adc	r26, r1
     518:	b1 1d       	adc	r27, r1
     51a:	80 93 78 00 	sts	0x0078, r24
     51e:	90 93 79 00 	sts	0x0079, r25
     522:	a0 93 7a 00 	sts	0x007A, r26
     526:	b0 93 7b 00 	sts	0x007B, r27
  
  if ((PINA&1)==0)
     52a:	c8 99       	sbic	0x19, 0	; 25
     52c:	06 c0       	rjmp	.+12     	; 0x53a <__vector_9+0x9c>
  {
	  DispValCatch++;
     52e:	80 91 6e 00 	lds	r24, 0x006E
     532:	8f 5f       	subi	r24, 0xFF	; 255
     534:	80 93 6e 00 	sts	0x006E, r24
     538:	42 c0       	rjmp	.+132    	; 0x5be <__vector_9+0x120>
	  //PORTD&=~(1<<PIND6);
  }
  else
  {
	  //PORTD|=(1<<PIND6);
	  if (DispValCatch>3)
     53a:	80 91 6e 00 	lds	r24, 0x006E
     53e:	84 30       	cpi	r24, 0x04	; 4
     540:	b0 f0       	brcs	.+44     	; 0x56e <__vector_9+0xd0>
	  {
		  DispVal++;
     542:	80 91 6f 00 	lds	r24, 0x006F
     546:	8f 5f       	subi	r24, 0xFF	; 255
		  if (DispVal>3) DispVal=0;
     548:	84 30       	cpi	r24, 0x04	; 4
     54a:	18 f4       	brcc	.+6      	; 0x552 <__vector_9+0xb4>
  else
  {
	  //PORTD|=(1<<PIND6);
	  if (DispValCatch>3)
	  {
		  DispVal++;
     54c:	80 93 6f 00 	sts	0x006F, r24
     550:	02 c0       	rjmp	.+4      	; 0x556 <__vector_9+0xb8>
		  if (DispVal>3) DispVal=0;
     552:	10 92 6f 00 	sts	0x006F, r1
		  DispValCount=1;
     556:	81 e0       	ldi	r24, 0x01	; 1
     558:	90 e0       	ldi	r25, 0x00	; 0
     55a:	a0 e0       	ldi	r26, 0x00	; 0
     55c:	b0 e0       	ldi	r27, 0x00	; 0
     55e:	80 93 6a 00 	sts	0x006A, r24
     562:	90 93 6b 00 	sts	0x006B, r25
     566:	a0 93 6c 00 	sts	0x006C, r26
     56a:	b0 93 6d 00 	sts	0x006D, r27
	  }
	  DispValCatch=0;
     56e:	10 92 6e 00 	sts	0x006E, r1
	  if (DispValCount>0) DispValCount++;
     572:	80 91 6a 00 	lds	r24, 0x006A
     576:	90 91 6b 00 	lds	r25, 0x006B
     57a:	a0 91 6c 00 	lds	r26, 0x006C
     57e:	b0 91 6d 00 	lds	r27, 0x006D
     582:	00 97       	sbiw	r24, 0x00	; 0
     584:	a1 05       	cpc	r26, r1
     586:	b1 05       	cpc	r27, r1
     588:	d1 f0       	breq	.+52     	; 0x5be <__vector_9+0x120>
     58a:	01 96       	adiw	r24, 0x01	; 1
     58c:	a1 1d       	adc	r26, r1
     58e:	b1 1d       	adc	r27, r1
     590:	80 93 6a 00 	sts	0x006A, r24
     594:	90 93 6b 00 	sts	0x006B, r25
     598:	a0 93 6c 00 	sts	0x006C, r26
     59c:	b0 93 6d 00 	sts	0x006D, r27
	  if (DispValCount>100000) {DispValCount=0; DispVal=0;}
     5a0:	81 3a       	cpi	r24, 0xA1	; 161
     5a2:	96 48       	sbci	r25, 0x86	; 134
     5a4:	a1 40       	sbci	r26, 0x01	; 1
     5a6:	b1 05       	cpc	r27, r1
     5a8:	50 f0       	brcs	.+20     	; 0x5be <__vector_9+0x120>
     5aa:	10 92 6a 00 	sts	0x006A, r1
     5ae:	10 92 6b 00 	sts	0x006B, r1
     5b2:	10 92 6c 00 	sts	0x006C, r1
     5b6:	10 92 6d 00 	sts	0x006D, r1
     5ba:	10 92 6f 00 	sts	0x006F, r1
  }
  
  PORTA|=(0x0E);  //Очистка PA1, PA2, PA3 
     5be:	8b b3       	in	r24, 0x1b	; 27
     5c0:	8e 60       	ori	r24, 0x0E	; 14
     5c2:	8b bb       	out	0x1b, r24	; 27
  switch (cDisp)
     5c4:	80 91 70 00 	lds	r24, 0x0070
     5c8:	81 30       	cpi	r24, 0x01	; 1
     5ca:	61 f0       	breq	.+24     	; 0x5e4 <__vector_9+0x146>
     5cc:	18 f0       	brcs	.+6      	; 0x5d4 <__vector_9+0x136>
     5ce:	82 30       	cpi	r24, 0x02	; 2
     5d0:	89 f0       	breq	.+34     	; 0x5f4 <__vector_9+0x156>
     5d2:	16 c0       	rjmp	.+44     	; 0x600 <__vector_9+0x162>
  {
	  case 0:
	  PORTA&=~(1<<PINA1);
     5d4:	d9 98       	cbi	0x1b, 1	; 27
	  PORTC = Disp1;
     5d6:	80 91 ae 00 	lds	r24, 0x00AE
     5da:	85 bb       	out	0x15, r24	; 21
	  cDisp = 1;
     5dc:	81 e0       	ldi	r24, 0x01	; 1
     5de:	80 93 70 00 	sts	0x0070, r24
	  break;
     5e2:	0e c0       	rjmp	.+28     	; 0x600 <__vector_9+0x162>
	  case 1:
	  PORTA&=~(1<<PINA2);
     5e4:	da 98       	cbi	0x1b, 2	; 27
	  PORTC = Disp2;
     5e6:	80 91 8e 00 	lds	r24, 0x008E
     5ea:	85 bb       	out	0x15, r24	; 21
	  cDisp = 2;
     5ec:	82 e0       	ldi	r24, 0x02	; 2
     5ee:	80 93 70 00 	sts	0x0070, r24
	  break;
     5f2:	06 c0       	rjmp	.+12     	; 0x600 <__vector_9+0x162>
	  case 2:
	  PORTA&=~(1<<PINA3);
     5f4:	db 98       	cbi	0x1b, 3	; 27
	  PORTC = Disp3;
     5f6:	80 91 d6 00 	lds	r24, 0x00D6
     5fa:	85 bb       	out	0x15, r24	; 21
	  cDisp = 0;
     5fc:	10 92 70 00 	sts	0x0070, r1
  }
  //-------------------------
}
     600:	bf 91       	pop	r27
     602:	af 91       	pop	r26
     604:	9f 91       	pop	r25
     606:	8f 91       	pop	r24
     608:	2f 91       	pop	r18
     60a:	0f 90       	pop	r0
     60c:	0f be       	out	0x3f, r0	; 63
     60e:	0f 90       	pop	r0
     610:	1f 90       	pop	r1
     612:	18 95       	reti

00000614 <CRC16>:
  unsigned char uchCRCHi = 0xFF ;	// high CRC byte initialized
  unsigned char uchCRCLo = 0xFF ;	// low CRC byte initialized
  unsigned char uIndex ;	        // will index into CRC lookup
  // table
  
  while (usDataLen--)		// pass through message buffer
     614:	61 15       	cp	r22, r1
     616:	71 05       	cpc	r23, r1
     618:	b9 f0       	breq	.+46     	; 0x648 <CRC16+0x34>
     61a:	dc 01       	movw	r26, r24
     61c:	68 0f       	add	r22, r24
     61e:	79 1f       	adc	r23, r25
}; 

unsigned short CRC16(unsigned char *puchMsg, unsigned short usDataLen)
{
  unsigned char uchCRCHi = 0xFF ;	// high CRC byte initialized
  unsigned char uchCRCLo = 0xFF ;	// low CRC byte initialized
     620:	8f ef       	ldi	r24, 0xFF	; 255
  0x43, 0x83, 0x41, 0x81, 0x80, 0x40
}; 

unsigned short CRC16(unsigned char *puchMsg, unsigned short usDataLen)
{
  unsigned char uchCRCHi = 0xFF ;	// high CRC byte initialized
     622:	4f ef       	ldi	r20, 0xFF	; 255
  unsigned char uIndex ;	        // will index into CRC lookup
  // table
  
  while (usDataLen--)		// pass through message buffer
  {
    uIndex = uchCRCHi ^ *puchMsg++ ;	// calculate the CRC
     624:	2d 91       	ld	r18, X+
     626:	42 27       	eor	r20, r18
    uchCRCHi = uchCRCLo ^ auchCRCHi[uIndex] ;
     628:	24 2f       	mov	r18, r20
     62a:	30 e0       	ldi	r19, 0x00	; 0
     62c:	a9 01       	movw	r20, r18
     62e:	4c 59       	subi	r20, 0x9C	; 156
     630:	5e 4f       	sbci	r21, 0xFE	; 254
     632:	fa 01       	movw	r30, r20
     634:	44 91       	lpm	r20, Z
     636:	48 27       	eor	r20, r24
    uchCRCLo = auchCRCLo[uIndex] ;
     638:	2c 59       	subi	r18, 0x9C	; 156
     63a:	3f 4f       	sbci	r19, 0xFF	; 255
     63c:	f9 01       	movw	r30, r18
     63e:	84 91       	lpm	r24, Z
  unsigned char uchCRCHi = 0xFF ;	// high CRC byte initialized
  unsigned char uchCRCLo = 0xFF ;	// low CRC byte initialized
  unsigned char uIndex ;	        // will index into CRC lookup
  // table
  
  while (usDataLen--)		// pass through message buffer
     640:	a6 17       	cp	r26, r22
     642:	b7 07       	cpc	r27, r23
     644:	79 f7       	brne	.-34     	; 0x624 <CRC16+0x10>
     646:	02 c0       	rjmp	.+4      	; 0x64c <CRC16+0x38>
}; 

unsigned short CRC16(unsigned char *puchMsg, unsigned short usDataLen)
{
  unsigned char uchCRCHi = 0xFF ;	// high CRC byte initialized
  unsigned char uchCRCLo = 0xFF ;	// low CRC byte initialized
     648:	8f ef       	ldi	r24, 0xFF	; 255
  0x43, 0x83, 0x41, 0x81, 0x80, 0x40
}; 

unsigned short CRC16(unsigned char *puchMsg, unsigned short usDataLen)
{
  unsigned char uchCRCHi = 0xFF ;	// high CRC byte initialized
     64a:	4f ef       	ldi	r20, 0xFF	; 255
    uIndex = uchCRCHi ^ *puchMsg++ ;	// calculate the CRC
    uchCRCHi = uchCRCLo ^ auchCRCHi[uIndex] ;
    uchCRCLo = auchCRCLo[uIndex] ;
  }
  
  return (uchCRCHi << 8 | uchCRCLo) ;
     64c:	90 e0       	ldi	r25, 0x00	; 0
}
     64e:	94 2b       	or	r25, r20
     650:	08 95       	ret

00000652 <__vector_11>:
}

//-----------------RX Interrupt-------------

ISR(USARTRXC_vect)
{
     652:	1f 92       	push	r1
     654:	0f 92       	push	r0
     656:	0f b6       	in	r0, 0x3f	; 63
     658:	0f 92       	push	r0
     65a:	11 24       	eor	r1, r1
     65c:	cf 92       	push	r12
     65e:	df 92       	push	r13
     660:	ff 92       	push	r15
     662:	0f 93       	push	r16
     664:	1f 93       	push	r17
     666:	2f 93       	push	r18
     668:	3f 93       	push	r19
     66a:	4f 93       	push	r20
     66c:	5f 93       	push	r21
     66e:	6f 93       	push	r22
     670:	7f 93       	push	r23
     672:	8f 93       	push	r24
     674:	9f 93       	push	r25
     676:	af 93       	push	r26
     678:	bf 93       	push	r27
     67a:	ef 93       	push	r30
     67c:	ff 93       	push	r31
     67e:	cf 93       	push	r28
     680:	df 93       	push	r29
     682:	cd b7       	in	r28, 0x3d	; 61
     684:	de b7       	in	r29, 0x3e	; 62
     686:	2c 97       	sbiw	r28, 0x0c	; 12
     688:	de bf       	out	0x3e, r29	; 62
     68a:	cd bf       	out	0x3d, r28	; 61
  unsigned short crc;
  unsigned short registr;
  unsigned short data;
  unsigned char DATA_BUF[12];
  //TIMSK = 0;
  PORTD&=~(1<<PIND6); //LED RX ON         
     68c:	96 98       	cbi	0x12, 6	; 18
  if (RX<8) UDRbuf[RX] = UDR;
     68e:	80 91 73 00 	lds	r24, 0x0073
     692:	88 30       	cpi	r24, 0x08	; 8
     694:	30 f4       	brcc	.+12     	; 0x6a2 <__vector_11+0x50>
     696:	9c b1       	in	r25, 0x0c	; 12
     698:	e8 2f       	mov	r30, r24
     69a:	f0 e0       	ldi	r31, 0x00	; 0
     69c:	eb 56       	subi	r30, 0x6B	; 107
     69e:	ff 4f       	sbci	r31, 0xFF	; 255
     6a0:	90 83       	st	Z, r25
  
  
   switch(RX)
     6a2:	90 e0       	ldi	r25, 0x00	; 0
     6a4:	88 30       	cpi	r24, 0x08	; 8
     6a6:	91 05       	cpc	r25, r1
     6a8:	08 f0       	brcs	.+2      	; 0x6ac <__vector_11+0x5a>
     6aa:	30 c1       	rjmp	.+608    	; 0x90c <__vector_11+0x2ba>
     6ac:	fc 01       	movw	r30, r24
     6ae:	e6 5d       	subi	r30, 0xD6	; 214
     6b0:	ff 4f       	sbci	r31, 0xFF	; 255
     6b2:	0c 94 b5 08 	jmp	0x116a	; 0x116a <__tablejump2__>
   {
	   case 0://address
	   if (UDRbuf[RX]==RS2) RX++;
     6b6:	90 91 95 00 	lds	r25, 0x0095
     6ba:	80 91 91 00 	lds	r24, 0x0091
     6be:	98 13       	cpse	r25, r24
     6c0:	04 c0       	rjmp	.+8      	; 0x6ca <__vector_11+0x78>
     6c2:	81 e0       	ldi	r24, 0x01	; 1
     6c4:	80 93 73 00 	sts	0x0073, r24
     6c8:	24 c1       	rjmp	.+584    	; 0x912 <__vector_11+0x2c0>
	   else {RX=0; PORTD|=(1<<PIND6);}
     6ca:	10 92 73 00 	sts	0x0073, r1
     6ce:	96 9a       	sbi	0x12, 6	; 18
     6d0:	20 c1       	rjmp	.+576    	; 0x912 <__vector_11+0x2c0>
	   break;
	   case 1://func
	   if (UDRbuf[RX]==3 || UDRbuf[RX]==6) RX++;
     6d2:	80 91 96 00 	lds	r24, 0x0096
     6d6:	83 30       	cpi	r24, 0x03	; 3
     6d8:	11 f0       	breq	.+4      	; 0x6de <__vector_11+0x8c>
     6da:	86 30       	cpi	r24, 0x06	; 6
     6dc:	21 f4       	brne	.+8      	; 0x6e6 <__vector_11+0x94>
     6de:	82 e0       	ldi	r24, 0x02	; 2
     6e0:	80 93 73 00 	sts	0x0073, r24
     6e4:	16 c1       	rjmp	.+556    	; 0x912 <__vector_11+0x2c0>
	   else {RX=0; PORTD|=(1<<PIND6);}
     6e6:	10 92 73 00 	sts	0x0073, r1
     6ea:	96 9a       	sbi	0x12, 6	; 18
     6ec:	12 c1       	rjmp	.+548    	; 0x912 <__vector_11+0x2c0>
	   break;
	   case 2://registrH
	   if (UDRbuf[RX]==0) RX++;
     6ee:	80 91 97 00 	lds	r24, 0x0097
     6f2:	81 11       	cpse	r24, r1
     6f4:	04 c0       	rjmp	.+8      	; 0x6fe <__vector_11+0xac>
     6f6:	83 e0       	ldi	r24, 0x03	; 3
     6f8:	80 93 73 00 	sts	0x0073, r24
     6fc:	0a c1       	rjmp	.+532    	; 0x912 <__vector_11+0x2c0>
	   else {RX=0; PORTD|=(1<<PIND6);}
     6fe:	10 92 73 00 	sts	0x0073, r1
     702:	96 9a       	sbi	0x12, 6	; 18
     704:	06 c1       	rjmp	.+524    	; 0x912 <__vector_11+0x2c0>
	   break;
	   case 3://registrL
	   if (UDRbuf[RX]<6) RX++;
     706:	80 91 98 00 	lds	r24, 0x0098
     70a:	86 30       	cpi	r24, 0x06	; 6
     70c:	20 f4       	brcc	.+8      	; 0x716 <__vector_11+0xc4>
     70e:	84 e0       	ldi	r24, 0x04	; 4
     710:	80 93 73 00 	sts	0x0073, r24
     714:	fe c0       	rjmp	.+508    	; 0x912 <__vector_11+0x2c0>
	   else {RX=0; PORTD|=(1<<PIND6);}
     716:	10 92 73 00 	sts	0x0073, r1
     71a:	96 9a       	sbi	0x12, 6	; 18
     71c:	fa c0       	rjmp	.+500    	; 0x912 <__vector_11+0x2c0>
	   break;
	   case 4://dataH
	   if (UDRbuf[1]==6 || UDRbuf[RX]==0) RX++;
     71e:	80 91 96 00 	lds	r24, 0x0096
     722:	86 30       	cpi	r24, 0x06	; 6
     724:	21 f0       	breq	.+8      	; 0x72e <__vector_11+0xdc>
     726:	80 91 99 00 	lds	r24, 0x0099
     72a:	81 11       	cpse	r24, r1
     72c:	04 c0       	rjmp	.+8      	; 0x736 <__vector_11+0xe4>
     72e:	85 e0       	ldi	r24, 0x05	; 5
     730:	80 93 73 00 	sts	0x0073, r24
     734:	ee c0       	rjmp	.+476    	; 0x912 <__vector_11+0x2c0>
	   else {RX=0; PORTD|=(1<<PIND6);}
     736:	10 92 73 00 	sts	0x0073, r1
     73a:	96 9a       	sbi	0x12, 6	; 18
     73c:	ea c0       	rjmp	.+468    	; 0x912 <__vector_11+0x2c0>
	   break;
	   case 5://dataL
	   if (UDRbuf[1]==6 || (UDRbuf[3]+UDRbuf[RX])<=6) RX++;
     73e:	80 91 96 00 	lds	r24, 0x0096
     742:	86 30       	cpi	r24, 0x06	; 6
     744:	49 f0       	breq	.+18     	; 0x758 <__vector_11+0x106>
     746:	20 91 98 00 	lds	r18, 0x0098
     74a:	80 91 9a 00 	lds	r24, 0x009A
     74e:	90 e0       	ldi	r25, 0x00	; 0
     750:	82 0f       	add	r24, r18
     752:	91 1d       	adc	r25, r1
     754:	07 97       	sbiw	r24, 0x07	; 7
     756:	24 f4       	brge	.+8      	; 0x760 <__vector_11+0x10e>
     758:	86 e0       	ldi	r24, 0x06	; 6
     75a:	80 93 73 00 	sts	0x0073, r24
     75e:	d9 c0       	rjmp	.+434    	; 0x912 <__vector_11+0x2c0>
	   else {RX=0; PORTD|=(1<<PIND6);}
     760:	10 92 73 00 	sts	0x0073, r1
     764:	96 9a       	sbi	0x12, 6	; 18
     766:	d5 c0       	rjmp	.+426    	; 0x912 <__vector_11+0x2c0>
	   break;
	   case 6://CRCH
	   RX++;
     768:	87 e0       	ldi	r24, 0x07	; 7
     76a:	80 93 73 00 	sts	0x0073, r24
	   break;
     76e:	d1 c0       	rjmp	.+418    	; 0x912 <__vector_11+0x2c0>
	   case 7:
	   crc = CRC16(UDRbuf, 6);
     770:	66 e0       	ldi	r22, 0x06	; 6
     772:	70 e0       	ldi	r23, 0x00	; 0
     774:	85 e9       	ldi	r24, 0x95	; 149
     776:	90 e0       	ldi	r25, 0x00	; 0
     778:	0e 94 0a 03 	call	0x614	; 0x614 <CRC16>
	   if (((crc & 0xFF)==UDRbuf[7]) && ((crc>>8)==UDRbuf[6]))
     77c:	ac 01       	movw	r20, r24
     77e:	55 27       	eor	r21, r21
     780:	20 91 9c 00 	lds	r18, 0x009C
     784:	30 e0       	ldi	r19, 0x00	; 0
     786:	42 17       	cp	r20, r18
     788:	53 07       	cpc	r21, r19
     78a:	09 f0       	breq	.+2      	; 0x78e <__vector_11+0x13c>
     78c:	bb c0       	rjmp	.+374    	; 0x904 <__vector_11+0x2b2>
     78e:	89 2f       	mov	r24, r25
     790:	99 27       	eor	r25, r25
     792:	20 91 9b 00 	lds	r18, 0x009B
     796:	30 e0       	ldi	r19, 0x00	; 0
     798:	82 17       	cp	r24, r18
     79a:	93 07       	cpc	r25, r19
     79c:	09 f0       	breq	.+2      	; 0x7a0 <__vector_11+0x14e>
     79e:	b2 c0       	rjmp	.+356    	; 0x904 <__vector_11+0x2b2>
	   {
		   sensor_na = 1;
     7a0:	81 e0       	ldi	r24, 0x01	; 1
     7a2:	80 93 74 00 	sts	0x0074, r24
		   registr = (UDRbuf[2]<<8)+UDRbuf[3];
     7a6:	20 91 97 00 	lds	r18, 0x0097
     7aa:	30 e0       	ldi	r19, 0x00	; 0
     7ac:	32 2f       	mov	r19, r18
     7ae:	22 27       	eor	r18, r18
     7b0:	80 91 98 00 	lds	r24, 0x0098
     7b4:	28 0f       	add	r18, r24
     7b6:	31 1d       	adc	r19, r1
		   data = (UDRbuf[4]<<8)+UDRbuf[5];
     7b8:	00 91 99 00 	lds	r16, 0x0099
     7bc:	10 e0       	ldi	r17, 0x00	; 0
     7be:	10 2f       	mov	r17, r16
     7c0:	00 27       	eor	r16, r16
     7c2:	80 91 9a 00 	lds	r24, 0x009A
     7c6:	08 0f       	add	r16, r24
     7c8:	11 1d       	adc	r17, r1
     7ca:	a8 01       	movw	r20, r16
		   if (UDRbuf[1]==3) 
     7cc:	80 91 96 00 	lds	r24, 0x0096
     7d0:	83 30       	cpi	r24, 0x03	; 3
     7d2:	09 f0       	breq	.+2      	; 0x7d6 <__vector_11+0x184>
     7d4:	60 c0       	rjmp	.+192    	; 0x896 <__vector_11+0x244>
		   {
			   DATA_BUF[0]=0;
     7d6:	19 82       	std	Y+1, r1	; 0x01
			   DATA_BUF[1]=SPEED;
     7d8:	80 91 d0 00 	lds	r24, 0x00D0
     7dc:	8a 83       	std	Y+2, r24	; 0x02
			   DATA_BUF[2]=0;
     7de:	1b 82       	std	Y+3, r1	; 0x03
			   DATA_BUF[3]=VALVE;
     7e0:	80 91 d2 00 	lds	r24, 0x00D2
     7e4:	8c 83       	std	Y+4, r24	; 0x04
			   DATA_BUF[4]=0;
     7e6:	1d 82       	std	Y+5, r1	; 0x05
			   DATA_BUF[5]=SETPOINT;
     7e8:	80 91 80 00 	lds	r24, 0x0080
     7ec:	8e 83       	std	Y+6, r24	; 0x06
			   DATA_BUF[6]=SENSOR1[1];
     7ee:	80 91 67 00 	lds	r24, 0x0067
     7f2:	8f 83       	std	Y+7, r24	; 0x07
			   DATA_BUF[7]=SENSOR1[0];
     7f4:	80 91 66 00 	lds	r24, 0x0066
     7f8:	88 87       	std	Y+8, r24	; 0x08
			   DATA_BUF[8]=SENSOR2[1];
     7fa:	80 91 65 00 	lds	r24, 0x0065
     7fe:	89 87       	std	Y+9, r24	; 0x09
			   DATA_BUF[9]=SENSOR2[0];
     800:	80 91 64 00 	lds	r24, 0x0064
     804:	8a 87       	std	Y+10, r24	; 0x0a
			   DATA_BUF[10]=SENSOR3[1];
     806:	80 91 72 00 	lds	r24, 0x0072
     80a:	8b 87       	std	Y+11, r24	; 0x0b
			   DATA_BUF[11]=SENSOR3[0];
     80c:	80 91 71 00 	lds	r24, 0x0071
     810:	8c 87       	std	Y+12, r24	; 0x0c
			   ANSWER_BUF[0]=RS2;
     812:	80 91 91 00 	lds	r24, 0x0091
     816:	80 93 9d 00 	sts	0x009D, r24
			   ANSWER_BUF[1]=3;
     81a:	83 e0       	ldi	r24, 0x03	; 3
     81c:	80 93 9e 00 	sts	0x009E, r24
			   ANSWER_BUF[2]=data*2;
     820:	f0 2e       	mov	r15, r16
     822:	ff 0c       	add	r15, r15
     824:	f0 92 9f 00 	sts	0x009F, r15
			   for (char an=0; an<data*2; an++) ANSWER_BUF[an+3] = DATA_BUF[an+registr*2];
     828:	00 0f       	add	r16, r16
     82a:	11 1f       	adc	r17, r17
     82c:	01 15       	cp	r16, r1
     82e:	11 05       	cpc	r17, r1
     830:	d1 f0       	breq	.+52     	; 0x866 <__vector_11+0x214>
     832:	22 0f       	add	r18, r18
     834:	33 1f       	adc	r19, r19
     836:	80 e0       	ldi	r24, 0x00	; 0
     838:	90 e0       	ldi	r25, 0x00	; 0
     83a:	40 e0       	ldi	r20, 0x00	; 0
     83c:	e4 2f       	mov	r30, r20
     83e:	f0 e0       	ldi	r31, 0x00	; 0
     840:	e3 56       	subi	r30, 0x63	; 99
     842:	ff 4f       	sbci	r31, 0xFF	; 255
     844:	61 e0       	ldi	r22, 0x01	; 1
     846:	70 e0       	ldi	r23, 0x00	; 0
     848:	6c 0f       	add	r22, r28
     84a:	7d 1f       	adc	r23, r29
     84c:	86 0f       	add	r24, r22
     84e:	97 1f       	adc	r25, r23
     850:	dc 01       	movw	r26, r24
     852:	a2 0f       	add	r26, r18
     854:	b3 1f       	adc	r27, r19
     856:	8c 91       	ld	r24, X
     858:	83 83       	std	Z+3, r24	; 0x03
     85a:	4f 5f       	subi	r20, 0xFF	; 255
     85c:	84 2f       	mov	r24, r20
     85e:	90 e0       	ldi	r25, 0x00	; 0
     860:	80 17       	cp	r24, r16
     862:	91 07       	cpc	r25, r17
     864:	58 f3       	brcs	.-42     	; 0x83c <__vector_11+0x1ea>
			   crc = CRC16(ANSWER_BUF, 3+data*2);
     866:	68 01       	movw	r12, r16
     868:	73 e0       	ldi	r23, 0x03	; 3
     86a:	c7 0e       	add	r12, r23
     86c:	d1 1c       	adc	r13, r1
     86e:	b6 01       	movw	r22, r12
     870:	8d e9       	ldi	r24, 0x9D	; 157
     872:	90 e0       	ldi	r25, 0x00	; 0
     874:	0e 94 0a 03 	call	0x614	; 0x614 <CRC16>
			   ANSWER_BUF[3+data*2] = crc>>8;
     878:	f6 01       	movw	r30, r12
     87a:	e3 56       	subi	r30, 0x63	; 99
     87c:	ff 4f       	sbci	r31, 0xFF	; 255
     87e:	90 83       	st	Z, r25
			   ANSWER_BUF[4+data*2] = crc;
     880:	f8 01       	movw	r30, r16
     882:	e3 56       	subi	r30, 0x63	; 99
     884:	ff 4f       	sbci	r31, 0xFF	; 255
     886:	84 83       	std	Z+4, r24	; 0x04
			   ANSWER_LEN = 5+data*2;
     888:	85 e0       	ldi	r24, 0x05	; 5
     88a:	8f 0d       	add	r24, r15
     88c:	80 93 76 00 	sts	0x0076, r24
			   ANSWER_POINTER = 0;
     890:	10 92 75 00 	sts	0x0075, r1
     894:	2f c0       	rjmp	.+94     	; 0x8f4 <__vector_11+0x2a2>
     896:	e5 e9       	ldi	r30, 0x95	; 149
     898:	f0 e0       	ldi	r31, 0x00	; 0
     89a:	ad e9       	ldi	r26, 0x9D	; 157
     89c:	b0 e0       	ldi	r27, 0x00	; 0
     89e:	8d e9       	ldi	r24, 0x9D	; 157
     8a0:	90 e0       	ldi	r25, 0x00	; 0
		   }
		   else
		   {
			   for(int k = 0; k < 8; k++) ANSWER_BUF[k]=UDRbuf[k];
     8a2:	61 91       	ld	r22, Z+
     8a4:	6d 93       	st	X+, r22
     8a6:	e8 17       	cp	r30, r24
     8a8:	f9 07       	cpc	r31, r25
     8aa:	d9 f7       	brne	.-10     	; 0x8a2 <__vector_11+0x250>
			   ANSWER_LEN = 8;
     8ac:	88 e0       	ldi	r24, 0x08	; 8
     8ae:	80 93 76 00 	sts	0x0076, r24
			   ANSWER_POINTER = 0;
     8b2:	10 92 75 00 	sts	0x0075, r1
			   if (registr==0)//speed
     8b6:	21 15       	cp	r18, r1
     8b8:	31 05       	cpc	r19, r1
     8ba:	51 f4       	brne	.+20     	; 0x8d0 <__vector_11+0x27e>
			   {
				  	if (data<4)  SPEEDM = data;
     8bc:	44 30       	cpi	r20, 0x04	; 4
     8be:	51 05       	cpc	r21, r1
     8c0:	18 f4       	brcc	.+6      	; 0x8c8 <__vector_11+0x276>
     8c2:	00 93 af 00 	sts	0x00AF, r16
     8c6:	16 c0       	rjmp	.+44     	; 0x8f4 <__vector_11+0x2a2>
				  	else SPEEDM = 3;
     8c8:	83 e0       	ldi	r24, 0x03	; 3
     8ca:	80 93 af 00 	sts	0x00AF, r24
     8ce:	12 c0       	rjmp	.+36     	; 0x8f4 <__vector_11+0x2a2>
			   }
			   else if (registr == 1)//valve
     8d0:	21 30       	cpi	r18, 0x01	; 1
     8d2:	31 05       	cpc	r19, r1
     8d4:	51 f4       	brne	.+20     	; 0x8ea <__vector_11+0x298>
			   {
				  	if (data<2)  VALVEM = data;
     8d6:	42 30       	cpi	r20, 0x02	; 2
     8d8:	51 05       	cpc	r21, r1
     8da:	18 f4       	brcc	.+6      	; 0x8e2 <__vector_11+0x290>
     8dc:	00 93 8f 00 	sts	0x008F, r16
     8e0:	09 c0       	rjmp	.+18     	; 0x8f4 <__vector_11+0x2a2>
				   	else VALVEM = 1;
     8e2:	81 e0       	ldi	r24, 0x01	; 1
     8e4:	80 93 8f 00 	sts	0x008F, r24
     8e8:	05 c0       	rjmp	.+10     	; 0x8f4 <__vector_11+0x2a2>
			   }
			   else if (registr == 2)//stp
     8ea:	22 30       	cpi	r18, 0x02	; 2
     8ec:	31 05       	cpc	r19, r1
     8ee:	11 f4       	brne	.+4      	; 0x8f4 <__vector_11+0x2a2>
			   {
				  	SETPOINTm = data;
     8f0:	00 93 90 00 	sts	0x0090, r16
			   }
		   }
		   // Включение передачи
		   PORTA|=(1<<7);  //Enable Tx, Disable Rx
     8f4:	df 9a       	sbi	0x1b, 7	; 27
		   PORTD&=~(1<<PIND7); //LED TX ON
     8f6:	97 98       	cbi	0x12, 7	; 18
		   UCSRB &=~ (1<<RXEN);
     8f8:	54 98       	cbi	0x0a, 4	; 10
		   UCSRB |= (1<<TXEN);
     8fa:	53 9a       	sbi	0x0a, 3	; 10
		   
		   RX=0; 
     8fc:	10 92 73 00 	sts	0x0073, r1
		   PORTD|=(1<<PIND6);
     900:	96 9a       	sbi	0x12, 6	; 18
     902:	07 c0       	rjmp	.+14     	; 0x912 <__vector_11+0x2c0>
	   }
	   else {RX=0; PORTD|=(1<<PIND6);}
     904:	10 92 73 00 	sts	0x0073, r1
     908:	96 9a       	sbi	0x12, 6	; 18
     90a:	03 c0       	rjmp	.+6      	; 0x912 <__vector_11+0x2c0>
	   break;
	   default: {RX=0; PORTD|=(1<<PIND6);}
     90c:	10 92 73 00 	sts	0x0073, r1
     910:	96 9a       	sbi	0x12, 6	; 18
   } 

}
     912:	2c 96       	adiw	r28, 0x0c	; 12
     914:	0f b6       	in	r0, 0x3f	; 63
     916:	f8 94       	cli
     918:	de bf       	out	0x3e, r29	; 62
     91a:	0f be       	out	0x3f, r0	; 63
     91c:	cd bf       	out	0x3d, r28	; 61
     91e:	df 91       	pop	r29
     920:	cf 91       	pop	r28
     922:	ff 91       	pop	r31
     924:	ef 91       	pop	r30
     926:	bf 91       	pop	r27
     928:	af 91       	pop	r26
     92a:	9f 91       	pop	r25
     92c:	8f 91       	pop	r24
     92e:	7f 91       	pop	r23
     930:	6f 91       	pop	r22
     932:	5f 91       	pop	r21
     934:	4f 91       	pop	r20
     936:	3f 91       	pop	r19
     938:	2f 91       	pop	r18
     93a:	1f 91       	pop	r17
     93c:	0f 91       	pop	r16
     93e:	ff 90       	pop	r15
     940:	df 90       	pop	r13
     942:	cf 90       	pop	r12
     944:	0f 90       	pop	r0
     946:	0f be       	out	0x3f, r0	; 63
     948:	0f 90       	pop	r0
     94a:	1f 90       	pop	r1
     94c:	18 95       	reti

0000094e <CRC_Dall>:
}
//------------------------------------------------------------------------

 //----------CRC-SENSOR---------------
 unsigned char CRC_Dall ()
 {
     94e:	e5 e8       	ldi	r30, 0x85	; 133
     950:	f0 e0       	ldi	r31, 0x00	; 0
     952:	2d e8       	ldi	r18, 0x8D	; 141
     954:	30 e0       	ldi	r19, 0x00	; 0
	 unsigned char j, i, Data, tmpd, CRCd = 0;
     956:	80 e0       	ldi	r24, 0x00	; 0
	 for (j = 0; j < 8; j++)
	 {
		 Data = scratchpad[j];
     958:	78 e0       	ldi	r23, 0x08	; 8
			 tmpd = 1 & (Data ^ CRCd);
			 CRCd >>= 1;
			 Data >>= 1;
			 if (0 != tmpd)
			 {
				 CRCd ^= 0x8c;
     95a:	6c e8       	ldi	r22, 0x8C	; 140
 unsigned char CRC_Dall ()
 {
	 unsigned char j, i, Data, tmpd, CRCd = 0;
	 for (j = 0; j < 8; j++)
	 {
		 Data = scratchpad[j];
     95c:	41 91       	ld	r20, Z+
     95e:	97 2f       	mov	r25, r23
		 for (i = 0; i < 8; i++)
		 {
			 tmpd = 1 & (Data ^ CRCd);
     960:	58 2f       	mov	r21, r24
     962:	54 27       	eor	r21, r20
			 CRCd >>= 1;
     964:	86 95       	lsr	r24
			 Data >>= 1;
     966:	46 95       	lsr	r20
			 if (0 != tmpd)
     968:	50 fd       	sbrc	r21, 0
			 {
				 CRCd ^= 0x8c;
     96a:	86 27       	eor	r24, r22
     96c:	91 50       	subi	r25, 0x01	; 1
 {
	 unsigned char j, i, Data, tmpd, CRCd = 0;
	 for (j = 0; j < 8; j++)
	 {
		 Data = scratchpad[j];
		 for (i = 0; i < 8; i++)
     96e:	c1 f7       	brne	.-16     	; 0x960 <CRC_Dall+0x12>

 //----------CRC-SENSOR---------------
 unsigned char CRC_Dall ()
 {
	 unsigned char j, i, Data, tmpd, CRCd = 0;
	 for (j = 0; j < 8; j++)
     970:	e2 17       	cp	r30, r18
     972:	f3 07       	cpc	r31, r19
     974:	99 f7       	brne	.-26     	; 0x95c <CRC_Dall+0xe>
				 CRCd ^= 0x8c;
			 }
		 }
	 }
	 return CRCd;
 }
     976:	08 95       	ret

00000978 <t_calculate>:
 
 short t_calculate()
 {
	 short temperature;
	 if (scratchpad[1] & 0x80)//отрицательное
     978:	20 91 86 00 	lds	r18, 0x0086
     97c:	22 23       	and	r18, r18
     97e:	9c f5       	brge	.+102    	; 0x9e6 <t_calculate+0x6e>
	 {
		 temperature = (~(scratchpad[1]*256+scratchpad[0]))+1;
     980:	30 e0       	ldi	r19, 0x00	; 0
     982:	80 e0       	ldi	r24, 0x00	; 0
     984:	82 9f       	mul	r24, r18
     986:	a0 01       	movw	r20, r0
     988:	83 9f       	mul	r24, r19
     98a:	50 0d       	add	r21, r0
     98c:	52 1b       	sub	r21, r18
     98e:	11 24       	eor	r1, r1
     990:	80 91 85 00 	lds	r24, 0x0085
     994:	48 1b       	sub	r20, r24
     996:	51 09       	sbc	r21, r1
		 temperature = -((temperature>>4)*10 + (temperature & 15)*10/16);
     998:	9a 01       	movw	r18, r20
     99a:	35 95       	asr	r19
     99c:	27 95       	ror	r18
     99e:	35 95       	asr	r19
     9a0:	27 95       	ror	r18
     9a2:	35 95       	asr	r19
     9a4:	27 95       	ror	r18
     9a6:	35 95       	asr	r19
     9a8:	27 95       	ror	r18
     9aa:	66 ef       	ldi	r22, 0xF6	; 246
     9ac:	62 03       	mulsu	r22, r18
     9ae:	c0 01       	movw	r24, r0
     9b0:	63 9f       	mul	r22, r19
     9b2:	90 0d       	add	r25, r0
     9b4:	11 24       	eor	r1, r1
     9b6:	4f 70       	andi	r20, 0x0F	; 15
     9b8:	55 27       	eor	r21, r21
     9ba:	9a 01       	movw	r18, r20
     9bc:	22 0f       	add	r18, r18
     9be:	33 1f       	adc	r19, r19
     9c0:	44 0f       	add	r20, r20
     9c2:	55 1f       	adc	r21, r21
     9c4:	44 0f       	add	r20, r20
     9c6:	55 1f       	adc	r21, r21
     9c8:	44 0f       	add	r20, r20
     9ca:	55 1f       	adc	r21, r21
     9cc:	42 0f       	add	r20, r18
     9ce:	53 1f       	adc	r21, r19
     9d0:	55 95       	asr	r21
     9d2:	47 95       	ror	r20
     9d4:	55 95       	asr	r21
     9d6:	47 95       	ror	r20
     9d8:	55 95       	asr	r21
     9da:	47 95       	ror	r20
     9dc:	55 95       	asr	r21
     9de:	47 95       	ror	r20
     9e0:	84 1b       	sub	r24, r20
     9e2:	95 0b       	sbc	r25, r21
     9e4:	08 95       	ret
	 }
	 else//положительное
	 {
		 temperature = scratchpad[1]*256+scratchpad[0];
     9e6:	30 e0       	ldi	r19, 0x00	; 0
     9e8:	32 2f       	mov	r19, r18
     9ea:	22 27       	eor	r18, r18
     9ec:	80 91 85 00 	lds	r24, 0x0085
     9f0:	28 0f       	add	r18, r24
     9f2:	31 1d       	adc	r19, r1
		 temperature = (temperature>>4)*10 + (temperature & 15)*10/16;
     9f4:	c9 01       	movw	r24, r18
     9f6:	95 95       	asr	r25
     9f8:	87 95       	ror	r24
     9fa:	95 95       	asr	r25
     9fc:	87 95       	ror	r24
     9fe:	95 95       	asr	r25
     a00:	87 95       	ror	r24
     a02:	95 95       	asr	r25
     a04:	87 95       	ror	r24
     a06:	ac 01       	movw	r20, r24
     a08:	44 0f       	add	r20, r20
     a0a:	55 1f       	adc	r21, r21
     a0c:	88 0f       	add	r24, r24
     a0e:	99 1f       	adc	r25, r25
     a10:	88 0f       	add	r24, r24
     a12:	99 1f       	adc	r25, r25
     a14:	88 0f       	add	r24, r24
     a16:	99 1f       	adc	r25, r25
     a18:	84 0f       	add	r24, r20
     a1a:	95 1f       	adc	r25, r21
     a1c:	2f 70       	andi	r18, 0x0F	; 15
     a1e:	33 27       	eor	r19, r19
     a20:	a9 01       	movw	r20, r18
     a22:	44 0f       	add	r20, r20
     a24:	55 1f       	adc	r21, r21
     a26:	22 0f       	add	r18, r18
     a28:	33 1f       	adc	r19, r19
     a2a:	22 0f       	add	r18, r18
     a2c:	33 1f       	adc	r19, r19
     a2e:	22 0f       	add	r18, r18
     a30:	33 1f       	adc	r19, r19
     a32:	24 0f       	add	r18, r20
     a34:	35 1f       	adc	r19, r21
     a36:	35 95       	asr	r19
     a38:	27 95       	ror	r18
     a3a:	35 95       	asr	r19
     a3c:	27 95       	ror	r18
     a3e:	35 95       	asr	r19
     a40:	27 95       	ror	r18
     a42:	35 95       	asr	r19
     a44:	27 95       	ror	r18
     a46:	82 0f       	add	r24, r18
     a48:	93 1f       	adc	r25, r19
	 }
	 return temperature;
 }
     a4a:	08 95       	ret

00000a4c <sensor_foo>:
 
 
 void sensor_foo(unsigned char* TErr, unsigned char BUS, unsigned char* SENSOR, short* T)
 {
     a4c:	6f 92       	push	r6
     a4e:	7f 92       	push	r7
     a50:	9f 92       	push	r9
     a52:	af 92       	push	r10
     a54:	bf 92       	push	r11
     a56:	cf 92       	push	r12
     a58:	df 92       	push	r13
     a5a:	ef 92       	push	r14
     a5c:	ff 92       	push	r15
     a5e:	0f 93       	push	r16
     a60:	1f 93       	push	r17
     a62:	cf 93       	push	r28
     a64:	df 93       	push	r29
     a66:	3c 01       	movw	r6, r24
     a68:	96 2e       	mov	r9, r22
     a6a:	7a 01       	movw	r14, r20
     a6c:	69 01       	movw	r12, r18
	 int i;
	 short temp_t;
	while (sensor_na);
     a6e:	80 91 74 00 	lds	r24, 0x0074
     a72:	81 11       	cpse	r24, r1
     a74:	ff cf       	rjmp	.-2      	; 0xa74 <sensor_foo+0x28>
	  asm ("CLI");
     a76:	f8 94       	cli
	  PORTA|=(0x0E);  //Очистка PA1, PA2, PA3 
     a78:	8b b3       	in	r24, 0x1b	; 27
     a7a:	8e 60       	ori	r24, 0x0E	; 14
     a7c:	8b bb       	out	0x1b, r24	; 27
	  OWI_DetectPresence(BUS);
     a7e:	86 2f       	mov	r24, r22
     a80:	0e 94 52 08 	call	0x10a4	; 0x10a4 <OWI_DetectPresence>
	  OWI_SkipRom(BUS);
     a84:	89 2d       	mov	r24, r9
     a86:	0e 94 9c 08 	call	0x1138	; 0x1138 <OWI_SkipRom>
	  OWI_SendByte(DS18B20_CONVERT_T ,BUS);
     a8a:	69 2d       	mov	r22, r9
     a8c:	84 e4       	ldi	r24, 0x44	; 68
     a8e:	0e 94 73 08 	call	0x10e6	; 0x10e6 <OWI_SendByte>
	  OWI_DetectPresence(BUS);
     a92:	89 2d       	mov	r24, r9
     a94:	0e 94 52 08 	call	0x10a4	; 0x10a4 <OWI_DetectPresence>
	  OWI_SkipRom(BUS);
     a98:	89 2d       	mov	r24, r9
     a9a:	0e 94 9c 08 	call	0x1138	; 0x1138 <OWI_SkipRom>
	  OWI_SendByte(DS18B20_READ_SCRATCHPAD, BUS);
     a9e:	69 2d       	mov	r22, r9
     aa0:	8e eb       	ldi	r24, 0xBE	; 190
     aa2:	0e 94 73 08 	call	0x10e6	; 0x10e6 <OWI_SendByte>
     aa6:	c5 e8       	ldi	r28, 0x85	; 133
     aa8:	d0 e0       	ldi	r29, 0x00	; 0
     aaa:	0f 2e       	mov	r0, r31
     aac:	fe e8       	ldi	r31, 0x8E	; 142
     aae:	af 2e       	mov	r10, r31
     ab0:	f0 e0       	ldi	r31, 0x00	; 0
     ab2:	bf 2e       	mov	r11, r31
     ab4:	f0 2d       	mov	r31, r0
	  for (i = 0; i<=8; i++)
	  {
		  scratchpad[i] = OWI_ReceiveByte(BUS);
     ab6:	89 2d       	mov	r24, r9
     ab8:	0e 94 89 08 	call	0x1112	; 0x1112 <OWI_ReceiveByte>
     abc:	89 93       	st	Y+, r24
	  OWI_SkipRom(BUS);
	  OWI_SendByte(DS18B20_CONVERT_T ,BUS);
	  OWI_DetectPresence(BUS);
	  OWI_SkipRom(BUS);
	  OWI_SendByte(DS18B20_READ_SCRATCHPAD, BUS);
	  for (i = 0; i<=8; i++)
     abe:	ca 15       	cp	r28, r10
     ac0:	db 05       	cpc	r29, r11
     ac2:	c9 f7       	brne	.-14     	; 0xab6 <sensor_foo+0x6a>
	  {
		  scratchpad[i] = OWI_ReceiveByte(BUS);
	  }
	  asm ("SEI");
     ac4:	78 94       	sei
	  
	  	if (timer0==70000) timer0++;
     ac6:	00 91 7c 00 	lds	r16, 0x007C
     aca:	10 91 7d 00 	lds	r17, 0x007D
     ace:	20 91 7e 00 	lds	r18, 0x007E
     ad2:	30 91 7f 00 	lds	r19, 0x007F
     ad6:	00 37       	cpi	r16, 0x70	; 112
     ad8:	81 e1       	ldi	r24, 0x11	; 17
     ada:	18 07       	cpc	r17, r24
     adc:	81 e0       	ldi	r24, 0x01	; 1
     ade:	28 07       	cpc	r18, r24
     ae0:	31 05       	cpc	r19, r1
     ae2:	69 f4       	brne	.+26     	; 0xafe <sensor_foo+0xb2>
     ae4:	81 e7       	ldi	r24, 0x71	; 113
     ae6:	91 e1       	ldi	r25, 0x11	; 17
     ae8:	a1 e0       	ldi	r26, 0x01	; 1
     aea:	b0 e0       	ldi	r27, 0x00	; 0
     aec:	80 93 7c 00 	sts	0x007C, r24
     af0:	90 93 7d 00 	sts	0x007D, r25
     af4:	a0 93 7e 00 	sts	0x007E, r26
     af8:	b0 93 7f 00 	sts	0x007F, r27
     afc:	0d c0       	rjmp	.+26     	; 0xb18 <sensor_foo+0xcc>
	  	else if (timer0==140000) timer0=0;
     afe:	00 3e       	cpi	r16, 0xE0	; 224
     b00:	12 42       	sbci	r17, 0x22	; 34
     b02:	22 40       	sbci	r18, 0x02	; 2
     b04:	31 05       	cpc	r19, r1
     b06:	41 f4       	brne	.+16     	; 0xb18 <sensor_foo+0xcc>
     b08:	10 92 7c 00 	sts	0x007C, r1
     b0c:	10 92 7d 00 	sts	0x007D, r1
     b10:	10 92 7e 00 	sts	0x007E, r1
     b14:	10 92 7f 00 	sts	0x007F, r1
	  
	  //--------------------------------
	  if ((CRC_Dall() == scratchpad[8]))
     b18:	0e 94 a7 04 	call	0x94e	; 0x94e <CRC_Dall>
     b1c:	90 91 8d 00 	lds	r25, 0x008D
     b20:	89 13       	cpse	r24, r25
     b22:	0b c0       	rjmp	.+22     	; 0xb3a <sensor_foo+0xee>
	  {
		  *TErr = 0;
     b24:	f3 01       	movw	r30, r6
     b26:	10 82       	st	Z, r1
		  temp_t = t_calculate();
     b28:	0e 94 bc 04 	call	0x978	; 0x978 <t_calculate>
		  *T= temp_t;
     b2c:	f6 01       	movw	r30, r12
     b2e:	80 83       	st	Z, r24
     b30:	91 83       	std	Z+1, r25	; 0x01
		  SENSOR[0] = temp_t;
     b32:	f7 01       	movw	r30, r14
     b34:	80 83       	st	Z, r24
		  SENSOR[1] = temp_t>>8;
     b36:	91 83       	std	Z+1, r25	; 0x01
     b38:	04 c0       	rjmp	.+8      	; 0xb42 <sensor_foo+0xf6>
	  }
	  else (*TErr)++;
     b3a:	f3 01       	movw	r30, r6
     b3c:	80 81       	ld	r24, Z
     b3e:	8f 5f       	subi	r24, 0xFF	; 255
     b40:	80 83       	st	Z, r24
	  
	  if ((*TErr) > 5)
     b42:	f3 01       	movw	r30, r6
     b44:	80 81       	ld	r24, Z
     b46:	86 30       	cpi	r24, 0x06	; 6
     b48:	50 f0       	brcs	.+20     	; 0xb5e <sensor_foo+0x112>
	  {
		  SENSOR[0]=1;
     b4a:	81 e0       	ldi	r24, 0x01	; 1
     b4c:	f7 01       	movw	r30, r14
     b4e:	80 83       	st	Z, r24
		  SENSOR[1]=128;
     b50:	80 e8       	ldi	r24, 0x80	; 128
     b52:	81 83       	std	Z+1, r24	; 0x01
		  *T=-32767;
     b54:	81 e0       	ldi	r24, 0x01	; 1
     b56:	90 e8       	ldi	r25, 0x80	; 128
     b58:	f6 01       	movw	r30, r12
     b5a:	91 83       	std	Z+1, r25	; 0x01
     b5c:	80 83       	st	Z, r24
	  }
 }
     b5e:	df 91       	pop	r29
     b60:	cf 91       	pop	r28
     b62:	1f 91       	pop	r17
     b64:	0f 91       	pop	r16
     b66:	ff 90       	pop	r15
     b68:	ef 90       	pop	r14
     b6a:	df 90       	pop	r13
     b6c:	cf 90       	pop	r12
     b6e:	bf 90       	pop	r11
     b70:	af 90       	pop	r10
     b72:	9f 90       	pop	r9
     b74:	7f 90       	pop	r7
     b76:	6f 90       	pop	r6
     b78:	08 95       	ret

00000b7a <main>:

int main( void )
{  

  	
  init_devices();
     b7a:	0e 94 05 02 	call	0x40a	; 0x40a <init_devices>
  
  PORTD&=~(0x3f);
     b7e:	82 b3       	in	r24, 0x12	; 18
     b80:	80 7c       	andi	r24, 0xC0	; 192
     b82:	82 bb       	out	0x12, r24	; 18
  PORTD|=(0xc0);
     b84:	82 b3       	in	r24, 0x12	; 18
     b86:	80 6c       	ori	r24, 0xC0	; 192
     b88:	82 bb       	out	0x12, r24	; 18
  
  UCSRB = UCSRB | (1<<TXEN);
     b8a:	53 9a       	sbi	0x0a, 3	; 10
  UCSRB = UCSRB | (1<<RXEN);
     b8c:	54 9a       	sbi	0x0a, 4	; 10
  PORTA&=~(1<<7);
     b8e:	df 98       	cbi	0x1b, 7	; 27
  
  //eeprom = 0;
  SETPOINT = Read_EEPROM (300);
     b90:	8c e2       	ldi	r24, 0x2C	; 44
     b92:	91 e0       	ldi	r25, 0x01	; 1
     b94:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <Read_EEPROM>
     b98:	80 93 80 00 	sts	0x0080, r24
  SETPOINTm = SETPOINT;
     b9c:	80 93 90 00 	sts	0x0090, r24
  
  TErr1 = 50;
     ba0:	82 e3       	ldi	r24, 0x32	; 50
     ba2:	80 93 94 00 	sts	0x0094, r24
  TErr2 = 50;
     ba6:	80 93 d1 00 	sts	0x00D1, r24
		{
			UBRRL = 0x17; // 19200
		}
		else if (BOUD == 0)
		{
			UBRRL = 0x0B; // 38400
     baa:	0f 2e       	mov	r0, r31
     bac:	fb e0       	ldi	r31, 0x0B	; 11
     bae:	bf 2e       	mov	r11, r31
     bb0:	f0 2d       	mov	r31, r0
		{
			UBRRL = 0x2F; // 9600
		}
		else if (BOUD == 2)
		{
			UBRRL = 0x17; // 19200
     bb2:	0f 2e       	mov	r0, r31
     bb4:	f7 e1       	ldi	r31, 0x17	; 23
     bb6:	af 2e       	mov	r10, r31
     bb8:	f0 2d       	mov	r31, r0
	
   
    //------------------------------------
 
      
      SENSOR3[0] = !PINB5;
     bba:	c1 e7       	ldi	r28, 0x71	; 113
     bbc:	d0 e0       	ldi	r29, 0x00	; 0
				d3=(TWAT/10)%10;
				if (d2==0) d2=21;
			}
			else
			{
				d1=TWAT/100;
     bbe:	0f 2e       	mov	r0, r31
     bc0:	f4 e6       	ldi	r31, 0x64	; 100
     bc2:	cf 2e       	mov	r12, r31
     bc4:	d1 2c       	mov	r13, r1
     bc6:	f0 2d       	mov	r31, r0
				d2=(TWAT/10)%10;
				d3=TWAT%10;
     bc8:	0a e0       	ldi	r16, 0x0A	; 10
     bca:	10 e0       	ldi	r17, 0x00	; 0
				d2 += 10;
				if (d1 == 0) d1=21;
     bcc:	0f 2e       	mov	r0, r31
     bce:	f5 e1       	ldi	r31, 0x15	; 21
     bd0:	ef 2e       	mov	r14, r31
     bd2:	f1 2c       	mov	r15, r1
     bd4:	f0 2d       	mov	r31, r0
				d2 += 10;	
				if (d1 == 0) d1=21;
			}
		break;
		case 1:
			if (TWAT==-32767) {d1 = 23; d2=25; d3=25;}
     bd6:	0f 2e       	mov	r0, r31
     bd8:	f7 e1       	ldi	r31, 0x17	; 23
     bda:	2f 2e       	mov	r2, r31
     bdc:	31 2c       	mov	r3, r1
     bde:	f0 2d       	mov	r31, r0
     be0:	0f 2e       	mov	r0, r31
     be2:	f9 e1       	ldi	r31, 0x19	; 25
     be4:	8f 2e       	mov	r8, r31
     be6:	91 2c       	mov	r9, r1
     be8:	f0 2d       	mov	r31, r0
		break;
		case 2:
			d1 = 0;
			if (VALVE==0) 
				{
					d2 = 29;
     bea:	0f 2e       	mov	r0, r31
     bec:	fd e1       	ldi	r31, 0x1D	; 29
     bee:	6f 2e       	mov	r6, r31
     bf0:	71 2c       	mov	r7, r1
     bf2:	f0 2d       	mov	r31, r0
		break;
		case 3:
			d1=SETPOINT/10;
			d2=SETPOINT%10;
			if (d1 == 0) d1=21;
			d3=26;
     bf4:	0f 2e       	mov	r0, r31
     bf6:	fa e1       	ldi	r31, 0x1A	; 26
     bf8:	4f 2e       	mov	r4, r31
     bfa:	51 2c       	mov	r5, r1
     bfc:	f0 2d       	mov	r31, r0

 
  
  while(1)
  {         
    ADDRESS=~PINB;
     bfe:	86 b3       	in	r24, 0x16	; 22
     c00:	80 95       	com	r24
    ADDRESS&=~(0xE0);
     c02:	8f 71       	andi	r24, 0x1F	; 31
    ADDRESS=(ADDRESS<<1);
     c04:	88 0f       	add	r24, r24
     c06:	80 93 d3 00 	sts	0x00D3, r24
    ADD1=~PINA;
     c0a:	99 b3       	in	r25, 0x19	; 25
     c0c:	90 95       	com	r25
    ADD1&=~(0xEF);
    ADD1=(ADD1>>4);
     c0e:	92 95       	swap	r25
     c10:	91 70       	andi	r25, 0x01	; 1
     c12:	90 93 d4 00 	sts	0x00D4, r25
    RS2=ADDRESS+ADD1;
     c16:	89 0f       	add	r24, r25
     c18:	80 93 91 00 	sts	0x0091, r24
    
    asm ("wdr"); // Сбросить WDT
     c1c:	a8 95       	wdr
    
    //------BOUD--RATE-------------
    BOUD=~PINA;
     c1e:	89 b3       	in	r24, 0x19	; 25
     c20:	80 95       	com	r24
    BOUD&=~(0x9F);
     c22:	80 76       	andi	r24, 0x60	; 96
    BOUD=(BOUD>>5);
     c24:	82 95       	swap	r24
     c26:	86 95       	lsr	r24
     c28:	87 70       	andi	r24, 0x07	; 7
     c2a:	80 93 d5 00 	sts	0x00D5, r24
  
	if (BOUD != BR)
     c2e:	90 91 68 00 	lds	r25, 0x0068
     c32:	89 17       	cp	r24, r25
     c34:	a9 f0       	breq	.+42     	; 0xc60 <main+0xe6>
	{
		if (BOUD == 1)
     c36:	81 30       	cpi	r24, 0x01	; 1
     c38:	19 f4       	brne	.+6      	; 0xc40 <main+0xc6>
		{
			UBRRL = 0x2F; // 9600
     c3a:	8f e2       	ldi	r24, 0x2F	; 47
     c3c:	89 b9       	out	0x09, r24	; 9
     c3e:	0c c0       	rjmp	.+24     	; 0xc58 <main+0xde>
		}
		else if (BOUD == 2)
     c40:	82 30       	cpi	r24, 0x02	; 2
     c42:	11 f4       	brne	.+4      	; 0xc48 <main+0xce>
		{
			UBRRL = 0x17; // 19200
     c44:	a9 b8       	out	0x09, r10	; 9
     c46:	08 c0       	rjmp	.+16     	; 0xc58 <main+0xde>
		}
		else if (BOUD == 0)
     c48:	81 11       	cpse	r24, r1
     c4a:	02 c0       	rjmp	.+4      	; 0xc50 <main+0xd6>
		{
			UBRRL = 0x0B; // 38400
     c4c:	b9 b8       	out	0x09, r11	; 9
     c4e:	04 c0       	rjmp	.+8      	; 0xc58 <main+0xde>
		}
		else if (BOUD == 3)
     c50:	83 30       	cpi	r24, 0x03	; 3
     c52:	11 f4       	brne	.+4      	; 0xc58 <main+0xde>
		{
			UBRRL = 0x03; // 115200
     c54:	23 e0       	ldi	r18, 0x03	; 3
     c56:	29 b9       	out	0x09, r18	; 9
		}
		BR = BOUD;
     c58:	80 91 d5 00 	lds	r24, 0x00D5
     c5c:	80 93 68 00 	sts	0x0068, r24
	}
    
	if (timer0==70000) sensor_foo(&TErr1, BUS1, SENSOR1, &TREG);
     c60:	80 91 7c 00 	lds	r24, 0x007C
     c64:	90 91 7d 00 	lds	r25, 0x007D
     c68:	a0 91 7e 00 	lds	r26, 0x007E
     c6c:	b0 91 7f 00 	lds	r27, 0x007F
     c70:	80 37       	cpi	r24, 0x70	; 112
     c72:	91 41       	sbci	r25, 0x11	; 17
     c74:	a1 40       	sbci	r26, 0x01	; 1
     c76:	b1 05       	cpc	r27, r1
     c78:	49 f4       	brne	.+18     	; 0xc8c <main+0x112>
     c7a:	22 e6       	ldi	r18, 0x62	; 98
     c7c:	30 e0       	ldi	r19, 0x00	; 0
     c7e:	46 e6       	ldi	r20, 0x66	; 102
     c80:	50 e0       	ldi	r21, 0x00	; 0
     c82:	60 e4       	ldi	r22, 0x40	; 64
     c84:	84 e9       	ldi	r24, 0x94	; 148
     c86:	90 e0       	ldi	r25, 0x00	; 0
     c88:	0e 94 26 05 	call	0xa4c	; 0xa4c <sensor_foo>
	if (timer0==140000) sensor_foo(&TErr2, BUS2, SENSOR2, &TWAT);
     c8c:	80 91 7c 00 	lds	r24, 0x007C
     c90:	90 91 7d 00 	lds	r25, 0x007D
     c94:	a0 91 7e 00 	lds	r26, 0x007E
     c98:	b0 91 7f 00 	lds	r27, 0x007F
     c9c:	80 3e       	cpi	r24, 0xE0	; 224
     c9e:	92 42       	sbci	r25, 0x22	; 34
     ca0:	a2 40       	sbci	r26, 0x02	; 2
     ca2:	b1 05       	cpc	r27, r1
     ca4:	49 f4       	brne	.+18     	; 0xcb8 <main+0x13e>
     ca6:	20 e6       	ldi	r18, 0x60	; 96
     ca8:	30 e0       	ldi	r19, 0x00	; 0
     caa:	44 e6       	ldi	r20, 0x64	; 100
     cac:	50 e0       	ldi	r21, 0x00	; 0
     cae:	60 e8       	ldi	r22, 0x80	; 128
     cb0:	81 ed       	ldi	r24, 0xD1	; 209
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	0e 94 26 05 	call	0xa4c	; 0xa4c <sensor_foo>
	
   
    //------------------------------------
 
      
      SENSOR3[0] = !PINB5;
     cb8:	18 82       	st	Y, r1
    //--------------------------------------
	
	
	
	
	switch(DispVal)
     cba:	80 91 6f 00 	lds	r24, 0x006F
     cbe:	81 30       	cpi	r24, 0x01	; 1
     cc0:	09 f4       	brne	.+2      	; 0xcc4 <main+0x14a>
     cc2:	64 c0       	rjmp	.+200    	; 0xd8c <main+0x212>
     cc4:	38 f0       	brcs	.+14     	; 0xcd4 <main+0x15a>
     cc6:	82 30       	cpi	r24, 0x02	; 2
     cc8:	09 f4       	brne	.+2      	; 0xccc <main+0x152>
     cca:	bc c0       	rjmp	.+376    	; 0xe44 <main+0x2ca>
     ccc:	83 30       	cpi	r24, 0x03	; 3
     cce:	09 f4       	brne	.+2      	; 0xcd2 <main+0x158>
     cd0:	d5 c0       	rjmp	.+426    	; 0xe7c <main+0x302>
     cd2:	f8 c0       	rjmp	.+496    	; 0xec4 <main+0x34a>
	{
		case 0:
			if (TREG==-32767) {d1 = 23; d2=25; d3=25;}
     cd4:	20 91 62 00 	lds	r18, 0x0062
     cd8:	30 91 63 00 	lds	r19, 0x0063
     cdc:	21 30       	cpi	r18, 0x01	; 1
     cde:	80 e8       	ldi	r24, 0x80	; 128
     ce0:	38 07       	cpc	r19, r24
     ce2:	69 f4       	brne	.+26     	; 0xcfe <main+0x184>
     ce4:	30 92 93 00 	sts	0x0093, r3
     ce8:	20 92 92 00 	sts	0x0092, r2
     cec:	90 92 b1 00 	sts	0x00B1, r9
     cf0:	80 92 b0 00 	sts	0x00B0, r8
     cf4:	90 92 d8 00 	sts	0x00D8, r9
     cf8:	80 92 d7 00 	sts	0x00D7, r8
     cfc:	e3 c0       	rjmp	.+454    	; 0xec4 <main+0x34a>
			else if (TREG<0) 
     cfe:	33 23       	and	r19, r19
     d00:	1c f5       	brge	.+70     	; 0xd48 <main+0x1ce>
			{
				d1=20;
     d02:	84 e1       	ldi	r24, 0x14	; 20
     d04:	90 e0       	ldi	r25, 0x00	; 0
     d06:	90 93 93 00 	sts	0x0093, r25
     d0a:	80 93 92 00 	sts	0x0092, r24
				d2=TREG/100;
     d0e:	c9 01       	movw	r24, r18
     d10:	b6 01       	movw	r22, r12
     d12:	0e 94 a1 08 	call	0x1142	; 0x1142 <__divmodhi4>
     d16:	fb 01       	movw	r30, r22
     d18:	70 93 b1 00 	sts	0x00B1, r23
     d1c:	60 93 b0 00 	sts	0x00B0, r22
				d3=(TREG/10)%10;
     d20:	c9 01       	movw	r24, r18
     d22:	b8 01       	movw	r22, r16
     d24:	0e 94 a1 08 	call	0x1142	; 0x1142 <__divmodhi4>
     d28:	cb 01       	movw	r24, r22
     d2a:	b8 01       	movw	r22, r16
     d2c:	0e 94 a1 08 	call	0x1142	; 0x1142 <__divmodhi4>
     d30:	90 93 d8 00 	sts	0x00D8, r25
     d34:	80 93 d7 00 	sts	0x00D7, r24
				if (d2==0) d2=21;
     d38:	ef 2b       	or	r30, r31
     d3a:	09 f0       	breq	.+2      	; 0xd3e <main+0x1c4>
     d3c:	c3 c0       	rjmp	.+390    	; 0xec4 <main+0x34a>
     d3e:	f0 92 b1 00 	sts	0x00B1, r15
     d42:	e0 92 b0 00 	sts	0x00B0, r14
     d46:	be c0       	rjmp	.+380    	; 0xec4 <main+0x34a>
			}
			else
			{
				d1=TREG/100;
     d48:	c9 01       	movw	r24, r18
     d4a:	b6 01       	movw	r22, r12
     d4c:	0e 94 a1 08 	call	0x1142	; 0x1142 <__divmodhi4>
     d50:	fb 01       	movw	r30, r22
     d52:	70 93 93 00 	sts	0x0093, r23
     d56:	60 93 92 00 	sts	0x0092, r22
				d2=(TREG/10)%10;
				d3=TREG%10;
     d5a:	c9 01       	movw	r24, r18
     d5c:	b8 01       	movw	r22, r16
     d5e:	0e 94 a1 08 	call	0x1142	; 0x1142 <__divmodhi4>
     d62:	90 93 d8 00 	sts	0x00D8, r25
     d66:	80 93 d7 00 	sts	0x00D7, r24
				if (d2==0) d2=21;
			}
			else
			{
				d1=TREG/100;
				d2=(TREG/10)%10;
     d6a:	cb 01       	movw	r24, r22
     d6c:	b8 01       	movw	r22, r16
     d6e:	0e 94 a1 08 	call	0x1142	; 0x1142 <__divmodhi4>
				d3=TREG%10;
				d2 += 10;	
     d72:	0a 96       	adiw	r24, 0x0a	; 10
     d74:	90 93 b1 00 	sts	0x00B1, r25
     d78:	80 93 b0 00 	sts	0x00B0, r24
				if (d1 == 0) d1=21;
     d7c:	ef 2b       	or	r30, r31
     d7e:	09 f0       	breq	.+2      	; 0xd82 <main+0x208>
     d80:	a1 c0       	rjmp	.+322    	; 0xec4 <main+0x34a>
     d82:	f0 92 93 00 	sts	0x0093, r15
     d86:	e0 92 92 00 	sts	0x0092, r14
     d8a:	9c c0       	rjmp	.+312    	; 0xec4 <main+0x34a>
			}
		break;
		case 1:
			if (TWAT==-32767) {d1 = 23; d2=25; d3=25;}
     d8c:	20 91 60 00 	lds	r18, 0x0060
     d90:	30 91 61 00 	lds	r19, 0x0061
     d94:	21 30       	cpi	r18, 0x01	; 1
     d96:	90 e8       	ldi	r25, 0x80	; 128
     d98:	39 07       	cpc	r19, r25
     d9a:	69 f4       	brne	.+26     	; 0xdb6 <main+0x23c>
     d9c:	30 92 93 00 	sts	0x0093, r3
     da0:	20 92 92 00 	sts	0x0092, r2
     da4:	90 92 b1 00 	sts	0x00B1, r9
     da8:	80 92 b0 00 	sts	0x00B0, r8
     dac:	90 92 d8 00 	sts	0x00D8, r9
     db0:	80 92 d7 00 	sts	0x00D7, r8
     db4:	87 c0       	rjmp	.+270    	; 0xec4 <main+0x34a>
			else if (TWAT<0)
     db6:	33 23       	and	r19, r19
     db8:	1c f5       	brge	.+70     	; 0xe00 <main+0x286>
			{
				d1=20;
     dba:	84 e1       	ldi	r24, 0x14	; 20
     dbc:	90 e0       	ldi	r25, 0x00	; 0
     dbe:	90 93 93 00 	sts	0x0093, r25
     dc2:	80 93 92 00 	sts	0x0092, r24
				d2=TWAT/100;
     dc6:	c9 01       	movw	r24, r18
     dc8:	b6 01       	movw	r22, r12
     dca:	0e 94 a1 08 	call	0x1142	; 0x1142 <__divmodhi4>
     dce:	fb 01       	movw	r30, r22
     dd0:	70 93 b1 00 	sts	0x00B1, r23
     dd4:	60 93 b0 00 	sts	0x00B0, r22
				d3=(TWAT/10)%10;
     dd8:	c9 01       	movw	r24, r18
     dda:	b8 01       	movw	r22, r16
     ddc:	0e 94 a1 08 	call	0x1142	; 0x1142 <__divmodhi4>
     de0:	cb 01       	movw	r24, r22
     de2:	b8 01       	movw	r22, r16
     de4:	0e 94 a1 08 	call	0x1142	; 0x1142 <__divmodhi4>
     de8:	90 93 d8 00 	sts	0x00D8, r25
     dec:	80 93 d7 00 	sts	0x00D7, r24
				if (d2==0) d2=21;
     df0:	ef 2b       	or	r30, r31
     df2:	09 f0       	breq	.+2      	; 0xdf6 <main+0x27c>
     df4:	67 c0       	rjmp	.+206    	; 0xec4 <main+0x34a>
     df6:	f0 92 b1 00 	sts	0x00B1, r15
     dfa:	e0 92 b0 00 	sts	0x00B0, r14
     dfe:	62 c0       	rjmp	.+196    	; 0xec4 <main+0x34a>
			}
			else
			{
				d1=TWAT/100;
     e00:	c9 01       	movw	r24, r18
     e02:	b6 01       	movw	r22, r12
     e04:	0e 94 a1 08 	call	0x1142	; 0x1142 <__divmodhi4>
     e08:	fb 01       	movw	r30, r22
     e0a:	70 93 93 00 	sts	0x0093, r23
     e0e:	60 93 92 00 	sts	0x0092, r22
				d2=(TWAT/10)%10;
				d3=TWAT%10;
     e12:	c9 01       	movw	r24, r18
     e14:	b8 01       	movw	r22, r16
     e16:	0e 94 a1 08 	call	0x1142	; 0x1142 <__divmodhi4>
     e1a:	90 93 d8 00 	sts	0x00D8, r25
     e1e:	80 93 d7 00 	sts	0x00D7, r24
				if (d2==0) d2=21;
			}
			else
			{
				d1=TWAT/100;
				d2=(TWAT/10)%10;
     e22:	cb 01       	movw	r24, r22
     e24:	b8 01       	movw	r22, r16
     e26:	0e 94 a1 08 	call	0x1142	; 0x1142 <__divmodhi4>
				d3=TWAT%10;
				d2 += 10;
     e2a:	0a 96       	adiw	r24, 0x0a	; 10
     e2c:	90 93 b1 00 	sts	0x00B1, r25
     e30:	80 93 b0 00 	sts	0x00B0, r24
				if (d1 == 0) d1=21;
     e34:	ef 2b       	or	r30, r31
     e36:	09 f0       	breq	.+2      	; 0xe3a <main+0x2c0>
     e38:	45 c0       	rjmp	.+138    	; 0xec4 <main+0x34a>
     e3a:	f0 92 93 00 	sts	0x0093, r15
     e3e:	e0 92 92 00 	sts	0x0092, r14
     e42:	40 c0       	rjmp	.+128    	; 0xec4 <main+0x34a>
			}
		break;
		case 2:
			d1 = 0;
     e44:	10 92 93 00 	sts	0x0093, r1
     e48:	10 92 92 00 	sts	0x0092, r1
			if (VALVE==0) 
     e4c:	80 91 d2 00 	lds	r24, 0x00D2
     e50:	81 11       	cpse	r24, r1
     e52:	09 c0       	rjmp	.+18     	; 0xe66 <main+0x2ec>
				{
					d2 = 29;
     e54:	70 92 b1 00 	sts	0x00B1, r7
     e58:	60 92 b0 00 	sts	0x00B0, r6
					d3 = 29;
     e5c:	70 92 d8 00 	sts	0x00D8, r7
     e60:	60 92 d7 00 	sts	0x00D7, r6
     e64:	2f c0       	rjmp	.+94     	; 0xec4 <main+0x34a>
				}
			else
				{
					d2 = 28;
     e66:	2c e1       	ldi	r18, 0x1C	; 28
     e68:	30 e0       	ldi	r19, 0x00	; 0
     e6a:	30 93 b1 00 	sts	0x00B1, r19
     e6e:	20 93 b0 00 	sts	0x00B0, r18
					d3 = 21;
     e72:	f0 92 d8 00 	sts	0x00D8, r15
     e76:	e0 92 d7 00 	sts	0x00D7, r14
     e7a:	24 c0       	rjmp	.+72     	; 0xec4 <main+0x34a>
				}
		break;
		case 3:
			d1=SETPOINT/10;
     e7c:	20 91 80 00 	lds	r18, 0x0080
     e80:	3d ec       	ldi	r19, 0xCD	; 205
     e82:	23 9f       	mul	r18, r19
     e84:	31 2d       	mov	r19, r1
     e86:	11 24       	eor	r1, r1
     e88:	36 95       	lsr	r19
     e8a:	36 95       	lsr	r19
     e8c:	36 95       	lsr	r19
     e8e:	83 2f       	mov	r24, r19
     e90:	90 e0       	ldi	r25, 0x00	; 0
     e92:	90 93 93 00 	sts	0x0093, r25
     e96:	80 93 92 00 	sts	0x0092, r24
			d2=SETPOINT%10;
     e9a:	33 0f       	add	r19, r19
     e9c:	43 2f       	mov	r20, r19
     e9e:	44 0f       	add	r20, r20
     ea0:	44 0f       	add	r20, r20
     ea2:	34 0f       	add	r19, r20
     ea4:	23 1b       	sub	r18, r19
     ea6:	30 e0       	ldi	r19, 0x00	; 0
     ea8:	30 93 b1 00 	sts	0x00B1, r19
     eac:	20 93 b0 00 	sts	0x00B0, r18
			if (d1 == 0) d1=21;
     eb0:	89 2b       	or	r24, r25
     eb2:	21 f4       	brne	.+8      	; 0xebc <main+0x342>
     eb4:	f0 92 93 00 	sts	0x0093, r15
     eb8:	e0 92 92 00 	sts	0x0092, r14
			d3=26;
     ebc:	50 92 d8 00 	sts	0x00D8, r5
     ec0:	40 92 d7 00 	sts	0x00D7, r4
		break;		
	}
	asm ("CLI");
     ec4:	f8 94       	cli
			Disp1=Dig[d1];
     ec6:	e0 91 92 00 	lds	r30, 0x0092
     eca:	f0 91 93 00 	lds	r31, 0x0093
     ece:	ee 54       	subi	r30, 0x4E	; 78
     ed0:	ff 4f       	sbci	r31, 0xFF	; 255
     ed2:	80 81       	ld	r24, Z
     ed4:	80 93 ae 00 	sts	0x00AE, r24
			Disp2=Dig[d2];
     ed8:	e0 91 b0 00 	lds	r30, 0x00B0
     edc:	f0 91 b1 00 	lds	r31, 0x00B1
     ee0:	ee 54       	subi	r30, 0x4E	; 78
     ee2:	ff 4f       	sbci	r31, 0xFF	; 255
     ee4:	80 81       	ld	r24, Z
     ee6:	80 93 8e 00 	sts	0x008E, r24
			Disp3=Dig[d3];
     eea:	e0 91 d7 00 	lds	r30, 0x00D7
     eee:	f0 91 d8 00 	lds	r31, 0x00D8
     ef2:	ee 54       	subi	r30, 0x4E	; 78
     ef4:	ff 4f       	sbci	r31, 0xFF	; 255
     ef6:	80 81       	ld	r24, Z
     ef8:	80 93 d6 00 	sts	0x00D6, r24
	asm ("SEI");
     efc:	78 94       	sei
	  
   
    //------------------------------------------------------
    
	
	if (SPEED != SPEEDM)
     efe:	20 91 af 00 	lds	r18, 0x00AF
     f02:	80 91 d0 00 	lds	r24, 0x00D0
     f06:	82 17       	cp	r24, r18
     f08:	b1 f1       	breq	.+108    	; 0xf76 <main+0x3fc>
	{
		if (speed_timer>=5000 && speed_timer_started && (PORTD&0b00011100)==0)
     f0a:	80 91 78 00 	lds	r24, 0x0078
     f0e:	90 91 79 00 	lds	r25, 0x0079
     f12:	a0 91 7a 00 	lds	r26, 0x007A
     f16:	b0 91 7b 00 	lds	r27, 0x007B
     f1a:	88 38       	cpi	r24, 0x88	; 136
     f1c:	93 41       	sbci	r25, 0x13	; 19
     f1e:	a1 05       	cpc	r26, r1
     f20:	b1 05       	cpc	r27, r1
     f22:	f8 f0       	brcs	.+62     	; 0xf62 <main+0x3e8>
     f24:	80 91 77 00 	lds	r24, 0x0077
     f28:	88 23       	and	r24, r24
     f2a:	f9 f0       	breq	.+62     	; 0xf6a <main+0x3f0>
     f2c:	82 b3       	in	r24, 0x12	; 18
     f2e:	8c 71       	andi	r24, 0x1C	; 28
     f30:	11 f5       	brne	.+68     	; 0xf76 <main+0x3fc>
		{
			SPEED = SPEEDM;
     f32:	20 93 d0 00 	sts	0x00D0, r18
			speed_timer = 0;
     f36:	10 92 78 00 	sts	0x0078, r1
     f3a:	10 92 79 00 	sts	0x0079, r1
     f3e:	10 92 7a 00 	sts	0x007A, r1
     f42:	10 92 7b 00 	sts	0x007B, r1
			speed_timer_started = 0;
     f46:	10 92 77 00 	sts	0x0077, r1
			if (SPEED==1)
     f4a:	21 30       	cpi	r18, 0x01	; 1
     f4c:	11 f4       	brne	.+4      	; 0xf52 <main+0x3d8>
			{
				PORTD|=4;
     f4e:	92 9a       	sbi	0x12, 2	; 18
     f50:	12 c0       	rjmp	.+36     	; 0xf76 <main+0x3fc>
			}
			else if (SPEED==2)
     f52:	22 30       	cpi	r18, 0x02	; 2
     f54:	11 f4       	brne	.+4      	; 0xf5a <main+0x3e0>
			{
				PORTD|=8;
     f56:	93 9a       	sbi	0x12, 3	; 18
     f58:	0e c0       	rjmp	.+28     	; 0xf76 <main+0x3fc>
			}
			else if (SPEED>=3)
     f5a:	23 30       	cpi	r18, 0x03	; 3
     f5c:	60 f0       	brcs	.+24     	; 0xf76 <main+0x3fc>
			{
				PORTD|=16;
     f5e:	94 9a       	sbi	0x12, 4	; 18
     f60:	0a c0       	rjmp	.+20     	; 0xf76 <main+0x3fc>
			}
		}
		else if (!speed_timer_started)
     f62:	80 91 77 00 	lds	r24, 0x0077
     f66:	81 11       	cpse	r24, r1
     f68:	06 c0       	rjmp	.+12     	; 0xf76 <main+0x3fc>
		{
			PORTD&=0b11100011;
     f6a:	82 b3       	in	r24, 0x12	; 18
     f6c:	83 7e       	andi	r24, 0xE3	; 227
     f6e:	82 bb       	out	0x12, r24	; 18
			speed_timer_started = 1;
     f70:	81 e0       	ldi	r24, 0x01	; 1
     f72:	80 93 77 00 	sts	0x0077, r24
		}
	}
	
	if (SETPOINT != SETPOINTm)
     f76:	80 91 80 00 	lds	r24, 0x0080
     f7a:	60 91 90 00 	lds	r22, 0x0090
     f7e:	86 17       	cp	r24, r22
     f80:	39 f0       	breq	.+14     	; 0xf90 <main+0x416>
	{
		SETPOINT = SETPOINTm;
     f82:	60 93 80 00 	sts	0x0080, r22
		Write_EEPROM (300,SETPOINT);
     f86:	8c e2       	ldi	r24, 0x2C	; 44
     f88:	91 e0       	ldi	r25, 0x01	; 1
     f8a:	0e 94 51 01 	call	0x2a2	; 0x2a2 <Write_EEPROM>
     f8e:	0b c0       	rjmp	.+22     	; 0xfa6 <main+0x42c>
	}
	else if (SETPOINT == 255)
     f90:	8f 3f       	cpi	r24, 0xFF	; 255
     f92:	49 f4       	brne	.+18     	; 0xfa6 <main+0x42c>
	{
		SETPOINT = 0;
     f94:	10 92 80 00 	sts	0x0080, r1
		SETPOINTm = SETPOINT;
     f98:	10 92 90 00 	sts	0x0090, r1
		Write_EEPROM (300,SETPOINT);
     f9c:	60 e0       	ldi	r22, 0x00	; 0
     f9e:	8c e2       	ldi	r24, 0x2C	; 44
     fa0:	91 e0       	ldi	r25, 0x01	; 1
     fa2:	0e 94 51 01 	call	0x2a2	; 0x2a2 <Write_EEPROM>
	}
    
    if (SETPOINT == 0) VALVE = VALVEM;
     fa6:	20 91 80 00 	lds	r18, 0x0080
     faa:	21 11       	cpse	r18, r1
     fac:	07 c0       	rjmp	.+14     	; 0xfbc <main+0x442>
     fae:	80 91 8f 00 	lds	r24, 0x008F
     fb2:	80 93 d2 00 	sts	0x00D2, r24
			else VALVE = 0;
		}
		else VALVE = 0;
	}
	
	if (VALVE == 0) PORTD&=~(1<<PIND5);
     fb6:	81 11       	cpse	r24, r1
     fb8:	1b c0       	rjmp	.+54     	; 0xff0 <main+0x476>
     fba:	18 c0       	rjmp	.+48     	; 0xfec <main+0x472>
	}
    
    if (SETPOINT == 0) VALVE = VALVEM;
    else
	{
		if (SPEED>0)
     fbc:	80 91 d0 00 	lds	r24, 0x00D0
     fc0:	88 23       	and	r24, r24
     fc2:	91 f0       	breq	.+36     	; 0xfe8 <main+0x46e>
		{
			if (SETPOINT>(TREG/10)) VALVE = 1;
     fc4:	30 e0       	ldi	r19, 0x00	; 0
     fc6:	80 91 62 00 	lds	r24, 0x0062
     fca:	90 91 63 00 	lds	r25, 0x0063
     fce:	b8 01       	movw	r22, r16
     fd0:	0e 94 a1 08 	call	0x1142	; 0x1142 <__divmodhi4>
     fd4:	62 17       	cp	r22, r18
     fd6:	73 07       	cpc	r23, r19
     fd8:	24 f4       	brge	.+8      	; 0xfe2 <main+0x468>
     fda:	81 e0       	ldi	r24, 0x01	; 1
     fdc:	80 93 d2 00 	sts	0x00D2, r24
     fe0:	07 c0       	rjmp	.+14     	; 0xff0 <main+0x476>
			else VALVE = 0;
     fe2:	10 92 d2 00 	sts	0x00D2, r1
     fe6:	02 c0       	rjmp	.+4      	; 0xfec <main+0x472>
		}
		else VALVE = 0;
     fe8:	10 92 d2 00 	sts	0x00D2, r1
	}
	
	if (VALVE == 0) PORTD&=~(1<<PIND5);
     fec:	95 98       	cbi	0x12, 5	; 18
     fee:	07 ce       	rjmp	.-1010   	; 0xbfe <main+0x84>
	else PORTD|=(1<<PIND5);
     ff0:	95 9a       	sbi	0x12, 5	; 18
     ff2:	05 ce       	rjmp	.-1014   	; 0xbfe <main+0x84>

00000ff4 <OWI_Init>:
 *
 *  \param  pins    A bitmask of the buses to initialize.
 */
void OWI_Init(unsigned char pins)
{
    OWI_RELEASE_BUS(pins);
     ff4:	97 b3       	in	r25, 0x17	; 23
     ff6:	80 95       	com	r24
     ff8:	98 23       	and	r25, r24
     ffa:	97 bb       	out	0x17, r25	; 23
     ffc:	98 b3       	in	r25, 0x18	; 24
     ffe:	89 23       	and	r24, r25
    1000:	88 bb       	out	0x18, r24	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1002:	88 eb       	ldi	r24, 0xB8	; 184
    1004:	92 e0       	ldi	r25, 0x02	; 2
    1006:	01 97       	sbiw	r24, 0x01	; 1
    1008:	f1 f7       	brne	.-4      	; 0x1006 <OWI_Init+0x12>
    100a:	00 c0       	rjmp	.+0      	; 0x100c <OWI_Init+0x18>
    100c:	00 00       	nop
    100e:	08 95       	ret

00001010 <OWI_WriteBit1>:
    // Disable interrupts.
    //intState = __save_interrupt();
   // __disable_interrupt();
    
    // Drive bus low and delay.
    OWI_PULL_BUS_LOW(pins);
    1010:	97 b3       	in	r25, 0x17	; 23
    1012:	98 2b       	or	r25, r24
    1014:	97 bb       	out	0x17, r25	; 23
    1016:	98 b3       	in	r25, 0x18	; 24
    1018:	80 95       	com	r24
    101a:	98 23       	and	r25, r24
    101c:	98 bb       	out	0x18, r25	; 24
    101e:	95 e0       	ldi	r25, 0x05	; 5
    1020:	9a 95       	dec	r25
    1022:	f1 f7       	brne	.-4      	; 0x1020 <OWI_WriteBit1+0x10>
    1024:	00 00       	nop
    __delay_cycles(OWI_DELAY_A_STD_MODE);
            
    // Release bus and delay.
    OWI_RELEASE_BUS(pins);
    1026:	97 b3       	in	r25, 0x17	; 23
    1028:	98 23       	and	r25, r24
    102a:	97 bb       	out	0x17, r25	; 23
    102c:	98 b3       	in	r25, 0x18	; 24
    102e:	89 23       	and	r24, r25
    1030:	88 bb       	out	0x18, r24	; 24
    1032:	86 e5       	ldi	r24, 0x56	; 86
    1034:	8a 95       	dec	r24
    1036:	f1 f7       	brne	.-4      	; 0x1034 <OWI_WriteBit1+0x24>
    1038:	00 c0       	rjmp	.+0      	; 0x103a <OWI_WriteBit1+0x2a>
    103a:	08 95       	ret

0000103c <OWI_WriteBit0>:
    // Disable interrupts.
    //intState = __save_interrupt();
    //__disable_interrupt();
    
    // Drive bus low and delay.
    OWI_PULL_BUS_LOW(pins);
    103c:	97 b3       	in	r25, 0x17	; 23
    103e:	98 2b       	or	r25, r24
    1040:	97 bb       	out	0x17, r25	; 23
    1042:	98 b3       	in	r25, 0x18	; 24
    1044:	80 95       	com	r24
    1046:	98 23       	and	r25, r24
    1048:	98 bb       	out	0x18, r25	; 24
    104a:	ec ee       	ldi	r30, 0xEC	; 236
    104c:	f0 e0       	ldi	r31, 0x00	; 0
    104e:	31 97       	sbiw	r30, 0x01	; 1
    1050:	f1 f7       	brne	.-4      	; 0x104e <OWI_WriteBit0+0x12>
    1052:	00 c0       	rjmp	.+0      	; 0x1054 <OWI_WriteBit0+0x18>
    1054:	00 00       	nop
    __delay_cycles(OWI_DELAY_C_STD_MODE);
    
    // Release bus and delay.
    OWI_RELEASE_BUS(pins);
    1056:	97 b3       	in	r25, 0x17	; 23
    1058:	98 23       	and	r25, r24
    105a:	97 bb       	out	0x17, r25	; 23
    105c:	98 b3       	in	r25, 0x18	; 24
    105e:	89 23       	and	r24, r25
    1060:	88 bb       	out	0x18, r24	; 24
    1062:	fc e0       	ldi	r31, 0x0C	; 12
    1064:	fa 95       	dec	r31
    1066:	f1 f7       	brne	.-4      	; 0x1064 <OWI_WriteBit0+0x28>
    1068:	08 95       	ret

0000106a <OWI_ReadBit>:
    // Disable interrupts.
    //intState = __save_interrupt();
    //__disable_interrupt();
    
    // Drive bus low and delay.
    OWI_PULL_BUS_LOW(pins);
    106a:	97 b3       	in	r25, 0x17	; 23
    106c:	98 2b       	or	r25, r24
    106e:	97 bb       	out	0x17, r25	; 23
    1070:	28 b3       	in	r18, 0x18	; 24
    1072:	98 2f       	mov	r25, r24
    1074:	90 95       	com	r25
    1076:	29 23       	and	r18, r25
    1078:	28 bb       	out	0x18, r18	; 24
    107a:	25 e0       	ldi	r18, 0x05	; 5
    107c:	2a 95       	dec	r18
    107e:	f1 f7       	brne	.-4      	; 0x107c <OWI_ReadBit+0x12>
    1080:	00 00       	nop
    __delay_cycles(OWI_DELAY_A_STD_MODE);
    
    // Release bus and delay.
    OWI_RELEASE_BUS(pins);
    1082:	27 b3       	in	r18, 0x17	; 23
    1084:	29 23       	and	r18, r25
    1086:	27 bb       	out	0x17, r18	; 23
    1088:	28 b3       	in	r18, 0x18	; 24
    108a:	92 23       	and	r25, r18
    108c:	98 bb       	out	0x18, r25	; 24
    108e:	99 e0       	ldi	r25, 0x09	; 9
    1090:	9a 95       	dec	r25
    1092:	f1 f7       	brne	.-4      	; 0x1090 <OWI_ReadBit+0x26>
    1094:	00 00       	nop
    __delay_cycles(OWI_DELAY_E_STD_MODE);
    
    // Sample bus and delay.
    bitsRead = OWI_PIN & pins;
    1096:	96 b3       	in	r25, 0x16	; 22
    1098:	29 e4       	ldi	r18, 0x49	; 73
    109a:	2a 95       	dec	r18
    109c:	f1 f7       	brne	.-4      	; 0x109a <OWI_ReadBit+0x30>
    109e:	00 00       	nop
    
    // Restore interrupts.
    //__restore_interrupt(intState);
    
    return bitsRead;
}
    10a0:	89 23       	and	r24, r25
    10a2:	08 95       	ret

000010a4 <OWI_DetectPresence>:
    // Disable interrupts.
    //intState = __save_interrupt();
    //__disable_interrupt();
    
    // Drive bus low and delay.
    OWI_PULL_BUS_LOW(pins);
    10a4:	97 b3       	in	r25, 0x17	; 23
    10a6:	98 2b       	or	r25, r24
    10a8:	97 bb       	out	0x17, r25	; 23
    10aa:	28 b3       	in	r18, 0x18	; 24
    10ac:	98 2f       	mov	r25, r24
    10ae:	90 95       	com	r25
    10b0:	29 23       	and	r18, r25
    10b2:	28 bb       	out	0x18, r18	; 24
    10b4:	e8 eb       	ldi	r30, 0xB8	; 184
    10b6:	f2 e0       	ldi	r31, 0x02	; 2
    10b8:	31 97       	sbiw	r30, 0x01	; 1
    10ba:	f1 f7       	brne	.-4      	; 0x10b8 <OWI_DetectPresence+0x14>
    10bc:	00 c0       	rjmp	.+0      	; 0x10be <OWI_DetectPresence+0x1a>
    10be:	00 00       	nop
    __delay_cycles(OWI_DELAY_H_STD_MODE);
    
    // Release bus and delay.
    OWI_RELEASE_BUS(pins);
    10c0:	27 b3       	in	r18, 0x17	; 23
    10c2:	29 23       	and	r18, r25
    10c4:	27 bb       	out	0x17, r18	; 23
    10c6:	28 b3       	in	r18, 0x18	; 24
    10c8:	92 23       	and	r25, r18
    10ca:	98 bb       	out	0x18, r25	; 24
    10cc:	f0 e6       	ldi	r31, 0x60	; 96
    10ce:	fa 95       	dec	r31
    10d0:	f1 f7       	brne	.-4      	; 0x10ce <OWI_DetectPresence+0x2a>
    __delay_cycles(OWI_DELAY_I_STD_MODE);
    
    // Sample bus to detect presence signal and delay.
    presenceDetected = ((~OWI_PIN) & pins);
    10d2:	96 b3       	in	r25, 0x16	; 22
    10d4:	e0 ea       	ldi	r30, 0xA0	; 160
    10d6:	f1 e0       	ldi	r31, 0x01	; 1
    10d8:	31 97       	sbiw	r30, 0x01	; 1
    10da:	f1 f7       	brne	.-4      	; 0x10d8 <OWI_DetectPresence+0x34>
    10dc:	00 c0       	rjmp	.+0      	; 0x10de <OWI_DetectPresence+0x3a>
    10de:	00 00       	nop
    10e0:	90 95       	com	r25
    
    // Restore interrupts.
    //__restore_interrupt(intState);
    
    return presenceDetected;
}
    10e2:	89 23       	and	r24, r25
    10e4:	08 95       	ret

000010e6 <OWI_SendByte>:
 *  \param  data    The data to send on the bus(es).
 *  
 *  \param  pins    A bitmask of the buses to send the data to.
 */
void OWI_SendByte(unsigned char data, unsigned char pin)
{
    10e6:	1f 93       	push	r17
    10e8:	cf 93       	push	r28
    10ea:	df 93       	push	r29
    10ec:	d8 2f       	mov	r29, r24
    10ee:	16 2f       	mov	r17, r22
    10f0:	c8 e0       	ldi	r28, 0x08	; 8
    for (i = 0; i < 8; i++)
    {
        // Determine if lsb is '0' or '1' and transmit corresponding
        // waveform on the bus.
        temp = data & 0x01;
        if (temp)
    10f2:	d0 ff       	sbrs	r29, 0
    10f4:	04 c0       	rjmp	.+8      	; 0x10fe <OWI_SendByte+0x18>
        {
            OWI_WriteBit1(pin);
    10f6:	81 2f       	mov	r24, r17
    10f8:	0e 94 08 08 	call	0x1010	; 0x1010 <OWI_WriteBit1>
    10fc:	03 c0       	rjmp	.+6      	; 0x1104 <OWI_SendByte+0x1e>
        }
        else
        {
            OWI_WriteBit0(pin);
    10fe:	81 2f       	mov	r24, r17
    1100:	0e 94 1e 08 	call	0x103c	; 0x103c <OWI_WriteBit0>
        }
        // Right shift the data to get next bit.
        data >>= 1;
    1104:	d6 95       	lsr	r29
    1106:	c1 50       	subi	r28, 0x01	; 1
{
    unsigned char temp;
    unsigned char i;
    
    // Do once for each bit
    for (i = 0; i < 8; i++)
    1108:	a1 f7       	brne	.-24     	; 0x10f2 <OWI_SendByte+0xc>
        }
        // Right shift the data to get next bit.
        data >>= 1;
    }   

}
    110a:	df 91       	pop	r29
    110c:	cf 91       	pop	r28
    110e:	1f 91       	pop	r17
    1110:	08 95       	ret

00001112 <OWI_ReceiveByte>:
 *  \param  pin     A bitmask of the bus to read from.
 *  
 *  \return     The byte read from the bus.
 */
unsigned char OWI_ReceiveByte(unsigned char pin)
{
    1112:	1f 93       	push	r17
    1114:	cf 93       	push	r28
    1116:	df 93       	push	r29
    1118:	18 2f       	mov	r17, r24
    111a:	d8 e0       	ldi	r29, 0x08	; 8
    unsigned char data;
    unsigned char i;

    // Clear the temporary input variable.
    data = 0x00;
    111c:	c0 e0       	ldi	r28, 0x00	; 0
    
    // Do once for each bit
    for (i = 0; i < 8; i++)
    {
        // Shift temporary input variable right.
        data >>= 1;
    111e:	c6 95       	lsr	r28
        // Set the msb if a '1' value is read from the bus.
        // Leave as it is ('0') else.
        if (OWI_ReadBit(pin))
    1120:	81 2f       	mov	r24, r17
    1122:	0e 94 35 08 	call	0x106a	; 0x106a <OWI_ReadBit>
    1126:	81 11       	cpse	r24, r1
        {
            // Set msb
            data |= 0x80;
    1128:	c0 68       	ori	r28, 0x80	; 128
    112a:	d1 50       	subi	r29, 0x01	; 1

    // Clear the temporary input variable.
    data = 0x00;
    
    // Do once for each bit
    for (i = 0; i < 8; i++)
    112c:	c1 f7       	brne	.-16     	; 0x111e <OWI_ReceiveByte+0xc>
            // Set msb
            data |= 0x80;
        }
    }
    return data;
}
    112e:	8c 2f       	mov	r24, r28
    1130:	df 91       	pop	r29
    1132:	cf 91       	pop	r28
    1134:	1f 91       	pop	r17
    1136:	08 95       	ret

00001138 <OWI_SkipRom>:
 *  \param  pins    A bitmask of the buses to send the SKIP ROM command to.
 */
void OWI_SkipRom(unsigned char pin)
{
    // Send the SKIP ROM command on the bus.
    OWI_SendByte(OWI_ROM_SKIP, pin);
    1138:	68 2f       	mov	r22, r24
    113a:	8c ec       	ldi	r24, 0xCC	; 204
    113c:	0e 94 73 08 	call	0x10e6	; 0x10e6 <OWI_SendByte>
    1140:	08 95       	ret

00001142 <__divmodhi4>:
    1142:	97 fb       	bst	r25, 7
    1144:	07 2e       	mov	r0, r23
    1146:	16 f4       	brtc	.+4      	; 0x114c <__divmodhi4+0xa>
    1148:	00 94       	com	r0
    114a:	07 d0       	rcall	.+14     	; 0x115a <__divmodhi4_neg1>
    114c:	77 fd       	sbrc	r23, 7
    114e:	09 d0       	rcall	.+18     	; 0x1162 <__divmodhi4_neg2>
    1150:	0e 94 bb 08 	call	0x1176	; 0x1176 <__udivmodhi4>
    1154:	07 fc       	sbrc	r0, 7
    1156:	05 d0       	rcall	.+10     	; 0x1162 <__divmodhi4_neg2>
    1158:	3e f4       	brtc	.+14     	; 0x1168 <__divmodhi4_exit>

0000115a <__divmodhi4_neg1>:
    115a:	90 95       	com	r25
    115c:	81 95       	neg	r24
    115e:	9f 4f       	sbci	r25, 0xFF	; 255
    1160:	08 95       	ret

00001162 <__divmodhi4_neg2>:
    1162:	70 95       	com	r23
    1164:	61 95       	neg	r22
    1166:	7f 4f       	sbci	r23, 0xFF	; 255

00001168 <__divmodhi4_exit>:
    1168:	08 95       	ret

0000116a <__tablejump2__>:
    116a:	ee 0f       	add	r30, r30
    116c:	ff 1f       	adc	r31, r31

0000116e <__tablejump__>:
    116e:	05 90       	lpm	r0, Z+
    1170:	f4 91       	lpm	r31, Z
    1172:	e0 2d       	mov	r30, r0
    1174:	09 94       	ijmp

00001176 <__udivmodhi4>:
    1176:	aa 1b       	sub	r26, r26
    1178:	bb 1b       	sub	r27, r27
    117a:	51 e1       	ldi	r21, 0x11	; 17
    117c:	07 c0       	rjmp	.+14     	; 0x118c <__udivmodhi4_ep>

0000117e <__udivmodhi4_loop>:
    117e:	aa 1f       	adc	r26, r26
    1180:	bb 1f       	adc	r27, r27
    1182:	a6 17       	cp	r26, r22
    1184:	b7 07       	cpc	r27, r23
    1186:	10 f0       	brcs	.+4      	; 0x118c <__udivmodhi4_ep>
    1188:	a6 1b       	sub	r26, r22
    118a:	b7 0b       	sbc	r27, r23

0000118c <__udivmodhi4_ep>:
    118c:	88 1f       	adc	r24, r24
    118e:	99 1f       	adc	r25, r25
    1190:	5a 95       	dec	r21
    1192:	a9 f7       	brne	.-22     	; 0x117e <__udivmodhi4_loop>
    1194:	80 95       	com	r24
    1196:	90 95       	com	r25
    1198:	bc 01       	movw	r22, r24
    119a:	cd 01       	movw	r24, r26
    119c:	08 95       	ret

0000119e <_exit>:
    119e:	f8 94       	cli

000011a0 <__stop_program>:
    11a0:	ff cf       	rjmp	.-2      	; 0x11a0 <__stop_program>
