Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: lab10_kjb5568_rjl5336.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab10_kjb5568_rjl5336.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab10_kjb5568_rjl5336"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : lab10_kjb5568_rjl5336
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab10\kjb5568_rjl5336_library\FullAdder.vhd" into library kjb5568_rjl5336_library
Parsing entity <FullAdder>.
Parsing architecture <Dataflow> of entity <fulladder>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab10\kjb5568_rjl5336_library\rippe_carry_adder.vhd" into library kjb5568_rjl5336_library
Parsing entity <Ripple_Carry_Adder>.
Parsing architecture <Structural> of entity <ripple_carry_adder>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab10\kjb5568_rjl5336_library\kjb5568_rjl5336_components.vhd" into library kjb5568_rjl5336_library
Parsing package <kjb5568_rjl5336_Components>.
Parsing package body <kjb5568_rjl5336_Components>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab10\kjb5568_rjl5336_library\CompareGRT.vhd" into library kjb5568_rjl5336_library
Parsing entity <CompareGRT>.
Parsing architecture <structural> of entity <comparegrt>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab10\lab10_kjb5568_rjl5336\BCD_Adder_slice.vhd" into library work
Parsing entity <BCD_Adder_slice>.
Parsing architecture <Behavioral> of entity <bcd_adder_slice>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab10\kjb5568_rjl5336_library\hextosevenseg.vhd" into library kjb5568_rjl5336_library
Parsing entity <hextosevenseg>.
Parsing architecture <structural> of entity <hextosevenseg>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab10\kjb5568_rjl5336_library\Counter_nbit.vhd" into library kjb5568_rjl5336_library
Parsing entity <Counter_nbit>.
Parsing architecture <Behavioral> of entity <counter_nbit>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab10\lab10_kjb5568_rjl5336\BCD_Adder.vhd" into library work
Parsing entity <BCD_Adder>.
Parsing architecture <Behavioral> of entity <bcd_adder>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab10\kjb5568_rjl5336_library\Reg_nbit.vhd" into library kjb5568_rjl5336_library
Parsing entity <Reg_nbit>.
Parsing architecture <Behavioral> of entity <reg_nbit>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab10\kjb5568_rjl5336_library\pulse_gen.vhd" into library kjb5568_rjl5336_library
Parsing entity <pulse_gen>.
Parsing architecture <Behavioral> of entity <pulse_gen>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab10\kjb5568_rjl5336_library\numeric_display.vhd" into library kjb5568_rjl5336_library
Parsing entity <WordTo8dig7seg>.
Parsing architecture <Behavioral> of entity <wordto8dig7seg>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab10\lab10_kjb5568_rjl5336\lab10_kjb5568_rjl5336.vhd" into library work
Parsing entity <lab10_kjb5568_rjl5336>.
Parsing architecture <Behavioral> of entity <lab10_kjb5568_rjl5336>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lab10_kjb5568_rjl5336> (architecture <Behavioral>) from library <work>.

Elaborating entity <pulse_gen> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <Reg_nbit> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <BCD_Adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <BCD_Adder_slice> (architecture <Behavioral>) from library <work>.

Elaborating entity <Ripple_Carry_Adder> (architecture <Structural>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <FullAdder> (architecture <Dataflow>) from library <kjb5568_rjl5336_library>.

Elaborating entity <CompareGRT> (architecture <structural>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <WordTo8dig7seg> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <Counter_nbit> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <hextosevenseg> (architecture <structural>) from library <kjb5568_rjl5336_library>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab10_kjb5568_rjl5336>.
    Related source file is "C:\Users\Kevin\Desktop\Lab10\lab10_kjb5568_rjl5336\lab10_kjb5568_rjl5336.vhd".
    Summary:
	inferred   4 Multiplexer(s).
Unit <lab10_kjb5568_rjl5336> synthesized.

Synthesizing Unit <pulse_gen>.
    Related source file is "C:\Users\Kevin\Desktop\Lab10\kjb5568_rjl5336_library\pulse_gen.vhd".
        n = 16
        maxCount = 50000
    Found 16-bit register for signal <count>.
    Found 16-bit adder for signal <count[15]_count[15]_mux_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <pulse_gen> synthesized.

Synthesizing Unit <Reg_nbit>.
    Related source file is "C:\Users\Kevin\Desktop\Lab10\kjb5568_rjl5336_library\Reg_nbit.vhd".
        n = 16
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Reg_nbit> synthesized.

Synthesizing Unit <BCD_Adder>.
    Related source file is "C:\Users\Kevin\Desktop\Lab10\lab10_kjb5568_rjl5336\BCD_Adder.vhd".
    Summary:
	no macro.
Unit <BCD_Adder> synthesized.

Synthesizing Unit <BCD_Adder_slice>.
    Related source file is "C:\Users\Kevin\Desktop\Lab10\lab10_kjb5568_rjl5336\BCD_Adder_slice.vhd".
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\Lab10\lab10_kjb5568_rjl5336\BCD_Adder_slice.vhd" line 62: Output port <C_out> of the instance <correction_adder> is unconnected or connected to loadless signal.
    Summary:
	inferred   5 Multiplexer(s).
Unit <BCD_Adder_slice> synthesized.

Synthesizing Unit <Ripple_Carry_Adder>.
    Related source file is "C:\Users\Kevin\Desktop\Lab10\kjb5568_rjl5336_library\rippe_carry_adder.vhd".
        n = 4
    Summary:
	no macro.
Unit <Ripple_Carry_Adder> synthesized.

Synthesizing Unit <FullAdder>.
    Related source file is "C:\Users\Kevin\Desktop\Lab10\kjb5568_rjl5336_library\FullAdder.vhd".
    Summary:
Unit <FullAdder> synthesized.

Synthesizing Unit <CompareGRT>.
    Related source file is "C:\Users\Kevin\Desktop\Lab10\kjb5568_rjl5336_library\CompareGRT.vhd".
        n = 5
    Found 5-bit comparator greater for signal <OUTPUT> created at line 36
    Summary:
	inferred   1 Comparator(s).
Unit <CompareGRT> synthesized.

Synthesizing Unit <WordTo8dig7seg>.
    Related source file is "C:\Users\Kevin\Desktop\Lab10\kjb5568_rjl5336_library\numeric_display.vhd".
    Found 4-bit 8-to-1 multiplexer for signal <w2h> created at line 39.
    Summary:
	inferred   8 Multiplexer(s).
Unit <WordTo8dig7seg> synthesized.

Synthesizing Unit <Counter_nbit>.
    Related source file is "C:\Users\Kevin\Desktop\Lab10\kjb5568_rjl5336_library\Counter_nbit.vhd".
        n = 3
    Found 3-bit register for signal <count>.
    Found 3-bit adder for signal <count[2]_GND_22_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <Counter_nbit> synthesized.

Synthesizing Unit <hextosevenseg>.
    Related source file is "C:\Users\Kevin\Desktop\Lab10\kjb5568_rjl5336_library\hextosevenseg.vhd".
    Found 16x7-bit Read Only RAM for signal <Segment>
    Summary:
	inferred   1 RAM(s).
Unit <hextosevenseg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 4
 16-bit register                                       : 3
 3-bit register                                        : 1
# Comparators                                          : 4
 5-bit comparator greater                              : 4
# Multiplexers                                         : 32
 1-bit 2-to-1 multiplexer                              : 8
 32-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 8
# Xors                                                 : 84
 1-bit xor2                                            : 84

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Counter_nbit>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter_nbit> synthesized (advanced).

Synthesizing (advanced) Unit <hextosevenseg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Segment> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Segment>       |          |
    -----------------------------------------------------------------------
Unit <hextosevenseg> synthesized (advanced).

Synthesizing (advanced) Unit <pulse_gen>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <pulse_gen> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 4
 5-bit comparator greater                              : 4
# Multiplexers                                         : 32
 1-bit 2-to-1 multiplexer                              : 8
 32-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 8
# Xors                                                 : 84
 1-bit xor2                                            : 84

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab10_kjb5568_rjl5336> ...

Optimizing unit <WordTo8dig7seg> ...

Optimizing unit <BCD_Adder_slice> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab10_kjb5568_rjl5336, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 51
 Flip-Flops                                            : 51

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab10_kjb5568_rjl5336.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 156
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 15
#      LUT2                        : 16
#      LUT3                        : 10
#      LUT4                        : 20
#      LUT5                        : 13
#      LUT6                        : 44
#      MUXCY                       : 15
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 51
#      FD                          : 16
#      FDRE                        : 35
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 52
#      IBUF                        : 21
#      OBUF                        : 31

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              51  out of  126800     0%  
 Number of Slice LUTs:                  119  out of  63400     0%  
    Number used as Logic:               119  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    126
   Number with an unused Flip Flop:      75  out of    126    59%  
   Number with an unused LUT:             7  out of    126     5%  
   Number of fully used LUT-FF pairs:    44  out of    126    34%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          53
 Number of bonded IOBs:                  53  out of    210    25%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 51    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.009ns (Maximum Frequency: 332.336MHz)
   Minimum input arrival time before clock: 0.637ns
   Maximum output required time after clock: 14.715ns
   Maximum combinational path delay: 14.524ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.009ns (frequency: 332.336MHz)
  Total number of paths / destination ports: 446 / 22
-------------------------------------------------------------------------
Delay:               3.009ns (Levels of Logic = 3)
  Source:            pulse_strobe/count_1 (FF)
  Destination:       pulse_strobe/count_12 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: pulse_strobe/count_1 to pulse_strobe/count_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.478   0.945  pulse_strobe/count_1 (pulse_strobe/count_1)
     LUT6:I0->O            3   0.124   0.550  pulse_strobe/clear<15>2 (pulse_strobe/clear<15>1)
     LUT6:I4->O           16   0.124   0.634  pulse_strobe/clear<15>3 (strobe)
     LUT2:I0->O            1   0.124   0.000  pulse_strobe/count_12_rstpot (pulse_strobe/count_12_rstpot)
     FD:D                      0.030          pulse_strobe/count_12
    ----------------------------------------
    Total                      3.009ns (0.880ns logic, 2.129ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.637ns (Levels of Logic = 1)
  Source:            BUTTON<2> (PAD)
  Destination:       store_B/Q_15 (FF)
  Destination Clock: CLK rising

  Data Path: BUTTON<2> to store_B/Q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.497  BUTTON_2_IBUF (BUTTON_2_IBUF)
     FDRE:CE                   0.139          store_B/Q_0
    ----------------------------------------
    Total                      0.637ns (0.140ns logic, 0.497ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 56129 / 15
-------------------------------------------------------------------------
Offset:              14.715ns (Levels of Logic = 18)
  Source:            store_B/Q_1 (FF)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      CLK rising

  Data Path: store_B/Q_1 to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.478   0.790  store_B/Q_1 (store_B/Q_1)
     LUT5:I1->O            3   0.124   0.730  Inst_BCD_Adder/Inst_BCD_Adder1/main_adder/genADDERS[1].FA0/C_out1 (Inst_BCD_Adder/Inst_BCD_Adder1/main_adder/carry<2>)
     LUT4:I1->O            1   0.124   0.716  Inst_BCD_Adder/Inst_BCD_Adder1/main_adder/genADDERS[2].FA0/C_out1 (Inst_BCD_Adder/Inst_BCD_Adder1/main_adder/carry<3>)
     LUT6:I3->O            6   0.124   0.569  Inst_BCD_Adder/Inst_BCD_Adder1/Mmux_cbo_int11 (Inst_BCD_Adder/cb_1)
     LUT6:I4->O            3   0.124   0.730  Inst_BCD_Adder/Inst_BCD_Adder2/main_adder/genADDERS[1].FA0/C_out1 (Inst_BCD_Adder/Inst_BCD_Adder2/main_adder/carry<2>)
     LUT4:I1->O            1   0.124   0.716  Inst_BCD_Adder/Inst_BCD_Adder2/main_adder/genADDERS[2].FA0/C_out1 (Inst_BCD_Adder/Inst_BCD_Adder2/main_adder/carry<3>)
     LUT6:I3->O            7   0.124   0.576  Inst_BCD_Adder/Inst_BCD_Adder2/Mmux_cbo_int11 (Inst_BCD_Adder/cb_2)
     LUT6:I4->O            3   0.124   0.730  Inst_BCD_Adder/Inst_BCD_Adder3/main_adder/genADDERS[1].FA0/C_out1 (Inst_BCD_Adder/Inst_BCD_Adder3/main_adder/carry<2>)
     LUT4:I1->O            1   0.124   0.716  Inst_BCD_Adder/Inst_BCD_Adder3/main_adder/genADDERS[2].FA0/C_out1 (Inst_BCD_Adder/Inst_BCD_Adder3/main_adder/carry<3>)
     LUT6:I3->O            7   0.124   0.576  Inst_BCD_Adder/Inst_BCD_Adder3/Mmux_cbo_int11 (Inst_BCD_Adder/cb_3)
     LUT6:I4->O            3   0.124   0.730  Inst_BCD_Adder/Inst_BCD_Adder4/main_adder/genADDERS[1].FA0/C_out1 (Inst_BCD_Adder/Inst_BCD_Adder4/main_adder/carry<2>)
     LUT4:I1->O            1   0.124   0.716  Inst_BCD_Adder/Inst_BCD_Adder4/main_adder/genADDERS[2].FA0/C_out1 (Inst_BCD_Adder/Inst_BCD_Adder4/main_adder/carry<3>)
     LUT6:I3->O            5   0.124   0.803  Inst_BCD_Adder/Inst_BCD_Adder4/Mmux_cbo_int11 (overflow)
     LUT5:I1->O            1   0.124   0.919  Mmux_display_word7_SW4 (N36)
     LUT6:I1->O            1   0.124   0.716  Mmux_display_word7 (display_word<15>)
     LUT6:I3->O            1   0.124   0.000  sevenseg/Mmux_w2h_43 (sevenseg/Mmux_w2h_43)
     MUXF7:I0->O           7   0.365   0.756  sevenseg/Mmux_w2h_2_f7_2 (sevenseg/w2h<3>)
     LUT4:I1->O            1   0.124   0.399  sevenseg/segment<1>1 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                     14.715ns (2.827ns logic, 11.888ns route)
                                       (19.2% logic, 80.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19141 / 27
-------------------------------------------------------------------------
Delay:               14.524ns (Levels of Logic = 19)
  Source:            BUTTON<1> (PAD)
  Destination:       SEGMENT<0> (PAD)

  Data Path: BUTTON<1> to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            54   0.001   1.076  BUTTON_1_IBUF (BUTTON_1_IBUF)
     LUT5:I0->O            3   0.124   0.730  Inst_BCD_Adder/Inst_BCD_Adder1/main_adder/genADDERS[1].FA0/C_out1 (Inst_BCD_Adder/Inst_BCD_Adder1/main_adder/carry<2>)
     LUT4:I1->O            1   0.124   0.716  Inst_BCD_Adder/Inst_BCD_Adder1/main_adder/genADDERS[2].FA0/C_out1 (Inst_BCD_Adder/Inst_BCD_Adder1/main_adder/carry<3>)
     LUT6:I3->O            6   0.124   0.569  Inst_BCD_Adder/Inst_BCD_Adder1/Mmux_cbo_int11 (Inst_BCD_Adder/cb_1)
     LUT6:I4->O            3   0.124   0.730  Inst_BCD_Adder/Inst_BCD_Adder2/main_adder/genADDERS[1].FA0/C_out1 (Inst_BCD_Adder/Inst_BCD_Adder2/main_adder/carry<2>)
     LUT4:I1->O            1   0.124   0.716  Inst_BCD_Adder/Inst_BCD_Adder2/main_adder/genADDERS[2].FA0/C_out1 (Inst_BCD_Adder/Inst_BCD_Adder2/main_adder/carry<3>)
     LUT6:I3->O            7   0.124   0.576  Inst_BCD_Adder/Inst_BCD_Adder2/Mmux_cbo_int11 (Inst_BCD_Adder/cb_2)
     LUT6:I4->O            3   0.124   0.730  Inst_BCD_Adder/Inst_BCD_Adder3/main_adder/genADDERS[1].FA0/C_out1 (Inst_BCD_Adder/Inst_BCD_Adder3/main_adder/carry<2>)
     LUT4:I1->O            1   0.124   0.716  Inst_BCD_Adder/Inst_BCD_Adder3/main_adder/genADDERS[2].FA0/C_out1 (Inst_BCD_Adder/Inst_BCD_Adder3/main_adder/carry<3>)
     LUT6:I3->O            7   0.124   0.576  Inst_BCD_Adder/Inst_BCD_Adder3/Mmux_cbo_int11 (Inst_BCD_Adder/cb_3)
     LUT6:I4->O            3   0.124   0.730  Inst_BCD_Adder/Inst_BCD_Adder4/main_adder/genADDERS[1].FA0/C_out1 (Inst_BCD_Adder/Inst_BCD_Adder4/main_adder/carry<2>)
     LUT4:I1->O            1   0.124   0.716  Inst_BCD_Adder/Inst_BCD_Adder4/main_adder/genADDERS[2].FA0/C_out1 (Inst_BCD_Adder/Inst_BCD_Adder4/main_adder/carry<3>)
     LUT6:I3->O            5   0.124   0.803  Inst_BCD_Adder/Inst_BCD_Adder4/Mmux_cbo_int11 (overflow)
     LUT5:I1->O            1   0.124   0.919  Mmux_display_word7_SW4 (N36)
     LUT6:I1->O            1   0.124   0.716  Mmux_display_word7 (display_word<15>)
     LUT6:I3->O            1   0.124   0.000  sevenseg/Mmux_w2h_43 (sevenseg/Mmux_w2h_43)
     MUXF7:I0->O           7   0.365   0.756  sevenseg/Mmux_w2h_2_f7_2 (sevenseg/w2h<3>)
     LUT4:I1->O            1   0.124   0.399  sevenseg/segment<1>1 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                     14.524ns (2.350ns logic, 12.174ns route)
                                       (16.2% logic, 83.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.009|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.79 secs
 
--> 

Total memory usage is 409548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

