
---------- Begin Simulation Statistics ----------
final_tick                               262106293000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 355646                       # Simulator instruction rate (inst/s)
host_mem_usage                                 731036                       # Number of bytes of host memory used
host_op_rate                                   355658                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   281.18                       # Real time elapsed on the host
host_tick_rate                              932169073                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003445                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.262106                       # Number of seconds simulated
sim_ticks                                262106293000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.530633                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596717                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599531                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               843                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599789                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                158                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             359                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              201                       # Number of indirect misses.
system.cpu.branchPred.lookups                  601793                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     556                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          114                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003445                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.621063                       # CPI: cycles per instruction
system.cpu.discardedOps                          2520                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49411425                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901031                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094307                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       144834589                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.381525                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        262106293                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006868     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900855     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095630     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003445                       # Class of committed instruction
system.cpu.tickCycles                       117271704                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1422652                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2911093                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           38                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1488105                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          252                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2976716                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            253                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 262106293000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                600                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1422319                       # Transaction distribution
system.membus.trans_dist::CleanEvict              333                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1487841                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1487841                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           600                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4399534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4399534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    186288640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               186288640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1488441                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1488441    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1488441                       # Request fanout histogram
system.membus.respLayer1.occupancy         7836957750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8600369000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 262106293000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               770                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2909925                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          392                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             692                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1487842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1487841                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           643                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          127                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4463649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4465327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190436736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190502976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1422905                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91028416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2911517                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000101                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010065                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2911225     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    291      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2911517                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5952712000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4463904999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1929999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 262106293000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  148                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   20                       # number of demand (read+write) hits
system.l2.demand_hits::total                      168                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 148                       # number of overall hits
system.l2.overall_hits::.cpu.data                  20                       # number of overall hits
system.l2.overall_hits::total                     168                       # number of overall hits
system.l2.demand_misses::.cpu.inst                495                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1487949                       # number of demand (read+write) misses
system.l2.demand_misses::total                1488444                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               495                       # number of overall misses
system.l2.overall_misses::.cpu.data           1487949                       # number of overall misses
system.l2.overall_misses::total               1488444                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47295000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 150452558000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     150499853000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47295000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 150452558000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    150499853000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1487969                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1488612                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1487969                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1488612                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.769829                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999987                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999887                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.769829                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999987                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999887                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95545.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101114.055656                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101112.203751                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95545.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101114.055656                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101112.203751                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1422319                       # number of writebacks
system.l2.writebacks::total                   1422319                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1487948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1488442                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1487948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1488442                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37313000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 120693545000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 120730858000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37313000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 120693545000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 120730858000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.768274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999886                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.768274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999886                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75532.388664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81114.087992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81112.235478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75532.388664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81114.087992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81112.235478                       # average overall mshr miss latency
system.l2.replacements                        1422905                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1487606                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1487606                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1487606                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1487606                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          369                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              369                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          369                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          369                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         1487842                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1487842                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 150441589000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  150441589000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1487842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1487842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101113.954976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101113.954976                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1487842                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1487842                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 120684769000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 120684769000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81113.968419                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81113.968419                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            148                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                148                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47295000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47295000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.769829                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.769829                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95545.454545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95545.454545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          494                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          494                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37313000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37313000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.768274                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.768274                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75532.388664                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75532.388664                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10969000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10969000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.842520                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.842520                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102514.018692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102514.018692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8776000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8776000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.834646                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.834646                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82792.452830                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82792.452830                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 262106293000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 64153.100512                       # Cycle average of tags in use
system.l2.tags.total_refs                     2976675                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1488441                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999861                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        18.964359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     64134.136153                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978899                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        51019                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8848                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25301865                       # Number of tag accesses
system.l2.tags.data_accesses                 25301865                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 262106293000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          31616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95228608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95260224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     91028416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        91028416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1487947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1488441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1422319                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1422319                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            120623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         363320571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             363441194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       120623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           120623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      347295805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            347295805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      347295805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           120623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        363320571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            710736999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1422319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000786824500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        78902                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        78903                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4404299                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1343561                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1488441                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1422319                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488441                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1422319                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             92997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            92963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            92983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             88854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             88847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             88900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             88961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            88836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88871                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  16517337500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7442205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             44425606250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11097.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29847.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1313813                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1263397                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488441                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1422319                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1488362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  77797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  78862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  78903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  78903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  78903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  78903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  78904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  82099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  78903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  78903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  78903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  78903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  78903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  78903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  78903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  78903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  78903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       333533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    558.528098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   368.228232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   412.497682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17637      5.29%      5.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       124483     37.32%     42.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10249      3.07%     45.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12326      3.70%     49.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12400      3.72%     53.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9090      2.73%     55.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13348      4.00%     59.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13235      3.97%     63.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       120765     36.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       333533                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        78903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.864188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.028299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    227.097847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        78901    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         78903                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        78902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.025982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.025211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.168822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               41      0.05%      0.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.00%      0.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            76723     97.24%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2135      2.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         78902                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95260224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                91027392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95260224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91028416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       363.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       347.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    363.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    347.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  262106179000                       # Total gap between requests
system.mem_ctrls.avgGap                      90047.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95228608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     91027392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 120622.819231585570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 363320570.864736914635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 347291898.100287139416                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1487947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1422319                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11967250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  44413639000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5975606839250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24225.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29848.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4201312.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1190216580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            632611320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5311838700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3710882340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20690011680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      61623975090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      48754943040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       141914478750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.438655                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 124869023250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8752120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 128485149750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1191209040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            633142620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5315630040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3713518440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20690011680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      61655563350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      48728342400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       141927417570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        541.488020                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 124798945250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8752120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 128555227750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    262106293000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 262106293000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      5958568                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5958568                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5958568                       # number of overall hits
system.cpu.icache.overall_hits::total         5958568                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          643                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            643                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          643                       # number of overall misses
system.cpu.icache.overall_misses::total           643                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53669000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53669000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53669000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53669000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5959211                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5959211                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5959211                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5959211                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000108                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000108                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000108                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000108                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83466.562986                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83466.562986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83466.562986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83466.562986                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          392                       # number of writebacks
system.cpu.icache.writebacks::total               392                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          643                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          643                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          643                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          643                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52383000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52383000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52383000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52383000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000108                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000108                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000108                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000108                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81466.562986                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81466.562986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81466.562986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81466.562986                       # average overall mshr miss latency
system.cpu.icache.replacements                    392                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5958568                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5958568                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          643                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           643                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53669000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53669000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5959211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5959211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000108                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000108                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83466.562986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83466.562986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          643                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          643                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52383000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52383000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81466.562986                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81466.562986                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 262106293000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           250.976181                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5959211                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               643                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9267.824261                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   250.976181                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980376                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980376                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11919065                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11919065                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 262106293000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 262106293000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 262106293000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     45830672                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45830672                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45830702                       # number of overall hits
system.cpu.dcache.overall_hits::total        45830702                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2975775                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2975775                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2975797                       # number of overall misses
system.cpu.dcache.overall_misses::total       2975797                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 299998985000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 299998985000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 299998985000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 299998985000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806447                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806447                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806499                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806499                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060971                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060971                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060971                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060971                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 100813.732557                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 100813.732557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 100812.987243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100812.987243                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1487606                       # number of writebacks
system.cpu.dcache.writebacks::total           1487606                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1487825                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1487825                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1487825                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1487825                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1487950                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1487950                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1487968                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1487968                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 154914566000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 154914566000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 154916815000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 154916815000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030487                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030487                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030487                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030487                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 104112.749756                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 104112.749756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 104113.001758                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 104113.001758                       # average overall mshr miss latency
system.cpu.dcache.replacements                1487712                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          114                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           114                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     10511000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10511000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710915                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710915                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 92201.754386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 92201.754386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9453000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9453000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87527.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87527.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10119871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10119871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2975661                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2975661                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 299988474000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 299988474000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095532                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095532                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.227227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.227227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100814.062489                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100814.062489                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1487819                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1487819                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1487842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1487842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 154905113000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 154905113000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104113.953632                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104113.953632                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.423077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.423077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2249000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2249000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.346154                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.346154                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 124944.444444                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 124944.444444                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 262106293000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.942476                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47318697                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1487968                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.800883                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.942476                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999775                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999775                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          99101022                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         99101022                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 262106293000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 262106293000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
