// Seed: 238739393
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_0 (
    input tri1 id_0
    , id_19,
    output supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri id_5,
    output supply0 id_6,
    output tri0 id_7,
    input tri1 id_8,
    input wor id_9,
    input tri id_10
    , id_20,
    output tri1 id_11,
    output supply0 id_12,
    output wand id_13,
    input supply1 module_2,
    output uwire id_15,
    output supply0 id_16,
    input supply1 id_17
);
  wire id_21;
  tri1 id_22;
  wire id_23;
  assign id_22 = 1 == 1 > 1'b0;
endmodule
module module_3 (
    output logic id_0,
    input supply1 id_1,
    input tri0 id_2,
    output logic id_3,
    input wor id_4,
    input tri0 id_5,
    output logic id_6,
    inout wor id_7,
    output logic id_8,
    output supply1 id_9,
    input wand id_10,
    input wor id_11,
    output wor id_12,
    input uwire id_13,
    input logic id_14,
    input supply1 id_15,
    input wire id_16,
    output wire id_17,
    input wire id_18,
    output wire id_19
);
  assign id_19 = 1 < id_1;
  module_2 modCall_1 (
      id_2,
      id_7,
      id_2,
      id_4,
      id_4,
      id_2,
      id_17,
      id_9,
      id_2,
      id_16,
      id_5,
      id_12,
      id_17,
      id_12,
      id_16,
      id_19,
      id_9,
      id_7
  );
  assign modCall_1.type_26 = 0;
  assign id_17 = 1 - id_14 ? 1 : 1;
  reg id_21, id_22, id_23;
  always @(posedge 1'h0) begin : LABEL_0
    if (1 * id_22) begin : LABEL_0
      id_22 <= 1;
      if (1)
        if ("") id_3 <= id_23;
        else begin : LABEL_0
          id_6 = id_14;
        end
      else id_6 <= id_8++;
    end else begin : LABEL_0
      id_0 <= id_4 - 1;
      if (id_15) begin : LABEL_0
        id_8 <= 1;
      end else begin : LABEL_0
      end
    end
  end
endmodule
