{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1627044890572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627044890572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 15:54:50 2021 " "Processing started: Fri Jul 23 15:54:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627044890572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1627044890572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mt11_controller_c-ii -c mt11_controller_c-ii " "Command: quartus_map --read_settings_files=on --write_settings_files=off mt11_controller_c-ii -c mt11_controller_c-ii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1627044890573 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1627044891272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk10khzdiv_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk10khzdiv_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk10khzdiv_test-clk10khzdiv_test_architecture " "Found design unit 1: clk10khzdiv_test-clk10khzdiv_test_architecture" {  } { { "clk10khzdiv_test.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/clk10khzdiv_test.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892042 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk10khzdiv_test " "Found entity 1: clk10khzdiv_test" {  } { { "clk10khzdiv_test.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/clk10khzdiv_test.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mt11_controller_c-ii.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mt11_controller_c-ii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mt11_controller_c-ii " "Found entity 1: mt11_controller_c-ii" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892044 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tu10_input_parity_crc.bdf " "Can't analyze file -- file tu10_input_parity_crc.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1627044892049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_led_pulse_stretcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_led_pulse_stretcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_led_pulse_stretcher-bus_led_pulse_stretcher_architecture " "Found design unit 1: bus_led_pulse_stretcher-bus_led_pulse_stretcher_architecture" {  } { { "bus_led_pulse_stretcher.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/bus_led_pulse_stretcher.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892051 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_led_pulse_stretcher " "Found entity 1: bus_led_pulse_stretcher" {  } { { "bus_led_pulse_stretcher.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/bus_led_pulse_stretcher.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_16_aload.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_16_aload.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_16_aload-SYN " "Found design unit 1: count_16_aload-SYN" {  } { { "count_16_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_16_aload.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892053 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_16_aload " "Found entity 1: count_16_aload" {  } { { "count_16_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_16_aload.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_qbus_out_16x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_qbus_out_16x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_qbus_out_16x8-SYN " "Found design unit 1: mux_qbus_out_16x8-SYN" {  } { { "mux_qbus_out_16x8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_qbus_out_16x8.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892057 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_qbus_out_16x8 " "Found entity 1: mux_qbus_out_16x8" {  } { { "mux_qbus_out_16x8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_qbus_out_16x8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qbus_mux_8x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qbus_mux_8x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qbus_mux_8x16-SYN " "Found design unit 1: qbus_mux_8x16-SYN" {  } { { "qbus_mux_8x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_8x16.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892059 ""} { "Info" "ISGN_ENTITY_NAME" "1 qbus_mux_8x16 " "Found entity 1: qbus_mux_8x16" {  } { { "qbus_mux_8x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_8x16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_8_aload.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_8_aload.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_8_aload-SYN " "Found design unit 1: count_8_aload-SYN" {  } { { "count_8_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_8_aload.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892062 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_8_aload " "Found entity 1: count_8_aload" {  } { { "count_8_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_8_aload.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_26-SYN " "Found design unit 1: count_26-SYN" {  } { { "count_26.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_26.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892066 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_26 " "Found entity 1: count_26" {  } { { "count_26.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_26.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_2_aload.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_2_aload.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_2_aload-SYN " "Found design unit 1: count_2_aload-SYN" {  } { { "count_2_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_2_aload.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892069 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_2_aload " "Found entity 1: count_2_aload" {  } { { "count_2_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_2_aload.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_6-SYN " "Found design unit 1: decode_6-SYN" {  } { { "decode_6.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_6.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892072 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_6 " "Found entity 1: decode_6" {  } { { "decode_6.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_8-SYN " "Found design unit 1: decode_8-SYN" {  } { { "decode_8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_8.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892075 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_8 " "Found entity 1: decode_8" {  } { { "decode_8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qbus_mux_4x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qbus_mux_4x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qbus_mux_4x16-SYN " "Found design unit 1: qbus_mux_4x16-SYN" {  } { { "qbus_mux_4x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_4x16.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892077 ""} { "Info" "ISGN_ENTITY_NAME" "1 qbus_mux_4x16 " "Found entity 1: qbus_mux_4x16" {  } { { "qbus_mux_4x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_4x16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892080 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sh-SYN " "Found design unit 1: sh-SYN" {  } { { "sh.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sh.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892083 ""} { "Info" "ISGN_ENTITY_NAME" "1 sh " "Found entity 1: sh" {  } { { "sh.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sh.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_m304_120ns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_m304_120ns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_m304_120ns-SYN " "Found design unit 1: count_m304_120ns-SYN" {  } { { "count_m304_120ns.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m304_120ns.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892085 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_m304_120ns " "Found entity 1: count_m304_120ns" {  } { { "count_m304_120ns.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m304_120ns.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/count_m304_1us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/count_m304_1us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_m304_1us-SYN " "Found design unit 1: count_m304_1us-SYN" {  } { { "output_files/count_m304_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/count_m304_1us.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892088 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_m304_1us " "Found entity 1: count_m304_1us" {  } { { "output_files/count_m304_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/count_m304_1us.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_m307_15us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_m307_15us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_m307_15us-SYN " "Found design unit 1: count_m307_15us-SYN" {  } { { "count_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m307_15us.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892091 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_m307_15us " "Found entity 1: count_m307_15us" {  } { { "count_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m307_15us.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_m307_15us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_m307_15us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_m307_15us-SYN " "Found design unit 1: comp_m307_15us-SYN" {  } { { "comp_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_m307_15us.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892093 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_m307_15us " "Found entity 1: comp_m307_15us" {  } { { "comp_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_m307_15us.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tm11_count_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tm11_count_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tm11_count_4bit-SYN " "Found design unit 1: tm11_count_4bit-SYN" {  } { { "tm11_count_4bit.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11_count_4bit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892097 ""} { "Info" "ISGN_ENTITY_NAME" "1 tm11_count_4bit " "Found entity 1: tm11_count_4bit" {  } { { "tm11_count_4bit.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11_count_4bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/comp_74123_5us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/comp_74123_5us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_74123_5us-SYN " "Found design unit 1: comp_74123_5us-SYN" {  } { { "output_files/comp_74123_5us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_5us.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892100 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_74123_5us " "Found entity 1: comp_74123_5us" {  } { { "output_files/comp_74123_5us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_5us.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_74123_50ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_74123_50ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_74123_50ms-SYN " "Found design unit 1: count_74123_50ms-SYN" {  } { { "count_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_74123_50ms.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892102 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_74123_50ms " "Found entity 1: count_74123_50ms" {  } { { "count_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_74123_50ms.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/comp_74123_50ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/comp_74123_50ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_74123_50ms-SYN " "Found design unit 1: comp_74123_50ms-SYN" {  } { { "output_files/comp_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_50ms.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892105 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_74123_50ms " "Found entity 1: comp_74123_50ms" {  } { { "output_files/comp_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_50ms.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "includes/comp_74123_10us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file includes/comp_74123_10us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_74123_10us-SYN " "Found design unit 1: comp_74123_10us-SYN" {  } { { "includes/comp_74123_10us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_10us.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892108 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_74123_10us " "Found entity 1: comp_74123_10us" {  } { { "includes/comp_74123_10us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_10us.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "includes/comp_74123_1us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file includes/comp_74123_1us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_74123_1us-SYN " "Found design unit 1: comp_74123_1us-SYN" {  } { { "includes/comp_74123_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_1us.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892110 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_74123_1us " "Found entity 1: comp_74123_1us" {  } { { "includes/comp_74123_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_1us.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "includes/tu10_count_sdwn_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file includes/tu10_count_sdwn_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tu10_count_sdwn_timer-SYN " "Found design unit 1: tu10_count_sdwn_timer-SYN" {  } { { "includes/tu10_count_sdwn_timer.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/tu10_count_sdwn_timer.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892112 ""} { "Info" "ISGN_ENTITY_NAME" "1 tu10_count_sdwn_timer " "Found entity 1: tu10_count_sdwn_timer" {  } { { "includes/tu10_count_sdwn_timer.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/tu10_count_sdwn_timer.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044892112 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mt11_controller_c-ii " "Elaborating entity \"mt11_controller_c-ii\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1627044892334 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tm11.bdf 1 1 " "Using design file tm11.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tm11 " "Found entity 1: tm11" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044892351 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627044892351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tm11 tm11:tm11 " "Elaborating entity \"tm11\" for hierarchy \"tm11:tm11\"" {  } { { "mt11_controller_c-ii.bdf" "tm11" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 120 664 856 616 "tm11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044892358 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "qbus_refresh " "Pin \"qbus_refresh\" not connected" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 696 296 472 712 "qbus_refresh" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1627044892992 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "qbus_halt " "Pin \"qbus_halt\" not connected" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 712 296 472 728 "qbus_halt" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1627044892992 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst107 " "Primitive \"AND2\" of instance \"inst107\" not used" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 2416 672 736 2464 "inst107" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044892994 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst19 " "Primitive \"NOT\" of instance \"inst19\" not used" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 2432 528 576 2464 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044892994 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst206 " "Primitive \"NOT\" of instance \"inst206\" not used" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 6936 312 360 6968 "inst206" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044892994 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst232 " "Primitive \"AND2\" of instance \"inst232\" not used" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 640 1200 1264 688 "inst232" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044892994 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst233 " "Primitive \"AND2\" of instance \"inst233\" not used" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 952 1200 1264 1000 "inst233" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044892994 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst234 " "Primitive \"AND2\" of instance \"inst234\" not used" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 864 1200 1264 912 "inst234" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044892994 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst26 " "Primitive \"AND2\" of instance \"inst26\" not used" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 2320 664 728 2368 "inst26" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044892994 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst274 " "Primitive \"DFF\" of instance \"inst274\" not used" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10104 136 200 10184 "inst274" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044892994 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst275 " "Primitive \"NAND2\" of instance \"inst275\" not used" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10112 280 344 10160 "inst275" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044892994 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND3 inst276 " "Primitive \"NAND3\" of instance \"inst276\" not used" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10112 480 544 10160 "inst276" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044892994 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst302 " "Primitive \"NAND2\" of instance \"inst302\" not used" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10816 520 584 10864 "inst302" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044892994 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst305 " "Primitive \"NOT\" of instance \"inst305\" not used" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10432 912 960 10464 "inst305" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044892995 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst328 " "Primitive \"NOT\" of instance \"inst328\" not used" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 11360 440 488 11392 "inst328" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044892995 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst407 " "Primitive \"NOT\" of instance \"inst407\" not used" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 2984 552 600 3016 "inst407" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044892995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_led_pulse_stretcher tm11:tm11\|bus_led_pulse_stretcher:inst28 " "Elaborating entity \"bus_led_pulse_stretcher\" for hierarchy \"tm11:tm11\|bus_led_pulse_stretcher:inst28\"" {  } { { "tm11.bdf" "inst28" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1656 1696 1840 1712 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sh tm11:tm11\|sh:inst27 " "Elaborating entity \"sh\" for hierarchy \"tm11:tm11\|sh:inst27\"" {  } { { "tm11.bdf" "inst27" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 2128 424 568 2256 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "sh.vhd" "LPM_SHIFTREG_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sh.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "sh.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sh.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044893066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893068 ""}  } { { "sh.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sh.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044893068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6 tm11:tm11\|decode_6:inst33 " "Elaborating entity \"decode_6\" for hierarchy \"tm11:tm11\|decode_6:inst33\"" {  } { { "tm11.bdf" "inst33" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1736 1000 1128 1864 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component\"" {  } { { "decode_6.vhd" "LPM_DECODE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_6.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component\"" {  } { { "decode_6.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_6.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044893105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893105 ""}  } { { "decode_6.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_6.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044893105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s6f " "Found entity 1: decode_s6f" {  } { { "db/decode_s6f.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/decode_s6f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044893217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044893217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s6f tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component\|decode_s6f:auto_generated " "Elaborating entity \"decode_s6f\" for hierarchy \"tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component\|decode_s6f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_m304_1us tm11:tm11\|count_m304_1us:inst460 " "Elaborating entity \"count_m304_1us\" for hierarchy \"tm11:tm11\|count_m304_1us:inst460\"" {  } { { "tm11.bdf" "inst460" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 8368 392 536 8464 "inst460" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component\"" {  } { { "output_files/count_m304_1us.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/count_m304_1us.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component\"" {  } { { "output_files/count_m304_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/count_m304_1us.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044893299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893299 ""}  } { { "output_files/count_m304_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/count_m304_1us.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044893299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ini.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ini.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ini " "Found entity 1: cntr_ini" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044893403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044893403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ini tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated " "Elaborating entity \"cntr_ini\" for hierarchy \"tm11:tm11\|count_m304_1us:inst460\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_m304_120ns tm11:tm11\|count_m304_120ns:inst421 " "Elaborating entity \"count_m304_120ns\" for hierarchy \"tm11:tm11\|count_m304_120ns:inst421\"" {  } { { "tm11.bdf" "inst421" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 3136 712 856 3232 "inst421" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_m304_120ns.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m304_120ns.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_m304_120ns.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m304_120ns.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044893432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893432 ""}  } { { "count_m304_120ns.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m304_120ns.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044893432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gni.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gni " "Found entity 1: cntr_gni" {  } { { "db/cntr_gni.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_gni.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044893536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044893536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gni tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated " "Elaborating entity \"cntr_gni\" for hierarchy \"tm11:tm11\|count_m304_120ns:inst421\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8 tm11:tm11\|decode_8:inst34 " "Elaborating entity \"decode_8\" for hierarchy \"tm11:tm11\|decode_8:inst34\"" {  } { { "tm11.bdf" "inst34" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5608 376 504 5784 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode tm11:tm11\|decode_8:inst34\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"tm11:tm11\|decode_8:inst34\|lpm_decode:LPM_DECODE_component\"" {  } { { "decode_8.vhd" "LPM_DECODE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_8.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|decode_8:inst34\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"tm11:tm11\|decode_8:inst34\|lpm_decode:LPM_DECODE_component\"" {  } { { "decode_8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_8.vhd" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044893586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|decode_8:inst34\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"tm11:tm11\|decode_8:inst34\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893587 ""}  } { { "decode_8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_8.vhd" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044893587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_m307_15us tm11:tm11\|comp_m307_15us:inst433 " "Elaborating entity \"comp_m307_15us\" for hierarchy \"tm11:tm11\|comp_m307_15us:inst433\"" {  } { { "tm11.bdf" "inst433" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 2760 1776 1904 2856 "inst433" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tm11:tm11\|comp_m307_15us:inst433\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tm11:tm11\|comp_m307_15us:inst433\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp_m307_15us.vhd" "LPM_COMPARE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_m307_15us.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|comp_m307_15us:inst433\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tm11:tm11\|comp_m307_15us:inst433\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_m307_15us.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044893647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|comp_m307_15us:inst433\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tm11:tm11\|comp_m307_15us:inst433\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893647 ""}  } { { "comp_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_m307_15us.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044893647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_l7j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_l7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_l7j " "Found entity 1: cmpr_l7j" {  } { { "db/cmpr_l7j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cmpr_l7j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044893752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044893752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_l7j tm11:tm11\|comp_m307_15us:inst433\|lpm_compare:LPM_COMPARE_component\|cmpr_l7j:auto_generated " "Elaborating entity \"cmpr_l7j\" for hierarchy \"tm11:tm11\|comp_m307_15us:inst433\|lpm_compare:LPM_COMPARE_component\|cmpr_l7j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_m307_15us tm11:tm11\|count_m307_15us:inst432 " "Elaborating entity \"count_m307_15us\" for hierarchy \"tm11:tm11\|count_m307_15us:inst432\"" {  } { { "tm11.bdf" "inst432" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 2768 1616 1760 2864 "inst432" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|count_m307_15us:inst432\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|count_m307_15us:inst432\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_m307_15us.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m307_15us.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|count_m307_15us:inst432\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|count_m307_15us:inst432\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m307_15us.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044893808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|count_m307_15us:inst432\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|count_m307_15us:inst432\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893810 ""}  } { { "count_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m307_15us.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044893810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mni.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mni " "Found entity 1: cntr_mni" {  } { { "db/cntr_mni.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_mni.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044893916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044893916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mni tm11:tm11\|count_m307_15us:inst432\|lpm_counter:LPM_COUNTER_component\|cntr_mni:auto_generated " "Elaborating entity \"cntr_mni\" for hierarchy \"tm11:tm11\|count_m307_15us:inst432\|lpm_counter:LPM_COUNTER_component\|cntr_mni:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_8_aload tm11:tm11\|count_8_aload:inst47 " "Elaborating entity \"count_8_aload\" for hierarchy \"tm11:tm11\|count_8_aload:inst47\"" {  } { { "tm11.bdf" "inst47" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1968 1968 2112 2064 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_8_aload.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_8_aload.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_8_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_8_aload.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044893964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044893965 ""}  } { { "count_8_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_8_aload.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044893965 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_kgj.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_kgj.tdf" 135 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1627044894091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgj " "Found entity 1: cntr_kgj" {  } { { "db/cntr_kgj.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_kgj.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044894091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044894091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kgj tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated " "Elaborating entity \"cntr_kgj\" for hierarchy \"tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894095 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comp_2x3.vhd 2 1 " "Using design file comp_2x3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_2x3-SYN " "Found design unit 1: comp_2x3-SYN" {  } { { "comp_2x3.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_2x3.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044894155 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_2x3 " "Found entity 1: comp_2x3" {  } { { "comp_2x3.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_2x3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044894155 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627044894155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_2x3 tm11:tm11\|comp_2x3:inst111 " "Elaborating entity \"comp_2x3\" for hierarchy \"tm11:tm11\|comp_2x3:inst111\"" {  } { { "tm11.bdf" "inst111" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 4256 224 352 4352 "inst111" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp_2x3.vhd" "LPM_COMPARE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_2x3.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp_2x3.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_2x3.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044894172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894172 ""}  } { { "comp_2x3.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_2x3.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044894172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8hg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8hg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8hg " "Found entity 1: cmpr_8hg" {  } { { "db/cmpr_8hg.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cmpr_8hg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044894252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044894252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8hg tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component\|cmpr_8hg:auto_generated " "Elaborating entity \"cmpr_8hg\" for hierarchy \"tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component\|cmpr_8hg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_26 tm11:tm11\|count_26:inst48 " "Elaborating entity \"count_26\" for hierarchy \"tm11:tm11\|count_26:inst48\"" {  } { { "tm11.bdf" "inst48" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1736 1968 2112 1800 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_26.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_26.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_26.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_26.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044894372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894372 ""}  } { { "count_26.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_26.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044894372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dmh " "Found entity 1: cntr_dmh" {  } { { "db/cntr_dmh.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_dmh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044894454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044894454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dmh tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component\|cntr_dmh:auto_generated " "Elaborating entity \"cntr_dmh\" for hierarchy \"tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component\|cntr_dmh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_2_aload tm11:tm11\|count_2_aload:inst53 " "Elaborating entity \"count_2_aload\" for hierarchy \"tm11:tm11\|count_2_aload:inst53\"" {  } { { "tm11.bdf" "inst53" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 2144 1968 2112 2240 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_2_aload.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_2_aload.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_2_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_2_aload.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044894483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894484 ""}  } { { "count_2_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_2_aload.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044894484 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_j1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_j1j.tdf" 99 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1627044894570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j1j " "Found entity 1: cntr_j1j" {  } { { "db/cntr_j1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_j1j.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044894571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044894571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j1j tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component\|cntr_j1j:auto_generated " "Elaborating entity \"cntr_j1j\" for hierarchy \"tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component\|cntr_j1j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qbus_mux_4x16 tm11:tm11\|qbus_mux_4x16:inst30 " "Elaborating entity \"qbus_mux_4x16\" for hierarchy \"tm11:tm11\|qbus_mux_4x16:inst30\"" {  } { { "tm11.bdf" "inst30" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1080 784 928 1192 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component\"" {  } { { "qbus_mux_4x16.vhd" "LPM_MUX_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_4x16.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component\"" {  } { { "qbus_mux_4x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_4x16.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044894695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894695 ""}  } { { "qbus_mux_4x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_4x16.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044894695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p4e " "Found entity 1: mux_p4e" {  } { { "db/mux_p4e.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/mux_p4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044894806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044894806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p4e tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component\|mux_p4e:auto_generated " "Elaborating entity \"mux_p4e\" for hierarchy \"tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component\|mux_p4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qbus_mux_8x16 tm11:tm11\|qbus_mux_8x16:inst22 " "Elaborating entity \"qbus_mux_8x16\" for hierarchy \"tm11:tm11\|qbus_mux_8x16:inst22\"" {  } { { "tm11.bdf" "inst22" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1088 408 552 1232 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component\"" {  } { { "qbus_mux_8x16.vhd" "LPM_MUX_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_8x16.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component\"" {  } { { "qbus_mux_8x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_8x16.vhd" 175 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044894830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 6 " "Parameter \"LPM_SIZE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894830 ""}  } { { "qbus_mux_8x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_8x16.vhd" 175 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044894830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s4e " "Found entity 1: mux_s4e" {  } { { "db/mux_s4e.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/mux_s4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044894916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044894916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s4e tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component\|mux_s4e:auto_generated " "Elaborating entity \"mux_s4e\" for hierarchy \"tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component\|mux_s4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894919 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cnt_timer_10khz.vhd 2 1 " "Using design file cnt_timer_10khz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_timer_10khz-SYN " "Found design unit 1: cnt_timer_10khz-SYN" {  } { { "cnt_timer_10khz.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/cnt_timer_10khz.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044894933 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_timer_10khz " "Found entity 1: cnt_timer_10khz" {  } { { "cnt_timer_10khz.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/cnt_timer_10khz.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044894933 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627044894933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_timer_10khz tm11:tm11\|cnt_timer_10khz:inst83 " "Elaborating entity \"cnt_timer_10khz\" for hierarchy \"tm11:tm11\|cnt_timer_10khz:inst83\"" {  } { { "tm11.bdf" "inst83" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 4296 1232 1376 4376 "inst83" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt_timer_10khz.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/cnt_timer_10khz.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt_timer_10khz.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/cnt_timer_10khz.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044894953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 1249 " "Parameter \"lpm_avalue\" = \"1249\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044894953 ""}  } { { "cnt_timer_10khz.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/cnt_timer_10khz.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044894953 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_mik.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_mik.tdf" 151 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1627044895105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mik.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mik.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mik " "Found entity 1: cntr_mik" {  } { { "db/cntr_mik.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_mik.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044895106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044895106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mik tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component\|cntr_mik:auto_generated " "Elaborating entity \"cntr_mik\" for hierarchy \"tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component\|cntr_mik:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 tm11:tm11\|lpm_constant0:inst42 " "Elaborating entity \"lpm_constant0\" for hierarchy \"tm11:tm11\|lpm_constant0:inst42\"" {  } { { "tm11.bdf" "inst42" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1096 576 688 1144 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant tm11:tm11\|lpm_constant0:inst42\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"tm11:tm11\|lpm_constant0:inst42\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|lpm_constant0:inst42\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"tm11:tm11\|lpm_constant0:inst42\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044895139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|lpm_constant0:inst42\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"tm11:tm11\|lpm_constant0:inst42\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 148 " "Parameter \"lpm_cvalue\" = \"148\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895139 ""}  } { { "lpm_constant0.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044895139 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2x4.vhd 2 1 " "Using design file mux_2x4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x4-SYN " "Found design unit 1: mux_2x4-SYN" {  } { { "mux_2x4.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_2x4.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044895150 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x4 " "Found entity 1: mux_2x4" {  } { { "mux_2x4.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_2x4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044895150 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627044895150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x4 tm11:tm11\|mux_2x4:inst10 " "Elaborating entity \"mux_2x4\" for hierarchy \"tm11:tm11\|mux_2x4:inst10\"" {  } { { "tm11.bdf" "inst10" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 6840 208 352 6920 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_2x4.vhd" "LPM_MUX_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_2x4.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_2x4.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_2x4.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044895166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895166 ""}  } { { "mux_2x4.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_2x4.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044895166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_33e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_33e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_33e " "Found entity 1: mux_33e" {  } { { "db/mux_33e.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/mux_33e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044895281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044895281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_33e tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component\|mux_33e:auto_generated " "Elaborating entity \"mux_33e\" for hierarchy \"tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component\|mux_33e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895285 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tu10.bdf 1 1 " "Using design file tu10.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tu10 " "Found entity 1: tu10" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044895340 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627044895340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tu10 tu10:tu10 " "Elaborating entity \"tu10\" for hierarchy \"tu10:tu10\"" {  } { { "mt11_controller_c-ii.bdf" "tu10" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 120 176 368 616 "tu10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895344 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "CRC_H\[4..2\] " "Not all bits in bus \"CRC_H\[4..2\]\" are used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 4152 400 472 4168 "CRC_H\[2\]" "" } { 4368 976 1084 4384 "CRC_H\[2\]" "" } { 4080 976 1085 4096 "CRC_H\[4\]" "" } { 3944 576 672 3960 "CRC_H\[4\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1627044895350 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "CRC_H " "Converted elements in bus name \"CRC_H\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CRC_H\[2\] CRC_H2 " "Converted element name(s) from \"CRC_H\[2\]\" to \"CRC_H2\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 4152 400 472 4168 "CRC_H\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895350 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CRC_H\[2\] CRC_H2 " "Converted element name(s) from \"CRC_H\[2\]\" to \"CRC_H2\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 4368 976 1084 4384 "CRC_H\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895350 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CRC_H\[4\] CRC_H4 " "Converted element name(s) from \"CRC_H\[4\]\" to \"CRC_H4\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 4080 976 1085 4096 "CRC_H\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895350 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CRC_H\[4\] CRC_H4 " "Converted element name(s) from \"CRC_H\[4\]\" to \"CRC_H4\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3944 576 672 3960 "CRC_H\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895350 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 4152 400 472 4168 "CRC_H\[2\]" "" } { 4368 976 1084 4384 "CRC_H\[2\]" "" } { 4080 976 1085 4096 "CRC_H\[4\]" "" } { 3944 576 672 3960 "CRC_H\[4\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1627044895350 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "tm11_den8 " "Pin \"tm11_den8\" not connected" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2920 744 912 2936 "tm11_den8" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1627044895351 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ctrl " "Pin \"ctrl\" not connected" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3352 2232 2400 3368 "ctrl\[0\]" "" } { 720 1520 1688 736 "ctrl\[1\]" "" } { 736 1520 1688 752 "ctrl\[2\]" "" } { 752 1520 1688 768 "ctrl\[3\]" "" } { 768 1520 1688 784 "ctrl\[4\]" "" } { 784 1520 1688 800 "ctrl\[5\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1627044895351 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst164 " "Primitive \"DFF\" of instance \"inst164\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5368 656 720 5448 "inst164" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895351 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst165 " "Primitive \"DFF\" of instance \"inst165\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5368 800 864 5448 "inst165" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895351 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst166 " "Primitive \"NOT\" of instance \"inst166\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5376 728 776 5408 "inst166" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895351 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst167 " "Primitive \"NOT\" of instance \"inst167\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5376 880 928 5408 "inst167" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895351 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOR2 inst168 " "Primitive \"NOR2\" of instance \"inst168\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5464 800 864 5512 "inst168" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895351 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst169 " "Primitive \"AND2\" of instance \"inst169\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5432 976 1040 5480 "inst169" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895351 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst170 " "Primitive \"AND2\" of instance \"inst170\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5480 976 1040 5528 "inst170" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895351 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst171 " "Primitive \"AND2\" of instance \"inst171\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5528 976 1040 5576 "inst171" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895351 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst172 " "Primitive \"GND\" of instance \"inst172\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5528 808 840 5560 "inst172" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895351 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOR2 inst173 " "Primitive \"NOR2\" of instance \"inst173\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5472 880 944 5520 "inst173" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895352 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst268 " "Primitive \"DFF\" of instance \"inst268\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8680 1056 1120 8760 "inst268" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895352 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst282 " "Primitive \"DFF\" of instance \"inst282\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8776 1056 1120 8856 "inst282" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895353 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst291 " "Primitive \"DFF\" of instance \"inst291\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8872 1056 1120 8952 "inst291" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895353 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst292 " "Primitive \"DFF\" of instance \"inst292\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8968 1056 1120 9048 "inst292" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895353 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst293 " "Primitive \"DFF\" of instance \"inst293\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9064 1056 1120 9144 "inst293" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895353 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst295 " "Primitive \"WIRE\" of instance \"inst295\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9592 1136 1184 9624 "inst295" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895353 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst296 " "Primitive \"DFF\" of instance \"inst296\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9160 1056 1120 9240 "inst296" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895353 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst297 " "Primitive \"XOR\" of instance \"inst297\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8872 584 648 8920 "inst297" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895353 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst305 " "Primitive \"XOR\" of instance \"inst305\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9064 912 976 9112 "inst305" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895353 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst306 " "Primitive \"XOR\" of instance \"inst306\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8968 912 976 9016 "inst306" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895354 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst307 " "Primitive \"XOR\" of instance \"inst307\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8872 912 976 8920 "inst307" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895355 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst308 " "Primitive \"XOR\" of instance \"inst308\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8776 912 976 8824 "inst308" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895355 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst309 " "Primitive \"XOR\" of instance \"inst309\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9064 584 648 9112 "inst309" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895356 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst310 " "Primitive \"XOR\" of instance \"inst310\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9160 584 648 9208 "inst310" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895357 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst311 " "Primitive \"XOR\" of instance \"inst311\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8968 584 648 9016 "inst311" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895357 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst312 " "Primitive \"XOR\" of instance \"inst312\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8776 584 648 8824 "inst312" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895357 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst313 " "Primitive \"XOR\" of instance \"inst313\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8392 584 648 8440 "inst313" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895357 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst314 " "Primitive \"XOR\" of instance \"inst314\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8680 584 648 8728 "inst314" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895357 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst315 " "Primitive \"XOR\" of instance \"inst315\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8584 584 648 8632 "inst315" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895358 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst316 " "Primitive \"XOR\" of instance \"inst316\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8488 584 648 8536 "inst316" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895359 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND8 inst317 " "Primitive \"NAND8\" of instance \"inst317\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9288 1152 1216 9432 "inst317" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895360 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst318 " "Primitive \"AND2\" of instance \"inst318\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9264 1056 1120 9312 "inst318" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895360 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND3 inst319 " "Primitive \"NAND3\" of instance \"inst319\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9344 1312 1376 9392 "inst319" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895360 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND4 inst333 " "Primitive \"NAND4\" of instance \"inst333\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7032 1936 2000 7112 "inst333" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895360 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR3 inst338 " "Primitive \"OR3\" of instance \"inst338\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5480 1056 1120 5528 "inst338" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895360 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst346 " "Primitive \"GND\" of instance \"inst346\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9872 1496 1528 9904 "inst346" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895361 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst355 " "Primitive \"AND2\" of instance \"inst355\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10216 1336 1400 10264 "inst355" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895362 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst470 " "Primitive \"NOT\" of instance \"inst470\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3152 3256 3304 3184 "inst470" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895362 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst66 " "Primitive \"DFF\" of instance \"inst66\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2880 960 1024 2960 "inst66" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895362 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst67 " "Primitive \"DFF\" of instance \"inst67\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2976 960 1024 3056 "inst67" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895363 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst72 " "Primitive \"AND2\" of instance \"inst72\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9840 1432 1496 9888 "inst72" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895363 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst73 " "Primitive \"DFF\" of instance \"inst73\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8392 1056 1120 8472 "inst73" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895363 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst78 " "Primitive \"DFF\" of instance \"inst78\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8488 1056 1120 8568 "inst78" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895363 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst86 " "Primitive \"NOT\" of instance \"inst86\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3480 1032 1080 3512 "inst86" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895363 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst95 " "Primitive \"DFF\" of instance \"inst95\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 8584 1056 1120 8664 "inst95" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895363 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst98 " "Primitive \"DFF\" of instance \"inst98\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 9824 1528 1592 9904 "inst98" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1627044895363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_74123_5us tu10:tu10\|comp_74123_5us:inst289 " "Elaborating entity \"comp_74123_5us\" for hierarchy \"tu10:tu10\|comp_74123_5us:inst289\"" {  } { { "tu10.bdf" "inst289" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2768 3072 3200 2864 "inst289" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tu10:tu10\|comp_74123_5us:inst289\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tu10:tu10\|comp_74123_5us:inst289\|lpm_compare:LPM_COMPARE_component\"" {  } { { "output_files/comp_74123_5us.vhd" "LPM_COMPARE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_5us.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|comp_74123_5us:inst289\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tu10:tu10\|comp_74123_5us:inst289\|lpm_compare:LPM_COMPARE_component\"" {  } { { "output_files/comp_74123_5us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_5us.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044895379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|comp_74123_5us:inst289\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tu10:tu10\|comp_74123_5us:inst289\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895380 ""}  } { { "output_files/comp_74123_5us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_5us.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044895380 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tu10_count_16bit_aload.vhd 2 1 " "Using design file tu10_count_16bit_aload.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tu10_count_16bit_aload-SYN " "Found design unit 1: tu10_count_16bit_aload-SYN" {  } { { "tu10_count_16bit_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_16bit_aload.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044895518 ""} { "Info" "ISGN_ENTITY_NAME" "1 tu10_count_16bit_aload " "Found entity 1: tu10_count_16bit_aload" {  } { { "tu10_count_16bit_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_16bit_aload.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044895518 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627044895518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tu10_count_16bit_aload tu10:tu10\|tu10_count_16bit_aload:inst220 " "Elaborating entity \"tu10_count_16bit_aload\" for hierarchy \"tu10:tu10\|tu10_count_16bit_aload:inst220\"" {  } { { "tu10.bdf" "inst220" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6680 1400 1544 6776 "inst220" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\"" {  } { { "tu10_count_16bit_aload.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_16bit_aload.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\"" {  } { { "tu10_count_16bit_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_16bit_aload.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044895541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895541 ""}  } { { "tu10_count_16bit_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_16bit_aload.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044895541 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 169 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1627044895618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_83j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_83j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_83j " "Found entity 1: cntr_83j" {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044895619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044895619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_83j tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated " "Elaborating entity \"cntr_83j\" for hierarchy \"tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_74123_10us tu10:tu10\|comp_74123_10us:inst281 " "Elaborating entity \"comp_74123_10us\" for hierarchy \"tu10:tu10\|comp_74123_10us:inst281\"" {  } { { "tu10.bdf" "inst281" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6656 464 592 6752 "inst281" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tu10:tu10\|comp_74123_10us:inst281\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tu10:tu10\|comp_74123_10us:inst281\|lpm_compare:LPM_COMPARE_component\"" {  } { { "includes/comp_74123_10us.vhd" "LPM_COMPARE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_10us.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|comp_74123_10us:inst281\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tu10:tu10\|comp_74123_10us:inst281\|lpm_compare:LPM_COMPARE_component\"" {  } { { "includes/comp_74123_10us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_10us.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044895691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|comp_74123_10us:inst281\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tu10:tu10\|comp_74123_10us:inst281\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895691 ""}  } { { "includes/comp_74123_10us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_10us.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044895691 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tu10_mux_2x4.vhd 2 1 " "Using design file tu10_mux_2x4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tu10_mux_2x4-SYN " "Found design unit 1: tu10_mux_2x4-SYN" {  } { { "tu10_mux_2x4.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_mux_2x4.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044895787 ""} { "Info" "ISGN_ENTITY_NAME" "1 tu10_mux_2x4 " "Found entity 1: tu10_mux_2x4" {  } { { "tu10_mux_2x4.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_mux_2x4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044895787 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627044895787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tu10_mux_2x4 tu10:tu10\|tu10_mux_2x4:inst218 " "Elaborating entity \"tu10_mux_2x4\" for hierarchy \"tu10:tu10\|tu10_mux_2x4:inst218\"" {  } { { "tu10.bdf" "inst218" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7024 968 1112 7104 "inst218" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_74123_1us tu10:tu10\|comp_74123_1us:inst280 " "Elaborating entity \"comp_74123_1us\" for hierarchy \"tu10:tu10\|comp_74123_1us:inst280\"" {  } { { "tu10.bdf" "inst280" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5640 1192 1320 5736 "inst280" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tu10:tu10\|comp_74123_1us:inst280\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tu10:tu10\|comp_74123_1us:inst280\|lpm_compare:LPM_COMPARE_component\"" {  } { { "includes/comp_74123_1us.vhd" "LPM_COMPARE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_1us.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|comp_74123_1us:inst280\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tu10:tu10\|comp_74123_1us:inst280\|lpm_compare:LPM_COMPARE_component\"" {  } { { "includes/comp_74123_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_1us.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044895823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|comp_74123_1us:inst280\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tu10:tu10\|comp_74123_1us:inst280\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895823 ""}  } { { "includes/comp_74123_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_1us.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044895823 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tu10_count_4bit.vhd 2 1 " "Using design file tu10_count_4bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tu10_count_4bit-SYN " "Found design unit 1: tu10_count_4bit-SYN" {  } { { "tu10_count_4bit.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_4bit.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044895906 ""} { "Info" "ISGN_ENTITY_NAME" "1 tu10_count_4bit " "Found entity 1: tu10_count_4bit" {  } { { "tu10_count_4bit.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_4bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044895906 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627044895906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tu10_count_4bit tu10:tu10\|tu10_count_4bit:inst187 " "Elaborating entity \"tu10_count_4bit\" for hierarchy \"tu10:tu10\|tu10_count_4bit:inst187\"" {  } { { "tu10.bdf" "inst187" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5824 1912 2056 5920 "inst187" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component\"" {  } { { "tu10_count_4bit.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_4bit.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component\"" {  } { { "tu10_count_4bit.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_4bit.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044895929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044895929 ""}  } { { "tu10_count_4bit.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_4bit.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044895929 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 109 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1627044896115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l1j " "Found entity 1: cntr_l1j" {  } { { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044896115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044896115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l1j tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated " "Elaborating entity \"cntr_l1j\" for hierarchy \"tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_74123_50ms tu10:tu10\|comp_74123_50ms:inst302 " "Elaborating entity \"comp_74123_50ms\" for hierarchy \"tu10:tu10\|comp_74123_50ms:inst302\"" {  } { { "tu10.bdf" "inst302" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10696 1520 1648 10792 "inst302" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component\"" {  } { { "output_files/comp_74123_50ms.vhd" "LPM_COMPARE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_50ms.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component\"" {  } { { "output_files/comp_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_50ms.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044896268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896268 ""}  } { { "output_files/comp_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_50ms.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044896268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_v8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_v8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_v8j " "Found entity 1: cmpr_v8j" {  } { { "db/cmpr_v8j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cmpr_v8j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044896350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044896350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_v8j tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component\|cmpr_v8j:auto_generated " "Elaborating entity \"cmpr_v8j\" for hierarchy \"tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component\|cmpr_v8j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tu10_count_sdwn_timer tu10:tu10\|tu10_count_sdwn_timer:inst57 " "Elaborating entity \"tu10_count_sdwn_timer\" for hierarchy \"tu10:tu10\|tu10_count_sdwn_timer:inst57\"" {  } { { "tu10.bdf" "inst57" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10704 1360 1504 10800 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\"" {  } { { "includes/tu10_count_sdwn_timer.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/tu10_count_sdwn_timer.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\"" {  } { { "includes/tu10_count_sdwn_timer.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/tu10_count_sdwn_timer.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044896381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896381 ""}  } { { "includes/tu10_count_sdwn_timer.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/tu10_count_sdwn_timer.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044896381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0pi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0pi " "Found entity 1: cntr_0pi" {  } { { "db/cntr_0pi.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_0pi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044896474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044896474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0pi tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated " "Elaborating entity \"cntr_0pi\" for hierarchy \"tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896478 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x1_led.vhd 2 1 " "Using design file mux2x1_led.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_led-SYN " "Found design unit 1: mux2x1_led-SYN" {  } { { "mux2x1_led.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x1_led.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044896492 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_led " "Found entity 1: mux2x1_led" {  } { { "mux2x1_led.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x1_led.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044896492 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627044896492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_led tu10:tu10\|mux2x1_led:inst55 " "Elaborating entity \"mux2x1_led\" for hierarchy \"tu10:tu10\|mux2x1_led:inst55\"" {  } { { "tu10.bdf" "inst55" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { -720 1320 1400 -640 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX tu10:tu10\|mux2x1_led:inst55\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"tu10:tu10\|mux2x1_led:inst55\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux2x1_led.vhd" "LPM_MUX_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x1_led.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|mux2x1_led:inst55\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"tu10:tu10\|mux2x1_led:inst55\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux2x1_led.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x1_led.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044896538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|mux2x1_led:inst55\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"tu10:tu10\|mux2x1_led:inst55\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896539 ""}  } { { "mux2x1_led.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x1_led.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044896539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_03e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_03e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_03e " "Found entity 1: mux_03e" {  } { { "db/mux_03e.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/mux_03e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044896618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044896618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_03e tu10:tu10\|mux2x1_led:inst55\|LPM_MUX:LPM_MUX_component\|mux_03e:auto_generated " "Elaborating entity \"mux_03e\" for hierarchy \"tu10:tu10\|mux2x1_led:inst55\|LPM_MUX:LPM_MUX_component\|mux_03e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896622 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sel_decode.vhd 2 1 " "Using design file sel_decode.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_decode-SYN " "Found design unit 1: sel_decode-SYN" {  } { { "sel_decode.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sel_decode.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044896634 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_decode " "Found entity 1: sel_decode" {  } { { "sel_decode.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sel_decode.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044896634 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627044896634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_decode tu10:tu10\|sel_decode:inst92 " "Elaborating entity \"sel_decode\" for hierarchy \"tu10:tu10\|sel_decode:inst92\"" {  } { { "tu10.bdf" "inst92" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2688 3512 3640 2864 "inst92" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896646 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x1.vhd 2 1 " "Using design file mux2x1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-SYN " "Found design unit 1: mux2x1-SYN" {  } { { "mux2x1.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044896709 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044896709 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627044896709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 tu10:tu10\|mux2x1:inst42 " "Elaborating entity \"mux2x1\" for hierarchy \"tu10:tu10\|mux2x1:inst42\"" {  } { { "tu10.bdf" "inst42" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 96 1352 1432 176 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_74123_50ms tu10:tu10\|count_74123_50ms:inst298 " "Elaborating entity \"count_74123_50ms\" for hierarchy \"tu10:tu10\|count_74123_50ms:inst298\"" {  } { { "tu10.bdf" "inst298" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3040 2912 3056 3136 "inst298" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tu10:tu10\|count_74123_50ms:inst298\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tu10:tu10\|count_74123_50ms:inst298\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_74123_50ms.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_74123_50ms.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|count_74123_50ms:inst298\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tu10:tu10\|count_74123_50ms:inst298\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_74123_50ms.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044896824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|count_74123_50ms:inst298\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tu10:tu10\|count_74123_50ms:inst298\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044896824 ""}  } { { "count_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_74123_50ms.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044896824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_94i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_94i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_94i " "Found entity 1: cntr_94i" {  } { { "db/cntr_94i.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_94i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044897009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044897009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_94i tu10:tu10\|count_74123_50ms:inst298\|lpm_counter:LPM_COUNTER_component\|cntr_94i:auto_generated " "Elaborating entity \"cntr_94i\" for hierarchy \"tu10:tu10\|count_74123_50ms:inst298\|lpm_counter:LPM_COUNTER_component\|cntr_94i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044897013 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x8_led.vhd 2 1 " "Using design file mux2x8_led.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x8_led-SYN " "Found design unit 1: mux2x8_led-SYN" {  } { { "mux2x8_led.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x8_led.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044897026 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x8_led " "Found entity 1: mux2x8_led" {  } { { "mux2x8_led.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x8_led.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044897026 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627044897026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x8_led tu10:tu10\|mux2x8_led:inst52 " "Elaborating entity \"mux2x8_led\" for hierarchy \"tu10:tu10\|mux2x8_led:inst52\"" {  } { { "tu10.bdf" "inst52" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { -808 1336 1480 -728 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044897036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX tu10:tu10\|mux2x8_led:inst52\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"tu10:tu10\|mux2x8_led:inst52\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux2x8_led.vhd" "LPM_MUX_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x8_led.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044897073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|mux2x8_led:inst52\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"tu10:tu10\|mux2x8_led:inst52\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux2x8_led.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x8_led.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044897075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|mux2x8_led:inst52\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"tu10:tu10\|mux2x8_led:inst52\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044897075 ""}  } { { "mux2x8_led.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x8_led.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627044897075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_73e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_73e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_73e " "Found entity 1: mux_73e" {  } { { "db/mux_73e.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/mux_73e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044897156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627044897156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_73e tu10:tu10\|mux2x8_led:inst52\|LPM_MUX:LPM_MUX_component\|mux_73e:auto_generated " "Elaborating entity \"mux_73e\" for hierarchy \"tu10:tu10\|mux2x8_led:inst52\|LPM_MUX:LPM_MUX_component\|mux_73e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044897162 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tu10_2x8_mux.vhd 2 1 " "Using design file tu10_2x8_mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tu10_2x8_mux-SYN " "Found design unit 1: tu10_2x8_mux-SYN" {  } { { "tu10_2x8_mux.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_2x8_mux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044897174 ""} { "Info" "ISGN_ENTITY_NAME" "1 tu10_2x8_mux " "Found entity 1: tu10_2x8_mux" {  } { { "tu10_2x8_mux.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_2x8_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044897174 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627044897174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tu10_2x8_mux tu10:tu10\|tu10_2x8_mux:inst140 " "Elaborating entity \"tu10_2x8_mux\" for hierarchy \"tu10:tu10\|tu10_2x8_mux:inst140\"" {  } { { "tu10.bdf" "inst140" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 4000 1416 1560 4080 "inst140" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044897184 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x8.vhd 2 1 " "Using design file mux2x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x8-SYN " "Found design unit 1: mux2x8-SYN" {  } { { "mux2x8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x8.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044897205 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x8 " "Found entity 1: mux2x8" {  } { { "mux2x8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627044897205 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627044897205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x8 tu10:tu10\|mux2x8:inst41 " "Elaborating entity \"mux2x8\" for hierarchy \"tu10:tu10\|mux2x8:inst41\"" {  } { { "tu10.bdf" "inst41" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { -16 1352 1496 64 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044897231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk10khzdiv_test clk10khzdiv_test:clk10k_test " "Elaborating entity \"clk10khzdiv_test\" for hierarchy \"clk10khzdiv_test:clk10k_test\"" {  } { { "mt11_controller_c-ii.bdf" "clk10k_test" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 8 616 768 104 "clk10k_test" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627044897265 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tu10:tu10\|inst45~synth " "Found clock multiplexer tu10:tu10\|inst45~synth" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2696 1664 1728 2744 "inst45" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1627044898715 "|mt11_controller_c-ii|tu10:tu10|inst45"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tu10:tu10\|inst264~synth " "Found clock multiplexer tu10:tu10\|inst264~synth" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3000 1664 1728 3048 "inst264" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1627044898715 "|mt11_controller_c-ii|tu10:tu10|inst264"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|safe_q\[14\]~synth " "Found clock multiplexer tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|safe_q\[14\]~synth" {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 133 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1627044898715 "|mt11_controller_c-ii|tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|safe_q[14]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tu10:tu10\|inst278~synth " "Found clock multiplexer tu10:tu10\|inst278~synth" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3120 1664 1728 3168 "inst278" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1627044898715 "|mt11_controller_c-ii|tu10:tu10|inst278"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1627044898715 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5128 1448 1512 5208 "inst377" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 2920 2072 2136 3000 "inst417" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 3248 1368 1432 3328 "inst408" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5216 1304 1368 5296 "inst376" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 8168 264 328 8248 "inst445" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 4448 648 712 4528 "inst117" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 4288 400 464 4368 "inst112" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1627044899248 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1627044899249 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tu10:tu10\|inst356 tu10:tu10\|inst356~_emulated tu10:tu10\|inst356~1 " "Register \"tu10:tu10\|inst356\" is converted into an equivalent circuit using register \"tu10:tu10\|inst356~_emulated\" and latch \"tu10:tu10\|inst356~1\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10472 1528 1592 10552 "inst356" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627044899251 "|mt11_controller_c-ii|tu10:tu10|inst356"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tu10:tu10\|inst256 tu10:tu10\|inst256~_emulated tu10:tu10\|inst256~1 " "Register \"tu10:tu10\|inst256\" is converted into an equivalent circuit using register \"tu10:tu10\|inst256~_emulated\" and latch \"tu10:tu10\|inst256~1\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10024 1528 1592 10104 "inst256" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627044899251 "|mt11_controller_c-ii|tu10:tu10|inst256"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tu10:tu10\|inst352 tu10:tu10\|inst352~_emulated tu10:tu10\|inst352~1 " "Register \"tu10:tu10\|inst352\" is converted into an equivalent circuit using register \"tu10:tu10\|inst352~_emulated\" and latch \"tu10:tu10\|inst352~1\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10216 1528 1592 10296 "inst352" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627044899251 "|mt11_controller_c-ii|tu10:tu10|inst352"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tu10:tu10\|inst213 tu10:tu10\|inst213~_emulated tu10:tu10\|inst213~1 " "Register \"tu10:tu10\|inst213\" is converted into an equivalent circuit using register \"tu10:tu10\|inst213~_emulated\" and latch \"tu10:tu10\|inst213~1\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6848 -96 -32 6928 "inst213" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627044899251 "|mt11_controller_c-ii|tu10:tu10|inst213"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tu10:tu10\|inst255 tu10:tu10\|inst255~_emulated tu10:tu10\|inst255~1 " "Register \"tu10:tu10\|inst255\" is converted into an equivalent circuit using register \"tu10:tu10\|inst255~_emulated\" and latch \"tu10:tu10\|inst255~1\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7312 1120 1184 7392 "inst255" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627044899251 "|mt11_controller_c-ii|tu10:tu10|inst255"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst132 tm11:tm11\|inst132~_emulated tm11:tm11\|inst132~1 " "Register \"tm11:tm11\|inst132\" is converted into an equivalent circuit using register \"tm11:tm11\|inst132~_emulated\" and latch \"tm11:tm11\|inst132~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5968 632 696 6048 "inst132" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627044899251 "|mt11_controller_c-ii|tm11:tm11|inst132"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst131 tm11:tm11\|inst131~_emulated tm11:tm11\|inst132~1 " "Register \"tm11:tm11\|inst131\" is converted into an equivalent circuit using register \"tm11:tm11\|inst131~_emulated\" and latch \"tm11:tm11\|inst132~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5968 520 584 6048 "inst131" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627044899251 "|mt11_controller_c-ii|tm11:tm11|inst131"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst309 tm11:tm11\|inst309~_emulated tm11:tm11\|inst309~1 " "Register \"tm11:tm11\|inst309\" is converted into an equivalent circuit using register \"tm11:tm11\|inst309~_emulated\" and latch \"tm11:tm11\|inst309~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10616 256 320 10696 "inst309" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627044899251 "|mt11_controller_c-ii|tm11:tm11|inst309"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst451 tm11:tm11\|inst451~_emulated tm11:tm11\|inst451~1 " "Register \"tm11:tm11\|inst451\" is converted into an equivalent circuit using register \"tm11:tm11\|inst451~_emulated\" and latch \"tm11:tm11\|inst451~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 8480 1328 1392 8560 "inst451" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627044899251 "|mt11_controller_c-ii|tm11:tm11|inst451"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst130 tm11:tm11\|inst130~_emulated tm11:tm11\|inst132~1 " "Register \"tm11:tm11\|inst130\" is converted into an equivalent circuit using register \"tm11:tm11\|inst130~_emulated\" and latch \"tm11:tm11\|inst132~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5968 408 472 6048 "inst130" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627044899251 "|mt11_controller_c-ii|tm11:tm11|inst130"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst304 tm11:tm11\|inst304~_emulated tm11:tm11\|inst304~1 " "Register \"tm11:tm11\|inst304\" is converted into an equivalent circuit using register \"tm11:tm11\|inst304~_emulated\" and latch \"tm11:tm11\|inst304~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10400 816 880 10480 "inst304" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627044899251 "|mt11_controller_c-ii|tm11:tm11|inst304"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst396 tm11:tm11\|inst396~_emulated tm11:tm11\|inst396~1 " "Register \"tm11:tm11\|inst396\" is converted into an equivalent circuit using register \"tm11:tm11\|inst396~_emulated\" and latch \"tm11:tm11\|inst396~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 3232 328 392 3312 "inst396" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627044899251 "|mt11_controller_c-ii|tm11:tm11|inst396"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst401 tm11:tm11\|inst401~_emulated tm11:tm11\|inst401~1 " "Register \"tm11:tm11\|inst401\" is converted into an equivalent circuit using register \"tm11:tm11\|inst401~_emulated\" and latch \"tm11:tm11\|inst401~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 3120 392 456 3200 "inst401" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1627044899251 "|mt11_controller_c-ii|tm11:tm11|inst401"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1627044899251 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "qbus_virq6 VCC " "Pin \"qbus_virq6\" is stuck at VCC" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 16 944 1120 32 "qbus_virq6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627044899833 "|mt11_controller_c-ii|qbus_virq6"} { "Warning" "WMLS_MLS_STUCK_PIN" "mt-urv GND " "Pin \"mt-urv\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 456 -80 96 472 "mt-urv" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627044899833 "|mt11_controller_c-ii|mt-urv"} { "Warning" "WMLS_MLS_STUCK_PIN" "mt-usz VCC " "Pin \"mt-usz\" is stuck at VCC" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 472 -80 96 488 "mt-usz" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627044899833 "|mt11_controller_c-ii|mt-usz"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_rd GND " "Pin \"led_rd\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 600 416 592 616 "led_rd" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627044899833 "|mt11_controller_c-ii|led_rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "qbus_dout_out VCC " "Pin \"qbus_dout_out\" is stuck at VCC" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 64 944 1120 80 "qbus_dout_out" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627044899833 "|mt11_controller_c-ii|qbus_dout_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "qbus_din_out VCC " "Pin \"qbus_din_out\" is stuck at VCC" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 96 944 1120 112 "qbus_din_out" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627044899833 "|mt11_controller_c-ii|qbus_din_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "qbus_sync_out VCC " "Pin \"qbus_sync_out\" is stuck at VCC" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 112 944 1120 128 "qbus_sync_out" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627044899833 "|mt11_controller_c-ii|qbus_sync_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "qbus_wtbt_out VCC " "Pin \"qbus_wtbt_out\" is stuck at VCC" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 128 944 1120 144 "qbus_wtbt_out" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627044899833 "|mt11_controller_c-ii|qbus_wtbt_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "qbus_dmr VCC " "Pin \"qbus_dmr\" is stuck at VCC" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 160 944 1120 176 "qbus_dmr" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627044899833 "|mt11_controller_c-ii|qbus_dmr"} { "Warning" "WMLS_MLS_STUCK_PIN" "qbus_virq7 VCC " "Pin \"qbus_virq7\" is stuck at VCC" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 192 944 1120 208 "qbus_virq7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627044899833 "|mt11_controller_c-ii|qbus_virq7"} { "Warning" "WMLS_MLS_STUCK_PIN" "qbus_sack VCC " "Pin \"qbus_sack\" is stuck at VCC" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 32 944 1120 48 "qbus_sack" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627044899833 "|mt11_controller_c-ii|qbus_sack"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[15\] GND " "Pin \"la\[15\]\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 672 328 856 672 "<<__\$DEF_ALIAS3864>>" "" } { 616 328 328 672 "<<__\$DEF_ALIAS2139>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627044899833 "|mt11_controller_c-ii|la[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[14\] GND " "Pin \"la\[14\]\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 672 328 856 672 "<<__\$DEF_ALIAS3864>>" "" } { 616 328 328 672 "<<__\$DEF_ALIAS2139>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627044899833 "|mt11_controller_c-ii|la[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[13\] GND " "Pin \"la\[13\]\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 672 328 856 672 "<<__\$DEF_ALIAS3864>>" "" } { 616 328 328 672 "<<__\$DEF_ALIAS2139>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627044899833 "|mt11_controller_c-ii|la[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[12\] GND " "Pin \"la\[12\]\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 672 328 856 672 "<<__\$DEF_ALIAS3864>>" "" } { 616 328 328 672 "<<__\$DEF_ALIAS2139>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627044899833 "|mt11_controller_c-ii|la[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[11\] GND " "Pin \"la\[11\]\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 672 328 856 672 "<<__\$DEF_ALIAS3864>>" "" } { 616 328 328 672 "<<__\$DEF_ALIAS2139>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627044899833 "|mt11_controller_c-ii|la[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[10\] GND " "Pin \"la\[10\]\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 672 328 856 672 "<<__\$DEF_ALIAS3864>>" "" } { 616 328 328 672 "<<__\$DEF_ALIAS2139>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627044899833 "|mt11_controller_c-ii|la[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "la\[4\] GND " "Pin \"la\[4\]\" is stuck at GND" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la\[15..0\]" "" } { 672 328 856 672 "<<__\$DEF_ALIAS3864>>" "" } { 616 328 328 672 "<<__\$DEF_ALIAS2139>>" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627044899833 "|mt11_controller_c-ii|la[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1627044899833 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1627044900869 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1627044901875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044901875 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[5\] " "No output dependent on input pin \"ctrl\[5\]\"" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 128 296 680 "ctrl" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044902032 "|mt11_controller_c-ii|ctrl[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[4\] " "No output dependent on input pin \"ctrl\[4\]\"" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 128 296 680 "ctrl" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044902032 "|mt11_controller_c-ii|ctrl[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[3\] " "No output dependent on input pin \"ctrl\[3\]\"" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 128 296 680 "ctrl" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044902032 "|mt11_controller_c-ii|ctrl[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[2\] " "No output dependent on input pin \"ctrl\[2\]\"" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 128 296 680 "ctrl" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044902032 "|mt11_controller_c-ii|ctrl[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[1\] " "No output dependent on input pin \"ctrl\[1\]\"" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 128 296 680 "ctrl" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044902032 "|mt11_controller_c-ii|ctrl[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[0\] " "No output dependent on input pin \"ctrl\[0\]\"" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 128 296 680 "ctrl" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044902032 "|mt11_controller_c-ii|ctrl[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "qbus_rply_in " "No output dependent on input pin \"qbus_rply_in\"" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 504 944 1112 520 "qbus_rply_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044902032 "|mt11_controller_c-ii|qbus_rply_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "qbus_refresh " "No output dependent on input pin \"qbus_refresh\"" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 536 944 1112 552 "qbus_refresh" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044902032 "|mt11_controller_c-ii|qbus_refresh"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "qbus_halt " "No output dependent on input pin \"qbus_halt\"" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 584 944 1112 600 "qbus_halt" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627044902032 "|mt11_controller_c-ii|qbus_halt"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1627044902032 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "842 " "Implemented 842 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1627044902037 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1627044902037 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "22 " "Implemented 22 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1627044902037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "722 " "Implemented 722 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1627044902037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1627044902037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627044902096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 15:55:02 2021 " "Processing ended: Fri Jul 23 15:55:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627044902096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627044902096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627044902096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627044902096 ""}
