============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Lenovo
   Run Date =   Tue Aug 27 14:30:54 2024

   Run on =     LAPTOP-QRG7LJL6
============================================================
RUN-1002 : start command "open_project rx_top.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../rx_top.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../rx_bps_module.v
HDL-1007 : analyze verilog file ../../rx_control_module.v
HDL-1007 : analyze verilog file ../../LED_display_module.v
HDL-5007 WARNING: empty port in module declaration in ../../LED_display_module.v(3)
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
HDL-1007 : analyze verilog file ../../tx_control_module.v
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/rx_top_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../rx_top.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 10 view nodes, 32 trigger nets, 32 data nets.
KIT-1004 : Chipwatcher code = 0101100011111010
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.2/cw/ -file rx_top_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file rx_top_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in rx_top_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=10,BUS_DIN_NUM=32,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb011110,32'sb011111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01011100,32'sb01100010}) in C:/Anlogic/TD5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=126) in C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=126) in C:/Anlogic/TD5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=10,BUS_DIN_NUM=32,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb011110,32'sb011111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01011100,32'sb01100010}) in C:/Anlogic/TD5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=32,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb011110,32'sb011111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01011100,32'sb01100010}) in C:/Anlogic/TD5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01101) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "rx_top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=10,BUS_DIN_NUM=32,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb011110,32'sb011111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01011100,32'sb01100010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=126)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=126)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=10,BUS_DIN_NUM=32,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb011110,32'sb011111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01011100,32'sb01100010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=32,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb011110,32'sb011111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01011100,32'sb01100010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01101)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model rx_top
SYN-1032 : 1842/38 useful/useless nets, 929/27 useful/useless insts
SYN-1016 : Merged 48 instances.
SYN-1032 : 1507/14 useful/useless nets, 1338/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1491/16 useful/useless nets, 1326/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 421 better
SYN-1014 : Optimize round 2
SYN-1032 : 1176/45 useful/useless nets, 1011/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 25 IOs to PADs
RUN-1002 : start command "update_pll_param -module rx_top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 25 instances.
SYN-2501 : Optimize round 1, 52 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 1627/2 useful/useless nets, 1465/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 218 (3.66), #lev = 5 (1.98)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 218 (3.66), #lev = 5 (1.98)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 584 instances into 218 LUTs, name keeping = 72%.
SYN-1001 : Packing model "rx_top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 386 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 114 adder to BLE ...
SYN-4008 : Packed 114 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.074265s wall, 0.968750s user + 0.109375s system = 1.078125s CPU (100.4%)

RUN-1004 : used memory is 115 MB, reserved memory is 78 MB, peak memory is 120 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
SYN-5055 WARNING: The kept net U2/BPS_CLK_n will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U6/BPS_CLK will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U1/CLK will be merged to another kept net CLK_500K
SYN-5055 WARNING: The kept net U3/isCount will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U2/Count_Sig will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U3/isDone will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U4/RX_Done_Sig will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U6/TX_En_Sig will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U1/neg_sig_n will be merged to another kept net neg_sig
SYN-5055 WARNING: The kept net U3/neg_sig will be merged to another kept net neg_sig
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (266 clock/control pins, 0 other pins).
SYN-4024 : Net "CLK_500K" drives clk pins.
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4024 : Net "U5/SingleNum_n" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_500K as clock net
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net U5/SingleNum_n as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net CLK_500K to drive 161 clock pins.
SYN-4015 : Create BUFG instance for clk Net U5/SingleNum_n to drive 8 clock pins.
PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 949 instances
RUN-0007 : 344 luts, 448 seqs, 75 mslices, 47 lslices, 25 pads, 4 brams, 0 dsps
RUN-1001 : There are total 1111 nets
RUN-1001 : 600 nets have 2 pins
RUN-1001 : 426 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     24      
RUN-1001 :   No   |  No   |  Yes  |     162     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     262     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 947 instances, 344 luts, 448 seqs, 122 slices, 23 macros(122 instances: 75 mslices 47 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 267211
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 947.
PHY-3001 : End clustering;  0.000052s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 170380, overlap = 4.5
PHY-3002 : Step(2): len = 119586, overlap = 4.5
PHY-3002 : Step(3): len = 89710.8, overlap = 6.75
PHY-3002 : Step(4): len = 76576.5, overlap = 9
PHY-3002 : Step(5): len = 62630.3, overlap = 9
PHY-3002 : Step(6): len = 56196.2, overlap = 9
PHY-3002 : Step(7): len = 46400.6, overlap = 9
PHY-3002 : Step(8): len = 40330.3, overlap = 9
PHY-3002 : Step(9): len = 37827.4, overlap = 9
PHY-3002 : Step(10): len = 31847.5, overlap = 9
PHY-3002 : Step(11): len = 30084.7, overlap = 9
PHY-3002 : Step(12): len = 28803.3, overlap = 9
PHY-3002 : Step(13): len = 25708.2, overlap = 9
PHY-3002 : Step(14): len = 26109.6, overlap = 9
PHY-3002 : Step(15): len = 23678.1, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.64871e-05
PHY-3002 : Step(16): len = 24343.1, overlap = 7.5
PHY-3002 : Step(17): len = 24354.8, overlap = 7.4375
PHY-3002 : Step(18): len = 23381.6, overlap = 7.5
PHY-3002 : Step(19): len = 23179.6, overlap = 7.5
PHY-3002 : Step(20): len = 22740.9, overlap = 5.25
PHY-3002 : Step(21): len = 22237.8, overlap = 9.75
PHY-3002 : Step(22): len = 22210.7, overlap = 9.75
PHY-3002 : Step(23): len = 22277, overlap = 7.625
PHY-3002 : Step(24): len = 22285.9, overlap = 5.4375
PHY-3002 : Step(25): len = 22153.1, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.29742e-05
PHY-3002 : Step(26): len = 21971.8, overlap = 5.5
PHY-3002 : Step(27): len = 21919, overlap = 7.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000105948
PHY-3002 : Step(28): len = 22019.4, overlap = 5.5
PHY-3002 : Step(29): len = 22006, overlap = 5.5
PHY-3002 : Step(30): len = 21990.7, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004918s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (1270.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(31): len = 22018.3, overlap = 14.6875
PHY-3002 : Step(32): len = 22116.9, overlap = 15.6875
PHY-3002 : Step(33): len = 20677.3, overlap = 16.9375
PHY-3002 : Step(34): len = 20766, overlap = 17
PHY-3002 : Step(35): len = 20714, overlap = 15.375
PHY-3002 : Step(36): len = 21000.9, overlap = 14.1562
PHY-3002 : Step(37): len = 20309, overlap = 17.0625
PHY-3002 : Step(38): len = 20099.1, overlap = 15.9375
PHY-3002 : Step(39): len = 19982.8, overlap = 16.5938
PHY-3002 : Step(40): len = 20091.3, overlap = 14.375
PHY-3002 : Step(41): len = 19438.9, overlap = 11.4375
PHY-3002 : Step(42): len = 19533.1, overlap = 10.8125
PHY-3002 : Step(43): len = 19297.3, overlap = 12.5312
PHY-3002 : Step(44): len = 19467.9, overlap = 12.0625
PHY-3002 : Step(45): len = 19348.5, overlap = 12.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.2878e-05
PHY-3002 : Step(46): len = 18871.1, overlap = 10.25
PHY-3002 : Step(47): len = 18971.2, overlap = 10.3125
PHY-3002 : Step(48): len = 19100.5, overlap = 10.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000145756
PHY-3002 : Step(49): len = 18645.3, overlap = 12.1875
PHY-3002 : Step(50): len = 18770.5, overlap = 11.9062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.01429e-05
PHY-3002 : Step(51): len = 18879, overlap = 28.6562
PHY-3002 : Step(52): len = 18977.3, overlap = 27.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.02858e-05
PHY-3002 : Step(53): len = 19585.8, overlap = 26.75
PHY-3002 : Step(54): len = 19896.8, overlap = 23.9688
PHY-3002 : Step(55): len = 20451.7, overlap = 23.6562
PHY-3002 : Step(56): len = 19984.6, overlap = 22.8125
PHY-3002 : Step(57): len = 20003.9, overlap = 22.75
PHY-3002 : Step(58): len = 19752.6, overlap = 24
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.05716e-05
PHY-3002 : Step(59): len = 19566.9, overlap = 23.7812
PHY-3002 : Step(60): len = 19688, overlap = 25.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.11431e-05
PHY-3002 : Step(61): len = 19704, overlap = 24.9062
PHY-3002 : Step(62): len = 19919.9, overlap = 25.125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 60.94 peak overflow 3.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1111.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 21992, over cnt = 95(0%), over = 347, worst = 14
PHY-1001 : End global iterations;  0.049585s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.5%)

PHY-1001 : Congestion index: top1 = 26.01, top5 = 12.89, top10 = 7.54, top15 = 5.10.
PHY-1001 : End incremental global routing;  0.107377s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (101.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4564, tnet num: 1109, tinst num: 947, tnode num: 6199, tedge num: 7475.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.145394s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.269535s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (98.5%)

OPT-1001 : Current memory(MB): used = 168, reserve = 131, peak = 168.
OPT-1001 : End physical optimization;  0.280714s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (100.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 344 LUT to BLE ...
SYN-4008 : Packed 344 LUT and 110 SEQ to BLE.
SYN-4003 : Packing 338 remaining SEQ's ...
SYN-4005 : Packed 192 SEQ with LUT/SLICE
SYN-4006 : 75 single LUT's are left
SYN-4006 : 146 single SEQ's are left
SYN-4011 : Packing model "rx_top" (AL_USER_NORMAL) with 490/659 primitive instances ...
PHY-3001 : End packing;  0.039094s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.9%)

PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 431 instances
RUN-1001 : 198 mslices, 198 lslices, 25 pads, 4 brams, 0 dsps
RUN-1001 : There are total 1004 nets
RUN-1001 : 475 nets have 2 pins
RUN-1001 : 439 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 429 instances, 396 slices, 23 macros(122 instances: 75 mslices 47 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 20784.8, Over = 32.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.06727e-05
PHY-3002 : Step(63): len = 20270.2, overlap = 34
PHY-3002 : Step(64): len = 20341.1, overlap = 34
PHY-3002 : Step(65): len = 20387.4, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.13453e-05
PHY-3002 : Step(66): len = 20445.6, overlap = 33.25
PHY-3002 : Step(67): len = 20662, overlap = 32.25
PHY-3002 : Step(68): len = 20809.6, overlap = 32.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.26906e-05
PHY-3002 : Step(69): len = 21256.1, overlap = 28.5
PHY-3002 : Step(70): len = 21520.1, overlap = 25.75
PHY-3002 : Step(71): len = 21970.6, overlap = 26.5
PHY-3002 : Step(72): len = 21682.1, overlap = 26.5
PHY-3002 : Step(73): len = 21684.2, overlap = 26.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.105853s wall, 0.093750s user + 0.281250s system = 0.375000s CPU (354.3%)

PHY-3001 : Trial Legalized: Len = 30661.9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000381788
PHY-3002 : Step(74): len = 26239.2, overlap = 4.75
PHY-3002 : Step(75): len = 25370.9, overlap = 8.75
PHY-3002 : Step(76): len = 24019.9, overlap = 12
PHY-3002 : Step(77): len = 23894.8, overlap = 12.75
PHY-3002 : Step(78): len = 23620, overlap = 13.5
PHY-3002 : Step(79): len = 23451.5, overlap = 14.5
PHY-3002 : Step(80): len = 23380.6, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000763575
PHY-3002 : Step(81): len = 23461.5, overlap = 14.75
PHY-3002 : Step(82): len = 23495.3, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00152715
PHY-3002 : Step(83): len = 23593.7, overlap = 14.5
PHY-3002 : Step(84): len = 23635.7, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004103s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (380.8%)

PHY-3001 : Legalized: Len = 26965.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004795s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 4, deltaY = 6, maxDist = 2.
PHY-3001 : Final: Len = 27403.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 29/1004.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 33040, over cnt = 106(0%), over = 162, worst = 5
PHY-1002 : len = 34152, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 34600, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 34792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.123481s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (101.2%)

PHY-1001 : Congestion index: top1 = 26.44, top5 = 17.53, top10 = 11.36, top15 = 7.93.
PHY-1001 : End incremental global routing;  0.183705s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (102.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3926, tnet num: 1002, tinst num: 429, tnode num: 5056, tedge num: 6623.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.154989s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (100.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.352325s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (102.0%)

OPT-1001 : Current memory(MB): used = 171, reserve = 134, peak = 171.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001159s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 834/1004.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 34792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002822s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.44, top5 = 17.53, top10 = 11.36, top15 = 7.93.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001778s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.068966
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.420714s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (100.3%)

RUN-1003 : finish command "place" in  3.241594s wall, 3.765625s user + 4.656250s system = 8.421875s CPU (259.8%)

RUN-1004 : used memory is 153 MB, reserved memory is 116 MB, peak memory is 172 MB
RUN-1002 : start command "export_db rx_top_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 431 instances
RUN-1001 : 198 mslices, 198 lslices, 25 pads, 4 brams, 0 dsps
RUN-1001 : There are total 1004 nets
RUN-1001 : 475 nets have 2 pins
RUN-1001 : 439 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3926, tnet num: 1002, tinst num: 429, tnode num: 5056, tedge num: 6623.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 198 mslices, 198 lslices, 25 pads, 4 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1002 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 530 clock pins, and constraint 1130 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 32864, over cnt = 105(0%), over = 163, worst = 5
PHY-1002 : len = 33904, over cnt = 45(0%), over = 54, worst = 2
PHY-1002 : len = 34496, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 34704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.118207s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (92.5%)

PHY-1001 : Congestion index: top1 = 26.51, top5 = 17.59, top10 = 11.27, top15 = 7.84.
PHY-1001 : End global routing;  0.174889s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 199, reserve = 162, peak = 212.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net CLK_500K_syn_8 will be merged with clock CLK_500K
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 464, reserve = 432, peak = 464.
PHY-1001 : End build detailed router design. 3.195698s wall, 3.125000s user + 0.062500s system = 3.187500s CPU (99.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 26544, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.090802s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 495, reserve = 465, peak = 495.
PHY-1001 : End phase 1; 1.098957s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (99.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 145736, over cnt = 29(0%), over = 29, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 496, reserve = 465, peak = 496.
PHY-1001 : End initial routed; 1.454756s wall, 1.890625s user + 0.078125s system = 1.968750s CPU (135.3%)

PHY-1001 : Current memory(MB): used = 496, reserve = 465, peak = 496.
PHY-1001 : End phase 2; 1.454908s wall, 1.890625s user + 0.078125s system = 1.968750s CPU (135.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 145728, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.038866s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (120.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 145792, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.029875s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 145856, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.066615s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (211.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 145448, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.043838s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 145448, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.040440s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : End commit to database; 0.105804s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.4%)

PHY-1001 : Current memory(MB): used = 508, reserve = 476, peak = 508.
PHY-1001 : End phase 3; 0.445795s wall, 0.437500s user + 0.062500s system = 0.500000s CPU (112.2%)

PHY-1003 : Routed, final wirelength = 145448
PHY-1001 : Current memory(MB): used = 508, reserve = 476, peak = 508.
PHY-1001 : End export database. 0.008531s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (183.2%)

PHY-1001 : End detail routing;  6.397495s wall, 6.718750s user + 0.234375s system = 6.953125s CPU (108.7%)

RUN-1003 : finish command "route" in  6.862836s wall, 7.187500s user + 0.250000s system = 7.437500s CPU (108.4%)

RUN-1004 : used memory is 435 MB, reserved memory is 403 MB, peak memory is 508 MB
RUN-1002 : start command "report_area -io_info -file rx_top_phy.area"
RUN-1001 : standard
***Report Model: rx_top Device: EG4S20BG256***

IO Statistics
#IO                        25
  #input                    4
  #output                  21
  #inout                    0

Utilization Statistics
#lut                      609   out of  19600    3.11%
#reg                      448   out of  19600    2.29%
#le                       755
  #lut only               307   out of    755   40.66%
  #reg only               146   out of    755   19.34%
  #lut&reg                302   out of    755   40.00%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     1
  #oreg                    12
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                     Fanout
#1        config_inst_syn_9    GCLK               config             config_inst.jtck           145
#2        CLK_500K             GCLK               mslice             CLK_500K_reg_syn_5.q1      100
#3        CLK_dup_1            GCLK               io                 CLK_syn_2.di               17
#4        U5/SingleNum_n       GCLK               lslice             U5/SingleNum_n_syn_7.f0    7


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RX_En_Sig          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RX_Pin_In          INPUT        F12        LVCMOS33          N/A          PULLUP      IREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       OREG    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     LED_Out[7]         OUTPUT        F16        LVCMOS33           8            NONE       OREG    
     LED_Out[6]         OUTPUT        E16        LVCMOS33           8            NONE       OREG    
     LED_Out[5]         OUTPUT        E13        LVCMOS33           8            NONE       OREG    
     LED_Out[4]         OUTPUT        C16        LVCMOS33           8            NONE       OREG    
     LED_Out[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    
     TX_Pin_Out         OUTPUT        D12        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------+
|Instance                            |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------+
|top                                 |rx_top              |755    |487     |122     |461     |4       |0       |
|  U1                                |detect_module       |1      |0       |0       |1       |0       |0       |
|  U2                                |rx_bps_module       |27     |23      |4       |16      |0       |0       |
|  U3                                |rx_control_module   |36     |36      |0       |14      |0       |0       |
|  U5                                |Digitron_NumDisplay |114    |94      |18      |22      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER      |552    |317     |93      |383     |0       |0       |
|    wrapper_cwc_top                 |cwc_top             |552    |317     |93      |383     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int         |252    |124     |0       |249     |0       |0       |
|        reg_inst                    |register            |249    |121     |0       |246     |0       |0       |
|        tap_inst                    |tap                 |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger             |300    |193     |93      |134     |0       |0       |
|        bus_inst                    |bus_top             |97     |58      |32      |45      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det             |15     |9       |6       |7       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det             |41     |25      |16      |13      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det             |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det             |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det             |27     |10      |10      |11      |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl            |114    |85      |29      |57      |0       |0       |
+--------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       450   
    #2          2       311   
    #3          3        98   
    #4          4        30   
    #5        5-10       55   
    #6        11-50      25   
    #7       51-100      3    
    #8       101-500     1    
  Average     2.70            

RUN-1002 : start command "export_db rx_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid rx_top_inst.bid"
PRG-1000 : <!-- HMAC is: 42f9dab644d2eedb6347a7b1d70cf585240a36935c0dc00390dfb9cddc72defc -->
RUN-1002 : start command "bitgen -bit rx_top.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 163 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 592
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1004, pip num: 9378
BIT-1002 : Init feedthrough completely, num: 1
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1241 valid insts, and 25482 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100010110101100011111010
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file rx_top.bit.
RUN-1003 : finish command "bitgen -bit rx_top.bit -unused_io_status pulldown" in  1.670048s wall, 12.859375s user + 0.109375s system = 12.968750s CPU (776.5%)

RUN-1004 : used memory is 449 MB, reserved memory is 424 MB, peak memory is 641 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240827_143054.log"
