Simulator report for afinador_violao_qsim
Fri Jun 14 21:50:04 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 211 nodes    ;
; Simulation Coverage         ;      79.05 % ;
; Total Number of Transitions ; 16233        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                  ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                               ; Timing        ;
; Start time                                                                                 ; 0 ns                                                     ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                      ;               ;
; Vector input source                                                                        ; C:/Users/aluno/Desktop/afinador-violao-main/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                       ; On            ;
; Check outputs                                                                              ; Off                                                      ; Off           ;
; Report simulation coverage                                                                 ; On                                                       ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                       ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                       ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                       ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                      ; Off           ;
; Detect glitches                                                                            ; Off                                                      ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                      ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                      ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                      ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                      ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                       ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                               ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                      ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                      ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                     ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                                ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                                ; Transport     ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      79.05 % ;
; Total nodes checked                                 ; 211          ;
; Total output ports checked                          ; 210          ;
; Total output ports with complete 1/0-value coverage ; 166          ;
; Total output ports with no 1/0-value coverage       ; 42           ;
; Total output ports with no 1-value coverage         ; 42           ;
; Total output ports with no 0-value coverage         ; 44           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                               ; Output Port Name                                                                                        ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; |afinador_violao|afinado                                                                                ; |afinador_violao|afinado                                                                                ; pin_out          ;
; |afinador_violao|inst3                                                                                  ; |afinador_violao|inst3                                                                                  ; out0             ;
; |afinador_violao|clock                                                                                  ; |afinador_violao|clock                                                                                  ; out              ;
; |afinador_violao|entrada                                                                                ; |afinador_violao|entrada                                                                                ; out              ;
; |afinador_violao|afrouxe_pouco                                                                          ; |afinador_violao|afrouxe_pouco                                                                          ; pin_out          ;
; |afinador_violao|inst14                                                                                 ; |afinador_violao|inst14                                                                                 ; out0             ;
; |afinador_violao|afrouxe_muito                                                                          ; |afinador_violao|afrouxe_muito                                                                          ; pin_out          ;
; |afinador_violao|aperte_pouco                                                                           ; |afinador_violao|aperte_pouco                                                                           ; pin_out          ;
; |afinador_violao|inst13                                                                                 ; |afinador_violao|inst13                                                                                 ; out0             ;
; |afinador_violao|aperte_muito                                                                           ; |afinador_violao|aperte_muito                                                                           ; pin_out          ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|aeb_int~0 ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|aeb_int~0 ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|aleb      ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|aleb      ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|aeb_int~0 ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|aeb_int~0 ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|ageb      ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|ageb      ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[7]                                          ; |afinador_violao|contador_sem_overflow:inst1|internal_count[7]                                          ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[6]                                          ; |afinador_violao|contador_sem_overflow:inst1|internal_count[6]                                          ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[5]                                          ; |afinador_violao|contador_sem_overflow:inst1|internal_count[5]                                          ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[4]                                          ; |afinador_violao|contador_sem_overflow:inst1|internal_count[4]                                          ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[3]                                          ; |afinador_violao|contador_sem_overflow:inst1|internal_count[3]                                          ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[2]                                          ; |afinador_violao|contador_sem_overflow:inst1|internal_count[2]                                          ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[1]                                          ; |afinador_violao|contador_sem_overflow:inst1|internal_count[1]                                          ; regout           ;
; |afinador_violao|UC:inst|fstate.state1                                                                  ; |afinador_violao|UC:inst|fstate.state1                                                                  ; regout           ;
; |afinador_violao|UC:inst|fstate.state2                                                                  ; |afinador_violao|UC:inst|fstate.state2                                                                  ; regout           ;
; |afinador_violao|UC:inst|fstate.state3                                                                  ; |afinador_violao|UC:inst|fstate.state3                                                                  ; regout           ;
; |afinador_violao|UC:inst|reg_fstate~0                                                                   ; |afinador_violao|UC:inst|reg_fstate~0                                                                   ; out              ;
; |afinador_violao|UC:inst|fstate~0                                                                       ; |afinador_violao|UC:inst|fstate~0                                                                       ; out0             ;
; |afinador_violao|UC:inst|reg_fstate~2                                                                   ; |afinador_violao|UC:inst|reg_fstate~2                                                                   ; out0             ;
; |afinador_violao|UC:inst|fstate.state2~0                                                                ; |afinador_violao|UC:inst|fstate.state2~0                                                                ; out0             ;
; |afinador_violao|UC:inst|Selector0~0                                                                    ; |afinador_violao|UC:inst|Selector0~0                                                                    ; out0             ;
; |afinador_violao|UC:inst|Selector1~0                                                                    ; |afinador_violao|UC:inst|Selector1~0                                                                    ; out0             ;
; |afinador_violao|UC:inst|fstate~4                                                                       ; |afinador_violao|UC:inst|fstate~4                                                                       ; out0             ;
; |afinador_violao|lpm_dff:inst9|dffs[7]                                                                  ; |afinador_violao|lpm_dff:inst9|dffs[7]                                                                  ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[6]                                                                  ; |afinador_violao|lpm_dff:inst9|dffs[6]                                                                  ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[5]                                                                  ; |afinador_violao|lpm_dff:inst9|dffs[5]                                                                  ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[4]                                                                  ; |afinador_violao|lpm_dff:inst9|dffs[4]                                                                  ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[3]                                                                  ; |afinador_violao|lpm_dff:inst9|dffs[3]                                                                  ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[2]                                                                  ; |afinador_violao|lpm_dff:inst9|dffs[2]                                                                  ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[1]                                                                  ; |afinador_violao|lpm_dff:inst9|dffs[1]                                                                  ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[0]                                                                  ; |afinador_violao|lpm_dff:inst9|dffs[0]                                                                  ; regout           ;
; |afinador_violao|UC:inst|Selector0~1                                                                    ; |afinador_violao|UC:inst|Selector0~1                                                                    ; out0             ;
; |afinador_violao|UC:inst|Selector1~1                                                                    ; |afinador_violao|UC:inst|Selector1~1                                                                    ; out0             ;
; |afinador_violao|UC:inst|Selector1~2                                                                    ; |afinador_violao|UC:inst|Selector1~2                                                                    ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~0    ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~0    ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~1    ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~1    ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~2    ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~2    ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~3    ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~3    ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~4    ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~4    ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~5    ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~5    ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~6    ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~6    ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~7    ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~7    ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~8    ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~8    ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~9    ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~9    ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~10   ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~10   ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~11   ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~11   ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~12   ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~12   ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~13   ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~13   ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~14   ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~14   ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~15   ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~15   ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~16   ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~16   ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~17   ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~17   ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~18   ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~18   ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~19   ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~19   ; out0             ;
; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~20   ; |afinador_violao|lpm_compare0:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~20   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~0    ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~0    ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~1    ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~1    ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~2    ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~2    ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~3    ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~3    ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~4    ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~4    ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~5    ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~5    ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~6    ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~6    ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~7    ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~7    ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~8    ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~8    ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~9    ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~9    ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~10   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~10   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~11   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~11   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~12   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~12   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~13   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~13   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~14   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~14   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~15   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~15   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~16   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~16   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~17   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~17   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~18   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~18   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~19   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~19   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~20   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~20   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~21   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~21   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~22   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~22   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~23   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~23   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~24   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~24   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~25   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~25   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~26   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~26   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~27   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~27   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~28   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~28   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~29   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~29   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~30   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~30   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~31   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~31   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~32   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~32   ; out0             ;
; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~33   ; |afinador_violao|lpm_compare3:inst7|lpm_compare:LPM_COMPARE_component|cmpr_efj:auto_generated|op_1~33   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~0    ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~0    ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~1    ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~1    ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~2    ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~2    ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~3    ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~3    ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~4    ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~4    ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~5    ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~5    ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~6    ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~6    ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~7    ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~7    ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~8    ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~8    ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~9    ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~9    ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~10   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~10   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~11   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~11   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~12   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~12   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~13   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~13   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~14   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~14   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~15   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~15   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~16   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~16   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~17   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~17   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~18   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~18   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~19   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~19   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~20   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~20   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~21   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~21   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~22   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~22   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~23   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~23   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~24   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~24   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~25   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~25   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~26   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~26   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~27   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~27   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~28   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~28   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~29   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~29   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~30   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~30   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~31   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~31   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~32   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~32   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~33   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~33   ; out0             ;
; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~34   ; |afinador_violao|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_9cj:auto_generated|op_1~34   ; out0             ;
; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~0    ; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~0    ; out0             ;
; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~1    ; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~1    ; out0             ;
; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~2    ; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~2    ; out0             ;
; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~3    ; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~3    ; out0             ;
; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~4    ; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~4    ; out0             ;
; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~5    ; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~5    ; out0             ;
; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~6    ; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~6    ; out0             ;
; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~7    ; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~7    ; out0             ;
; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~8    ; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~8    ; out0             ;
; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~9    ; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~9    ; out0             ;
; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~10   ; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~10   ; out0             ;
; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~11   ; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~11   ; out0             ;
; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~12   ; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~12   ; out0             ;
; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~13   ; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~13   ; out0             ;
; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~14   ; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~14   ; out0             ;
; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~15   ; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~15   ; out0             ;
; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~16   ; |afinador_violao|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_ecj:auto_generated|op_1~16   ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~0                                                     ; |afinador_violao|contador_sem_overflow:inst1|Add0~0                                                     ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~1                                                     ; |afinador_violao|contador_sem_overflow:inst1|Add0~1                                                     ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~2                                                     ; |afinador_violao|contador_sem_overflow:inst1|Add0~2                                                     ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~3                                                     ; |afinador_violao|contador_sem_overflow:inst1|Add0~3                                                     ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~4                                                     ; |afinador_violao|contador_sem_overflow:inst1|Add0~4                                                     ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~5                                                     ; |afinador_violao|contador_sem_overflow:inst1|Add0~5                                                     ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~6                                                     ; |afinador_violao|contador_sem_overflow:inst1|Add0~6                                                     ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~7                                                     ; |afinador_violao|contador_sem_overflow:inst1|Add0~7                                                     ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~8                                                     ; |afinador_violao|contador_sem_overflow:inst1|Add0~8                                                     ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~9                                                     ; |afinador_violao|contador_sem_overflow:inst1|Add0~9                                                     ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~10                                                    ; |afinador_violao|contador_sem_overflow:inst1|Add0~10                                                    ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~11                                                    ; |afinador_violao|contador_sem_overflow:inst1|Add0~11                                                    ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~12                                                    ; |afinador_violao|contador_sem_overflow:inst1|Add0~12                                                    ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~13                                                    ; |afinador_violao|contador_sem_overflow:inst1|Add0~13                                                    ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~14                                                    ; |afinador_violao|contador_sem_overflow:inst1|Add0~14                                                    ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~15                                                    ; |afinador_violao|contador_sem_overflow:inst1|Add0~15                                                    ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~16                                                    ; |afinador_violao|contador_sem_overflow:inst1|Add0~16                                                    ; out0             ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; Node Name                                                       ; Output Port Name                                                ; Output Port Type ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; |afinador_violao|contador_sem_overflow:inst1|internal_count[19] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[19] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[18] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[18] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[17] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[17] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[16] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[16] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[15] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[15] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[14] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[14] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[13] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[13] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[12] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[12] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[11] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[11] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[10] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[10] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[9]  ; |afinador_violao|contador_sem_overflow:inst1|internal_count[9]  ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[19]                         ; |afinador_violao|lpm_dff:inst9|dffs[19]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[18]                         ; |afinador_violao|lpm_dff:inst9|dffs[18]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[17]                         ; |afinador_violao|lpm_dff:inst9|dffs[17]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[16]                         ; |afinador_violao|lpm_dff:inst9|dffs[16]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[15]                         ; |afinador_violao|lpm_dff:inst9|dffs[15]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[14]                         ; |afinador_violao|lpm_dff:inst9|dffs[14]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[13]                         ; |afinador_violao|lpm_dff:inst9|dffs[13]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[12]                         ; |afinador_violao|lpm_dff:inst9|dffs[12]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[11]                         ; |afinador_violao|lpm_dff:inst9|dffs[11]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[10]                         ; |afinador_violao|lpm_dff:inst9|dffs[10]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[9]                          ; |afinador_violao|lpm_dff:inst9|dffs[9]                          ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~17            ; |afinador_violao|contador_sem_overflow:inst1|Add0~17            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~18            ; |afinador_violao|contador_sem_overflow:inst1|Add0~18            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~19            ; |afinador_violao|contador_sem_overflow:inst1|Add0~19            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~20            ; |afinador_violao|contador_sem_overflow:inst1|Add0~20            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~21            ; |afinador_violao|contador_sem_overflow:inst1|Add0~21            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~22            ; |afinador_violao|contador_sem_overflow:inst1|Add0~22            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~23            ; |afinador_violao|contador_sem_overflow:inst1|Add0~23            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~24            ; |afinador_violao|contador_sem_overflow:inst1|Add0~24            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~25            ; |afinador_violao|contador_sem_overflow:inst1|Add0~25            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~26            ; |afinador_violao|contador_sem_overflow:inst1|Add0~26            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~27            ; |afinador_violao|contador_sem_overflow:inst1|Add0~27            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~28            ; |afinador_violao|contador_sem_overflow:inst1|Add0~28            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~29            ; |afinador_violao|contador_sem_overflow:inst1|Add0~29            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~30            ; |afinador_violao|contador_sem_overflow:inst1|Add0~30            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~31            ; |afinador_violao|contador_sem_overflow:inst1|Add0~31            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~32            ; |afinador_violao|contador_sem_overflow:inst1|Add0~32            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~33            ; |afinador_violao|contador_sem_overflow:inst1|Add0~33            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~34            ; |afinador_violao|contador_sem_overflow:inst1|Add0~34            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~35            ; |afinador_violao|contador_sem_overflow:inst1|Add0~35            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~36            ; |afinador_violao|contador_sem_overflow:inst1|Add0~36            ; out0             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; Node Name                                                       ; Output Port Name                                                ; Output Port Type ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; |afinador_violao|contador_sem_overflow:inst1|internal_count[19] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[19] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[18] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[18] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[17] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[17] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[16] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[16] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[15] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[15] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[14] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[14] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[13] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[13] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[12] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[12] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[11] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[11] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[10] ; |afinador_violao|contador_sem_overflow:inst1|internal_count[10] ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[9]  ; |afinador_violao|contador_sem_overflow:inst1|internal_count[9]  ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|internal_count[8]  ; |afinador_violao|contador_sem_overflow:inst1|internal_count[8]  ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[19]                         ; |afinador_violao|lpm_dff:inst9|dffs[19]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[18]                         ; |afinador_violao|lpm_dff:inst9|dffs[18]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[17]                         ; |afinador_violao|lpm_dff:inst9|dffs[17]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[16]                         ; |afinador_violao|lpm_dff:inst9|dffs[16]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[15]                         ; |afinador_violao|lpm_dff:inst9|dffs[15]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[14]                         ; |afinador_violao|lpm_dff:inst9|dffs[14]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[13]                         ; |afinador_violao|lpm_dff:inst9|dffs[13]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[12]                         ; |afinador_violao|lpm_dff:inst9|dffs[12]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[11]                         ; |afinador_violao|lpm_dff:inst9|dffs[11]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[10]                         ; |afinador_violao|lpm_dff:inst9|dffs[10]                         ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[9]                          ; |afinador_violao|lpm_dff:inst9|dffs[9]                          ; regout           ;
; |afinador_violao|lpm_dff:inst9|dffs[8]                          ; |afinador_violao|lpm_dff:inst9|dffs[8]                          ; regout           ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~17            ; |afinador_violao|contador_sem_overflow:inst1|Add0~17            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~18            ; |afinador_violao|contador_sem_overflow:inst1|Add0~18            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~19            ; |afinador_violao|contador_sem_overflow:inst1|Add0~19            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~20            ; |afinador_violao|contador_sem_overflow:inst1|Add0~20            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~21            ; |afinador_violao|contador_sem_overflow:inst1|Add0~21            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~22            ; |afinador_violao|contador_sem_overflow:inst1|Add0~22            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~23            ; |afinador_violao|contador_sem_overflow:inst1|Add0~23            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~24            ; |afinador_violao|contador_sem_overflow:inst1|Add0~24            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~25            ; |afinador_violao|contador_sem_overflow:inst1|Add0~25            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~26            ; |afinador_violao|contador_sem_overflow:inst1|Add0~26            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~27            ; |afinador_violao|contador_sem_overflow:inst1|Add0~27            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~28            ; |afinador_violao|contador_sem_overflow:inst1|Add0~28            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~29            ; |afinador_violao|contador_sem_overflow:inst1|Add0~29            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~30            ; |afinador_violao|contador_sem_overflow:inst1|Add0~30            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~31            ; |afinador_violao|contador_sem_overflow:inst1|Add0~31            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~32            ; |afinador_violao|contador_sem_overflow:inst1|Add0~32            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~33            ; |afinador_violao|contador_sem_overflow:inst1|Add0~33            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~34            ; |afinador_violao|contador_sem_overflow:inst1|Add0~34            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~35            ; |afinador_violao|contador_sem_overflow:inst1|Add0~35            ; out0             ;
; |afinador_violao|contador_sem_overflow:inst1|Add0~36            ; |afinador_violao|contador_sem_overflow:inst1|Add0~36            ; out0             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jun 14 21:50:04 2024
Info: Command: quartus_sim --simulation_results_format=VWF afinador_violao -c afinador_violao_qsim
Info (324025): Using vector source file "C:/Users/aluno/Desktop/afinador-violao-main/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      79.05 %
Info (328052): Number of transitions in simulation is 16233
Info (324045): Vector file afinador_violao_qsim.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4442 megabytes
    Info: Processing ended: Fri Jun 14 21:50:04 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


