// Seed: 276728771
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [1 : 1] id_9;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input wire id_2,
    input wor id_3,
    input supply1 id_4,
    output tri id_5,
    output wand id_6,
    output wire id_7
);
  logic id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  logic id_10;
  assign id_0 = id_4 == -1;
endmodule
