command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	2429667	File	/home/p4ultr4n/workplace/ReVeal/raw_code/disas_thumb2_insn_01_1.c								
ANR	2429668	Function	disas_thumb2_insn	1:0:0:42028							
ANR	2429669	FunctionDef	"disas_thumb2_insn (CPUState * env , DisasContext * s , uint16_t insn_hw1)"		2429668	0					
ANR	2429670	CompoundStatement		3:0:81:42028	2429668	0					
ANR	2429671	IdentifierDeclStatement	"uint32_t insn , imm , shift , offset ;"	5:4:88:121	2429668	0	True				
ANR	2429672	IdentifierDecl	insn		2429668	0					
ANR	2429673	IdentifierDeclType	uint32_t		2429668	0					
ANR	2429674	Identifier	insn		2429668	1					
ANR	2429675	IdentifierDecl	imm		2429668	1					
ANR	2429676	IdentifierDeclType	uint32_t		2429668	0					
ANR	2429677	Identifier	imm		2429668	1					
ANR	2429678	IdentifierDecl	shift		2429668	2					
ANR	2429679	IdentifierDeclType	uint32_t		2429668	0					
ANR	2429680	Identifier	shift		2429668	1					
ANR	2429681	IdentifierDecl	offset		2429668	3					
ANR	2429682	IdentifierDeclType	uint32_t		2429668	0					
ANR	2429683	Identifier	offset		2429668	1					
ANR	2429684	IdentifierDeclStatement	"uint32_t rd , rn , rm , rs ;"	7:4:128:151	2429668	1	True				
ANR	2429685	IdentifierDecl	rd		2429668	0					
ANR	2429686	IdentifierDeclType	uint32_t		2429668	0					
ANR	2429687	Identifier	rd		2429668	1					
ANR	2429688	IdentifierDecl	rn		2429668	1					
ANR	2429689	IdentifierDeclType	uint32_t		2429668	0					
ANR	2429690	Identifier	rn		2429668	1					
ANR	2429691	IdentifierDecl	rm		2429668	2					
ANR	2429692	IdentifierDeclType	uint32_t		2429668	0					
ANR	2429693	Identifier	rm		2429668	1					
ANR	2429694	IdentifierDecl	rs		2429668	3					
ANR	2429695	IdentifierDeclType	uint32_t		2429668	0					
ANR	2429696	Identifier	rs		2429668	1					
ANR	2429697	IdentifierDeclStatement	TCGv tmp ;	9:4:158:166	2429668	2	True				
ANR	2429698	IdentifierDecl	tmp		2429668	0					
ANR	2429699	IdentifierDeclType	TCGv		2429668	0					
ANR	2429700	Identifier	tmp		2429668	1					
ANR	2429701	IdentifierDeclStatement	TCGv tmp2 ;	11:4:173:182	2429668	3	True				
ANR	2429702	IdentifierDecl	tmp2		2429668	0					
ANR	2429703	IdentifierDeclType	TCGv		2429668	0					
ANR	2429704	Identifier	tmp2		2429668	1					
ANR	2429705	IdentifierDeclStatement	TCGv tmp3 ;	13:4:189:198	2429668	4	True				
ANR	2429706	IdentifierDecl	tmp3		2429668	0					
ANR	2429707	IdentifierDeclType	TCGv		2429668	0					
ANR	2429708	Identifier	tmp3		2429668	1					
ANR	2429709	IdentifierDeclStatement	TCGv addr ;	15:4:205:214	2429668	5	True				
ANR	2429710	IdentifierDecl	addr		2429668	0					
ANR	2429711	IdentifierDeclType	TCGv		2429668	0					
ANR	2429712	Identifier	addr		2429668	1					
ANR	2429713	IdentifierDeclStatement	TCGv_i64 tmp64 ;	17:4:221:235	2429668	6	True				
ANR	2429714	IdentifierDecl	tmp64		2429668	0					
ANR	2429715	IdentifierDeclType	TCGv_i64		2429668	0					
ANR	2429716	Identifier	tmp64		2429668	1					
ANR	2429717	IdentifierDeclStatement	int op ;	19:4:242:248	2429668	7	True				
ANR	2429718	IdentifierDecl	op		2429668	0					
ANR	2429719	IdentifierDeclType	int		2429668	0					
ANR	2429720	Identifier	op		2429668	1					
ANR	2429721	IdentifierDeclStatement	int shiftop ;	21:4:255:266	2429668	8	True				
ANR	2429722	IdentifierDecl	shiftop		2429668	0					
ANR	2429723	IdentifierDeclType	int		2429668	0					
ANR	2429724	Identifier	shiftop		2429668	1					
ANR	2429725	IdentifierDeclStatement	int conds ;	23:4:273:282	2429668	9	True				
ANR	2429726	IdentifierDecl	conds		2429668	0					
ANR	2429727	IdentifierDeclType	int		2429668	0					
ANR	2429728	Identifier	conds		2429668	1					
ANR	2429729	IdentifierDeclStatement	int logic_cc ;	25:4:289:301	2429668	10	True				
ANR	2429730	IdentifierDecl	logic_cc		2429668	0					
ANR	2429731	IdentifierDeclType	int		2429668	0					
ANR	2429732	Identifier	logic_cc		2429668	1					
ANR	2429733	IfStatement	"if ( ! ( arm_feature ( env , ARM_FEATURE_THUMB2 ) || arm_feature ( env , ARM_FEATURE_M ) ) )"		2429668	11					
ANR	2429734	Condition	"! ( arm_feature ( env , ARM_FEATURE_THUMB2 ) || arm_feature ( env , ARM_FEATURE_M ) )"	29:8:314:399	2429668	0	True				
ANR	2429735	UnaryOperationExpression	"! ( arm_feature ( env , ARM_FEATURE_THUMB2 ) || arm_feature ( env , ARM_FEATURE_M ) )"		2429668	0					
ANR	2429736	UnaryOperator	!		2429668	0					
ANR	2429737	OrExpression	"arm_feature ( env , ARM_FEATURE_THUMB2 ) || arm_feature ( env , ARM_FEATURE_M )"		2429668	1		||			
ANR	2429738	CallExpression	"arm_feature ( env , ARM_FEATURE_THUMB2 )"		2429668	0					
ANR	2429739	Callee	arm_feature		2429668	0					
ANR	2429740	Identifier	arm_feature		2429668	0					
ANR	2429741	ArgumentList	env		2429668	1					
ANR	2429742	Argument	env		2429668	0					
ANR	2429743	Identifier	env		2429668	0					
ANR	2429744	Argument	ARM_FEATURE_THUMB2		2429668	1					
ANR	2429745	Identifier	ARM_FEATURE_THUMB2		2429668	0					
ANR	2429746	CallExpression	"arm_feature ( env , ARM_FEATURE_M )"		2429668	1					
ANR	2429747	Callee	arm_feature		2429668	0					
ANR	2429748	Identifier	arm_feature		2429668	0					
ANR	2429749	ArgumentList	env		2429668	1					
ANR	2429750	Argument	env		2429668	0					
ANR	2429751	Identifier	env		2429668	0					
ANR	2429752	Argument	ARM_FEATURE_M		2429668	1					
ANR	2429753	Identifier	ARM_FEATURE_M		2429668	0					
ANR	2429754	CompoundStatement		29:48:320:320	2429668	1					
ANR	2429755	ExpressionStatement	insn = insn_hw1	37:8:557:572	2429668	0	True				
ANR	2429756	AssignmentExpression	insn = insn_hw1		2429668	0		=			
ANR	2429757	Identifier	insn		2429668	0					
ANR	2429758	Identifier	insn_hw1		2429668	1					
ANR	2429759	IfStatement	if ( ( insn & ( 1 << 12 ) ) == 0 )		2429668	1					
ANR	2429760	Condition	( insn & ( 1 << 12 ) ) == 0	39:12:587:609	2429668	0	True				
ANR	2429761	EqualityExpression	( insn & ( 1 << 12 ) ) == 0		2429668	0		==			
ANR	2429762	BitAndExpression	insn & ( 1 << 12 )		2429668	0		&			
ANR	2429763	Identifier	insn		2429668	0					
ANR	2429764	ShiftExpression	1 << 12		2429668	1		<<			
ANR	2429765	PrimaryExpression	1		2429668	0					
ANR	2429766	PrimaryExpression	12		2429668	1					
ANR	2429767	PrimaryExpression	0		2429668	1					
ANR	2429768	CompoundStatement		37:37:530:530	2429668	1					
ANR	2429769	ExpressionStatement	offset = ( ( insn & 0x7ff ) << 1 )	43:12:667:697	2429668	0	True				
ANR	2429770	AssignmentExpression	offset = ( ( insn & 0x7ff ) << 1 )		2429668	0		=			
ANR	2429771	Identifier	offset		2429668	0					
ANR	2429772	ShiftExpression	( insn & 0x7ff ) << 1		2429668	1		<<			
ANR	2429773	BitAndExpression	insn & 0x7ff		2429668	0		&			
ANR	2429774	Identifier	insn		2429668	0					
ANR	2429775	PrimaryExpression	0x7ff		2429668	1					
ANR	2429776	PrimaryExpression	1		2429668	1					
ANR	2429777	ExpressionStatement	"tmp = load_reg ( s , 14 )"	45:12:712:733	2429668	1	True				
ANR	2429778	AssignmentExpression	"tmp = load_reg ( s , 14 )"		2429668	0		=			
ANR	2429779	Identifier	tmp		2429668	0					
ANR	2429780	CallExpression	"load_reg ( s , 14 )"		2429668	1					
ANR	2429781	Callee	load_reg		2429668	0					
ANR	2429782	Identifier	load_reg		2429668	0					
ANR	2429783	ArgumentList	s		2429668	1					
ANR	2429784	Argument	s		2429668	0					
ANR	2429785	Identifier	s		2429668	0					
ANR	2429786	Argument	14		2429668	1					
ANR	2429787	PrimaryExpression	14		2429668	0					
ANR	2429788	ExpressionStatement	"tcg_gen_addi_i32 ( tmp , tmp , offset )"	47:12:748:782	2429668	2	True				
ANR	2429789	CallExpression	"tcg_gen_addi_i32 ( tmp , tmp , offset )"		2429668	0					
ANR	2429790	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2429791	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2429792	ArgumentList	tmp		2429668	1					
ANR	2429793	Argument	tmp		2429668	0					
ANR	2429794	Identifier	tmp		2429668	0					
ANR	2429795	Argument	tmp		2429668	1					
ANR	2429796	Identifier	tmp		2429668	0					
ANR	2429797	Argument	offset		2429668	2					
ANR	2429798	Identifier	offset		2429668	0					
ANR	2429799	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , tmp , 0xfffffffc )"	49:12:797:835	2429668	3	True				
ANR	2429800	CallExpression	"tcg_gen_andi_i32 ( tmp , tmp , 0xfffffffc )"		2429668	0					
ANR	2429801	Callee	tcg_gen_andi_i32		2429668	0					
ANR	2429802	Identifier	tcg_gen_andi_i32		2429668	0					
ANR	2429803	ArgumentList	tmp		2429668	1					
ANR	2429804	Argument	tmp		2429668	0					
ANR	2429805	Identifier	tmp		2429668	0					
ANR	2429806	Argument	tmp		2429668	1					
ANR	2429807	Identifier	tmp		2429668	0					
ANR	2429808	Argument	0xfffffffc		2429668	2					
ANR	2429809	PrimaryExpression	0xfffffffc		2429668	0					
ANR	2429810	ExpressionStatement	tmp2 = tcg_temp_new_i32 ( )	53:12:852:877	2429668	4	True				
ANR	2429811	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2429668	0		=			
ANR	2429812	Identifier	tmp2		2429668	0					
ANR	2429813	CallExpression	tcg_temp_new_i32 ( )		2429668	1					
ANR	2429814	Callee	tcg_temp_new_i32		2429668	0					
ANR	2429815	Identifier	tcg_temp_new_i32		2429668	0					
ANR	2429816	ArgumentList			2429668	1					
ANR	2429817	ExpressionStatement	"tcg_gen_movi_i32 ( tmp2 , s -> pc | 1 )"	55:12:892:925	2429668	5	True				
ANR	2429818	CallExpression	"tcg_gen_movi_i32 ( tmp2 , s -> pc | 1 )"		2429668	0					
ANR	2429819	Callee	tcg_gen_movi_i32		2429668	0					
ANR	2429820	Identifier	tcg_gen_movi_i32		2429668	0					
ANR	2429821	ArgumentList	tmp2		2429668	1					
ANR	2429822	Argument	tmp2		2429668	0					
ANR	2429823	Identifier	tmp2		2429668	0					
ANR	2429824	Argument	s -> pc | 1		2429668	1					
ANR	2429825	InclusiveOrExpression	s -> pc | 1		2429668	0		|			
ANR	2429826	PtrMemberAccess	s -> pc		2429668	0					
ANR	2429827	Identifier	s		2429668	0					
ANR	2429828	Identifier	pc		2429668	1					
ANR	2429829	PrimaryExpression	1		2429668	1					
ANR	2429830	ExpressionStatement	"store_reg ( s , 14 , tmp2 )"	57:12:940:962	2429668	6	True				
ANR	2429831	CallExpression	"store_reg ( s , 14 , tmp2 )"		2429668	0					
ANR	2429832	Callee	store_reg		2429668	0					
ANR	2429833	Identifier	store_reg		2429668	0					
ANR	2429834	ArgumentList	s		2429668	1					
ANR	2429835	Argument	s		2429668	0					
ANR	2429836	Identifier	s		2429668	0					
ANR	2429837	Argument	14		2429668	1					
ANR	2429838	PrimaryExpression	14		2429668	0					
ANR	2429839	Argument	tmp2		2429668	2					
ANR	2429840	Identifier	tmp2		2429668	0					
ANR	2429841	ExpressionStatement	"gen_bx ( s , tmp )"	59:12:977:991	2429668	7	True				
ANR	2429842	CallExpression	"gen_bx ( s , tmp )"		2429668	0					
ANR	2429843	Callee	gen_bx		2429668	0					
ANR	2429844	Identifier	gen_bx		2429668	0					
ANR	2429845	ArgumentList	s		2429668	1					
ANR	2429846	Argument	s		2429668	0					
ANR	2429847	Identifier	s		2429668	0					
ANR	2429848	Argument	tmp		2429668	1					
ANR	2429849	Identifier	tmp		2429668	0					
ANR	2429850	ReturnStatement	return 0 ;	61:12:1006:1014	2429668	8	True				
ANR	2429851	PrimaryExpression	0		2429668	0					
ANR	2429852	IfStatement	if ( insn & ( 1 << 11 ) )		2429668	2					
ANR	2429853	Condition	insn & ( 1 << 11 )	65:12:1040:1055	2429668	0	True				
ANR	2429854	BitAndExpression	insn & ( 1 << 11 )		2429668	0		&			
ANR	2429855	Identifier	insn		2429668	0					
ANR	2429856	ShiftExpression	1 << 11		2429668	1		<<			
ANR	2429857	PrimaryExpression	1		2429668	0					
ANR	2429858	PrimaryExpression	11		2429668	1					
ANR	2429859	CompoundStatement		63:30:976:976	2429668	1					
ANR	2429860	ExpressionStatement	offset = ( ( insn & 0x7ff ) << 1 ) | 1	69:12:1112:1146	2429668	0	True				
ANR	2429861	AssignmentExpression	offset = ( ( insn & 0x7ff ) << 1 ) | 1		2429668	0		=			
ANR	2429862	Identifier	offset		2429668	0					
ANR	2429863	InclusiveOrExpression	( ( insn & 0x7ff ) << 1 ) | 1		2429668	1		|			
ANR	2429864	ShiftExpression	( insn & 0x7ff ) << 1		2429668	0		<<			
ANR	2429865	BitAndExpression	insn & 0x7ff		2429668	0		&			
ANR	2429866	Identifier	insn		2429668	0					
ANR	2429867	PrimaryExpression	0x7ff		2429668	1					
ANR	2429868	PrimaryExpression	1		2429668	1					
ANR	2429869	PrimaryExpression	1		2429668	1					
ANR	2429870	ExpressionStatement	"tmp = load_reg ( s , 14 )"	71:12:1161:1182	2429668	1	True				
ANR	2429871	AssignmentExpression	"tmp = load_reg ( s , 14 )"		2429668	0		=			
ANR	2429872	Identifier	tmp		2429668	0					
ANR	2429873	CallExpression	"load_reg ( s , 14 )"		2429668	1					
ANR	2429874	Callee	load_reg		2429668	0					
ANR	2429875	Identifier	load_reg		2429668	0					
ANR	2429876	ArgumentList	s		2429668	1					
ANR	2429877	Argument	s		2429668	0					
ANR	2429878	Identifier	s		2429668	0					
ANR	2429879	Argument	14		2429668	1					
ANR	2429880	PrimaryExpression	14		2429668	0					
ANR	2429881	ExpressionStatement	"tcg_gen_addi_i32 ( tmp , tmp , offset )"	73:12:1197:1231	2429668	2	True				
ANR	2429882	CallExpression	"tcg_gen_addi_i32 ( tmp , tmp , offset )"		2429668	0					
ANR	2429883	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2429884	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2429885	ArgumentList	tmp		2429668	1					
ANR	2429886	Argument	tmp		2429668	0					
ANR	2429887	Identifier	tmp		2429668	0					
ANR	2429888	Argument	tmp		2429668	1					
ANR	2429889	Identifier	tmp		2429668	0					
ANR	2429890	Argument	offset		2429668	2					
ANR	2429891	Identifier	offset		2429668	0					
ANR	2429892	ExpressionStatement	tmp2 = tcg_temp_new_i32 ( )	77:12:1248:1273	2429668	3	True				
ANR	2429893	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2429668	0		=			
ANR	2429894	Identifier	tmp2		2429668	0					
ANR	2429895	CallExpression	tcg_temp_new_i32 ( )		2429668	1					
ANR	2429896	Callee	tcg_temp_new_i32		2429668	0					
ANR	2429897	Identifier	tcg_temp_new_i32		2429668	0					
ANR	2429898	ArgumentList			2429668	1					
ANR	2429899	ExpressionStatement	"tcg_gen_movi_i32 ( tmp2 , s -> pc | 1 )"	79:12:1288:1321	2429668	4	True				
ANR	2429900	CallExpression	"tcg_gen_movi_i32 ( tmp2 , s -> pc | 1 )"		2429668	0					
ANR	2429901	Callee	tcg_gen_movi_i32		2429668	0					
ANR	2429902	Identifier	tcg_gen_movi_i32		2429668	0					
ANR	2429903	ArgumentList	tmp2		2429668	1					
ANR	2429904	Argument	tmp2		2429668	0					
ANR	2429905	Identifier	tmp2		2429668	0					
ANR	2429906	Argument	s -> pc | 1		2429668	1					
ANR	2429907	InclusiveOrExpression	s -> pc | 1		2429668	0		|			
ANR	2429908	PtrMemberAccess	s -> pc		2429668	0					
ANR	2429909	Identifier	s		2429668	0					
ANR	2429910	Identifier	pc		2429668	1					
ANR	2429911	PrimaryExpression	1		2429668	1					
ANR	2429912	ExpressionStatement	"store_reg ( s , 14 , tmp2 )"	81:12:1336:1358	2429668	5	True				
ANR	2429913	CallExpression	"store_reg ( s , 14 , tmp2 )"		2429668	0					
ANR	2429914	Callee	store_reg		2429668	0					
ANR	2429915	Identifier	store_reg		2429668	0					
ANR	2429916	ArgumentList	s		2429668	1					
ANR	2429917	Argument	s		2429668	0					
ANR	2429918	Identifier	s		2429668	0					
ANR	2429919	Argument	14		2429668	1					
ANR	2429920	PrimaryExpression	14		2429668	0					
ANR	2429921	Argument	tmp2		2429668	2					
ANR	2429922	Identifier	tmp2		2429668	0					
ANR	2429923	ExpressionStatement	"gen_bx ( s , tmp )"	83:12:1373:1387	2429668	6	True				
ANR	2429924	CallExpression	"gen_bx ( s , tmp )"		2429668	0					
ANR	2429925	Callee	gen_bx		2429668	0					
ANR	2429926	Identifier	gen_bx		2429668	0					
ANR	2429927	ArgumentList	s		2429668	1					
ANR	2429928	Argument	s		2429668	0					
ANR	2429929	Identifier	s		2429668	0					
ANR	2429930	Argument	tmp		2429668	1					
ANR	2429931	Identifier	tmp		2429668	0					
ANR	2429932	ReturnStatement	return 0 ;	85:12:1402:1410	2429668	7	True				
ANR	2429933	PrimaryExpression	0		2429668	0					
ANR	2429934	IfStatement	if ( ( s -> pc & ~TARGET_PAGE_MASK ) == 0 )		2429668	3					
ANR	2429935	Condition	( s -> pc & ~TARGET_PAGE_MASK ) == 0	89:12:1436:1467	2429668	0	True				
ANR	2429936	EqualityExpression	( s -> pc & ~TARGET_PAGE_MASK ) == 0		2429668	0		==			
ANR	2429937	BitAndExpression	s -> pc & ~TARGET_PAGE_MASK		2429668	0		&			
ANR	2429938	PtrMemberAccess	s -> pc		2429668	0					
ANR	2429939	Identifier	s		2429668	0					
ANR	2429940	Identifier	pc		2429668	1					
ANR	2429941	Identifier	~TARGET_PAGE_MASK		2429668	1					
ANR	2429942	PrimaryExpression	0		2429668	1					
ANR	2429943	CompoundStatement		87:46:1388:1388	2429668	1					
ANR	2429944	ExpressionStatement	offset = ( ( int32_t ) insn << 21 ) >> 9	97:12:1663:1698	2429668	0	True				
ANR	2429945	AssignmentExpression	offset = ( ( int32_t ) insn << 21 ) >> 9		2429668	0		=			
ANR	2429946	Identifier	offset		2429668	0					
ANR	2429947	ShiftExpression	( ( int32_t ) insn << 21 ) >> 9		2429668	1		>>			
ANR	2429948	ShiftExpression	( int32_t ) insn << 21		2429668	0		<<			
ANR	2429949	CastExpression	( int32_t ) insn		2429668	0					
ANR	2429950	CastTarget	int32_t		2429668	0					
ANR	2429951	Identifier	insn		2429668	1					
ANR	2429952	PrimaryExpression	21		2429668	1					
ANR	2429953	PrimaryExpression	9		2429668	1					
ANR	2429954	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ 14 ] , s -> pc + 2 + offset )"	99:12:1713:1760	2429668	1	True				
ANR	2429955	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ 14 ] , s -> pc + 2 + offset )"		2429668	0					
ANR	2429956	Callee	tcg_gen_movi_i32		2429668	0					
ANR	2429957	Identifier	tcg_gen_movi_i32		2429668	0					
ANR	2429958	ArgumentList	cpu_R [ 14 ]		2429668	1					
ANR	2429959	Argument	cpu_R [ 14 ]		2429668	0					
ANR	2429960	ArrayIndexing	cpu_R [ 14 ]		2429668	0					
ANR	2429961	Identifier	cpu_R		2429668	0					
ANR	2429962	PrimaryExpression	14		2429668	1					
ANR	2429963	Argument	s -> pc + 2 + offset		2429668	1					
ANR	2429964	AdditiveExpression	s -> pc + 2 + offset		2429668	0		+			
ANR	2429965	PtrMemberAccess	s -> pc		2429668	0					
ANR	2429966	Identifier	s		2429668	0					
ANR	2429967	Identifier	pc		2429668	1					
ANR	2429968	AdditiveExpression	2 + offset		2429668	1		+			
ANR	2429969	PrimaryExpression	2		2429668	0					
ANR	2429970	Identifier	offset		2429668	1					
ANR	2429971	ReturnStatement	return 0 ;	101:12:1775:1783	2429668	2	True				
ANR	2429972	PrimaryExpression	0		2429668	0					
ANR	2429973	ExpressionStatement	insn = lduw_code ( s -> pc )	111:4:1857:1880	2429668	12	True				
ANR	2429974	AssignmentExpression	insn = lduw_code ( s -> pc )		2429668	0		=			
ANR	2429975	Identifier	insn		2429668	0					
ANR	2429976	CallExpression	lduw_code ( s -> pc )		2429668	1					
ANR	2429977	Callee	lduw_code		2429668	0					
ANR	2429978	Identifier	lduw_code		2429668	0					
ANR	2429979	ArgumentList	s -> pc		2429668	1					
ANR	2429980	Argument	s -> pc		2429668	0					
ANR	2429981	PtrMemberAccess	s -> pc		2429668	0					
ANR	2429982	Identifier	s		2429668	0					
ANR	2429983	Identifier	pc		2429668	1					
ANR	2429984	ExpressionStatement	s -> pc += 2	113:4:1887:1897	2429668	13	True				
ANR	2429985	AssignmentExpression	s -> pc += 2		2429668	0		+=			
ANR	2429986	PtrMemberAccess	s -> pc		2429668	0					
ANR	2429987	Identifier	s		2429668	0					
ANR	2429988	Identifier	pc		2429668	1					
ANR	2429989	PrimaryExpression	2		2429668	1					
ANR	2429990	ExpressionStatement	insn |= ( uint32_t ) insn_hw1 << 16	115:4:1904:1936	2429668	14	True				
ANR	2429991	AssignmentExpression	insn |= ( uint32_t ) insn_hw1 << 16		2429668	0		|=			
ANR	2429992	Identifier	insn		2429668	0					
ANR	2429993	ShiftExpression	( uint32_t ) insn_hw1 << 16		2429668	1		<<			
ANR	2429994	CastExpression	( uint32_t ) insn_hw1		2429668	0					
ANR	2429995	CastTarget	uint32_t		2429668	0					
ANR	2429996	Identifier	insn_hw1		2429668	1					
ANR	2429997	PrimaryExpression	16		2429668	1					
ANR	2429998	IfStatement	if ( ( insn & 0xf800e800 ) != 0xf000e800 )		2429668	15					
ANR	2429999	Condition	( insn & 0xf800e800 ) != 0xf000e800	119:8:1949:1981	2429668	0	True				
ANR	2430000	EqualityExpression	( insn & 0xf800e800 ) != 0xf000e800		2429668	0		!=			
ANR	2430001	BitAndExpression	insn & 0xf800e800		2429668	0		&			
ANR	2430002	Identifier	insn		2429668	0					
ANR	2430003	PrimaryExpression	0xf800e800		2429668	1					
ANR	2430004	PrimaryExpression	0xf000e800		2429668	1					
ANR	2430005	CompoundStatement		117:43:1902:1902	2429668	1					
ANR	2430006	Statement	ARCH	121:8:1995:1998	2429668	0	True				
ANR	2430007	Statement	(	121:12:1999:1999	2429668	1	True				
ANR	2430008	Statement	6	121:13:2000:2000	2429668	2	True				
ANR	2430009	Statement	T2	121:14:2001:2002	2429668	3	True				
ANR	2430010	Statement	)	121:16:2003:2003	2429668	4	True				
ANR	2430011	ExpressionStatement		121:17:2004:2004	2429668	5	True				
ANR	2430012	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	127:4:2020:2043	2429668	16	True				
ANR	2430013	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2429668	0		=			
ANR	2430014	Identifier	rn		2429668	0					
ANR	2430015	BitAndExpression	( insn >> 16 ) & 0xf		2429668	1		&			
ANR	2430016	ShiftExpression	insn >> 16		2429668	0		>>			
ANR	2430017	Identifier	insn		2429668	0					
ANR	2430018	PrimaryExpression	16		2429668	1					
ANR	2430019	PrimaryExpression	0xf		2429668	1					
ANR	2430020	ExpressionStatement	rs = ( insn >> 12 ) & 0xf	129:4:2050:2073	2429668	17	True				
ANR	2430021	AssignmentExpression	rs = ( insn >> 12 ) & 0xf		2429668	0		=			
ANR	2430022	Identifier	rs		2429668	0					
ANR	2430023	BitAndExpression	( insn >> 12 ) & 0xf		2429668	1		&			
ANR	2430024	ShiftExpression	insn >> 12		2429668	0		>>			
ANR	2430025	Identifier	insn		2429668	0					
ANR	2430026	PrimaryExpression	12		2429668	1					
ANR	2430027	PrimaryExpression	0xf		2429668	1					
ANR	2430028	ExpressionStatement	rd = ( insn >> 8 ) & 0xf	131:4:2080:2102	2429668	18	True				
ANR	2430029	AssignmentExpression	rd = ( insn >> 8 ) & 0xf		2429668	0		=			
ANR	2430030	Identifier	rd		2429668	0					
ANR	2430031	BitAndExpression	( insn >> 8 ) & 0xf		2429668	1		&			
ANR	2430032	ShiftExpression	insn >> 8		2429668	0		>>			
ANR	2430033	Identifier	insn		2429668	0					
ANR	2430034	PrimaryExpression	8		2429668	1					
ANR	2430035	PrimaryExpression	0xf		2429668	1					
ANR	2430036	ExpressionStatement	rm = insn & 0xf	133:4:2109:2124	2429668	19	True				
ANR	2430037	AssignmentExpression	rm = insn & 0xf		2429668	0		=			
ANR	2430038	Identifier	rm		2429668	0					
ANR	2430039	BitAndExpression	insn & 0xf		2429668	1		&			
ANR	2430040	Identifier	insn		2429668	0					
ANR	2430041	PrimaryExpression	0xf		2429668	1					
ANR	2430042	SwitchStatement	switch ( ( insn >> 25 ) & 0xf )		2429668	20					
ANR	2430043	Condition	( insn >> 25 ) & 0xf	135:12:2139:2156	2429668	0	True				
ANR	2430044	BitAndExpression	( insn >> 25 ) & 0xf		2429668	0		&			
ANR	2430045	ShiftExpression	insn >> 25		2429668	0		>>			
ANR	2430046	Identifier	insn		2429668	0					
ANR	2430047	PrimaryExpression	25		2429668	1					
ANR	2430048	PrimaryExpression	0xf		2429668	1					
ANR	2430049	CompoundStatement		133:32:2077:2077	2429668	1					
ANR	2430050	Label	case 0 :	137:4:2166:2172	2429668	0	True				
ANR	2430051	Label	case 1 :	137:12:2174:2180	2429668	1	True				
ANR	2430052	Label	case 2 :	137:20:2182:2188	2429668	2	True				
ANR	2430053	Label	case 3 :	137:28:2190:2196	2429668	3	True				
ANR	2430054	ExpressionStatement	abort ( )	141:8:2266:2273	2429668	4	True				
ANR	2430055	CallExpression	abort ( )		2429668	0					
ANR	2430056	Callee	abort		2429668	0					
ANR	2430057	Identifier	abort		2429668	0					
ANR	2430058	ArgumentList			2429668	1					
ANR	2430059	Label	case 4 :	143:4:2280:2286	2429668	5	True				
ANR	2430060	IfStatement	if ( insn & ( 1 << 22 ) )		2429668	6					
ANR	2430061	Condition	insn & ( 1 << 22 )	145:12:2301:2316	2429668	0	True				
ANR	2430062	BitAndExpression	insn & ( 1 << 22 )		2429668	0		&			
ANR	2430063	Identifier	insn		2429668	0					
ANR	2430064	ShiftExpression	1 << 22		2429668	1		<<			
ANR	2430065	PrimaryExpression	1		2429668	0					
ANR	2430066	PrimaryExpression	22		2429668	1					
ANR	2430067	CompoundStatement		143:30:2237:2237	2429668	1					
ANR	2430068	IfStatement	if ( insn & 0x01200000 )		2429668	0					
ANR	2430069	Condition	insn & 0x01200000	149:16:2390:2406	2429668	0	True				
ANR	2430070	BitAndExpression	insn & 0x01200000		2429668	0		&			
ANR	2430071	Identifier	insn		2429668	0					
ANR	2430072	PrimaryExpression	0x01200000		2429668	1					
ANR	2430073	CompoundStatement		147:35:2327:2327	2429668	1					
ANR	2430074	IfStatement	if ( rn == 15 )		2429668	0					
ANR	2430075	Condition	rn == 15	153:20:2479:2486	2429668	0	True				
ANR	2430076	EqualityExpression	rn == 15		2429668	0		==			
ANR	2430077	Identifier	rn		2429668	0					
ANR	2430078	PrimaryExpression	15		2429668	1					
ANR	2430079	CompoundStatement		151:30:2407:2407	2429668	1					
ANR	2430080	ExpressionStatement	addr = tcg_temp_new_i32 ( )	155:20:2512:2537	2429668	0	True				
ANR	2430081	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2429668	0		=			
ANR	2430082	Identifier	addr		2429668	0					
ANR	2430083	CallExpression	tcg_temp_new_i32 ( )		2429668	1					
ANR	2430084	Callee	tcg_temp_new_i32		2429668	0					
ANR	2430085	Identifier	tcg_temp_new_i32		2429668	0					
ANR	2430086	ArgumentList			2429668	1					
ANR	2430087	ExpressionStatement	"tcg_gen_movi_i32 ( addr , s -> pc & ~3 )"	157:20:2560:2594	2429668	1	True				
ANR	2430088	CallExpression	"tcg_gen_movi_i32 ( addr , s -> pc & ~3 )"		2429668	0					
ANR	2430089	Callee	tcg_gen_movi_i32		2429668	0					
ANR	2430090	Identifier	tcg_gen_movi_i32		2429668	0					
ANR	2430091	ArgumentList	addr		2429668	1					
ANR	2430092	Argument	addr		2429668	0					
ANR	2430093	Identifier	addr		2429668	0					
ANR	2430094	Argument	s -> pc & ~3		2429668	1					
ANR	2430095	BitAndExpression	s -> pc & ~3		2429668	0		&			
ANR	2430096	PtrMemberAccess	s -> pc		2429668	0					
ANR	2430097	Identifier	s		2429668	0					
ANR	2430098	Identifier	pc		2429668	1					
ANR	2430099	Identifier	~3		2429668	1					
ANR	2430100	ElseStatement	else		2429668	0					
ANR	2430101	CompoundStatement		157:23:2538:2538	2429668	0					
ANR	2430102	ExpressionStatement	"addr = load_reg ( s , rn )"	161:20:2643:2665	2429668	0	True				
ANR	2430103	AssignmentExpression	"addr = load_reg ( s , rn )"		2429668	0		=			
ANR	2430104	Identifier	addr		2429668	0					
ANR	2430105	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2430106	Callee	load_reg		2429668	0					
ANR	2430107	Identifier	load_reg		2429668	0					
ANR	2430108	ArgumentList	s		2429668	1					
ANR	2430109	Argument	s		2429668	0					
ANR	2430110	Identifier	s		2429668	0					
ANR	2430111	Argument	rn		2429668	1					
ANR	2430112	Identifier	rn		2429668	0					
ANR	2430113	ExpressionStatement	offset = ( insn & 0xff ) * 4	165:16:2703:2729	2429668	1	True				
ANR	2430114	AssignmentExpression	offset = ( insn & 0xff ) * 4		2429668	0		=			
ANR	2430115	Identifier	offset		2429668	0					
ANR	2430116	MultiplicativeExpression	( insn & 0xff ) * 4		2429668	1		*			
ANR	2430117	BitAndExpression	insn & 0xff		2429668	0		&			
ANR	2430118	Identifier	insn		2429668	0					
ANR	2430119	PrimaryExpression	0xff		2429668	1					
ANR	2430120	PrimaryExpression	4		2429668	1					
ANR	2430121	IfStatement	if ( ( insn & ( 1 << 23 ) ) == 0 )		2429668	2					
ANR	2430122	Condition	( insn & ( 1 << 23 ) ) == 0	167:20:2752:2774	2429668	0	True				
ANR	2430123	EqualityExpression	( insn & ( 1 << 23 ) ) == 0		2429668	0		==			
ANR	2430124	BitAndExpression	insn & ( 1 << 23 )		2429668	0		&			
ANR	2430125	Identifier	insn		2429668	0					
ANR	2430126	ShiftExpression	1 << 23		2429668	1		<<			
ANR	2430127	PrimaryExpression	1		2429668	0					
ANR	2430128	PrimaryExpression	23		2429668	1					
ANR	2430129	PrimaryExpression	0		2429668	1					
ANR	2430130	ExpressionStatement	offset = - offset	169:20:2798:2814	2429668	1	True				
ANR	2430131	AssignmentExpression	offset = - offset		2429668	0		=			
ANR	2430132	Identifier	offset		2429668	0					
ANR	2430133	UnaryOperationExpression	- offset		2429668	1					
ANR	2430134	UnaryOperator	-		2429668	0					
ANR	2430135	Identifier	offset		2429668	1					
ANR	2430136	IfStatement	if ( insn & ( 1 << 24 ) )		2429668	3					
ANR	2430137	Condition	insn & ( 1 << 24 )	171:20:2837:2852	2429668	0	True				
ANR	2430138	BitAndExpression	insn & ( 1 << 24 )		2429668	0		&			
ANR	2430139	Identifier	insn		2429668	0					
ANR	2430140	ShiftExpression	1 << 24		2429668	1		<<			
ANR	2430141	PrimaryExpression	1		2429668	0					
ANR	2430142	PrimaryExpression	24		2429668	1					
ANR	2430143	CompoundStatement		169:38:2773:2773	2429668	1					
ANR	2430144	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , offset )"	173:20:2878:2914	2429668	0	True				
ANR	2430145	CallExpression	"tcg_gen_addi_i32 ( addr , addr , offset )"		2429668	0					
ANR	2430146	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2430147	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2430148	ArgumentList	addr		2429668	1					
ANR	2430149	Argument	addr		2429668	0					
ANR	2430150	Identifier	addr		2429668	0					
ANR	2430151	Argument	addr		2429668	1					
ANR	2430152	Identifier	addr		2429668	0					
ANR	2430153	Argument	offset		2429668	2					
ANR	2430154	Identifier	offset		2429668	0					
ANR	2430155	ExpressionStatement	offset = 0	175:20:2937:2947	2429668	1	True				
ANR	2430156	AssignmentExpression	offset = 0		2429668	0		=			
ANR	2430157	Identifier	offset		2429668	0					
ANR	2430158	PrimaryExpression	0		2429668	1					
ANR	2430159	IfStatement	if ( insn & ( 1 << 20 ) )		2429668	4					
ANR	2430160	Condition	insn & ( 1 << 20 )	179:20:2989:3004	2429668	0	True				
ANR	2430161	BitAndExpression	insn & ( 1 << 20 )		2429668	0		&			
ANR	2430162	Identifier	insn		2429668	0					
ANR	2430163	ShiftExpression	1 << 20		2429668	1		<<			
ANR	2430164	PrimaryExpression	1		2429668	0					
ANR	2430165	PrimaryExpression	20		2429668	1					
ANR	2430166	CompoundStatement		177:38:2925:2925	2429668	1					
ANR	2430167	ExpressionStatement	"tmp = gen_ld32 ( addr , IS_USER ( s ) )"	183:20:3062:3094	2429668	0	True				
ANR	2430168	AssignmentExpression	"tmp = gen_ld32 ( addr , IS_USER ( s ) )"		2429668	0		=			
ANR	2430169	Identifier	tmp		2429668	0					
ANR	2430170	CallExpression	"gen_ld32 ( addr , IS_USER ( s ) )"		2429668	1					
ANR	2430171	Callee	gen_ld32		2429668	0					
ANR	2430172	Identifier	gen_ld32		2429668	0					
ANR	2430173	ArgumentList	addr		2429668	1					
ANR	2430174	Argument	addr		2429668	0					
ANR	2430175	Identifier	addr		2429668	0					
ANR	2430176	Argument	IS_USER ( s )		2429668	1					
ANR	2430177	CallExpression	IS_USER ( s )		2429668	0					
ANR	2430178	Callee	IS_USER		2429668	0					
ANR	2430179	Identifier	IS_USER		2429668	0					
ANR	2430180	ArgumentList	s		2429668	1					
ANR	2430181	Argument	s		2429668	0					
ANR	2430182	Identifier	s		2429668	0					
ANR	2430183	ExpressionStatement	"store_reg ( s , rs , tmp )"	185:20:3117:3138	2429668	1	True				
ANR	2430184	CallExpression	"store_reg ( s , rs , tmp )"		2429668	0					
ANR	2430185	Callee	store_reg		2429668	0					
ANR	2430186	Identifier	store_reg		2429668	0					
ANR	2430187	ArgumentList	s		2429668	1					
ANR	2430188	Argument	s		2429668	0					
ANR	2430189	Identifier	s		2429668	0					
ANR	2430190	Argument	rs		2429668	1					
ANR	2430191	Identifier	rs		2429668	0					
ANR	2430192	Argument	tmp		2429668	2					
ANR	2430193	Identifier	tmp		2429668	0					
ANR	2430194	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	187:20:3161:3192	2429668	2	True				
ANR	2430195	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2429668	0					
ANR	2430196	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2430197	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2430198	ArgumentList	addr		2429668	1					
ANR	2430199	Argument	addr		2429668	0					
ANR	2430200	Identifier	addr		2429668	0					
ANR	2430201	Argument	addr		2429668	1					
ANR	2430202	Identifier	addr		2429668	0					
ANR	2430203	Argument	4		2429668	2					
ANR	2430204	PrimaryExpression	4		2429668	0					
ANR	2430205	ExpressionStatement	"tmp = gen_ld32 ( addr , IS_USER ( s ) )"	189:20:3215:3247	2429668	3	True				
ANR	2430206	AssignmentExpression	"tmp = gen_ld32 ( addr , IS_USER ( s ) )"		2429668	0		=			
ANR	2430207	Identifier	tmp		2429668	0					
ANR	2430208	CallExpression	"gen_ld32 ( addr , IS_USER ( s ) )"		2429668	1					
ANR	2430209	Callee	gen_ld32		2429668	0					
ANR	2430210	Identifier	gen_ld32		2429668	0					
ANR	2430211	ArgumentList	addr		2429668	1					
ANR	2430212	Argument	addr		2429668	0					
ANR	2430213	Identifier	addr		2429668	0					
ANR	2430214	Argument	IS_USER ( s )		2429668	1					
ANR	2430215	CallExpression	IS_USER ( s )		2429668	0					
ANR	2430216	Callee	IS_USER		2429668	0					
ANR	2430217	Identifier	IS_USER		2429668	0					
ANR	2430218	ArgumentList	s		2429668	1					
ANR	2430219	Argument	s		2429668	0					
ANR	2430220	Identifier	s		2429668	0					
ANR	2430221	ExpressionStatement	"store_reg ( s , rd , tmp )"	191:20:3270:3291	2429668	4	True				
ANR	2430222	CallExpression	"store_reg ( s , rd , tmp )"		2429668	0					
ANR	2430223	Callee	store_reg		2429668	0					
ANR	2430224	Identifier	store_reg		2429668	0					
ANR	2430225	ArgumentList	s		2429668	1					
ANR	2430226	Argument	s		2429668	0					
ANR	2430227	Identifier	s		2429668	0					
ANR	2430228	Argument	rd		2429668	1					
ANR	2430229	Identifier	rd		2429668	0					
ANR	2430230	Argument	tmp		2429668	2					
ANR	2430231	Identifier	tmp		2429668	0					
ANR	2430232	ElseStatement	else		2429668	0					
ANR	2430233	CompoundStatement		191:23:3235:3235	2429668	0					
ANR	2430234	ExpressionStatement	"tmp = load_reg ( s , rs )"	197:20:3372:3393	2429668	0	True				
ANR	2430235	AssignmentExpression	"tmp = load_reg ( s , rs )"		2429668	0		=			
ANR	2430236	Identifier	tmp		2429668	0					
ANR	2430237	CallExpression	"load_reg ( s , rs )"		2429668	1					
ANR	2430238	Callee	load_reg		2429668	0					
ANR	2430239	Identifier	load_reg		2429668	0					
ANR	2430240	ArgumentList	s		2429668	1					
ANR	2430241	Argument	s		2429668	0					
ANR	2430242	Identifier	s		2429668	0					
ANR	2430243	Argument	rs		2429668	1					
ANR	2430244	Identifier	rs		2429668	0					
ANR	2430245	ExpressionStatement	"gen_st32 ( tmp , addr , IS_USER ( s ) )"	199:20:3416:3447	2429668	1	True				
ANR	2430246	CallExpression	"gen_st32 ( tmp , addr , IS_USER ( s ) )"		2429668	0					
ANR	2430247	Callee	gen_st32		2429668	0					
ANR	2430248	Identifier	gen_st32		2429668	0					
ANR	2430249	ArgumentList	tmp		2429668	1					
ANR	2430250	Argument	tmp		2429668	0					
ANR	2430251	Identifier	tmp		2429668	0					
ANR	2430252	Argument	addr		2429668	1					
ANR	2430253	Identifier	addr		2429668	0					
ANR	2430254	Argument	IS_USER ( s )		2429668	2					
ANR	2430255	CallExpression	IS_USER ( s )		2429668	0					
ANR	2430256	Callee	IS_USER		2429668	0					
ANR	2430257	Identifier	IS_USER		2429668	0					
ANR	2430258	ArgumentList	s		2429668	1					
ANR	2430259	Argument	s		2429668	0					
ANR	2430260	Identifier	s		2429668	0					
ANR	2430261	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	201:20:3470:3501	2429668	2	True				
ANR	2430262	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2429668	0					
ANR	2430263	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2430264	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2430265	ArgumentList	addr		2429668	1					
ANR	2430266	Argument	addr		2429668	0					
ANR	2430267	Identifier	addr		2429668	0					
ANR	2430268	Argument	addr		2429668	1					
ANR	2430269	Identifier	addr		2429668	0					
ANR	2430270	Argument	4		2429668	2					
ANR	2430271	PrimaryExpression	4		2429668	0					
ANR	2430272	ExpressionStatement	"tmp = load_reg ( s , rd )"	203:20:3524:3545	2429668	3	True				
ANR	2430273	AssignmentExpression	"tmp = load_reg ( s , rd )"		2429668	0		=			
ANR	2430274	Identifier	tmp		2429668	0					
ANR	2430275	CallExpression	"load_reg ( s , rd )"		2429668	1					
ANR	2430276	Callee	load_reg		2429668	0					
ANR	2430277	Identifier	load_reg		2429668	0					
ANR	2430278	ArgumentList	s		2429668	1					
ANR	2430279	Argument	s		2429668	0					
ANR	2430280	Identifier	s		2429668	0					
ANR	2430281	Argument	rd		2429668	1					
ANR	2430282	Identifier	rd		2429668	0					
ANR	2430283	ExpressionStatement	"gen_st32 ( tmp , addr , IS_USER ( s ) )"	205:20:3568:3599	2429668	4	True				
ANR	2430284	CallExpression	"gen_st32 ( tmp , addr , IS_USER ( s ) )"		2429668	0					
ANR	2430285	Callee	gen_st32		2429668	0					
ANR	2430286	Identifier	gen_st32		2429668	0					
ANR	2430287	ArgumentList	tmp		2429668	1					
ANR	2430288	Argument	tmp		2429668	0					
ANR	2430289	Identifier	tmp		2429668	0					
ANR	2430290	Argument	addr		2429668	1					
ANR	2430291	Identifier	addr		2429668	0					
ANR	2430292	Argument	IS_USER ( s )		2429668	2					
ANR	2430293	CallExpression	IS_USER ( s )		2429668	0					
ANR	2430294	Callee	IS_USER		2429668	0					
ANR	2430295	Identifier	IS_USER		2429668	0					
ANR	2430296	ArgumentList	s		2429668	1					
ANR	2430297	Argument	s		2429668	0					
ANR	2430298	Identifier	s		2429668	0					
ANR	2430299	IfStatement	if ( insn & ( 1 << 21 ) )		2429668	5					
ANR	2430300	Condition	insn & ( 1 << 21 )	209:20:3641:3656	2429668	0	True				
ANR	2430301	BitAndExpression	insn & ( 1 << 21 )		2429668	0		&			
ANR	2430302	Identifier	insn		2429668	0					
ANR	2430303	ShiftExpression	1 << 21		2429668	1		<<			
ANR	2430304	PrimaryExpression	1		2429668	0					
ANR	2430305	PrimaryExpression	21		2429668	1					
ANR	2430306	CompoundStatement		207:38:3577:3577	2429668	1					
ANR	2430307	IfStatement	if ( rn == 15 )		2429668	0					
ANR	2430308	Condition	rn == 15	213:24:3730:3737	2429668	0	True				
ANR	2430309	EqualityExpression	rn == 15		2429668	0		==			
ANR	2430310	Identifier	rn		2429668	0					
ANR	2430311	PrimaryExpression	15		2429668	1					
ANR	2430312	GotoStatement	goto illegal_op ;	215:24:3765:3780	2429668	1	True				
ANR	2430313	Identifier	illegal_op		2429668	0					
ANR	2430314	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , offset - 4 )"	217:20:3803:3843	2429668	1	True				
ANR	2430315	CallExpression	"tcg_gen_addi_i32 ( addr , addr , offset - 4 )"		2429668	0					
ANR	2430316	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2430317	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2430318	ArgumentList	addr		2429668	1					
ANR	2430319	Argument	addr		2429668	0					
ANR	2430320	Identifier	addr		2429668	0					
ANR	2430321	Argument	addr		2429668	1					
ANR	2430322	Identifier	addr		2429668	0					
ANR	2430323	Argument	offset - 4		2429668	2					
ANR	2430324	AdditiveExpression	offset - 4		2429668	0		-			
ANR	2430325	Identifier	offset		2429668	0					
ANR	2430326	PrimaryExpression	4		2429668	1					
ANR	2430327	ExpressionStatement	"store_reg ( s , rn , addr )"	219:20:3866:3888	2429668	2	True				
ANR	2430328	CallExpression	"store_reg ( s , rn , addr )"		2429668	0					
ANR	2430329	Callee	store_reg		2429668	0					
ANR	2430330	Identifier	store_reg		2429668	0					
ANR	2430331	ArgumentList	s		2429668	1					
ANR	2430332	Argument	s		2429668	0					
ANR	2430333	Identifier	s		2429668	0					
ANR	2430334	Argument	rn		2429668	1					
ANR	2430335	Identifier	rn		2429668	0					
ANR	2430336	Argument	addr		2429668	2					
ANR	2430337	Identifier	addr		2429668	0					
ANR	2430338	ElseStatement	else		2429668	0					
ANR	2430339	CompoundStatement		219:23:3832:3832	2429668	0					
ANR	2430340	ExpressionStatement	tcg_temp_free_i32 ( addr )	223:20:3937:3960	2429668	0	True				
ANR	2430341	CallExpression	tcg_temp_free_i32 ( addr )		2429668	0					
ANR	2430342	Callee	tcg_temp_free_i32		2429668	0					
ANR	2430343	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2430344	ArgumentList	addr		2429668	1					
ANR	2430345	Argument	addr		2429668	0					
ANR	2430346	Identifier	addr		2429668	0					
ANR	2430347	ElseStatement	else		2429668	0					
ANR	2430348	IfStatement	if ( ( insn & ( 1 << 23 ) ) == 0 )		2429668	0					
ANR	2430349	Condition	( insn & ( 1 << 23 ) ) == 0	227:23:4005:4027	2429668	0	True				
ANR	2430350	EqualityExpression	( insn & ( 1 << 23 ) ) == 0		2429668	0		==			
ANR	2430351	BitAndExpression	insn & ( 1 << 23 )		2429668	0		&			
ANR	2430352	Identifier	insn		2429668	0					
ANR	2430353	ShiftExpression	1 << 23		2429668	1		<<			
ANR	2430354	PrimaryExpression	1		2429668	0					
ANR	2430355	PrimaryExpression	23		2429668	1					
ANR	2430356	PrimaryExpression	0		2429668	1					
ANR	2430357	CompoundStatement		225:48:3948:3948	2429668	1					
ANR	2430358	ExpressionStatement	addr = tcg_temp_local_new ( )	231:16:4100:4127	2429668	0	True				
ANR	2430359	AssignmentExpression	addr = tcg_temp_local_new ( )		2429668	0		=			
ANR	2430360	Identifier	addr		2429668	0					
ANR	2430361	CallExpression	tcg_temp_local_new ( )		2429668	1					
ANR	2430362	Callee	tcg_temp_local_new		2429668	0					
ANR	2430363	Identifier	tcg_temp_local_new		2429668	0					
ANR	2430364	ArgumentList			2429668	1					
ANR	2430365	ExpressionStatement	"load_reg_var ( s , addr , rn )"	233:16:4146:4171	2429668	1	True				
ANR	2430366	CallExpression	"load_reg_var ( s , addr , rn )"		2429668	0					
ANR	2430367	Callee	load_reg_var		2429668	0					
ANR	2430368	Identifier	load_reg_var		2429668	0					
ANR	2430369	ArgumentList	s		2429668	1					
ANR	2430370	Argument	s		2429668	0					
ANR	2430371	Identifier	s		2429668	0					
ANR	2430372	Argument	addr		2429668	1					
ANR	2430373	Identifier	addr		2429668	0					
ANR	2430374	Argument	rn		2429668	2					
ANR	2430375	Identifier	rn		2429668	0					
ANR	2430376	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , ( insn & 0xff ) << 2 )"	235:16:4190:4238	2429668	2	True				
ANR	2430377	CallExpression	"tcg_gen_addi_i32 ( addr , addr , ( insn & 0xff ) << 2 )"		2429668	0					
ANR	2430378	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2430379	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2430380	ArgumentList	addr		2429668	1					
ANR	2430381	Argument	addr		2429668	0					
ANR	2430382	Identifier	addr		2429668	0					
ANR	2430383	Argument	addr		2429668	1					
ANR	2430384	Identifier	addr		2429668	0					
ANR	2430385	Argument	( insn & 0xff ) << 2		2429668	2					
ANR	2430386	ShiftExpression	( insn & 0xff ) << 2		2429668	0		<<			
ANR	2430387	BitAndExpression	insn & 0xff		2429668	0		&			
ANR	2430388	Identifier	insn		2429668	0					
ANR	2430389	PrimaryExpression	0xff		2429668	1					
ANR	2430390	PrimaryExpression	2		2429668	1					
ANR	2430391	IfStatement	if ( insn & ( 1 << 20 ) )		2429668	3					
ANR	2430392	Condition	insn & ( 1 << 20 )	237:20:4261:4276	2429668	0	True				
ANR	2430393	BitAndExpression	insn & ( 1 << 20 )		2429668	0		&			
ANR	2430394	Identifier	insn		2429668	0					
ANR	2430395	ShiftExpression	1 << 20		2429668	1		<<			
ANR	2430396	PrimaryExpression	1		2429668	0					
ANR	2430397	PrimaryExpression	20		2429668	1					
ANR	2430398	CompoundStatement		235:38:4197:4197	2429668	1					
ANR	2430399	ExpressionStatement	"gen_load_exclusive ( s , rs , 15 , addr , 2 )"	239:20:4302:4340	2429668	0	True				
ANR	2430400	CallExpression	"gen_load_exclusive ( s , rs , 15 , addr , 2 )"		2429668	0					
ANR	2430401	Callee	gen_load_exclusive		2429668	0					
ANR	2430402	Identifier	gen_load_exclusive		2429668	0					
ANR	2430403	ArgumentList	s		2429668	1					
ANR	2430404	Argument	s		2429668	0					
ANR	2430405	Identifier	s		2429668	0					
ANR	2430406	Argument	rs		2429668	1					
ANR	2430407	Identifier	rs		2429668	0					
ANR	2430408	Argument	15		2429668	2					
ANR	2430409	PrimaryExpression	15		2429668	0					
ANR	2430410	Argument	addr		2429668	3					
ANR	2430411	Identifier	addr		2429668	0					
ANR	2430412	Argument	2		2429668	4					
ANR	2430413	PrimaryExpression	2		2429668	0					
ANR	2430414	ElseStatement	else		2429668	0					
ANR	2430415	CompoundStatement		239:23:4284:4284	2429668	0					
ANR	2430416	ExpressionStatement	"gen_store_exclusive ( s , rd , rs , 15 , addr , 2 )"	243:20:4389:4432	2429668	0	True				
ANR	2430417	CallExpression	"gen_store_exclusive ( s , rd , rs , 15 , addr , 2 )"		2429668	0					
ANR	2430418	Callee	gen_store_exclusive		2429668	0					
ANR	2430419	Identifier	gen_store_exclusive		2429668	0					
ANR	2430420	ArgumentList	s		2429668	1					
ANR	2430421	Argument	s		2429668	0					
ANR	2430422	Identifier	s		2429668	0					
ANR	2430423	Argument	rd		2429668	1					
ANR	2430424	Identifier	rd		2429668	0					
ANR	2430425	Argument	rs		2429668	2					
ANR	2430426	Identifier	rs		2429668	0					
ANR	2430427	Argument	15		2429668	3					
ANR	2430428	PrimaryExpression	15		2429668	0					
ANR	2430429	Argument	addr		2429668	4					
ANR	2430430	Identifier	addr		2429668	0					
ANR	2430431	Argument	2		2429668	5					
ANR	2430432	PrimaryExpression	2		2429668	0					
ANR	2430433	ExpressionStatement	tcg_temp_free ( addr )	247:16:4470:4489	2429668	4	True				
ANR	2430434	CallExpression	tcg_temp_free ( addr )		2429668	0					
ANR	2430435	Callee	tcg_temp_free		2429668	0					
ANR	2430436	Identifier	tcg_temp_free		2429668	0					
ANR	2430437	ArgumentList	addr		2429668	1					
ANR	2430438	Argument	addr		2429668	0					
ANR	2430439	Identifier	addr		2429668	0					
ANR	2430440	ElseStatement	else		2429668	0					
ANR	2430441	IfStatement	if ( ( insn & ( 1 << 6 ) ) == 0 )		2429668	0					
ANR	2430442	Condition	( insn & ( 1 << 6 ) ) == 0	249:23:4515:4536	2429668	0	True				
ANR	2430443	EqualityExpression	( insn & ( 1 << 6 ) ) == 0		2429668	0		==			
ANR	2430444	BitAndExpression	insn & ( 1 << 6 )		2429668	0		&			
ANR	2430445	Identifier	insn		2429668	0					
ANR	2430446	ShiftExpression	1 << 6		2429668	1		<<			
ANR	2430447	PrimaryExpression	1		2429668	0					
ANR	2430448	PrimaryExpression	6		2429668	1					
ANR	2430449	PrimaryExpression	0		2429668	1					
ANR	2430450	CompoundStatement		247:47:4457:4457	2429668	1					
ANR	2430451	IfStatement	if ( rn == 15 )		2429668	0					
ANR	2430452	Condition	rn == 15	253:20:4600:4607	2429668	0	True				
ANR	2430453	EqualityExpression	rn == 15		2429668	0		==			
ANR	2430454	Identifier	rn		2429668	0					
ANR	2430455	PrimaryExpression	15		2429668	1					
ANR	2430456	CompoundStatement		251:30:4528:4528	2429668	1					
ANR	2430457	ExpressionStatement	addr = tcg_temp_new_i32 ( )	255:20:4633:4658	2429668	0	True				
ANR	2430458	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2429668	0		=			
ANR	2430459	Identifier	addr		2429668	0					
ANR	2430460	CallExpression	tcg_temp_new_i32 ( )		2429668	1					
ANR	2430461	Callee	tcg_temp_new_i32		2429668	0					
ANR	2430462	Identifier	tcg_temp_new_i32		2429668	0					
ANR	2430463	ArgumentList			2429668	1					
ANR	2430464	ExpressionStatement	"tcg_gen_movi_i32 ( addr , s -> pc )"	257:20:4681:4710	2429668	1	True				
ANR	2430465	CallExpression	"tcg_gen_movi_i32 ( addr , s -> pc )"		2429668	0					
ANR	2430466	Callee	tcg_gen_movi_i32		2429668	0					
ANR	2430467	Identifier	tcg_gen_movi_i32		2429668	0					
ANR	2430468	ArgumentList	addr		2429668	1					
ANR	2430469	Argument	addr		2429668	0					
ANR	2430470	Identifier	addr		2429668	0					
ANR	2430471	Argument	s -> pc		2429668	1					
ANR	2430472	PtrMemberAccess	s -> pc		2429668	0					
ANR	2430473	Identifier	s		2429668	0					
ANR	2430474	Identifier	pc		2429668	1					
ANR	2430475	ElseStatement	else		2429668	0					
ANR	2430476	CompoundStatement		257:23:4654:4654	2429668	0					
ANR	2430477	ExpressionStatement	"addr = load_reg ( s , rn )"	261:20:4759:4781	2429668	0	True				
ANR	2430478	AssignmentExpression	"addr = load_reg ( s , rn )"		2429668	0		=			
ANR	2430479	Identifier	addr		2429668	0					
ANR	2430480	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2430481	Callee	load_reg		2429668	0					
ANR	2430482	Identifier	load_reg		2429668	0					
ANR	2430483	ArgumentList	s		2429668	1					
ANR	2430484	Argument	s		2429668	0					
ANR	2430485	Identifier	s		2429668	0					
ANR	2430486	Argument	rn		2429668	1					
ANR	2430487	Identifier	rn		2429668	0					
ANR	2430488	ExpressionStatement	"tmp = load_reg ( s , rm )"	265:16:4819:4840	2429668	1	True				
ANR	2430489	AssignmentExpression	"tmp = load_reg ( s , rm )"		2429668	0		=			
ANR	2430490	Identifier	tmp		2429668	0					
ANR	2430491	CallExpression	"load_reg ( s , rm )"		2429668	1					
ANR	2430492	Callee	load_reg		2429668	0					
ANR	2430493	Identifier	load_reg		2429668	0					
ANR	2430494	ArgumentList	s		2429668	1					
ANR	2430495	Argument	s		2429668	0					
ANR	2430496	Identifier	s		2429668	0					
ANR	2430497	Argument	rm		2429668	1					
ANR	2430498	Identifier	rm		2429668	0					
ANR	2430499	ExpressionStatement	"tcg_gen_add_i32 ( addr , addr , tmp )"	267:16:4859:4891	2429668	2	True				
ANR	2430500	CallExpression	"tcg_gen_add_i32 ( addr , addr , tmp )"		2429668	0					
ANR	2430501	Callee	tcg_gen_add_i32		2429668	0					
ANR	2430502	Identifier	tcg_gen_add_i32		2429668	0					
ANR	2430503	ArgumentList	addr		2429668	1					
ANR	2430504	Argument	addr		2429668	0					
ANR	2430505	Identifier	addr		2429668	0					
ANR	2430506	Argument	addr		2429668	1					
ANR	2430507	Identifier	addr		2429668	0					
ANR	2430508	Argument	tmp		2429668	2					
ANR	2430509	Identifier	tmp		2429668	0					
ANR	2430510	IfStatement	if ( insn & ( 1 << 4 ) )		2429668	3					
ANR	2430511	Condition	insn & ( 1 << 4 )	269:20:4914:4928	2429668	0	True				
ANR	2430512	BitAndExpression	insn & ( 1 << 4 )		2429668	0		&			
ANR	2430513	Identifier	insn		2429668	0					
ANR	2430514	ShiftExpression	1 << 4		2429668	1		<<			
ANR	2430515	PrimaryExpression	1		2429668	0					
ANR	2430516	PrimaryExpression	4		2429668	1					
ANR	2430517	CompoundStatement		267:37:4849:4849	2429668	1					
ANR	2430518	ExpressionStatement	"tcg_gen_add_i32 ( addr , addr , tmp )"	273:20:4985:5017	2429668	0	True				
ANR	2430519	CallExpression	"tcg_gen_add_i32 ( addr , addr , tmp )"		2429668	0					
ANR	2430520	Callee	tcg_gen_add_i32		2429668	0					
ANR	2430521	Identifier	tcg_gen_add_i32		2429668	0					
ANR	2430522	ArgumentList	addr		2429668	1					
ANR	2430523	Argument	addr		2429668	0					
ANR	2430524	Identifier	addr		2429668	0					
ANR	2430525	Argument	addr		2429668	1					
ANR	2430526	Identifier	addr		2429668	0					
ANR	2430527	Argument	tmp		2429668	2					
ANR	2430528	Identifier	tmp		2429668	0					
ANR	2430529	ExpressionStatement	tcg_temp_free_i32 ( tmp )	275:20:5040:5062	2429668	1	True				
ANR	2430530	CallExpression	tcg_temp_free_i32 ( tmp )		2429668	0					
ANR	2430531	Callee	tcg_temp_free_i32		2429668	0					
ANR	2430532	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2430533	ArgumentList	tmp		2429668	1					
ANR	2430534	Argument	tmp		2429668	0					
ANR	2430535	Identifier	tmp		2429668	0					
ANR	2430536	ExpressionStatement	"tmp = gen_ld16u ( addr , IS_USER ( s ) )"	277:20:5085:5118	2429668	2	True				
ANR	2430537	AssignmentExpression	"tmp = gen_ld16u ( addr , IS_USER ( s ) )"		2429668	0		=			
ANR	2430538	Identifier	tmp		2429668	0					
ANR	2430539	CallExpression	"gen_ld16u ( addr , IS_USER ( s ) )"		2429668	1					
ANR	2430540	Callee	gen_ld16u		2429668	0					
ANR	2430541	Identifier	gen_ld16u		2429668	0					
ANR	2430542	ArgumentList	addr		2429668	1					
ANR	2430543	Argument	addr		2429668	0					
ANR	2430544	Identifier	addr		2429668	0					
ANR	2430545	Argument	IS_USER ( s )		2429668	1					
ANR	2430546	CallExpression	IS_USER ( s )		2429668	0					
ANR	2430547	Callee	IS_USER		2429668	0					
ANR	2430548	Identifier	IS_USER		2429668	0					
ANR	2430549	ArgumentList	s		2429668	1					
ANR	2430550	Argument	s		2429668	0					
ANR	2430551	Identifier	s		2429668	0					
ANR	2430552	ElseStatement	else		2429668	0					
ANR	2430553	CompoundStatement		277:23:5062:5062	2429668	0					
ANR	2430554	ExpressionStatement	tcg_temp_free_i32 ( tmp )	281:20:5177:5199	2429668	0	True				
ANR	2430555	CallExpression	tcg_temp_free_i32 ( tmp )		2429668	0					
ANR	2430556	Callee	tcg_temp_free_i32		2429668	0					
ANR	2430557	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2430558	ArgumentList	tmp		2429668	1					
ANR	2430559	Argument	tmp		2429668	0					
ANR	2430560	Identifier	tmp		2429668	0					
ANR	2430561	ExpressionStatement	"tmp = gen_ld8u ( addr , IS_USER ( s ) )"	283:20:5222:5254	2429668	1	True				
ANR	2430562	AssignmentExpression	"tmp = gen_ld8u ( addr , IS_USER ( s ) )"		2429668	0		=			
ANR	2430563	Identifier	tmp		2429668	0					
ANR	2430564	CallExpression	"gen_ld8u ( addr , IS_USER ( s ) )"		2429668	1					
ANR	2430565	Callee	gen_ld8u		2429668	0					
ANR	2430566	Identifier	gen_ld8u		2429668	0					
ANR	2430567	ArgumentList	addr		2429668	1					
ANR	2430568	Argument	addr		2429668	0					
ANR	2430569	Identifier	addr		2429668	0					
ANR	2430570	Argument	IS_USER ( s )		2429668	1					
ANR	2430571	CallExpression	IS_USER ( s )		2429668	0					
ANR	2430572	Callee	IS_USER		2429668	0					
ANR	2430573	Identifier	IS_USER		2429668	0					
ANR	2430574	ArgumentList	s		2429668	1					
ANR	2430575	Argument	s		2429668	0					
ANR	2430576	Identifier	s		2429668	0					
ANR	2430577	ExpressionStatement	tcg_temp_free_i32 ( addr )	287:16:5292:5315	2429668	4	True				
ANR	2430578	CallExpression	tcg_temp_free_i32 ( addr )		2429668	0					
ANR	2430579	Callee	tcg_temp_free_i32		2429668	0					
ANR	2430580	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2430581	ArgumentList	addr		2429668	1					
ANR	2430582	Argument	addr		2429668	0					
ANR	2430583	Identifier	addr		2429668	0					
ANR	2430584	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , tmp , 1 )"	289:16:5334:5363	2429668	5	True				
ANR	2430585	CallExpression	"tcg_gen_shli_i32 ( tmp , tmp , 1 )"		2429668	0					
ANR	2430586	Callee	tcg_gen_shli_i32		2429668	0					
ANR	2430587	Identifier	tcg_gen_shli_i32		2429668	0					
ANR	2430588	ArgumentList	tmp		2429668	1					
ANR	2430589	Argument	tmp		2429668	0					
ANR	2430590	Identifier	tmp		2429668	0					
ANR	2430591	Argument	tmp		2429668	1					
ANR	2430592	Identifier	tmp		2429668	0					
ANR	2430593	Argument	1		2429668	2					
ANR	2430594	PrimaryExpression	1		2429668	0					
ANR	2430595	ExpressionStatement	"tcg_gen_addi_i32 ( tmp , tmp , s -> pc )"	291:16:5382:5415	2429668	6	True				
ANR	2430596	CallExpression	"tcg_gen_addi_i32 ( tmp , tmp , s -> pc )"		2429668	0					
ANR	2430597	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2430598	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2430599	ArgumentList	tmp		2429668	1					
ANR	2430600	Argument	tmp		2429668	0					
ANR	2430601	Identifier	tmp		2429668	0					
ANR	2430602	Argument	tmp		2429668	1					
ANR	2430603	Identifier	tmp		2429668	0					
ANR	2430604	Argument	s -> pc		2429668	2					
ANR	2430605	PtrMemberAccess	s -> pc		2429668	0					
ANR	2430606	Identifier	s		2429668	0					
ANR	2430607	Identifier	pc		2429668	1					
ANR	2430608	ExpressionStatement	"store_reg ( s , 15 , tmp )"	293:16:5434:5455	2429668	7	True				
ANR	2430609	CallExpression	"store_reg ( s , 15 , tmp )"		2429668	0					
ANR	2430610	Callee	store_reg		2429668	0					
ANR	2430611	Identifier	store_reg		2429668	0					
ANR	2430612	ArgumentList	s		2429668	1					
ANR	2430613	Argument	s		2429668	0					
ANR	2430614	Identifier	s		2429668	0					
ANR	2430615	Argument	15		2429668	1					
ANR	2430616	PrimaryExpression	15		2429668	0					
ANR	2430617	Argument	tmp		2429668	2					
ANR	2430618	Identifier	tmp		2429668	0					
ANR	2430619	ElseStatement	else		2429668	0					
ANR	2430620	CompoundStatement		293:19:5395:5395	2429668	0					
ANR	2430621	ExpressionStatement	ARCH ( 7 )	299:16:5567:5574	2429668	0	True				
ANR	2430622	CallExpression	ARCH ( 7 )		2429668	0					
ANR	2430623	Callee	ARCH		2429668	0					
ANR	2430624	Identifier	ARCH		2429668	0					
ANR	2430625	ArgumentList	7		2429668	1					
ANR	2430626	Argument	7		2429668	0					
ANR	2430627	PrimaryExpression	7		2429668	0					
ANR	2430628	ExpressionStatement	op = ( insn >> 4 ) & 0x3	301:16:5593:5615	2429668	1	True				
ANR	2430629	AssignmentExpression	op = ( insn >> 4 ) & 0x3		2429668	0		=			
ANR	2430630	Identifier	op		2429668	0					
ANR	2430631	BitAndExpression	( insn >> 4 ) & 0x3		2429668	1		&			
ANR	2430632	ShiftExpression	insn >> 4		2429668	0		>>			
ANR	2430633	Identifier	insn		2429668	0					
ANR	2430634	PrimaryExpression	4		2429668	1					
ANR	2430635	PrimaryExpression	0x3		2429668	1					
ANR	2430636	IfStatement	if ( op == 2 )		2429668	2					
ANR	2430637	Condition	op == 2	303:20:5638:5644	2429668	0	True				
ANR	2430638	EqualityExpression	op == 2		2429668	0		==			
ANR	2430639	Identifier	op		2429668	0					
ANR	2430640	PrimaryExpression	2		2429668	1					
ANR	2430641	CompoundStatement		301:29:5565:5565	2429668	1					
ANR	2430642	GotoStatement	goto illegal_op ;	305:20:5670:5685	2429668	0	True				
ANR	2430643	Identifier	illegal_op		2429668	0					
ANR	2430644	ExpressionStatement	addr = tcg_temp_local_new ( )	309:16:5723:5750	2429668	3	True				
ANR	2430645	AssignmentExpression	addr = tcg_temp_local_new ( )		2429668	0		=			
ANR	2430646	Identifier	addr		2429668	0					
ANR	2430647	CallExpression	tcg_temp_local_new ( )		2429668	1					
ANR	2430648	Callee	tcg_temp_local_new		2429668	0					
ANR	2430649	Identifier	tcg_temp_local_new		2429668	0					
ANR	2430650	ArgumentList			2429668	1					
ANR	2430651	ExpressionStatement	"load_reg_var ( s , addr , rn )"	311:16:5769:5794	2429668	4	True				
ANR	2430652	CallExpression	"load_reg_var ( s , addr , rn )"		2429668	0					
ANR	2430653	Callee	load_reg_var		2429668	0					
ANR	2430654	Identifier	load_reg_var		2429668	0					
ANR	2430655	ArgumentList	s		2429668	1					
ANR	2430656	Argument	s		2429668	0					
ANR	2430657	Identifier	s		2429668	0					
ANR	2430658	Argument	addr		2429668	1					
ANR	2430659	Identifier	addr		2429668	0					
ANR	2430660	Argument	rn		2429668	2					
ANR	2430661	Identifier	rn		2429668	0					
ANR	2430662	IfStatement	if ( insn & ( 1 << 20 ) )		2429668	5					
ANR	2430663	Condition	insn & ( 1 << 20 )	313:20:5817:5832	2429668	0	True				
ANR	2430664	BitAndExpression	insn & ( 1 << 20 )		2429668	0		&			
ANR	2430665	Identifier	insn		2429668	0					
ANR	2430666	ShiftExpression	1 << 20		2429668	1		<<			
ANR	2430667	PrimaryExpression	1		2429668	0					
ANR	2430668	PrimaryExpression	20		2429668	1					
ANR	2430669	CompoundStatement		311:38:5753:5753	2429668	1					
ANR	2430670	ExpressionStatement	"gen_load_exclusive ( s , rs , rd , addr , op )"	315:20:5858:5897	2429668	0	True				
ANR	2430671	CallExpression	"gen_load_exclusive ( s , rs , rd , addr , op )"		2429668	0					
ANR	2430672	Callee	gen_load_exclusive		2429668	0					
ANR	2430673	Identifier	gen_load_exclusive		2429668	0					
ANR	2430674	ArgumentList	s		2429668	1					
ANR	2430675	Argument	s		2429668	0					
ANR	2430676	Identifier	s		2429668	0					
ANR	2430677	Argument	rs		2429668	1					
ANR	2430678	Identifier	rs		2429668	0					
ANR	2430679	Argument	rd		2429668	2					
ANR	2430680	Identifier	rd		2429668	0					
ANR	2430681	Argument	addr		2429668	3					
ANR	2430682	Identifier	addr		2429668	0					
ANR	2430683	Argument	op		2429668	4					
ANR	2430684	Identifier	op		2429668	0					
ANR	2430685	ElseStatement	else		2429668	0					
ANR	2430686	CompoundStatement		315:23:5841:5841	2429668	0					
ANR	2430687	ExpressionStatement	"gen_store_exclusive ( s , rm , rs , rd , addr , op )"	319:20:5946:5990	2429668	0	True				
ANR	2430688	CallExpression	"gen_store_exclusive ( s , rm , rs , rd , addr , op )"		2429668	0					
ANR	2430689	Callee	gen_store_exclusive		2429668	0					
ANR	2430690	Identifier	gen_store_exclusive		2429668	0					
ANR	2430691	ArgumentList	s		2429668	1					
ANR	2430692	Argument	s		2429668	0					
ANR	2430693	Identifier	s		2429668	0					
ANR	2430694	Argument	rm		2429668	1					
ANR	2430695	Identifier	rm		2429668	0					
ANR	2430696	Argument	rs		2429668	2					
ANR	2430697	Identifier	rs		2429668	0					
ANR	2430698	Argument	rd		2429668	3					
ANR	2430699	Identifier	rd		2429668	0					
ANR	2430700	Argument	addr		2429668	4					
ANR	2430701	Identifier	addr		2429668	0					
ANR	2430702	Argument	op		2429668	5					
ANR	2430703	Identifier	op		2429668	0					
ANR	2430704	ExpressionStatement	tcg_temp_free ( addr )	323:16:6028:6047	2429668	6	True				
ANR	2430705	CallExpression	tcg_temp_free ( addr )		2429668	0					
ANR	2430706	Callee	tcg_temp_free		2429668	0					
ANR	2430707	Identifier	tcg_temp_free		2429668	0					
ANR	2430708	ArgumentList	addr		2429668	1					
ANR	2430709	Argument	addr		2429668	0					
ANR	2430710	Identifier	addr		2429668	0					
ANR	2430711	ElseStatement	else		2429668	0					
ANR	2430712	CompoundStatement		325:15:5998:5998	2429668	0					
ANR	2430713	IfStatement	if ( ( ( insn >> 23 ) & 1 ) == ( ( insn >> 24 ) & 1 ) )		2429668	0					
ANR	2430714	Condition	( ( insn >> 23 ) & 1 ) == ( ( insn >> 24 ) & 1 )	331:16:6150:6189	2429668	0	True				
ANR	2430715	EqualityExpression	( ( insn >> 23 ) & 1 ) == ( ( insn >> 24 ) & 1 )		2429668	0		==			
ANR	2430716	BitAndExpression	( insn >> 23 ) & 1		2429668	0		&			
ANR	2430717	ShiftExpression	insn >> 23		2429668	0		>>			
ANR	2430718	Identifier	insn		2429668	0					
ANR	2430719	PrimaryExpression	23		2429668	1					
ANR	2430720	PrimaryExpression	1		2429668	1					
ANR	2430721	BitAndExpression	( insn >> 24 ) & 1		2429668	1		&			
ANR	2430722	ShiftExpression	insn >> 24		2429668	0		>>			
ANR	2430723	Identifier	insn		2429668	0					
ANR	2430724	PrimaryExpression	24		2429668	1					
ANR	2430725	PrimaryExpression	1		2429668	1					
ANR	2430726	CompoundStatement		329:58:6110:6110	2429668	1					
ANR	2430727	IfStatement	if ( IS_USER ( s ) )		2429668	0					
ANR	2430728	Condition	IS_USER ( s )	335:20:6267:6276	2429668	0	True				
ANR	2430729	CallExpression	IS_USER ( s )		2429668	0					
ANR	2430730	Callee	IS_USER		2429668	0					
ANR	2430731	Identifier	IS_USER		2429668	0					
ANR	2430732	ArgumentList	s		2429668	1					
ANR	2430733	Argument	s		2429668	0					
ANR	2430734	Identifier	s		2429668	0					
ANR	2430735	GotoStatement	goto illegal_op ;	337:20:6300:6315	2429668	1	True				
ANR	2430736	Identifier	illegal_op		2429668	0					
ANR	2430737	IfStatement	if ( insn & ( 1 << 20 ) )		2429668	1					
ANR	2430738	Condition	insn & ( 1 << 20 )	339:20:6338:6353	2429668	0	True				
ANR	2430739	BitAndExpression	insn & ( 1 << 20 )		2429668	0		&			
ANR	2430740	Identifier	insn		2429668	0					
ANR	2430741	ShiftExpression	1 << 20		2429668	1		<<			
ANR	2430742	PrimaryExpression	1		2429668	0					
ANR	2430743	PrimaryExpression	20		2429668	1					
ANR	2430744	CompoundStatement		337:38:6274:6274	2429668	1					
ANR	2430745	ExpressionStatement	"addr = load_reg ( s , rn )"	343:20:6410:6432	2429668	0	True				
ANR	2430746	AssignmentExpression	"addr = load_reg ( s , rn )"		2429668	0		=			
ANR	2430747	Identifier	addr		2429668	0					
ANR	2430748	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2430749	Callee	load_reg		2429668	0					
ANR	2430750	Identifier	load_reg		2429668	0					
ANR	2430751	ArgumentList	s		2429668	1					
ANR	2430752	Argument	s		2429668	0					
ANR	2430753	Identifier	s		2429668	0					
ANR	2430754	Argument	rn		2429668	1					
ANR	2430755	Identifier	rn		2429668	0					
ANR	2430756	IfStatement	if ( ( insn & ( 1 << 24 ) ) == 0 )		2429668	1					
ANR	2430757	Condition	( insn & ( 1 << 24 ) ) == 0	345:24:6459:6481	2429668	0	True				
ANR	2430758	EqualityExpression	( insn & ( 1 << 24 ) ) == 0		2429668	0		==			
ANR	2430759	BitAndExpression	insn & ( 1 << 24 )		2429668	0		&			
ANR	2430760	Identifier	insn		2429668	0					
ANR	2430761	ShiftExpression	1 << 24		2429668	1		<<			
ANR	2430762	PrimaryExpression	1		2429668	0					
ANR	2430763	PrimaryExpression	24		2429668	1					
ANR	2430764	PrimaryExpression	0		2429668	1					
ANR	2430765	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - 8 )"	347:24:6509:6541	2429668	1	True				
ANR	2430766	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - 8 )"		2429668	0					
ANR	2430767	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2430768	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2430769	ArgumentList	addr		2429668	1					
ANR	2430770	Argument	addr		2429668	0					
ANR	2430771	Identifier	addr		2429668	0					
ANR	2430772	Argument	addr		2429668	1					
ANR	2430773	Identifier	addr		2429668	0					
ANR	2430774	Argument	- 8		2429668	2					
ANR	2430775	UnaryOperationExpression	- 8		2429668	0					
ANR	2430776	UnaryOperator	-		2429668	0					
ANR	2430777	PrimaryExpression	8		2429668	1					
ANR	2430778	ExpressionStatement	"tmp = gen_ld32 ( addr , 0 )"	351:20:6629:6652	2429668	2	True				
ANR	2430779	AssignmentExpression	"tmp = gen_ld32 ( addr , 0 )"		2429668	0		=			
ANR	2430780	Identifier	tmp		2429668	0					
ANR	2430781	CallExpression	"gen_ld32 ( addr , 0 )"		2429668	1					
ANR	2430782	Callee	gen_ld32		2429668	0					
ANR	2430783	Identifier	gen_ld32		2429668	0					
ANR	2430784	ArgumentList	addr		2429668	1					
ANR	2430785	Argument	addr		2429668	0					
ANR	2430786	Identifier	addr		2429668	0					
ANR	2430787	Argument	0		2429668	1					
ANR	2430788	PrimaryExpression	0		2429668	0					
ANR	2430789	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	353:20:6675:6706	2429668	3	True				
ANR	2430790	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2429668	0					
ANR	2430791	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2430792	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2430793	ArgumentList	addr		2429668	1					
ANR	2430794	Argument	addr		2429668	0					
ANR	2430795	Identifier	addr		2429668	0					
ANR	2430796	Argument	addr		2429668	1					
ANR	2430797	Identifier	addr		2429668	0					
ANR	2430798	Argument	4		2429668	2					
ANR	2430799	PrimaryExpression	4		2429668	0					
ANR	2430800	ExpressionStatement	"tmp2 = gen_ld32 ( addr , 0 )"	355:20:6729:6753	2429668	4	True				
ANR	2430801	AssignmentExpression	"tmp2 = gen_ld32 ( addr , 0 )"		2429668	0		=			
ANR	2430802	Identifier	tmp2		2429668	0					
ANR	2430803	CallExpression	"gen_ld32 ( addr , 0 )"		2429668	1					
ANR	2430804	Callee	gen_ld32		2429668	0					
ANR	2430805	Identifier	gen_ld32		2429668	0					
ANR	2430806	ArgumentList	addr		2429668	1					
ANR	2430807	Argument	addr		2429668	0					
ANR	2430808	Identifier	addr		2429668	0					
ANR	2430809	Argument	0		2429668	1					
ANR	2430810	PrimaryExpression	0		2429668	0					
ANR	2430811	IfStatement	if ( insn & ( 1 << 21 ) )		2429668	5					
ANR	2430812	Condition	insn & ( 1 << 21 )	357:24:6780:6795	2429668	0	True				
ANR	2430813	BitAndExpression	insn & ( 1 << 21 )		2429668	0		&			
ANR	2430814	Identifier	insn		2429668	0					
ANR	2430815	ShiftExpression	1 << 21		2429668	1		<<			
ANR	2430816	PrimaryExpression	1		2429668	0					
ANR	2430817	PrimaryExpression	21		2429668	1					
ANR	2430818	CompoundStatement		355:42:6716:6716	2429668	1					
ANR	2430819	IfStatement	if ( insn & ( 1 << 24 ) )		2429668	0					
ANR	2430820	Condition	insn & ( 1 << 24 )	361:28:6877:6892	2429668	0	True				
ANR	2430821	BitAndExpression	insn & ( 1 << 24 )		2429668	0		&			
ANR	2430822	Identifier	insn		2429668	0					
ANR	2430823	ShiftExpression	1 << 24		2429668	1		<<			
ANR	2430824	PrimaryExpression	1		2429668	0					
ANR	2430825	PrimaryExpression	24		2429668	1					
ANR	2430826	CompoundStatement		359:46:6813:6813	2429668	1					
ANR	2430827	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	363:28:6926:6957	2429668	0	True				
ANR	2430828	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2429668	0					
ANR	2430829	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2430830	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2430831	ArgumentList	addr		2429668	1					
ANR	2430832	Argument	addr		2429668	0					
ANR	2430833	Identifier	addr		2429668	0					
ANR	2430834	Argument	addr		2429668	1					
ANR	2430835	Identifier	addr		2429668	0					
ANR	2430836	Argument	4		2429668	2					
ANR	2430837	PrimaryExpression	4		2429668	0					
ANR	2430838	ElseStatement	else		2429668	0					
ANR	2430839	CompoundStatement		363:31:6909:6909	2429668	0					
ANR	2430840	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - 4 )"	367:28:7022:7054	2429668	0	True				
ANR	2430841	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - 4 )"		2429668	0					
ANR	2430842	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2430843	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2430844	ArgumentList	addr		2429668	1					
ANR	2430845	Argument	addr		2429668	0					
ANR	2430846	Identifier	addr		2429668	0					
ANR	2430847	Argument	addr		2429668	1					
ANR	2430848	Identifier	addr		2429668	0					
ANR	2430849	Argument	- 4		2429668	2					
ANR	2430850	UnaryOperationExpression	- 4		2429668	0					
ANR	2430851	UnaryOperator	-		2429668	0					
ANR	2430852	PrimaryExpression	4		2429668	1					
ANR	2430853	ExpressionStatement	"store_reg ( s , rn , addr )"	371:24:7108:7130	2429668	1	True				
ANR	2430854	CallExpression	"store_reg ( s , rn , addr )"		2429668	0					
ANR	2430855	Callee	store_reg		2429668	0					
ANR	2430856	Identifier	store_reg		2429668	0					
ANR	2430857	ArgumentList	s		2429668	1					
ANR	2430858	Argument	s		2429668	0					
ANR	2430859	Identifier	s		2429668	0					
ANR	2430860	Argument	rn		2429668	1					
ANR	2430861	Identifier	rn		2429668	0					
ANR	2430862	Argument	addr		2429668	2					
ANR	2430863	Identifier	addr		2429668	0					
ANR	2430864	ElseStatement	else		2429668	0					
ANR	2430865	CompoundStatement		371:27:7078:7078	2429668	0					
ANR	2430866	ExpressionStatement	tcg_temp_free_i32 ( addr )	375:24:7187:7210	2429668	0	True				
ANR	2430867	CallExpression	tcg_temp_free_i32 ( addr )		2429668	0					
ANR	2430868	Callee	tcg_temp_free_i32		2429668	0					
ANR	2430869	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2430870	ArgumentList	addr		2429668	1					
ANR	2430871	Argument	addr		2429668	0					
ANR	2430872	Identifier	addr		2429668	0					
ANR	2430873	ExpressionStatement	"gen_rfe ( s , tmp , tmp2 )"	379:20:7256:7277	2429668	6	True				
ANR	2430874	CallExpression	"gen_rfe ( s , tmp , tmp2 )"		2429668	0					
ANR	2430875	Callee	gen_rfe		2429668	0					
ANR	2430876	Identifier	gen_rfe		2429668	0					
ANR	2430877	ArgumentList	s		2429668	1					
ANR	2430878	Argument	s		2429668	0					
ANR	2430879	Identifier	s		2429668	0					
ANR	2430880	Argument	tmp		2429668	1					
ANR	2430881	Identifier	tmp		2429668	0					
ANR	2430882	Argument	tmp2		2429668	2					
ANR	2430883	Identifier	tmp2		2429668	0					
ANR	2430884	ElseStatement	else		2429668	0					
ANR	2430885	CompoundStatement		379:23:7221:7221	2429668	0					
ANR	2430886	ExpressionStatement	op = ( insn & 0x1f )	385:20:7357:7375	2429668	0	True				
ANR	2430887	AssignmentExpression	op = ( insn & 0x1f )		2429668	0		=			
ANR	2430888	Identifier	op		2429668	0					
ANR	2430889	BitAndExpression	insn & 0x1f		2429668	1		&			
ANR	2430890	Identifier	insn		2429668	0					
ANR	2430891	PrimaryExpression	0x1f		2429668	1					
ANR	2430892	ExpressionStatement	addr = tcg_temp_new_i32 ( )	387:20:7398:7423	2429668	1	True				
ANR	2430893	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2429668	0		=			
ANR	2430894	Identifier	addr		2429668	0					
ANR	2430895	CallExpression	tcg_temp_new_i32 ( )		2429668	1					
ANR	2430896	Callee	tcg_temp_new_i32		2429668	0					
ANR	2430897	Identifier	tcg_temp_new_i32		2429668	0					
ANR	2430898	ArgumentList			2429668	1					
ANR	2430899	ExpressionStatement	tmp = tcg_const_i32 ( op )	389:20:7446:7469	2429668	2	True				
ANR	2430900	AssignmentExpression	tmp = tcg_const_i32 ( op )		2429668	0		=			
ANR	2430901	Identifier	tmp		2429668	0					
ANR	2430902	CallExpression	tcg_const_i32 ( op )		2429668	1					
ANR	2430903	Callee	tcg_const_i32		2429668	0					
ANR	2430904	Identifier	tcg_const_i32		2429668	0					
ANR	2430905	ArgumentList	op		2429668	1					
ANR	2430906	Argument	op		2429668	0					
ANR	2430907	Identifier	op		2429668	0					
ANR	2430908	ExpressionStatement	"gen_helper_get_r13_banked ( addr , cpu_env , tmp )"	391:20:7492:7537	2429668	3	True				
ANR	2430909	CallExpression	"gen_helper_get_r13_banked ( addr , cpu_env , tmp )"		2429668	0					
ANR	2430910	Callee	gen_helper_get_r13_banked		2429668	0					
ANR	2430911	Identifier	gen_helper_get_r13_banked		2429668	0					
ANR	2430912	ArgumentList	addr		2429668	1					
ANR	2430913	Argument	addr		2429668	0					
ANR	2430914	Identifier	addr		2429668	0					
ANR	2430915	Argument	cpu_env		2429668	1					
ANR	2430916	Identifier	cpu_env		2429668	0					
ANR	2430917	Argument	tmp		2429668	2					
ANR	2430918	Identifier	tmp		2429668	0					
ANR	2430919	ExpressionStatement	tcg_temp_free_i32 ( tmp )	393:20:7560:7582	2429668	4	True				
ANR	2430920	CallExpression	tcg_temp_free_i32 ( tmp )		2429668	0					
ANR	2430921	Callee	tcg_temp_free_i32		2429668	0					
ANR	2430922	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2430923	ArgumentList	tmp		2429668	1					
ANR	2430924	Argument	tmp		2429668	0					
ANR	2430925	Identifier	tmp		2429668	0					
ANR	2430926	IfStatement	if ( ( insn & ( 1 << 24 ) ) == 0 )		2429668	5					
ANR	2430927	Condition	( insn & ( 1 << 24 ) ) == 0	395:24:7609:7631	2429668	0	True				
ANR	2430928	EqualityExpression	( insn & ( 1 << 24 ) ) == 0		2429668	0		==			
ANR	2430929	BitAndExpression	insn & ( 1 << 24 )		2429668	0		&			
ANR	2430930	Identifier	insn		2429668	0					
ANR	2430931	ShiftExpression	1 << 24		2429668	1		<<			
ANR	2430932	PrimaryExpression	1		2429668	0					
ANR	2430933	PrimaryExpression	24		2429668	1					
ANR	2430934	PrimaryExpression	0		2429668	1					
ANR	2430935	CompoundStatement		393:49:7552:7552	2429668	1					
ANR	2430936	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - 8 )"	397:24:7661:7693	2429668	0	True				
ANR	2430937	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - 8 )"		2429668	0					
ANR	2430938	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2430939	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2430940	ArgumentList	addr		2429668	1					
ANR	2430941	Argument	addr		2429668	0					
ANR	2430942	Identifier	addr		2429668	0					
ANR	2430943	Argument	addr		2429668	1					
ANR	2430944	Identifier	addr		2429668	0					
ANR	2430945	Argument	- 8		2429668	2					
ANR	2430946	UnaryOperationExpression	- 8		2429668	0					
ANR	2430947	UnaryOperator	-		2429668	0					
ANR	2430948	PrimaryExpression	8		2429668	1					
ANR	2430949	ExpressionStatement	"tmp = load_reg ( s , 14 )"	401:20:7739:7760	2429668	6	True				
ANR	2430950	AssignmentExpression	"tmp = load_reg ( s , 14 )"		2429668	0		=			
ANR	2430951	Identifier	tmp		2429668	0					
ANR	2430952	CallExpression	"load_reg ( s , 14 )"		2429668	1					
ANR	2430953	Callee	load_reg		2429668	0					
ANR	2430954	Identifier	load_reg		2429668	0					
ANR	2430955	ArgumentList	s		2429668	1					
ANR	2430956	Argument	s		2429668	0					
ANR	2430957	Identifier	s		2429668	0					
ANR	2430958	Argument	14		2429668	1					
ANR	2430959	PrimaryExpression	14		2429668	0					
ANR	2430960	ExpressionStatement	"gen_st32 ( tmp , addr , 0 )"	403:20:7783:7805	2429668	7	True				
ANR	2430961	CallExpression	"gen_st32 ( tmp , addr , 0 )"		2429668	0					
ANR	2430962	Callee	gen_st32		2429668	0					
ANR	2430963	Identifier	gen_st32		2429668	0					
ANR	2430964	ArgumentList	tmp		2429668	1					
ANR	2430965	Argument	tmp		2429668	0					
ANR	2430966	Identifier	tmp		2429668	0					
ANR	2430967	Argument	addr		2429668	1					
ANR	2430968	Identifier	addr		2429668	0					
ANR	2430969	Argument	0		2429668	2					
ANR	2430970	PrimaryExpression	0		2429668	0					
ANR	2430971	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	405:20:7828:7859	2429668	8	True				
ANR	2430972	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2429668	0					
ANR	2430973	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2430974	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2430975	ArgumentList	addr		2429668	1					
ANR	2430976	Argument	addr		2429668	0					
ANR	2430977	Identifier	addr		2429668	0					
ANR	2430978	Argument	addr		2429668	1					
ANR	2430979	Identifier	addr		2429668	0					
ANR	2430980	Argument	4		2429668	2					
ANR	2430981	PrimaryExpression	4		2429668	0					
ANR	2430982	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	407:20:7882:7906	2429668	9	True				
ANR	2430983	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2429668	0		=			
ANR	2430984	Identifier	tmp		2429668	0					
ANR	2430985	CallExpression	tcg_temp_new_i32 ( )		2429668	1					
ANR	2430986	Callee	tcg_temp_new_i32		2429668	0					
ANR	2430987	Identifier	tcg_temp_new_i32		2429668	0					
ANR	2430988	ArgumentList			2429668	1					
ANR	2430989	ExpressionStatement	gen_helper_cpsr_read ( tmp )	409:20:7929:7954	2429668	10	True				
ANR	2430990	CallExpression	gen_helper_cpsr_read ( tmp )		2429668	0					
ANR	2430991	Callee	gen_helper_cpsr_read		2429668	0					
ANR	2430992	Identifier	gen_helper_cpsr_read		2429668	0					
ANR	2430993	ArgumentList	tmp		2429668	1					
ANR	2430994	Argument	tmp		2429668	0					
ANR	2430995	Identifier	tmp		2429668	0					
ANR	2430996	ExpressionStatement	"gen_st32 ( tmp , addr , 0 )"	411:20:7977:7999	2429668	11	True				
ANR	2430997	CallExpression	"gen_st32 ( tmp , addr , 0 )"		2429668	0					
ANR	2430998	Callee	gen_st32		2429668	0					
ANR	2430999	Identifier	gen_st32		2429668	0					
ANR	2431000	ArgumentList	tmp		2429668	1					
ANR	2431001	Argument	tmp		2429668	0					
ANR	2431002	Identifier	tmp		2429668	0					
ANR	2431003	Argument	addr		2429668	1					
ANR	2431004	Identifier	addr		2429668	0					
ANR	2431005	Argument	0		2429668	2					
ANR	2431006	PrimaryExpression	0		2429668	0					
ANR	2431007	IfStatement	if ( insn & ( 1 << 21 ) )		2429668	12					
ANR	2431008	Condition	insn & ( 1 << 21 )	413:24:8026:8041	2429668	0	True				
ANR	2431009	BitAndExpression	insn & ( 1 << 21 )		2429668	0		&			
ANR	2431010	Identifier	insn		2429668	0					
ANR	2431011	ShiftExpression	1 << 21		2429668	1		<<			
ANR	2431012	PrimaryExpression	1		2429668	0					
ANR	2431013	PrimaryExpression	21		2429668	1					
ANR	2431014	CompoundStatement		411:42:7962:7962	2429668	1					
ANR	2431015	IfStatement	if ( ( insn & ( 1 << 24 ) ) == 0 )		2429668	0					
ANR	2431016	Condition	( insn & ( 1 << 24 ) ) == 0	415:28:8075:8097	2429668	0	True				
ANR	2431017	EqualityExpression	( insn & ( 1 << 24 ) ) == 0		2429668	0		==			
ANR	2431018	BitAndExpression	insn & ( 1 << 24 )		2429668	0		&			
ANR	2431019	Identifier	insn		2429668	0					
ANR	2431020	ShiftExpression	1 << 24		2429668	1		<<			
ANR	2431021	PrimaryExpression	1		2429668	0					
ANR	2431022	PrimaryExpression	24		2429668	1					
ANR	2431023	PrimaryExpression	0		2429668	1					
ANR	2431024	CompoundStatement		413:53:8018:8018	2429668	1					
ANR	2431025	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - 4 )"	417:28:8131:8163	2429668	0	True				
ANR	2431026	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - 4 )"		2429668	0					
ANR	2431027	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2431028	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2431029	ArgumentList	addr		2429668	1					
ANR	2431030	Argument	addr		2429668	0					
ANR	2431031	Identifier	addr		2429668	0					
ANR	2431032	Argument	addr		2429668	1					
ANR	2431033	Identifier	addr		2429668	0					
ANR	2431034	Argument	- 4		2429668	2					
ANR	2431035	UnaryOperationExpression	- 4		2429668	0					
ANR	2431036	UnaryOperator	-		2429668	0					
ANR	2431037	PrimaryExpression	4		2429668	1					
ANR	2431038	ElseStatement	else		2429668	0					
ANR	2431039	CompoundStatement		417:31:8115:8115	2429668	0					
ANR	2431040	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	421:28:8228:8259	2429668	0	True				
ANR	2431041	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2429668	0					
ANR	2431042	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2431043	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2431044	ArgumentList	addr		2429668	1					
ANR	2431045	Argument	addr		2429668	0					
ANR	2431046	Identifier	addr		2429668	0					
ANR	2431047	Argument	addr		2429668	1					
ANR	2431048	Identifier	addr		2429668	0					
ANR	2431049	Argument	4		2429668	2					
ANR	2431050	PrimaryExpression	4		2429668	0					
ANR	2431051	ExpressionStatement	tmp = tcg_const_i32 ( op )	425:24:8313:8336	2429668	1	True				
ANR	2431052	AssignmentExpression	tmp = tcg_const_i32 ( op )		2429668	0		=			
ANR	2431053	Identifier	tmp		2429668	0					
ANR	2431054	CallExpression	tcg_const_i32 ( op )		2429668	1					
ANR	2431055	Callee	tcg_const_i32		2429668	0					
ANR	2431056	Identifier	tcg_const_i32		2429668	0					
ANR	2431057	ArgumentList	op		2429668	1					
ANR	2431058	Argument	op		2429668	0					
ANR	2431059	Identifier	op		2429668	0					
ANR	2431060	ExpressionStatement	"gen_helper_set_r13_banked ( cpu_env , tmp , addr )"	427:24:8363:8408	2429668	2	True				
ANR	2431061	CallExpression	"gen_helper_set_r13_banked ( cpu_env , tmp , addr )"		2429668	0					
ANR	2431062	Callee	gen_helper_set_r13_banked		2429668	0					
ANR	2431063	Identifier	gen_helper_set_r13_banked		2429668	0					
ANR	2431064	ArgumentList	cpu_env		2429668	1					
ANR	2431065	Argument	cpu_env		2429668	0					
ANR	2431066	Identifier	cpu_env		2429668	0					
ANR	2431067	Argument	tmp		2429668	1					
ANR	2431068	Identifier	tmp		2429668	0					
ANR	2431069	Argument	addr		2429668	2					
ANR	2431070	Identifier	addr		2429668	0					
ANR	2431071	ExpressionStatement	tcg_temp_free_i32 ( tmp )	429:24:8435:8457	2429668	3	True				
ANR	2431072	CallExpression	tcg_temp_free_i32 ( tmp )		2429668	0					
ANR	2431073	Callee	tcg_temp_free_i32		2429668	0					
ANR	2431074	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2431075	ArgumentList	tmp		2429668	1					
ANR	2431076	Argument	tmp		2429668	0					
ANR	2431077	Identifier	tmp		2429668	0					
ANR	2431078	ElseStatement	else		2429668	0					
ANR	2431079	CompoundStatement		429:27:8405:8405	2429668	0					
ANR	2431080	ExpressionStatement	tcg_temp_free_i32 ( addr )	433:24:8514:8537	2429668	0	True				
ANR	2431081	CallExpression	tcg_temp_free_i32 ( addr )		2429668	0					
ANR	2431082	Callee	tcg_temp_free_i32		2429668	0					
ANR	2431083	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2431084	ArgumentList	addr		2429668	1					
ANR	2431085	Argument	addr		2429668	0					
ANR	2431086	Identifier	addr		2429668	0					
ANR	2431087	ElseStatement	else		2429668	0					
ANR	2431088	CompoundStatement		439:16:8538:8543	2429668	0					
ANR	2431089	IdentifierDeclStatement	int i ;	441:16:8620:8625	2429668	0	True				
ANR	2431090	IdentifierDecl	i		2429668	0					
ANR	2431091	IdentifierDeclType	int		2429668	0					
ANR	2431092	Identifier	i		2429668	1					
ANR	2431093	ExpressionStatement	"addr = load_reg ( s , rn )"	445:16:8689:8711	2429668	1	True				
ANR	2431094	AssignmentExpression	"addr = load_reg ( s , rn )"		2429668	0		=			
ANR	2431095	Identifier	addr		2429668	0					
ANR	2431096	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2431097	Callee	load_reg		2429668	0					
ANR	2431098	Identifier	load_reg		2429668	0					
ANR	2431099	ArgumentList	s		2429668	1					
ANR	2431100	Argument	s		2429668	0					
ANR	2431101	Identifier	s		2429668	0					
ANR	2431102	Argument	rn		2429668	1					
ANR	2431103	Identifier	rn		2429668	0					
ANR	2431104	ExpressionStatement	offset = 0	447:16:8730:8740	2429668	2	True				
ANR	2431105	AssignmentExpression	offset = 0		2429668	0		=			
ANR	2431106	Identifier	offset		2429668	0					
ANR	2431107	PrimaryExpression	0		2429668	1					
ANR	2431108	ForStatement	for ( i = 0 ; i < 16 ; i ++ )		2429668	3					
ANR	2431109	ForInit	i = 0 ;	449:21:8764:8769	2429668	0	True				
ANR	2431110	AssignmentExpression	i = 0		2429668	0		=			
ANR	2431111	Identifier	i		2429668	0					
ANR	2431112	PrimaryExpression	0		2429668	1					
ANR	2431113	Condition	i < 16	449:28:8771:8776	2429668	1	True				
ANR	2431114	RelationalExpression	i < 16		2429668	0		<			
ANR	2431115	Identifier	i		2429668	0					
ANR	2431116	PrimaryExpression	16		2429668	1					
ANR	2431117	PostIncDecOperationExpression	i ++	449:36:8779:8781	2429668	2	True				
ANR	2431118	Identifier	i		2429668	0					
ANR	2431119	IncDec	++		2429668	1					
ANR	2431120	CompoundStatement		447:41:8702:8702	2429668	3					
ANR	2431121	IfStatement	if ( insn & ( 1 << i ) )		2429668	0					
ANR	2431122	Condition	insn & ( 1 << i )	451:24:8811:8825	2429668	0	True				
ANR	2431123	BitAndExpression	insn & ( 1 << i )		2429668	0		&			
ANR	2431124	Identifier	insn		2429668	0					
ANR	2431125	ShiftExpression	1 << i		2429668	1		<<			
ANR	2431126	PrimaryExpression	1		2429668	0					
ANR	2431127	Identifier	i		2429668	1					
ANR	2431128	ExpressionStatement	offset += 4	453:24:8853:8864	2429668	1	True				
ANR	2431129	AssignmentExpression	offset += 4		2429668	0		+=			
ANR	2431130	Identifier	offset		2429668	0					
ANR	2431131	PrimaryExpression	4		2429668	1					
ANR	2431132	IfStatement	if ( insn & ( 1 << 24 ) )		2429668	4					
ANR	2431133	Condition	insn & ( 1 << 24 )	457:20:8906:8921	2429668	0	True				
ANR	2431134	BitAndExpression	insn & ( 1 << 24 )		2429668	0		&			
ANR	2431135	Identifier	insn		2429668	0					
ANR	2431136	ShiftExpression	1 << 24		2429668	1		<<			
ANR	2431137	PrimaryExpression	1		2429668	0					
ANR	2431138	PrimaryExpression	24		2429668	1					
ANR	2431139	CompoundStatement		455:38:8842:8842	2429668	1					
ANR	2431140	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - offset )"	459:20:8947:8984	2429668	0	True				
ANR	2431141	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - offset )"		2429668	0					
ANR	2431142	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2431143	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2431144	ArgumentList	addr		2429668	1					
ANR	2431145	Argument	addr		2429668	0					
ANR	2431146	Identifier	addr		2429668	0					
ANR	2431147	Argument	addr		2429668	1					
ANR	2431148	Identifier	addr		2429668	0					
ANR	2431149	Argument	- offset		2429668	2					
ANR	2431150	UnaryOperationExpression	- offset		2429668	0					
ANR	2431151	UnaryOperator	-		2429668	0					
ANR	2431152	Identifier	offset		2429668	1					
ANR	2431153	ForStatement	for ( i = 0 ; i < 16 ; i ++ )		2429668	5					
ANR	2431154	ForInit	i = 0 ;	465:21:9029:9034	2429668	0	True				
ANR	2431155	AssignmentExpression	i = 0		2429668	0		=			
ANR	2431156	Identifier	i		2429668	0					
ANR	2431157	PrimaryExpression	0		2429668	1					
ANR	2431158	Condition	i < 16	465:28:9036:9041	2429668	1	True				
ANR	2431159	RelationalExpression	i < 16		2429668	0		<			
ANR	2431160	Identifier	i		2429668	0					
ANR	2431161	PrimaryExpression	16		2429668	1					
ANR	2431162	PostIncDecOperationExpression	i ++	465:36:9044:9046	2429668	2	True				
ANR	2431163	Identifier	i		2429668	0					
ANR	2431164	IncDec	++		2429668	1					
ANR	2431165	CompoundStatement		463:41:8967:8967	2429668	3					
ANR	2431166	IfStatement	if ( ( insn & ( 1 << i ) ) == 0 )		2429668	0					
ANR	2431167	Condition	( insn & ( 1 << i ) ) == 0	467:24:9076:9097	2429668	0	True				
ANR	2431168	EqualityExpression	( insn & ( 1 << i ) ) == 0		2429668	0		==			
ANR	2431169	BitAndExpression	insn & ( 1 << i )		2429668	0		&			
ANR	2431170	Identifier	insn		2429668	0					
ANR	2431171	ShiftExpression	1 << i		2429668	1		<<			
ANR	2431172	PrimaryExpression	1		2429668	0					
ANR	2431173	Identifier	i		2429668	1					
ANR	2431174	PrimaryExpression	0		2429668	1					
ANR	2431175	ContinueStatement	continue ;	469:24:9125:9133	2429668	1	True				
ANR	2431176	IfStatement	if ( insn & ( 1 << 20 ) )		2429668	1					
ANR	2431177	Condition	insn & ( 1 << 20 )	471:24:9160:9175	2429668	0	True				
ANR	2431178	BitAndExpression	insn & ( 1 << 20 )		2429668	0		&			
ANR	2431179	Identifier	insn		2429668	0					
ANR	2431180	ShiftExpression	1 << 20		2429668	1		<<			
ANR	2431181	PrimaryExpression	1		2429668	0					
ANR	2431182	PrimaryExpression	20		2429668	1					
ANR	2431183	CompoundStatement		469:42:9096:9096	2429668	1					
ANR	2431184	ExpressionStatement	"tmp = gen_ld32 ( addr , IS_USER ( s ) )"	475:24:9243:9275	2429668	0	True				
ANR	2431185	AssignmentExpression	"tmp = gen_ld32 ( addr , IS_USER ( s ) )"		2429668	0		=			
ANR	2431186	Identifier	tmp		2429668	0					
ANR	2431187	CallExpression	"gen_ld32 ( addr , IS_USER ( s ) )"		2429668	1					
ANR	2431188	Callee	gen_ld32		2429668	0					
ANR	2431189	Identifier	gen_ld32		2429668	0					
ANR	2431190	ArgumentList	addr		2429668	1					
ANR	2431191	Argument	addr		2429668	0					
ANR	2431192	Identifier	addr		2429668	0					
ANR	2431193	Argument	IS_USER ( s )		2429668	1					
ANR	2431194	CallExpression	IS_USER ( s )		2429668	0					
ANR	2431195	Callee	IS_USER		2429668	0					
ANR	2431196	Identifier	IS_USER		2429668	0					
ANR	2431197	ArgumentList	s		2429668	1					
ANR	2431198	Argument	s		2429668	0					
ANR	2431199	Identifier	s		2429668	0					
ANR	2431200	IfStatement	if ( i == 15 )		2429668	1					
ANR	2431201	Condition	i == 15	477:28:9306:9312	2429668	0	True				
ANR	2431202	EqualityExpression	i == 15		2429668	0		==			
ANR	2431203	Identifier	i		2429668	0					
ANR	2431204	PrimaryExpression	15		2429668	1					
ANR	2431205	CompoundStatement		475:37:9233:9233	2429668	1					
ANR	2431206	ExpressionStatement	"gen_bx ( s , tmp )"	479:28:9346:9360	2429668	0	True				
ANR	2431207	CallExpression	"gen_bx ( s , tmp )"		2429668	0					
ANR	2431208	Callee	gen_bx		2429668	0					
ANR	2431209	Identifier	gen_bx		2429668	0					
ANR	2431210	ArgumentList	s		2429668	1					
ANR	2431211	Argument	s		2429668	0					
ANR	2431212	Identifier	s		2429668	0					
ANR	2431213	Argument	tmp		2429668	1					
ANR	2431214	Identifier	tmp		2429668	0					
ANR	2431215	ElseStatement	else		2429668	0					
ANR	2431216	CompoundStatement		479:31:9312:9312	2429668	0					
ANR	2431217	ExpressionStatement	"store_reg ( s , i , tmp )"	483:28:9425:9445	2429668	0	True				
ANR	2431218	CallExpression	"store_reg ( s , i , tmp )"		2429668	0					
ANR	2431219	Callee	store_reg		2429668	0					
ANR	2431220	Identifier	store_reg		2429668	0					
ANR	2431221	ArgumentList	s		2429668	1					
ANR	2431222	Argument	s		2429668	0					
ANR	2431223	Identifier	s		2429668	0					
ANR	2431224	Argument	i		2429668	1					
ANR	2431225	Identifier	i		2429668	0					
ANR	2431226	Argument	tmp		2429668	2					
ANR	2431227	Identifier	tmp		2429668	0					
ANR	2431228	ElseStatement	else		2429668	0					
ANR	2431229	CompoundStatement		485:27:9420:9420	2429668	0					
ANR	2431230	ExpressionStatement	"tmp = load_reg ( s , i )"	491:24:9568:9588	2429668	0	True				
ANR	2431231	AssignmentExpression	"tmp = load_reg ( s , i )"		2429668	0		=			
ANR	2431232	Identifier	tmp		2429668	0					
ANR	2431233	CallExpression	"load_reg ( s , i )"		2429668	1					
ANR	2431234	Callee	load_reg		2429668	0					
ANR	2431235	Identifier	load_reg		2429668	0					
ANR	2431236	ArgumentList	s		2429668	1					
ANR	2431237	Argument	s		2429668	0					
ANR	2431238	Identifier	s		2429668	0					
ANR	2431239	Argument	i		2429668	1					
ANR	2431240	Identifier	i		2429668	0					
ANR	2431241	ExpressionStatement	"gen_st32 ( tmp , addr , IS_USER ( s ) )"	493:24:9615:9646	2429668	1	True				
ANR	2431242	CallExpression	"gen_st32 ( tmp , addr , IS_USER ( s ) )"		2429668	0					
ANR	2431243	Callee	gen_st32		2429668	0					
ANR	2431244	Identifier	gen_st32		2429668	0					
ANR	2431245	ArgumentList	tmp		2429668	1					
ANR	2431246	Argument	tmp		2429668	0					
ANR	2431247	Identifier	tmp		2429668	0					
ANR	2431248	Argument	addr		2429668	1					
ANR	2431249	Identifier	addr		2429668	0					
ANR	2431250	Argument	IS_USER ( s )		2429668	2					
ANR	2431251	CallExpression	IS_USER ( s )		2429668	0					
ANR	2431252	Callee	IS_USER		2429668	0					
ANR	2431253	Identifier	IS_USER		2429668	0					
ANR	2431254	ArgumentList	s		2429668	1					
ANR	2431255	Argument	s		2429668	0					
ANR	2431256	Identifier	s		2429668	0					
ANR	2431257	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	497:20:9692:9723	2429668	2	True				
ANR	2431258	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2429668	0					
ANR	2431259	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2431260	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2431261	ArgumentList	addr		2429668	1					
ANR	2431262	Argument	addr		2429668	0					
ANR	2431263	Identifier	addr		2429668	0					
ANR	2431264	Argument	addr		2429668	1					
ANR	2431265	Identifier	addr		2429668	0					
ANR	2431266	Argument	4		2429668	2					
ANR	2431267	PrimaryExpression	4		2429668	0					
ANR	2431268	IfStatement	if ( insn & ( 1 << 21 ) )		2429668	6					
ANR	2431269	Condition	insn & ( 1 << 21 )	501:20:9765:9780	2429668	0	True				
ANR	2431270	BitAndExpression	insn & ( 1 << 21 )		2429668	0		&			
ANR	2431271	Identifier	insn		2429668	0					
ANR	2431272	ShiftExpression	1 << 21		2429668	1		<<			
ANR	2431273	PrimaryExpression	1		2429668	0					
ANR	2431274	PrimaryExpression	21		2429668	1					
ANR	2431275	CompoundStatement		499:38:9701:9701	2429668	1					
ANR	2431276	IfStatement	if ( insn & ( 1 << 24 ) )		2429668	0					
ANR	2431277	Condition	insn & ( 1 << 24 )	505:24:9863:9878	2429668	0	True				
ANR	2431278	BitAndExpression	insn & ( 1 << 24 )		2429668	0		&			
ANR	2431279	Identifier	insn		2429668	0					
ANR	2431280	ShiftExpression	1 << 24		2429668	1		<<			
ANR	2431281	PrimaryExpression	1		2429668	0					
ANR	2431282	PrimaryExpression	24		2429668	1					
ANR	2431283	CompoundStatement		503:42:9799:9799	2429668	1					
ANR	2431284	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - offset )"	507:24:9908:9945	2429668	0	True				
ANR	2431285	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - offset )"		2429668	0					
ANR	2431286	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2431287	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2431288	ArgumentList	addr		2429668	1					
ANR	2431289	Argument	addr		2429668	0					
ANR	2431290	Identifier	addr		2429668	0					
ANR	2431291	Argument	addr		2429668	1					
ANR	2431292	Identifier	addr		2429668	0					
ANR	2431293	Argument	- offset		2429668	2					
ANR	2431294	UnaryOperationExpression	- offset		2429668	0					
ANR	2431295	UnaryOperator	-		2429668	0					
ANR	2431296	Identifier	offset		2429668	1					
ANR	2431297	IfStatement	if ( insn & ( 1 << rn ) )		2429668	1					
ANR	2431298	Condition	insn & ( 1 << rn )	513:24:10072:10087	2429668	0	True				
ANR	2431299	BitAndExpression	insn & ( 1 << rn )		2429668	0		&			
ANR	2431300	Identifier	insn		2429668	0					
ANR	2431301	ShiftExpression	1 << rn		2429668	1		<<			
ANR	2431302	PrimaryExpression	1		2429668	0					
ANR	2431303	Identifier	rn		2429668	1					
ANR	2431304	GotoStatement	goto illegal_op ;	515:24:10115:10130	2429668	1	True				
ANR	2431305	Identifier	illegal_op		2429668	0					
ANR	2431306	ExpressionStatement	"store_reg ( s , rn , addr )"	517:20:10153:10175	2429668	2	True				
ANR	2431307	CallExpression	"store_reg ( s , rn , addr )"		2429668	0					
ANR	2431308	Callee	store_reg		2429668	0					
ANR	2431309	Identifier	store_reg		2429668	0					
ANR	2431310	ArgumentList	s		2429668	1					
ANR	2431311	Argument	s		2429668	0					
ANR	2431312	Identifier	s		2429668	0					
ANR	2431313	Argument	rn		2429668	1					
ANR	2431314	Identifier	rn		2429668	0					
ANR	2431315	Argument	addr		2429668	2					
ANR	2431316	Identifier	addr		2429668	0					
ANR	2431317	ElseStatement	else		2429668	0					
ANR	2431318	CompoundStatement		517:23:10119:10119	2429668	0					
ANR	2431319	ExpressionStatement	tcg_temp_free_i32 ( addr )	521:20:10224:10247	2429668	0	True				
ANR	2431320	CallExpression	tcg_temp_free_i32 ( addr )		2429668	0					
ANR	2431321	Callee	tcg_temp_free_i32		2429668	0					
ANR	2431322	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2431323	ArgumentList	addr		2429668	1					
ANR	2431324	Argument	addr		2429668	0					
ANR	2431325	Identifier	addr		2429668	0					
ANR	2431326	BreakStatement	break ;	529:8:10303:10308	2429668	7	True				
ANR	2431327	Label	case 5 :	531:4:10315:10321	2429668	8	True				
ANR	2431328	ExpressionStatement	op = ( insn >> 21 ) & 0xf	535:8:10334:10357	2429668	9	True				
ANR	2431329	AssignmentExpression	op = ( insn >> 21 ) & 0xf		2429668	0		=			
ANR	2431330	Identifier	op		2429668	0					
ANR	2431331	BitAndExpression	( insn >> 21 ) & 0xf		2429668	1		&			
ANR	2431332	ShiftExpression	insn >> 21		2429668	0		>>			
ANR	2431333	Identifier	insn		2429668	0					
ANR	2431334	PrimaryExpression	21		2429668	1					
ANR	2431335	PrimaryExpression	0xf		2429668	1					
ANR	2431336	IfStatement	if ( op == 6 )		2429668	10					
ANR	2431337	Condition	op == 6	537:12:10372:10378	2429668	0	True				
ANR	2431338	EqualityExpression	op == 6		2429668	0		==			
ANR	2431339	Identifier	op		2429668	0					
ANR	2431340	PrimaryExpression	6		2429668	1					
ANR	2431341	CompoundStatement		535:21:10299:10299	2429668	1					
ANR	2431342	ExpressionStatement	"tmp = load_reg ( s , rn )"	541:12:10431:10452	2429668	0	True				
ANR	2431343	AssignmentExpression	"tmp = load_reg ( s , rn )"		2429668	0		=			
ANR	2431344	Identifier	tmp		2429668	0					
ANR	2431345	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2431346	Callee	load_reg		2429668	0					
ANR	2431347	Identifier	load_reg		2429668	0					
ANR	2431348	ArgumentList	s		2429668	1					
ANR	2431349	Argument	s		2429668	0					
ANR	2431350	Identifier	s		2429668	0					
ANR	2431351	Argument	rn		2429668	1					
ANR	2431352	Identifier	rn		2429668	0					
ANR	2431353	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	543:12:10467:10489	2429668	1	True				
ANR	2431354	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2429668	0		=			
ANR	2431355	Identifier	tmp2		2429668	0					
ANR	2431356	CallExpression	"load_reg ( s , rm )"		2429668	1					
ANR	2431357	Callee	load_reg		2429668	0					
ANR	2431358	Identifier	load_reg		2429668	0					
ANR	2431359	ArgumentList	s		2429668	1					
ANR	2431360	Argument	s		2429668	0					
ANR	2431361	Identifier	s		2429668	0					
ANR	2431362	Argument	rm		2429668	1					
ANR	2431363	Identifier	rm		2429668	0					
ANR	2431364	ExpressionStatement	shift = ( ( insn >> 10 ) & 0x1c ) | ( ( insn >> 6 ) & 0x3 )	545:12:10504:10555	2429668	2	True				
ANR	2431365	AssignmentExpression	shift = ( ( insn >> 10 ) & 0x1c ) | ( ( insn >> 6 ) & 0x3 )		2429668	0		=			
ANR	2431366	Identifier	shift		2429668	0					
ANR	2431367	InclusiveOrExpression	( ( insn >> 10 ) & 0x1c ) | ( ( insn >> 6 ) & 0x3 )		2429668	1		|			
ANR	2431368	BitAndExpression	( insn >> 10 ) & 0x1c		2429668	0		&			
ANR	2431369	ShiftExpression	insn >> 10		2429668	0		>>			
ANR	2431370	Identifier	insn		2429668	0					
ANR	2431371	PrimaryExpression	10		2429668	1					
ANR	2431372	PrimaryExpression	0x1c		2429668	1					
ANR	2431373	BitAndExpression	( insn >> 6 ) & 0x3		2429668	1		&			
ANR	2431374	ShiftExpression	insn >> 6		2429668	0		>>			
ANR	2431375	Identifier	insn		2429668	0					
ANR	2431376	PrimaryExpression	6		2429668	1					
ANR	2431377	PrimaryExpression	0x3		2429668	1					
ANR	2431378	IfStatement	if ( insn & ( 1 << 5 ) )		2429668	3					
ANR	2431379	Condition	insn & ( 1 << 5 )	547:16:10574:10588	2429668	0	True				
ANR	2431380	BitAndExpression	insn & ( 1 << 5 )		2429668	0		&			
ANR	2431381	Identifier	insn		2429668	0					
ANR	2431382	ShiftExpression	1 << 5		2429668	1		<<			
ANR	2431383	PrimaryExpression	1		2429668	0					
ANR	2431384	PrimaryExpression	5		2429668	1					
ANR	2431385	CompoundStatement		545:33:10509:10509	2429668	1					
ANR	2431386	IfStatement	if ( shift == 0 )		2429668	0					
ANR	2431387	Condition	shift == 0	551:20:10643:10652	2429668	0	True				
ANR	2431388	EqualityExpression	shift == 0		2429668	0		==			
ANR	2431389	Identifier	shift		2429668	0					
ANR	2431390	PrimaryExpression	0		2429668	1					
ANR	2431391	ExpressionStatement	shift = 31	553:20:10676:10686	2429668	1	True				
ANR	2431392	AssignmentExpression	shift = 31		2429668	0		=			
ANR	2431393	Identifier	shift		2429668	0					
ANR	2431394	PrimaryExpression	31		2429668	1					
ANR	2431395	ExpressionStatement	"tcg_gen_sari_i32 ( tmp2 , tmp2 , shift )"	555:16:10705:10740	2429668	1	True				
ANR	2431396	CallExpression	"tcg_gen_sari_i32 ( tmp2 , tmp2 , shift )"		2429668	0					
ANR	2431397	Callee	tcg_gen_sari_i32		2429668	0					
ANR	2431398	Identifier	tcg_gen_sari_i32		2429668	0					
ANR	2431399	ArgumentList	tmp2		2429668	1					
ANR	2431400	Argument	tmp2		2429668	0					
ANR	2431401	Identifier	tmp2		2429668	0					
ANR	2431402	Argument	tmp2		2429668	1					
ANR	2431403	Identifier	tmp2		2429668	0					
ANR	2431404	Argument	shift		2429668	2					
ANR	2431405	Identifier	shift		2429668	0					
ANR	2431406	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , tmp , 0xffff0000 )"	557:16:10759:10797	2429668	2	True				
ANR	2431407	CallExpression	"tcg_gen_andi_i32 ( tmp , tmp , 0xffff0000 )"		2429668	0					
ANR	2431408	Callee	tcg_gen_andi_i32		2429668	0					
ANR	2431409	Identifier	tcg_gen_andi_i32		2429668	0					
ANR	2431410	ArgumentList	tmp		2429668	1					
ANR	2431411	Argument	tmp		2429668	0					
ANR	2431412	Identifier	tmp		2429668	0					
ANR	2431413	Argument	tmp		2429668	1					
ANR	2431414	Identifier	tmp		2429668	0					
ANR	2431415	Argument	0xffff0000		2429668	2					
ANR	2431416	PrimaryExpression	0xffff0000		2429668	0					
ANR	2431417	ExpressionStatement	"tcg_gen_ext16u_i32 ( tmp2 , tmp2 )"	559:16:10816:10846	2429668	3	True				
ANR	2431418	CallExpression	"tcg_gen_ext16u_i32 ( tmp2 , tmp2 )"		2429668	0					
ANR	2431419	Callee	tcg_gen_ext16u_i32		2429668	0					
ANR	2431420	Identifier	tcg_gen_ext16u_i32		2429668	0					
ANR	2431421	ArgumentList	tmp2		2429668	1					
ANR	2431422	Argument	tmp2		2429668	0					
ANR	2431423	Identifier	tmp2		2429668	0					
ANR	2431424	Argument	tmp2		2429668	1					
ANR	2431425	Identifier	tmp2		2429668	0					
ANR	2431426	ElseStatement	else		2429668	0					
ANR	2431427	CompoundStatement		559:19:10786:10786	2429668	0					
ANR	2431428	IfStatement	if ( shift )		2429668	0					
ANR	2431429	Condition	shift	565:20:10920:10924	2429668	0	True				
ANR	2431430	Identifier	shift		2429668	0					
ANR	2431431	ExpressionStatement	"tcg_gen_shli_i32 ( tmp2 , tmp2 , shift )"	567:20:10948:10983	2429668	1	True				
ANR	2431432	CallExpression	"tcg_gen_shli_i32 ( tmp2 , tmp2 , shift )"		2429668	0					
ANR	2431433	Callee	tcg_gen_shli_i32		2429668	0					
ANR	2431434	Identifier	tcg_gen_shli_i32		2429668	0					
ANR	2431435	ArgumentList	tmp2		2429668	1					
ANR	2431436	Argument	tmp2		2429668	0					
ANR	2431437	Identifier	tmp2		2429668	0					
ANR	2431438	Argument	tmp2		2429668	1					
ANR	2431439	Identifier	tmp2		2429668	0					
ANR	2431440	Argument	shift		2429668	2					
ANR	2431441	Identifier	shift		2429668	0					
ANR	2431442	ExpressionStatement	"tcg_gen_ext16u_i32 ( tmp , tmp )"	569:16:11002:11030	2429668	1	True				
ANR	2431443	CallExpression	"tcg_gen_ext16u_i32 ( tmp , tmp )"		2429668	0					
ANR	2431444	Callee	tcg_gen_ext16u_i32		2429668	0					
ANR	2431445	Identifier	tcg_gen_ext16u_i32		2429668	0					
ANR	2431446	ArgumentList	tmp		2429668	1					
ANR	2431447	Argument	tmp		2429668	0					
ANR	2431448	Identifier	tmp		2429668	0					
ANR	2431449	Argument	tmp		2429668	1					
ANR	2431450	Identifier	tmp		2429668	0					
ANR	2431451	ExpressionStatement	"tcg_gen_andi_i32 ( tmp2 , tmp2 , 0xffff0000 )"	571:16:11049:11089	2429668	2	True				
ANR	2431452	CallExpression	"tcg_gen_andi_i32 ( tmp2 , tmp2 , 0xffff0000 )"		2429668	0					
ANR	2431453	Callee	tcg_gen_andi_i32		2429668	0					
ANR	2431454	Identifier	tcg_gen_andi_i32		2429668	0					
ANR	2431455	ArgumentList	tmp2		2429668	1					
ANR	2431456	Argument	tmp2		2429668	0					
ANR	2431457	Identifier	tmp2		2429668	0					
ANR	2431458	Argument	tmp2		2429668	1					
ANR	2431459	Identifier	tmp2		2429668	0					
ANR	2431460	Argument	0xffff0000		2429668	2					
ANR	2431461	PrimaryExpression	0xffff0000		2429668	0					
ANR	2431462	ExpressionStatement	"tcg_gen_or_i32 ( tmp , tmp , tmp2 )"	575:12:11119:11149	2429668	4	True				
ANR	2431463	CallExpression	"tcg_gen_or_i32 ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2431464	Callee	tcg_gen_or_i32		2429668	0					
ANR	2431465	Identifier	tcg_gen_or_i32		2429668	0					
ANR	2431466	ArgumentList	tmp		2429668	1					
ANR	2431467	Argument	tmp		2429668	0					
ANR	2431468	Identifier	tmp		2429668	0					
ANR	2431469	Argument	tmp		2429668	1					
ANR	2431470	Identifier	tmp		2429668	0					
ANR	2431471	Argument	tmp2		2429668	2					
ANR	2431472	Identifier	tmp2		2429668	0					
ANR	2431473	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	577:12:11164:11187	2429668	5	True				
ANR	2431474	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2431475	Callee	tcg_temp_free_i32		2429668	0					
ANR	2431476	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2431477	ArgumentList	tmp2		2429668	1					
ANR	2431478	Argument	tmp2		2429668	0					
ANR	2431479	Identifier	tmp2		2429668	0					
ANR	2431480	ExpressionStatement	"store_reg ( s , rd , tmp )"	579:12:11202:11223	2429668	6	True				
ANR	2431481	CallExpression	"store_reg ( s , rd , tmp )"		2429668	0					
ANR	2431482	Callee	store_reg		2429668	0					
ANR	2431483	Identifier	store_reg		2429668	0					
ANR	2431484	ArgumentList	s		2429668	1					
ANR	2431485	Argument	s		2429668	0					
ANR	2431486	Identifier	s		2429668	0					
ANR	2431487	Argument	rd		2429668	1					
ANR	2431488	Identifier	rd		2429668	0					
ANR	2431489	Argument	tmp		2429668	2					
ANR	2431490	Identifier	tmp		2429668	0					
ANR	2431491	ElseStatement	else		2429668	0					
ANR	2431492	CompoundStatement		579:15:11159:11159	2429668	0					
ANR	2431493	IfStatement	if ( rn == 15 )		2429668	0					
ANR	2431494	Condition	rn == 15	585:16:11321:11328	2429668	0	True				
ANR	2431495	EqualityExpression	rn == 15		2429668	0		==			
ANR	2431496	Identifier	rn		2429668	0					
ANR	2431497	PrimaryExpression	15		2429668	1					
ANR	2431498	CompoundStatement		583:26:11249:11249	2429668	1					
ANR	2431499	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	587:16:11350:11374	2429668	0	True				
ANR	2431500	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2429668	0		=			
ANR	2431501	Identifier	tmp		2429668	0					
ANR	2431502	CallExpression	tcg_temp_new_i32 ( )		2429668	1					
ANR	2431503	Callee	tcg_temp_new_i32		2429668	0					
ANR	2431504	Identifier	tcg_temp_new_i32		2429668	0					
ANR	2431505	ArgumentList			2429668	1					
ANR	2431506	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , 0 )"	589:16:11393:11417	2429668	1	True				
ANR	2431507	CallExpression	"tcg_gen_movi_i32 ( tmp , 0 )"		2429668	0					
ANR	2431508	Callee	tcg_gen_movi_i32		2429668	0					
ANR	2431509	Identifier	tcg_gen_movi_i32		2429668	0					
ANR	2431510	ArgumentList	tmp		2429668	1					
ANR	2431511	Argument	tmp		2429668	0					
ANR	2431512	Identifier	tmp		2429668	0					
ANR	2431513	Argument	0		2429668	1					
ANR	2431514	PrimaryExpression	0		2429668	0					
ANR	2431515	ElseStatement	else		2429668	0					
ANR	2431516	CompoundStatement		589:19:11357:11357	2429668	0					
ANR	2431517	ExpressionStatement	"tmp = load_reg ( s , rn )"	593:16:11458:11479	2429668	0	True				
ANR	2431518	AssignmentExpression	"tmp = load_reg ( s , rn )"		2429668	0		=			
ANR	2431519	Identifier	tmp		2429668	0					
ANR	2431520	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2431521	Callee	load_reg		2429668	0					
ANR	2431522	Identifier	load_reg		2429668	0					
ANR	2431523	ArgumentList	s		2429668	1					
ANR	2431524	Argument	s		2429668	0					
ANR	2431525	Identifier	s		2429668	0					
ANR	2431526	Argument	rn		2429668	1					
ANR	2431527	Identifier	rn		2429668	0					
ANR	2431528	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	597:12:11509:11531	2429668	1	True				
ANR	2431529	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2429668	0		=			
ANR	2431530	Identifier	tmp2		2429668	0					
ANR	2431531	CallExpression	"load_reg ( s , rm )"		2429668	1					
ANR	2431532	Callee	load_reg		2429668	0					
ANR	2431533	Identifier	load_reg		2429668	0					
ANR	2431534	ArgumentList	s		2429668	1					
ANR	2431535	Argument	s		2429668	0					
ANR	2431536	Identifier	s		2429668	0					
ANR	2431537	Argument	rm		2429668	1					
ANR	2431538	Identifier	rm		2429668	0					
ANR	2431539	ExpressionStatement	shiftop = ( insn >> 4 ) & 3	601:12:11548:11573	2429668	2	True				
ANR	2431540	AssignmentExpression	shiftop = ( insn >> 4 ) & 3		2429668	0		=			
ANR	2431541	Identifier	shiftop		2429668	0					
ANR	2431542	BitAndExpression	( insn >> 4 ) & 3		2429668	1		&			
ANR	2431543	ShiftExpression	insn >> 4		2429668	0		>>			
ANR	2431544	Identifier	insn		2429668	0					
ANR	2431545	PrimaryExpression	4		2429668	1					
ANR	2431546	PrimaryExpression	3		2429668	1					
ANR	2431547	ExpressionStatement	shift = ( ( insn >> 6 ) & 3 ) | ( ( insn >> 10 ) & 0x1c )	603:12:11588:11637	2429668	3	True				
ANR	2431548	AssignmentExpression	shift = ( ( insn >> 6 ) & 3 ) | ( ( insn >> 10 ) & 0x1c )		2429668	0		=			
ANR	2431549	Identifier	shift		2429668	0					
ANR	2431550	InclusiveOrExpression	( ( insn >> 6 ) & 3 ) | ( ( insn >> 10 ) & 0x1c )		2429668	1		|			
ANR	2431551	BitAndExpression	( insn >> 6 ) & 3		2429668	0		&			
ANR	2431552	ShiftExpression	insn >> 6		2429668	0		>>			
ANR	2431553	Identifier	insn		2429668	0					
ANR	2431554	PrimaryExpression	6		2429668	1					
ANR	2431555	PrimaryExpression	3		2429668	1					
ANR	2431556	BitAndExpression	( insn >> 10 ) & 0x1c		2429668	1		&			
ANR	2431557	ShiftExpression	insn >> 10		2429668	0		>>			
ANR	2431558	Identifier	insn		2429668	0					
ANR	2431559	PrimaryExpression	10		2429668	1					
ANR	2431560	PrimaryExpression	0x1c		2429668	1					
ANR	2431561	ExpressionStatement	conds = ( insn & ( 1 << 20 ) ) != 0	605:12:11652:11683	2429668	4	True				
ANR	2431562	AssignmentExpression	conds = ( insn & ( 1 << 20 ) ) != 0		2429668	0		=			
ANR	2431563	Identifier	conds		2429668	0					
ANR	2431564	EqualityExpression	( insn & ( 1 << 20 ) ) != 0		2429668	1		!=			
ANR	2431565	BitAndExpression	insn & ( 1 << 20 )		2429668	0		&			
ANR	2431566	Identifier	insn		2429668	0					
ANR	2431567	ShiftExpression	1 << 20		2429668	1		<<			
ANR	2431568	PrimaryExpression	1		2429668	0					
ANR	2431569	PrimaryExpression	20		2429668	1					
ANR	2431570	PrimaryExpression	0		2429668	1					
ANR	2431571	ExpressionStatement	logic_cc = ( conds && thumb2_logic_op ( op ) )	607:12:11698:11739	2429668	5	True				
ANR	2431572	AssignmentExpression	logic_cc = ( conds && thumb2_logic_op ( op ) )		2429668	0		=			
ANR	2431573	Identifier	logic_cc		2429668	0					
ANR	2431574	AndExpression	conds && thumb2_logic_op ( op )		2429668	1		&&			
ANR	2431575	Identifier	conds		2429668	0					
ANR	2431576	CallExpression	thumb2_logic_op ( op )		2429668	1					
ANR	2431577	Callee	thumb2_logic_op		2429668	0					
ANR	2431578	Identifier	thumb2_logic_op		2429668	0					
ANR	2431579	ArgumentList	op		2429668	1					
ANR	2431580	Argument	op		2429668	0					
ANR	2431581	Identifier	op		2429668	0					
ANR	2431582	ExpressionStatement	"gen_arm_shift_im ( tmp2 , shiftop , shift , logic_cc )"	609:12:11754:11802	2429668	6	True				
ANR	2431583	CallExpression	"gen_arm_shift_im ( tmp2 , shiftop , shift , logic_cc )"		2429668	0					
ANR	2431584	Callee	gen_arm_shift_im		2429668	0					
ANR	2431585	Identifier	gen_arm_shift_im		2429668	0					
ANR	2431586	ArgumentList	tmp2		2429668	1					
ANR	2431587	Argument	tmp2		2429668	0					
ANR	2431588	Identifier	tmp2		2429668	0					
ANR	2431589	Argument	shiftop		2429668	1					
ANR	2431590	Identifier	shiftop		2429668	0					
ANR	2431591	Argument	shift		2429668	2					
ANR	2431592	Identifier	shift		2429668	0					
ANR	2431593	Argument	logic_cc		2429668	3					
ANR	2431594	Identifier	logic_cc		2429668	0					
ANR	2431595	IfStatement	"if ( gen_thumb2_data_op ( s , op , conds , 0 , tmp , tmp2 ) )"		2429668	7					
ANR	2431596	Condition	"gen_thumb2_data_op ( s , op , conds , 0 , tmp , tmp2 )"	611:16:11821:11866	2429668	0	True				
ANR	2431597	CallExpression	"gen_thumb2_data_op ( s , op , conds , 0 , tmp , tmp2 )"		2429668	0					
ANR	2431598	Callee	gen_thumb2_data_op		2429668	0					
ANR	2431599	Identifier	gen_thumb2_data_op		2429668	0					
ANR	2431600	ArgumentList	s		2429668	1					
ANR	2431601	Argument	s		2429668	0					
ANR	2431602	Identifier	s		2429668	0					
ANR	2431603	Argument	op		2429668	1					
ANR	2431604	Identifier	op		2429668	0					
ANR	2431605	Argument	conds		2429668	2					
ANR	2431606	Identifier	conds		2429668	0					
ANR	2431607	Argument	0		2429668	3					
ANR	2431608	PrimaryExpression	0		2429668	0					
ANR	2431609	Argument	tmp		2429668	4					
ANR	2431610	Identifier	tmp		2429668	0					
ANR	2431611	Argument	tmp2		2429668	5					
ANR	2431612	Identifier	tmp2		2429668	0					
ANR	2431613	GotoStatement	goto illegal_op ;	613:16:11886:11901	2429668	1	True				
ANR	2431614	Identifier	illegal_op		2429668	0					
ANR	2431615	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	615:12:11916:11939	2429668	8	True				
ANR	2431616	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2431617	Callee	tcg_temp_free_i32		2429668	0					
ANR	2431618	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2431619	ArgumentList	tmp2		2429668	1					
ANR	2431620	Argument	tmp2		2429668	0					
ANR	2431621	Identifier	tmp2		2429668	0					
ANR	2431622	IfStatement	if ( rd != 15 )		2429668	9					
ANR	2431623	Condition	rd != 15	617:16:11958:11965	2429668	0	True				
ANR	2431624	EqualityExpression	rd != 15		2429668	0		!=			
ANR	2431625	Identifier	rd		2429668	0					
ANR	2431626	PrimaryExpression	15		2429668	1					
ANR	2431627	CompoundStatement		615:26:11886:11886	2429668	1					
ANR	2431628	ExpressionStatement	"store_reg ( s , rd , tmp )"	619:16:11987:12008	2429668	0	True				
ANR	2431629	CallExpression	"store_reg ( s , rd , tmp )"		2429668	0					
ANR	2431630	Callee	store_reg		2429668	0					
ANR	2431631	Identifier	store_reg		2429668	0					
ANR	2431632	ArgumentList	s		2429668	1					
ANR	2431633	Argument	s		2429668	0					
ANR	2431634	Identifier	s		2429668	0					
ANR	2431635	Argument	rd		2429668	1					
ANR	2431636	Identifier	rd		2429668	0					
ANR	2431637	Argument	tmp		2429668	2					
ANR	2431638	Identifier	tmp		2429668	0					
ANR	2431639	ElseStatement	else		2429668	0					
ANR	2431640	CompoundStatement		619:19:11948:11948	2429668	0					
ANR	2431641	ExpressionStatement	tcg_temp_free_i32 ( tmp )	623:16:12049:12071	2429668	0	True				
ANR	2431642	CallExpression	tcg_temp_free_i32 ( tmp )		2429668	0					
ANR	2431643	Callee	tcg_temp_free_i32		2429668	0					
ANR	2431644	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2431645	ArgumentList	tmp		2429668	1					
ANR	2431646	Argument	tmp		2429668	0					
ANR	2431647	Identifier	tmp		2429668	0					
ANR	2431648	BreakStatement	break ;	629:8:12108:12113	2429668	11	True				
ANR	2431649	Label	case 13 :	631:4:12120:12127	2429668	12	True				
ANR	2431650	ExpressionStatement	op = ( ( insn >> 22 ) & 6 ) | ( ( insn >> 7 ) & 1 )	633:8:12167:12210	2429668	13	True				
ANR	2431651	AssignmentExpression	op = ( ( insn >> 22 ) & 6 ) | ( ( insn >> 7 ) & 1 )		2429668	0		=			
ANR	2431652	Identifier	op		2429668	0					
ANR	2431653	InclusiveOrExpression	( ( insn >> 22 ) & 6 ) | ( ( insn >> 7 ) & 1 )		2429668	1		|			
ANR	2431654	BitAndExpression	( insn >> 22 ) & 6		2429668	0		&			
ANR	2431655	ShiftExpression	insn >> 22		2429668	0		>>			
ANR	2431656	Identifier	insn		2429668	0					
ANR	2431657	PrimaryExpression	22		2429668	1					
ANR	2431658	PrimaryExpression	6		2429668	1					
ANR	2431659	BitAndExpression	( insn >> 7 ) & 1		2429668	1		&			
ANR	2431660	ShiftExpression	insn >> 7		2429668	0		>>			
ANR	2431661	Identifier	insn		2429668	0					
ANR	2431662	PrimaryExpression	7		2429668	1					
ANR	2431663	PrimaryExpression	1		2429668	1					
ANR	2431664	IfStatement	if ( op < 4 && ( insn & 0xf000 ) != 0xf000 )		2429668	14					
ANR	2431665	Condition	op < 4 && ( insn & 0xf000 ) != 0xf000	635:12:12225:12259	2429668	0	True				
ANR	2431666	AndExpression	op < 4 && ( insn & 0xf000 ) != 0xf000		2429668	0		&&			
ANR	2431667	RelationalExpression	op < 4		2429668	0		<			
ANR	2431668	Identifier	op		2429668	0					
ANR	2431669	PrimaryExpression	4		2429668	1					
ANR	2431670	EqualityExpression	( insn & 0xf000 ) != 0xf000		2429668	1		!=			
ANR	2431671	BitAndExpression	insn & 0xf000		2429668	0		&			
ANR	2431672	Identifier	insn		2429668	0					
ANR	2431673	PrimaryExpression	0xf000		2429668	1					
ANR	2431674	PrimaryExpression	0xf000		2429668	1					
ANR	2431675	GotoStatement	goto illegal_op ;	637:12:12275:12290	2429668	1	True				
ANR	2431676	Identifier	illegal_op		2429668	0					
ANR	2431677	SwitchStatement	switch ( op )		2429668	15					
ANR	2431678	Condition	op	639:16:12309:12310	2429668	0	True				
ANR	2431679	Identifier	op		2429668	0					
ANR	2431680	CompoundStatement		637:20:12231:12231	2429668	1					
ANR	2431681	Label	case 0 :	641:8:12324:12330	2429668	0	True				
ANR	2431682	ExpressionStatement	"tmp = load_reg ( s , rn )"	643:12:12379:12400	2429668	1	True				
ANR	2431683	AssignmentExpression	"tmp = load_reg ( s , rn )"		2429668	0		=			
ANR	2431684	Identifier	tmp		2429668	0					
ANR	2431685	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2431686	Callee	load_reg		2429668	0					
ANR	2431687	Identifier	load_reg		2429668	0					
ANR	2431688	ArgumentList	s		2429668	1					
ANR	2431689	Argument	s		2429668	0					
ANR	2431690	Identifier	s		2429668	0					
ANR	2431691	Argument	rn		2429668	1					
ANR	2431692	Identifier	rn		2429668	0					
ANR	2431693	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	645:12:12415:12437	2429668	2	True				
ANR	2431694	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2429668	0		=			
ANR	2431695	Identifier	tmp2		2429668	0					
ANR	2431696	CallExpression	"load_reg ( s , rm )"		2429668	1					
ANR	2431697	Callee	load_reg		2429668	0					
ANR	2431698	Identifier	load_reg		2429668	0					
ANR	2431699	ArgumentList	s		2429668	1					
ANR	2431700	Argument	s		2429668	0					
ANR	2431701	Identifier	s		2429668	0					
ANR	2431702	Argument	rm		2429668	1					
ANR	2431703	Identifier	rm		2429668	0					
ANR	2431704	IfStatement	if ( ( insn & 0x70 ) != 0 )		2429668	3					
ANR	2431705	Condition	( insn & 0x70 ) != 0	647:16:12456:12473	2429668	0	True				
ANR	2431706	EqualityExpression	( insn & 0x70 ) != 0		2429668	0		!=			
ANR	2431707	BitAndExpression	insn & 0x70		2429668	0		&			
ANR	2431708	Identifier	insn		2429668	0					
ANR	2431709	PrimaryExpression	0x70		2429668	1					
ANR	2431710	PrimaryExpression	0		2429668	1					
ANR	2431711	GotoStatement	goto illegal_op ;	649:16:12493:12508	2429668	1	True				
ANR	2431712	Identifier	illegal_op		2429668	0					
ANR	2431713	ExpressionStatement	op = ( insn >> 21 ) & 3	651:12:12523:12544	2429668	4	True				
ANR	2431714	AssignmentExpression	op = ( insn >> 21 ) & 3		2429668	0		=			
ANR	2431715	Identifier	op		2429668	0					
ANR	2431716	BitAndExpression	( insn >> 21 ) & 3		2429668	1		&			
ANR	2431717	ShiftExpression	insn >> 21		2429668	0		>>			
ANR	2431718	Identifier	insn		2429668	0					
ANR	2431719	PrimaryExpression	21		2429668	1					
ANR	2431720	PrimaryExpression	3		2429668	1					
ANR	2431721	ExpressionStatement	logic_cc = ( insn & ( 1 << 20 ) ) != 0	653:12:12559:12593	2429668	5	True				
ANR	2431722	AssignmentExpression	logic_cc = ( insn & ( 1 << 20 ) ) != 0		2429668	0		=			
ANR	2431723	Identifier	logic_cc		2429668	0					
ANR	2431724	EqualityExpression	( insn & ( 1 << 20 ) ) != 0		2429668	1		!=			
ANR	2431725	BitAndExpression	insn & ( 1 << 20 )		2429668	0		&			
ANR	2431726	Identifier	insn		2429668	0					
ANR	2431727	ShiftExpression	1 << 20		2429668	1		<<			
ANR	2431728	PrimaryExpression	1		2429668	0					
ANR	2431729	PrimaryExpression	20		2429668	1					
ANR	2431730	PrimaryExpression	0		2429668	1					
ANR	2431731	ExpressionStatement	"gen_arm_shift_reg ( tmp , op , tmp2 , logic_cc )"	655:12:12608:12650	2429668	6	True				
ANR	2431732	CallExpression	"gen_arm_shift_reg ( tmp , op , tmp2 , logic_cc )"		2429668	0					
ANR	2431733	Callee	gen_arm_shift_reg		2429668	0					
ANR	2431734	Identifier	gen_arm_shift_reg		2429668	0					
ANR	2431735	ArgumentList	tmp		2429668	1					
ANR	2431736	Argument	tmp		2429668	0					
ANR	2431737	Identifier	tmp		2429668	0					
ANR	2431738	Argument	op		2429668	1					
ANR	2431739	Identifier	op		2429668	0					
ANR	2431740	Argument	tmp2		2429668	2					
ANR	2431741	Identifier	tmp2		2429668	0					
ANR	2431742	Argument	logic_cc		2429668	3					
ANR	2431743	Identifier	logic_cc		2429668	0					
ANR	2431744	IfStatement	if ( logic_cc )		2429668	7					
ANR	2431745	Condition	logic_cc	657:16:12669:12676	2429668	0	True				
ANR	2431746	Identifier	logic_cc		2429668	0					
ANR	2431747	ExpressionStatement	gen_logic_CC ( tmp )	659:16:12696:12713	2429668	1	True				
ANR	2431748	CallExpression	gen_logic_CC ( tmp )		2429668	0					
ANR	2431749	Callee	gen_logic_CC		2429668	0					
ANR	2431750	Identifier	gen_logic_CC		2429668	0					
ANR	2431751	ArgumentList	tmp		2429668	1					
ANR	2431752	Argument	tmp		2429668	0					
ANR	2431753	Identifier	tmp		2429668	0					
ANR	2431754	ExpressionStatement	"store_reg_bx ( env , s , rd , tmp )"	661:12:12728:12757	2429668	8	True				
ANR	2431755	CallExpression	"store_reg_bx ( env , s , rd , tmp )"		2429668	0					
ANR	2431756	Callee	store_reg_bx		2429668	0					
ANR	2431757	Identifier	store_reg_bx		2429668	0					
ANR	2431758	ArgumentList	env		2429668	1					
ANR	2431759	Argument	env		2429668	0					
ANR	2431760	Identifier	env		2429668	0					
ANR	2431761	Argument	s		2429668	1					
ANR	2431762	Identifier	s		2429668	0					
ANR	2431763	Argument	rd		2429668	2					
ANR	2431764	Identifier	rd		2429668	0					
ANR	2431765	Argument	tmp		2429668	3					
ANR	2431766	Identifier	tmp		2429668	0					
ANR	2431767	BreakStatement	break ;	663:12:12772:12777	2429668	9	True				
ANR	2431768	Label	case 1 :	665:8:12788:12794	2429668	10	True				
ANR	2431769	ExpressionStatement	"tmp = load_reg ( s , rm )"	667:12:12834:12855	2429668	11	True				
ANR	2431770	AssignmentExpression	"tmp = load_reg ( s , rm )"		2429668	0		=			
ANR	2431771	Identifier	tmp		2429668	0					
ANR	2431772	CallExpression	"load_reg ( s , rm )"		2429668	1					
ANR	2431773	Callee	load_reg		2429668	0					
ANR	2431774	Identifier	load_reg		2429668	0					
ANR	2431775	ArgumentList	s		2429668	1					
ANR	2431776	Argument	s		2429668	0					
ANR	2431777	Identifier	s		2429668	0					
ANR	2431778	Argument	rm		2429668	1					
ANR	2431779	Identifier	rm		2429668	0					
ANR	2431780	ExpressionStatement	shift = ( insn >> 4 ) & 3	669:12:12870:12893	2429668	12	True				
ANR	2431781	AssignmentExpression	shift = ( insn >> 4 ) & 3		2429668	0		=			
ANR	2431782	Identifier	shift		2429668	0					
ANR	2431783	BitAndExpression	( insn >> 4 ) & 3		2429668	1		&			
ANR	2431784	ShiftExpression	insn >> 4		2429668	0		>>			
ANR	2431785	Identifier	insn		2429668	0					
ANR	2431786	PrimaryExpression	4		2429668	1					
ANR	2431787	PrimaryExpression	3		2429668	1					
ANR	2431788	IfStatement	if ( shift != 0 )		2429668	13					
ANR	2431789	Condition	shift != 0	675:16:13025:13034	2429668	0	True				
ANR	2431790	EqualityExpression	shift != 0		2429668	0		!=			
ANR	2431791	Identifier	shift		2429668	0					
ANR	2431792	PrimaryExpression	0		2429668	1					
ANR	2431793	ExpressionStatement	"tcg_gen_rotri_i32 ( tmp , tmp , shift * 8 )"	677:16:13054:13092	2429668	1	True				
ANR	2431794	CallExpression	"tcg_gen_rotri_i32 ( tmp , tmp , shift * 8 )"		2429668	0					
ANR	2431795	Callee	tcg_gen_rotri_i32		2429668	0					
ANR	2431796	Identifier	tcg_gen_rotri_i32		2429668	0					
ANR	2431797	ArgumentList	tmp		2429668	1					
ANR	2431798	Argument	tmp		2429668	0					
ANR	2431799	Identifier	tmp		2429668	0					
ANR	2431800	Argument	tmp		2429668	1					
ANR	2431801	Identifier	tmp		2429668	0					
ANR	2431802	Argument	shift * 8		2429668	2					
ANR	2431803	MultiplicativeExpression	shift * 8		2429668	0		*			
ANR	2431804	Identifier	shift		2429668	0					
ANR	2431805	PrimaryExpression	8		2429668	1					
ANR	2431806	ExpressionStatement	op = ( insn >> 20 ) & 7	679:12:13107:13128	2429668	14	True				
ANR	2431807	AssignmentExpression	op = ( insn >> 20 ) & 7		2429668	0		=			
ANR	2431808	Identifier	op		2429668	0					
ANR	2431809	BitAndExpression	( insn >> 20 ) & 7		2429668	1		&			
ANR	2431810	ShiftExpression	insn >> 20		2429668	0		>>			
ANR	2431811	Identifier	insn		2429668	0					
ANR	2431812	PrimaryExpression	20		2429668	1					
ANR	2431813	PrimaryExpression	7		2429668	1					
ANR	2431814	SwitchStatement	switch ( op )		2429668	15					
ANR	2431815	Condition	op	681:20:13151:13152	2429668	0	True				
ANR	2431816	Identifier	op		2429668	0					
ANR	2431817	CompoundStatement		679:24:13073:13073	2429668	1					
ANR	2431818	Label	case 0 :	683:12:13170:13176	2429668	0	True				
ANR	2431819	ExpressionStatement	gen_sxth ( tmp )	683:20:13178:13191	2429668	1	True				
ANR	2431820	CallExpression	gen_sxth ( tmp )		2429668	0					
ANR	2431821	Callee	gen_sxth		2429668	0					
ANR	2431822	Identifier	gen_sxth		2429668	0					
ANR	2431823	ArgumentList	tmp		2429668	1					
ANR	2431824	Argument	tmp		2429668	0					
ANR	2431825	Identifier	tmp		2429668	0					
ANR	2431826	BreakStatement	break ;	683:37:13195:13200	2429668	2	True				
ANR	2431827	Label	case 1 :	685:12:13215:13221	2429668	3	True				
ANR	2431828	ExpressionStatement	gen_uxth ( tmp )	685:20:13223:13236	2429668	4	True				
ANR	2431829	CallExpression	gen_uxth ( tmp )		2429668	0					
ANR	2431830	Callee	gen_uxth		2429668	0					
ANR	2431831	Identifier	gen_uxth		2429668	0					
ANR	2431832	ArgumentList	tmp		2429668	1					
ANR	2431833	Argument	tmp		2429668	0					
ANR	2431834	Identifier	tmp		2429668	0					
ANR	2431835	BreakStatement	break ;	685:37:13240:13245	2429668	5	True				
ANR	2431836	Label	case 2 :	687:12:13260:13266	2429668	6	True				
ANR	2431837	ExpressionStatement	gen_sxtb16 ( tmp )	687:20:13268:13283	2429668	7	True				
ANR	2431838	CallExpression	gen_sxtb16 ( tmp )		2429668	0					
ANR	2431839	Callee	gen_sxtb16		2429668	0					
ANR	2431840	Identifier	gen_sxtb16		2429668	0					
ANR	2431841	ArgumentList	tmp		2429668	1					
ANR	2431842	Argument	tmp		2429668	0					
ANR	2431843	Identifier	tmp		2429668	0					
ANR	2431844	BreakStatement	break ;	687:37:13285:13290	2429668	8	True				
ANR	2431845	Label	case 3 :	689:12:13305:13311	2429668	9	True				
ANR	2431846	ExpressionStatement	gen_uxtb16 ( tmp )	689:20:13313:13328	2429668	10	True				
ANR	2431847	CallExpression	gen_uxtb16 ( tmp )		2429668	0					
ANR	2431848	Callee	gen_uxtb16		2429668	0					
ANR	2431849	Identifier	gen_uxtb16		2429668	0					
ANR	2431850	ArgumentList	tmp		2429668	1					
ANR	2431851	Argument	tmp		2429668	0					
ANR	2431852	Identifier	tmp		2429668	0					
ANR	2431853	BreakStatement	break ;	689:37:13330:13335	2429668	11	True				
ANR	2431854	Label	case 4 :	691:12:13350:13356	2429668	12	True				
ANR	2431855	ExpressionStatement	gen_sxtb ( tmp )	691:20:13358:13371	2429668	13	True				
ANR	2431856	CallExpression	gen_sxtb ( tmp )		2429668	0					
ANR	2431857	Callee	gen_sxtb		2429668	0					
ANR	2431858	Identifier	gen_sxtb		2429668	0					
ANR	2431859	ArgumentList	tmp		2429668	1					
ANR	2431860	Argument	tmp		2429668	0					
ANR	2431861	Identifier	tmp		2429668	0					
ANR	2431862	BreakStatement	break ;	691:37:13375:13380	2429668	14	True				
ANR	2431863	Label	case 5 :	693:12:13395:13401	2429668	15	True				
ANR	2431864	ExpressionStatement	gen_uxtb ( tmp )	693:20:13403:13416	2429668	16	True				
ANR	2431865	CallExpression	gen_uxtb ( tmp )		2429668	0					
ANR	2431866	Callee	gen_uxtb		2429668	0					
ANR	2431867	Identifier	gen_uxtb		2429668	0					
ANR	2431868	ArgumentList	tmp		2429668	1					
ANR	2431869	Argument	tmp		2429668	0					
ANR	2431870	Identifier	tmp		2429668	0					
ANR	2431871	BreakStatement	break ;	693:37:13420:13425	2429668	17	True				
ANR	2431872	Label	default :	695:12:13440:13447	2429668	18	True				
ANR	2431873	Identifier	default		2429668	0					
ANR	2431874	GotoStatement	goto illegal_op ;	695:21:13449:13464	2429668	19	True				
ANR	2431875	Identifier	illegal_op		2429668	0					
ANR	2431876	IfStatement	if ( rn != 15 )		2429668	16					
ANR	2431877	Condition	rn != 15	699:16:13498:13505	2429668	0	True				
ANR	2431878	EqualityExpression	rn != 15		2429668	0		!=			
ANR	2431879	Identifier	rn		2429668	0					
ANR	2431880	PrimaryExpression	15		2429668	1					
ANR	2431881	CompoundStatement		697:26:13426:13426	2429668	1					
ANR	2431882	ExpressionStatement	"tmp2 = load_reg ( s , rn )"	701:16:13527:13549	2429668	0	True				
ANR	2431883	AssignmentExpression	"tmp2 = load_reg ( s , rn )"		2429668	0		=			
ANR	2431884	Identifier	tmp2		2429668	0					
ANR	2431885	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2431886	Callee	load_reg		2429668	0					
ANR	2431887	Identifier	load_reg		2429668	0					
ANR	2431888	ArgumentList	s		2429668	1					
ANR	2431889	Argument	s		2429668	0					
ANR	2431890	Identifier	s		2429668	0					
ANR	2431891	Argument	rn		2429668	1					
ANR	2431892	Identifier	rn		2429668	0					
ANR	2431893	IfStatement	if ( ( op >> 1 ) == 1 )		2429668	1					
ANR	2431894	Condition	( op >> 1 ) == 1	703:20:13572:13585	2429668	0	True				
ANR	2431895	EqualityExpression	( op >> 1 ) == 1		2429668	0		==			
ANR	2431896	ShiftExpression	op >> 1		2429668	0		>>			
ANR	2431897	Identifier	op		2429668	0					
ANR	2431898	PrimaryExpression	1		2429668	1					
ANR	2431899	PrimaryExpression	1		2429668	1					
ANR	2431900	CompoundStatement		701:36:13506:13506	2429668	1					
ANR	2431901	ExpressionStatement	"gen_add16 ( tmp , tmp2 )"	705:20:13611:13631	2429668	0	True				
ANR	2431902	CallExpression	"gen_add16 ( tmp , tmp2 )"		2429668	0					
ANR	2431903	Callee	gen_add16		2429668	0					
ANR	2431904	Identifier	gen_add16		2429668	0					
ANR	2431905	ArgumentList	tmp		2429668	1					
ANR	2431906	Argument	tmp		2429668	0					
ANR	2431907	Identifier	tmp		2429668	0					
ANR	2431908	Argument	tmp2		2429668	1					
ANR	2431909	Identifier	tmp2		2429668	0					
ANR	2431910	ElseStatement	else		2429668	0					
ANR	2431911	CompoundStatement		705:23:13575:13575	2429668	0					
ANR	2431912	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	709:20:13680:13711	2429668	0	True				
ANR	2431913	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2431914	Callee	tcg_gen_add_i32		2429668	0					
ANR	2431915	Identifier	tcg_gen_add_i32		2429668	0					
ANR	2431916	ArgumentList	tmp		2429668	1					
ANR	2431917	Argument	tmp		2429668	0					
ANR	2431918	Identifier	tmp		2429668	0					
ANR	2431919	Argument	tmp		2429668	1					
ANR	2431920	Identifier	tmp		2429668	0					
ANR	2431921	Argument	tmp2		2429668	2					
ANR	2431922	Identifier	tmp2		2429668	0					
ANR	2431923	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	711:20:13734:13757	2429668	1	True				
ANR	2431924	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2431925	Callee	tcg_temp_free_i32		2429668	0					
ANR	2431926	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2431927	ArgumentList	tmp2		2429668	1					
ANR	2431928	Argument	tmp2		2429668	0					
ANR	2431929	Identifier	tmp2		2429668	0					
ANR	2431930	ExpressionStatement	"store_reg ( s , rd , tmp )"	717:12:13806:13827	2429668	17	True				
ANR	2431931	CallExpression	"store_reg ( s , rd , tmp )"		2429668	0					
ANR	2431932	Callee	store_reg		2429668	0					
ANR	2431933	Identifier	store_reg		2429668	0					
ANR	2431934	ArgumentList	s		2429668	1					
ANR	2431935	Argument	s		2429668	0					
ANR	2431936	Identifier	s		2429668	0					
ANR	2431937	Argument	rd		2429668	1					
ANR	2431938	Identifier	rd		2429668	0					
ANR	2431939	Argument	tmp		2429668	2					
ANR	2431940	Identifier	tmp		2429668	0					
ANR	2431941	BreakStatement	break ;	719:12:13842:13847	2429668	18	True				
ANR	2431942	Label	case 2 :	721:8:13858:13864	2429668	19	True				
ANR	2431943	ExpressionStatement	op = ( insn >> 20 ) & 7	723:12:13905:13926	2429668	20	True				
ANR	2431944	AssignmentExpression	op = ( insn >> 20 ) & 7		2429668	0		=			
ANR	2431945	Identifier	op		2429668	0					
ANR	2431946	BitAndExpression	( insn >> 20 ) & 7		2429668	1		&			
ANR	2431947	ShiftExpression	insn >> 20		2429668	0		>>			
ANR	2431948	Identifier	insn		2429668	0					
ANR	2431949	PrimaryExpression	20		2429668	1					
ANR	2431950	PrimaryExpression	7		2429668	1					
ANR	2431951	ExpressionStatement	shift = ( insn >> 4 ) & 7	725:12:13941:13964	2429668	21	True				
ANR	2431952	AssignmentExpression	shift = ( insn >> 4 ) & 7		2429668	0		=			
ANR	2431953	Identifier	shift		2429668	0					
ANR	2431954	BitAndExpression	( insn >> 4 ) & 7		2429668	1		&			
ANR	2431955	ShiftExpression	insn >> 4		2429668	0		>>			
ANR	2431956	Identifier	insn		2429668	0					
ANR	2431957	PrimaryExpression	4		2429668	1					
ANR	2431958	PrimaryExpression	7		2429668	1					
ANR	2431959	IfStatement	if ( ( op & 3 ) == 3 || ( shift & 3 ) == 3 )		2429668	22					
ANR	2431960	Condition	( op & 3 ) == 3 || ( shift & 3 ) == 3	727:16:13983:14015	2429668	0	True				
ANR	2431961	OrExpression	( op & 3 ) == 3 || ( shift & 3 ) == 3		2429668	0		||			
ANR	2431962	EqualityExpression	( op & 3 ) == 3		2429668	0		==			
ANR	2431963	BitAndExpression	op & 3		2429668	0		&			
ANR	2431964	Identifier	op		2429668	0					
ANR	2431965	PrimaryExpression	3		2429668	1					
ANR	2431966	PrimaryExpression	3		2429668	1					
ANR	2431967	EqualityExpression	( shift & 3 ) == 3		2429668	1		==			
ANR	2431968	BitAndExpression	shift & 3		2429668	0		&			
ANR	2431969	Identifier	shift		2429668	0					
ANR	2431970	PrimaryExpression	3		2429668	1					
ANR	2431971	PrimaryExpression	3		2429668	1					
ANR	2431972	GotoStatement	goto illegal_op ;	729:16:14035:14050	2429668	1	True				
ANR	2431973	Identifier	illegal_op		2429668	0					
ANR	2431974	ExpressionStatement	"tmp = load_reg ( s , rn )"	731:12:14065:14086	2429668	23	True				
ANR	2431975	AssignmentExpression	"tmp = load_reg ( s , rn )"		2429668	0		=			
ANR	2431976	Identifier	tmp		2429668	0					
ANR	2431977	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2431978	Callee	load_reg		2429668	0					
ANR	2431979	Identifier	load_reg		2429668	0					
ANR	2431980	ArgumentList	s		2429668	1					
ANR	2431981	Argument	s		2429668	0					
ANR	2431982	Identifier	s		2429668	0					
ANR	2431983	Argument	rn		2429668	1					
ANR	2431984	Identifier	rn		2429668	0					
ANR	2431985	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	733:12:14101:14123	2429668	24	True				
ANR	2431986	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2429668	0		=			
ANR	2431987	Identifier	tmp2		2429668	0					
ANR	2431988	CallExpression	"load_reg ( s , rm )"		2429668	1					
ANR	2431989	Callee	load_reg		2429668	0					
ANR	2431990	Identifier	load_reg		2429668	0					
ANR	2431991	ArgumentList	s		2429668	1					
ANR	2431992	Argument	s		2429668	0					
ANR	2431993	Identifier	s		2429668	0					
ANR	2431994	Argument	rm		2429668	1					
ANR	2431995	Identifier	rm		2429668	0					
ANR	2431996	ExpressionStatement	"gen_thumb2_parallel_addsub ( op , shift , tmp , tmp2 )"	735:12:14138:14186	2429668	25	True				
ANR	2431997	CallExpression	"gen_thumb2_parallel_addsub ( op , shift , tmp , tmp2 )"		2429668	0					
ANR	2431998	Callee	gen_thumb2_parallel_addsub		2429668	0					
ANR	2431999	Identifier	gen_thumb2_parallel_addsub		2429668	0					
ANR	2432000	ArgumentList	op		2429668	1					
ANR	2432001	Argument	op		2429668	0					
ANR	2432002	Identifier	op		2429668	0					
ANR	2432003	Argument	shift		2429668	1					
ANR	2432004	Identifier	shift		2429668	0					
ANR	2432005	Argument	tmp		2429668	2					
ANR	2432006	Identifier	tmp		2429668	0					
ANR	2432007	Argument	tmp2		2429668	3					
ANR	2432008	Identifier	tmp2		2429668	0					
ANR	2432009	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	737:12:14201:14224	2429668	26	True				
ANR	2432010	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2432011	Callee	tcg_temp_free_i32		2429668	0					
ANR	2432012	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2432013	ArgumentList	tmp2		2429668	1					
ANR	2432014	Argument	tmp2		2429668	0					
ANR	2432015	Identifier	tmp2		2429668	0					
ANR	2432016	ExpressionStatement	"store_reg ( s , rd , tmp )"	739:12:14239:14260	2429668	27	True				
ANR	2432017	CallExpression	"store_reg ( s , rd , tmp )"		2429668	0					
ANR	2432018	Callee	store_reg		2429668	0					
ANR	2432019	Identifier	store_reg		2429668	0					
ANR	2432020	ArgumentList	s		2429668	1					
ANR	2432021	Argument	s		2429668	0					
ANR	2432022	Identifier	s		2429668	0					
ANR	2432023	Argument	rd		2429668	1					
ANR	2432024	Identifier	rd		2429668	0					
ANR	2432025	Argument	tmp		2429668	2					
ANR	2432026	Identifier	tmp		2429668	0					
ANR	2432027	BreakStatement	break ;	741:12:14275:14280	2429668	28	True				
ANR	2432028	Label	case 3 :	743:8:14291:14297	2429668	29	True				
ANR	2432029	ExpressionStatement	op = ( ( insn >> 17 ) & 0x38 ) | ( ( insn >> 4 ) & 7 )	745:12:14342:14388	2429668	30	True				
ANR	2432030	AssignmentExpression	op = ( ( insn >> 17 ) & 0x38 ) | ( ( insn >> 4 ) & 7 )		2429668	0		=			
ANR	2432031	Identifier	op		2429668	0					
ANR	2432032	InclusiveOrExpression	( ( insn >> 17 ) & 0x38 ) | ( ( insn >> 4 ) & 7 )		2429668	1		|			
ANR	2432033	BitAndExpression	( insn >> 17 ) & 0x38		2429668	0		&			
ANR	2432034	ShiftExpression	insn >> 17		2429668	0		>>			
ANR	2432035	Identifier	insn		2429668	0					
ANR	2432036	PrimaryExpression	17		2429668	1					
ANR	2432037	PrimaryExpression	0x38		2429668	1					
ANR	2432038	BitAndExpression	( insn >> 4 ) & 7		2429668	1		&			
ANR	2432039	ShiftExpression	insn >> 4		2429668	0		>>			
ANR	2432040	Identifier	insn		2429668	0					
ANR	2432041	PrimaryExpression	4		2429668	1					
ANR	2432042	PrimaryExpression	7		2429668	1					
ANR	2432043	IfStatement	if ( op < 4 )		2429668	31					
ANR	2432044	Condition	op < 4	747:16:14407:14412	2429668	0	True				
ANR	2432045	RelationalExpression	op < 4		2429668	0		<			
ANR	2432046	Identifier	op		2429668	0					
ANR	2432047	PrimaryExpression	4		2429668	1					
ANR	2432048	CompoundStatement		745:24:14333:14333	2429668	1					
ANR	2432049	ExpressionStatement	"tmp = load_reg ( s , rn )"	751:16:14483:14504	2429668	0	True				
ANR	2432050	AssignmentExpression	"tmp = load_reg ( s , rn )"		2429668	0		=			
ANR	2432051	Identifier	tmp		2429668	0					
ANR	2432052	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2432053	Callee	load_reg		2429668	0					
ANR	2432054	Identifier	load_reg		2429668	0					
ANR	2432055	ArgumentList	s		2429668	1					
ANR	2432056	Argument	s		2429668	0					
ANR	2432057	Identifier	s		2429668	0					
ANR	2432058	Argument	rn		2429668	1					
ANR	2432059	Identifier	rn		2429668	0					
ANR	2432060	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	753:16:14523:14545	2429668	1	True				
ANR	2432061	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2429668	0		=			
ANR	2432062	Identifier	tmp2		2429668	0					
ANR	2432063	CallExpression	"load_reg ( s , rm )"		2429668	1					
ANR	2432064	Callee	load_reg		2429668	0					
ANR	2432065	Identifier	load_reg		2429668	0					
ANR	2432066	ArgumentList	s		2429668	1					
ANR	2432067	Argument	s		2429668	0					
ANR	2432068	Identifier	s		2429668	0					
ANR	2432069	Argument	rm		2429668	1					
ANR	2432070	Identifier	rm		2429668	0					
ANR	2432071	IfStatement	if ( op & 1 )		2429668	2					
ANR	2432072	Condition	op & 1	755:20:14568:14573	2429668	0	True				
ANR	2432073	BitAndExpression	op & 1		2429668	0		&			
ANR	2432074	Identifier	op		2429668	0					
ANR	2432075	PrimaryExpression	1		2429668	1					
ANR	2432076	ExpressionStatement	"gen_helper_double_saturate ( tmp , tmp )"	757:20:14597:14633	2429668	1	True				
ANR	2432077	CallExpression	"gen_helper_double_saturate ( tmp , tmp )"		2429668	0					
ANR	2432078	Callee	gen_helper_double_saturate		2429668	0					
ANR	2432079	Identifier	gen_helper_double_saturate		2429668	0					
ANR	2432080	ArgumentList	tmp		2429668	1					
ANR	2432081	Argument	tmp		2429668	0					
ANR	2432082	Identifier	tmp		2429668	0					
ANR	2432083	Argument	tmp		2429668	1					
ANR	2432084	Identifier	tmp		2429668	0					
ANR	2432085	IfStatement	if ( op & 2 )		2429668	3					
ANR	2432086	Condition	op & 2	759:20:14656:14661	2429668	0	True				
ANR	2432087	BitAndExpression	op & 2		2429668	0		&			
ANR	2432088	Identifier	op		2429668	0					
ANR	2432089	PrimaryExpression	2		2429668	1					
ANR	2432090	ExpressionStatement	"gen_helper_sub_saturate ( tmp , tmp2 , tmp )"	761:20:14685:14724	2429668	1	True				
ANR	2432091	CallExpression	"gen_helper_sub_saturate ( tmp , tmp2 , tmp )"		2429668	0					
ANR	2432092	Callee	gen_helper_sub_saturate		2429668	0					
ANR	2432093	Identifier	gen_helper_sub_saturate		2429668	0					
ANR	2432094	ArgumentList	tmp		2429668	1					
ANR	2432095	Argument	tmp		2429668	0					
ANR	2432096	Identifier	tmp		2429668	0					
ANR	2432097	Argument	tmp2		2429668	1					
ANR	2432098	Identifier	tmp2		2429668	0					
ANR	2432099	Argument	tmp		2429668	2					
ANR	2432100	Identifier	tmp		2429668	0					
ANR	2432101	ElseStatement	else		2429668	0					
ANR	2432102	ExpressionStatement	"gen_helper_add_saturate ( tmp , tmp , tmp2 )"	765:20:14769:14808	2429668	0	True				
ANR	2432103	CallExpression	"gen_helper_add_saturate ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2432104	Callee	gen_helper_add_saturate		2429668	0					
ANR	2432105	Identifier	gen_helper_add_saturate		2429668	0					
ANR	2432106	ArgumentList	tmp		2429668	1					
ANR	2432107	Argument	tmp		2429668	0					
ANR	2432108	Identifier	tmp		2429668	0					
ANR	2432109	Argument	tmp		2429668	1					
ANR	2432110	Identifier	tmp		2429668	0					
ANR	2432111	Argument	tmp2		2429668	2					
ANR	2432112	Identifier	tmp2		2429668	0					
ANR	2432113	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	767:16:14827:14850	2429668	4	True				
ANR	2432114	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2432115	Callee	tcg_temp_free_i32		2429668	0					
ANR	2432116	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2432117	ArgumentList	tmp2		2429668	1					
ANR	2432118	Argument	tmp2		2429668	0					
ANR	2432119	Identifier	tmp2		2429668	0					
ANR	2432120	ElseStatement	else		2429668	0					
ANR	2432121	CompoundStatement		767:19:14790:14790	2429668	0					
ANR	2432122	ExpressionStatement	"tmp = load_reg ( s , rn )"	771:16:14891:14912	2429668	0	True				
ANR	2432123	AssignmentExpression	"tmp = load_reg ( s , rn )"		2429668	0		=			
ANR	2432124	Identifier	tmp		2429668	0					
ANR	2432125	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2432126	Callee	load_reg		2429668	0					
ANR	2432127	Identifier	load_reg		2429668	0					
ANR	2432128	ArgumentList	s		2429668	1					
ANR	2432129	Argument	s		2429668	0					
ANR	2432130	Identifier	s		2429668	0					
ANR	2432131	Argument	rn		2429668	1					
ANR	2432132	Identifier	rn		2429668	0					
ANR	2432133	SwitchStatement	switch ( op )		2429668	1					
ANR	2432134	Condition	op	773:24:14939:14940	2429668	0	True				
ANR	2432135	Identifier	op		2429668	0					
ANR	2432136	CompoundStatement		771:28:14861:14861	2429668	1					
ANR	2432137	Label	case 0x0a :	775:16:14962:14971	2429668	0	True				
ANR	2432138	ExpressionStatement	"gen_helper_rbit ( tmp , tmp )"	777:20:15005:15030	2429668	1	True				
ANR	2432139	CallExpression	"gen_helper_rbit ( tmp , tmp )"		2429668	0					
ANR	2432140	Callee	gen_helper_rbit		2429668	0					
ANR	2432141	Identifier	gen_helper_rbit		2429668	0					
ANR	2432142	ArgumentList	tmp		2429668	1					
ANR	2432143	Argument	tmp		2429668	0					
ANR	2432144	Identifier	tmp		2429668	0					
ANR	2432145	Argument	tmp		2429668	1					
ANR	2432146	Identifier	tmp		2429668	0					
ANR	2432147	BreakStatement	break ;	779:20:15053:15058	2429668	2	True				
ANR	2432148	Label	case 0x08 :	781:16:15077:15086	2429668	3	True				
ANR	2432149	ExpressionStatement	"tcg_gen_bswap32_i32 ( tmp , tmp )"	783:20:15119:15148	2429668	4	True				
ANR	2432150	CallExpression	"tcg_gen_bswap32_i32 ( tmp , tmp )"		2429668	0					
ANR	2432151	Callee	tcg_gen_bswap32_i32		2429668	0					
ANR	2432152	Identifier	tcg_gen_bswap32_i32		2429668	0					
ANR	2432153	ArgumentList	tmp		2429668	1					
ANR	2432154	Argument	tmp		2429668	0					
ANR	2432155	Identifier	tmp		2429668	0					
ANR	2432156	Argument	tmp		2429668	1					
ANR	2432157	Identifier	tmp		2429668	0					
ANR	2432158	BreakStatement	break ;	785:20:15171:15176	2429668	5	True				
ANR	2432159	Label	case 0x09 :	787:16:15195:15204	2429668	6	True				
ANR	2432160	ExpressionStatement	gen_rev16 ( tmp )	789:20:15239:15253	2429668	7	True				
ANR	2432161	CallExpression	gen_rev16 ( tmp )		2429668	0					
ANR	2432162	Callee	gen_rev16		2429668	0					
ANR	2432163	Identifier	gen_rev16		2429668	0					
ANR	2432164	ArgumentList	tmp		2429668	1					
ANR	2432165	Argument	tmp		2429668	0					
ANR	2432166	Identifier	tmp		2429668	0					
ANR	2432167	BreakStatement	break ;	791:20:15276:15281	2429668	8	True				
ANR	2432168	Label	case 0x0b :	793:16:15300:15309	2429668	9	True				
ANR	2432169	ExpressionStatement	gen_revsh ( tmp )	795:20:15344:15358	2429668	10	True				
ANR	2432170	CallExpression	gen_revsh ( tmp )		2429668	0					
ANR	2432171	Callee	gen_revsh		2429668	0					
ANR	2432172	Identifier	gen_revsh		2429668	0					
ANR	2432173	ArgumentList	tmp		2429668	1					
ANR	2432174	Argument	tmp		2429668	0					
ANR	2432175	Identifier	tmp		2429668	0					
ANR	2432176	BreakStatement	break ;	797:20:15381:15386	2429668	11	True				
ANR	2432177	Label	case 0x10 :	799:16:15405:15414	2429668	12	True				
ANR	2432178	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	801:20:15447:15469	2429668	13	True				
ANR	2432179	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2429668	0		=			
ANR	2432180	Identifier	tmp2		2429668	0					
ANR	2432181	CallExpression	"load_reg ( s , rm )"		2429668	1					
ANR	2432182	Callee	load_reg		2429668	0					
ANR	2432183	Identifier	load_reg		2429668	0					
ANR	2432184	ArgumentList	s		2429668	1					
ANR	2432185	Argument	s		2429668	0					
ANR	2432186	Identifier	s		2429668	0					
ANR	2432187	Argument	rm		2429668	1					
ANR	2432188	Identifier	rm		2429668	0					
ANR	2432189	ExpressionStatement	tmp3 = tcg_temp_new_i32 ( )	803:20:15492:15517	2429668	14	True				
ANR	2432190	AssignmentExpression	tmp3 = tcg_temp_new_i32 ( )		2429668	0		=			
ANR	2432191	Identifier	tmp3		2429668	0					
ANR	2432192	CallExpression	tcg_temp_new_i32 ( )		2429668	1					
ANR	2432193	Callee	tcg_temp_new_i32		2429668	0					
ANR	2432194	Identifier	tcg_temp_new_i32		2429668	0					
ANR	2432195	ArgumentList			2429668	1					
ANR	2432196	ExpressionStatement	"tcg_gen_ld_i32 ( tmp3 , cpu_env , offsetof ( CPUState , GE ) )"	805:20:15540:15593	2429668	15	True				
ANR	2432197	CallExpression	"tcg_gen_ld_i32 ( tmp3 , cpu_env , offsetof ( CPUState , GE ) )"		2429668	0					
ANR	2432198	Callee	tcg_gen_ld_i32		2429668	0					
ANR	2432199	Identifier	tcg_gen_ld_i32		2429668	0					
ANR	2432200	ArgumentList	tmp3		2429668	1					
ANR	2432201	Argument	tmp3		2429668	0					
ANR	2432202	Identifier	tmp3		2429668	0					
ANR	2432203	Argument	cpu_env		2429668	1					
ANR	2432204	Identifier	cpu_env		2429668	0					
ANR	2432205	Argument	"offsetof ( CPUState , GE )"		2429668	2					
ANR	2432206	CallExpression	"offsetof ( CPUState , GE )"		2429668	0					
ANR	2432207	Callee	offsetof		2429668	0					
ANR	2432208	Identifier	offsetof		2429668	0					
ANR	2432209	ArgumentList	CPUState		2429668	1					
ANR	2432210	Argument	CPUState		2429668	0					
ANR	2432211	Identifier	CPUState		2429668	0					
ANR	2432212	Argument	GE		2429668	1					
ANR	2432213	Identifier	GE		2429668	0					
ANR	2432214	ExpressionStatement	"gen_helper_sel_flags ( tmp , tmp3 , tmp , tmp2 )"	807:20:15616:15658	2429668	16	True				
ANR	2432215	CallExpression	"gen_helper_sel_flags ( tmp , tmp3 , tmp , tmp2 )"		2429668	0					
ANR	2432216	Callee	gen_helper_sel_flags		2429668	0					
ANR	2432217	Identifier	gen_helper_sel_flags		2429668	0					
ANR	2432218	ArgumentList	tmp		2429668	1					
ANR	2432219	Argument	tmp		2429668	0					
ANR	2432220	Identifier	tmp		2429668	0					
ANR	2432221	Argument	tmp3		2429668	1					
ANR	2432222	Identifier	tmp3		2429668	0					
ANR	2432223	Argument	tmp		2429668	2					
ANR	2432224	Identifier	tmp		2429668	0					
ANR	2432225	Argument	tmp2		2429668	3					
ANR	2432226	Identifier	tmp2		2429668	0					
ANR	2432227	ExpressionStatement	tcg_temp_free_i32 ( tmp3 )	809:20:15681:15704	2429668	17	True				
ANR	2432228	CallExpression	tcg_temp_free_i32 ( tmp3 )		2429668	0					
ANR	2432229	Callee	tcg_temp_free_i32		2429668	0					
ANR	2432230	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2432231	ArgumentList	tmp3		2429668	1					
ANR	2432232	Argument	tmp3		2429668	0					
ANR	2432233	Identifier	tmp3		2429668	0					
ANR	2432234	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	811:20:15727:15750	2429668	18	True				
ANR	2432235	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2432236	Callee	tcg_temp_free_i32		2429668	0					
ANR	2432237	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2432238	ArgumentList	tmp2		2429668	1					
ANR	2432239	Argument	tmp2		2429668	0					
ANR	2432240	Identifier	tmp2		2429668	0					
ANR	2432241	BreakStatement	break ;	813:20:15773:15778	2429668	19	True				
ANR	2432242	Label	case 0x18 :	815:16:15797:15806	2429668	20	True				
ANR	2432243	ExpressionStatement	"gen_helper_clz ( tmp , tmp )"	817:20:15839:15863	2429668	21	True				
ANR	2432244	CallExpression	"gen_helper_clz ( tmp , tmp )"		2429668	0					
ANR	2432245	Callee	gen_helper_clz		2429668	0					
ANR	2432246	Identifier	gen_helper_clz		2429668	0					
ANR	2432247	ArgumentList	tmp		2429668	1					
ANR	2432248	Argument	tmp		2429668	0					
ANR	2432249	Identifier	tmp		2429668	0					
ANR	2432250	Argument	tmp		2429668	1					
ANR	2432251	Identifier	tmp		2429668	0					
ANR	2432252	BreakStatement	break ;	819:20:15886:15891	2429668	22	True				
ANR	2432253	Label	default :	821:16:15910:15917	2429668	23	True				
ANR	2432254	Identifier	default		2429668	0					
ANR	2432255	GotoStatement	goto illegal_op ;	823:20:15940:15955	2429668	24	True				
ANR	2432256	Identifier	illegal_op		2429668	0					
ANR	2432257	ExpressionStatement	"store_reg ( s , rd , tmp )"	829:12:16004:16025	2429668	32	True				
ANR	2432258	CallExpression	"store_reg ( s , rd , tmp )"		2429668	0					
ANR	2432259	Callee	store_reg		2429668	0					
ANR	2432260	Identifier	store_reg		2429668	0					
ANR	2432261	ArgumentList	s		2429668	1					
ANR	2432262	Argument	s		2429668	0					
ANR	2432263	Identifier	s		2429668	0					
ANR	2432264	Argument	rd		2429668	1					
ANR	2432265	Identifier	rd		2429668	0					
ANR	2432266	Argument	tmp		2429668	2					
ANR	2432267	Identifier	tmp		2429668	0					
ANR	2432268	BreakStatement	break ;	831:12:16040:16045	2429668	33	True				
ANR	2432269	Label	case 4 :	833:8:16056:16062	2429668	34	True				
ANR	2432270	Label	case 5 :	833:16:16064:16070	2429668	35	True				
ANR	2432271	ExpressionStatement	op = ( insn >> 4 ) & 0xf	835:12:16139:16161	2429668	36	True				
ANR	2432272	AssignmentExpression	op = ( insn >> 4 ) & 0xf		2429668	0		=			
ANR	2432273	Identifier	op		2429668	0					
ANR	2432274	BitAndExpression	( insn >> 4 ) & 0xf		2429668	1		&			
ANR	2432275	ShiftExpression	insn >> 4		2429668	0		>>			
ANR	2432276	Identifier	insn		2429668	0					
ANR	2432277	PrimaryExpression	4		2429668	1					
ANR	2432278	PrimaryExpression	0xf		2429668	1					
ANR	2432279	ExpressionStatement	"tmp = load_reg ( s , rn )"	837:12:16176:16197	2429668	37	True				
ANR	2432280	AssignmentExpression	"tmp = load_reg ( s , rn )"		2429668	0		=			
ANR	2432281	Identifier	tmp		2429668	0					
ANR	2432282	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2432283	Callee	load_reg		2429668	0					
ANR	2432284	Identifier	load_reg		2429668	0					
ANR	2432285	ArgumentList	s		2429668	1					
ANR	2432286	Argument	s		2429668	0					
ANR	2432287	Identifier	s		2429668	0					
ANR	2432288	Argument	rn		2429668	1					
ANR	2432289	Identifier	rn		2429668	0					
ANR	2432290	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	839:12:16212:16234	2429668	38	True				
ANR	2432291	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2429668	0		=			
ANR	2432292	Identifier	tmp2		2429668	0					
ANR	2432293	CallExpression	"load_reg ( s , rm )"		2429668	1					
ANR	2432294	Callee	load_reg		2429668	0					
ANR	2432295	Identifier	load_reg		2429668	0					
ANR	2432296	ArgumentList	s		2429668	1					
ANR	2432297	Argument	s		2429668	0					
ANR	2432298	Identifier	s		2429668	0					
ANR	2432299	Argument	rm		2429668	1					
ANR	2432300	Identifier	rm		2429668	0					
ANR	2432301	SwitchStatement	switch ( ( insn >> 20 ) & 7 )		2429668	39					
ANR	2432302	Condition	( insn >> 20 ) & 7	841:20:16257:16272	2429668	0	True				
ANR	2432303	BitAndExpression	( insn >> 20 ) & 7		2429668	0		&			
ANR	2432304	ShiftExpression	insn >> 20		2429668	0		>>			
ANR	2432305	Identifier	insn		2429668	0					
ANR	2432306	PrimaryExpression	20		2429668	1					
ANR	2432307	PrimaryExpression	7		2429668	1					
ANR	2432308	CompoundStatement		839:38:16193:16193	2429668	1					
ANR	2432309	Label	case 0 :	843:12:16290:16296	2429668	0	True				
ANR	2432310	ExpressionStatement	"tcg_gen_mul_i32 ( tmp , tmp , tmp2 )"	845:16:16335:16366	2429668	1	True				
ANR	2432311	CallExpression	"tcg_gen_mul_i32 ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2432312	Callee	tcg_gen_mul_i32		2429668	0					
ANR	2432313	Identifier	tcg_gen_mul_i32		2429668	0					
ANR	2432314	ArgumentList	tmp		2429668	1					
ANR	2432315	Argument	tmp		2429668	0					
ANR	2432316	Identifier	tmp		2429668	0					
ANR	2432317	Argument	tmp		2429668	1					
ANR	2432318	Identifier	tmp		2429668	0					
ANR	2432319	Argument	tmp2		2429668	2					
ANR	2432320	Identifier	tmp2		2429668	0					
ANR	2432321	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	847:16:16385:16408	2429668	2	True				
ANR	2432322	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2432323	Callee	tcg_temp_free_i32		2429668	0					
ANR	2432324	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2432325	ArgumentList	tmp2		2429668	1					
ANR	2432326	Argument	tmp2		2429668	0					
ANR	2432327	Identifier	tmp2		2429668	0					
ANR	2432328	IfStatement	if ( rs != 15 )		2429668	3					
ANR	2432329	Condition	rs != 15	849:20:16431:16438	2429668	0	True				
ANR	2432330	EqualityExpression	rs != 15		2429668	0		!=			
ANR	2432331	Identifier	rs		2429668	0					
ANR	2432332	PrimaryExpression	15		2429668	1					
ANR	2432333	CompoundStatement		847:30:16359:16359	2429668	1					
ANR	2432334	ExpressionStatement	"tmp2 = load_reg ( s , rs )"	851:20:16464:16486	2429668	0	True				
ANR	2432335	AssignmentExpression	"tmp2 = load_reg ( s , rs )"		2429668	0		=			
ANR	2432336	Identifier	tmp2		2429668	0					
ANR	2432337	CallExpression	"load_reg ( s , rs )"		2429668	1					
ANR	2432338	Callee	load_reg		2429668	0					
ANR	2432339	Identifier	load_reg		2429668	0					
ANR	2432340	ArgumentList	s		2429668	1					
ANR	2432341	Argument	s		2429668	0					
ANR	2432342	Identifier	s		2429668	0					
ANR	2432343	Argument	rs		2429668	1					
ANR	2432344	Identifier	rs		2429668	0					
ANR	2432345	IfStatement	if ( op )		2429668	1					
ANR	2432346	Condition	op	853:24:16513:16514	2429668	0	True				
ANR	2432347	Identifier	op		2429668	0					
ANR	2432348	ExpressionStatement	"tcg_gen_sub_i32 ( tmp , tmp2 , tmp )"	855:24:16542:16573	2429668	1	True				
ANR	2432349	CallExpression	"tcg_gen_sub_i32 ( tmp , tmp2 , tmp )"		2429668	0					
ANR	2432350	Callee	tcg_gen_sub_i32		2429668	0					
ANR	2432351	Identifier	tcg_gen_sub_i32		2429668	0					
ANR	2432352	ArgumentList	tmp		2429668	1					
ANR	2432353	Argument	tmp		2429668	0					
ANR	2432354	Identifier	tmp		2429668	0					
ANR	2432355	Argument	tmp2		2429668	1					
ANR	2432356	Identifier	tmp2		2429668	0					
ANR	2432357	Argument	tmp		2429668	2					
ANR	2432358	Identifier	tmp		2429668	0					
ANR	2432359	ElseStatement	else		2429668	0					
ANR	2432360	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	859:24:16626:16657	2429668	0	True				
ANR	2432361	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2432362	Callee	tcg_gen_add_i32		2429668	0					
ANR	2432363	Identifier	tcg_gen_add_i32		2429668	0					
ANR	2432364	ArgumentList	tmp		2429668	1					
ANR	2432365	Argument	tmp		2429668	0					
ANR	2432366	Identifier	tmp		2429668	0					
ANR	2432367	Argument	tmp		2429668	1					
ANR	2432368	Identifier	tmp		2429668	0					
ANR	2432369	Argument	tmp2		2429668	2					
ANR	2432370	Identifier	tmp2		2429668	0					
ANR	2432371	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	861:20:16680:16703	2429668	2	True				
ANR	2432372	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2432373	Callee	tcg_temp_free_i32		2429668	0					
ANR	2432374	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2432375	ArgumentList	tmp2		2429668	1					
ANR	2432376	Argument	tmp2		2429668	0					
ANR	2432377	Identifier	tmp2		2429668	0					
ANR	2432378	BreakStatement	break ;	865:16:16741:16746	2429668	4	True				
ANR	2432379	Label	case 1 :	867:12:16761:16767	2429668	5	True				
ANR	2432380	ExpressionStatement	"gen_mulxy ( tmp , tmp2 , op & 2 , op & 1 )"	869:16:16806:16842	2429668	6	True				
ANR	2432381	CallExpression	"gen_mulxy ( tmp , tmp2 , op & 2 , op & 1 )"		2429668	0					
ANR	2432382	Callee	gen_mulxy		2429668	0					
ANR	2432383	Identifier	gen_mulxy		2429668	0					
ANR	2432384	ArgumentList	tmp		2429668	1					
ANR	2432385	Argument	tmp		2429668	0					
ANR	2432386	Identifier	tmp		2429668	0					
ANR	2432387	Argument	tmp2		2429668	1					
ANR	2432388	Identifier	tmp2		2429668	0					
ANR	2432389	Argument	op & 2		2429668	2					
ANR	2432390	BitAndExpression	op & 2		2429668	0		&			
ANR	2432391	Identifier	op		2429668	0					
ANR	2432392	PrimaryExpression	2		2429668	1					
ANR	2432393	Argument	op & 1		2429668	3					
ANR	2432394	BitAndExpression	op & 1		2429668	0		&			
ANR	2432395	Identifier	op		2429668	0					
ANR	2432396	PrimaryExpression	1		2429668	1					
ANR	2432397	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	871:16:16861:16884	2429668	7	True				
ANR	2432398	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2432399	Callee	tcg_temp_free_i32		2429668	0					
ANR	2432400	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2432401	ArgumentList	tmp2		2429668	1					
ANR	2432402	Argument	tmp2		2429668	0					
ANR	2432403	Identifier	tmp2		2429668	0					
ANR	2432404	IfStatement	if ( rs != 15 )		2429668	8					
ANR	2432405	Condition	rs != 15	873:20:16907:16914	2429668	0	True				
ANR	2432406	EqualityExpression	rs != 15		2429668	0		!=			
ANR	2432407	Identifier	rs		2429668	0					
ANR	2432408	PrimaryExpression	15		2429668	1					
ANR	2432409	CompoundStatement		871:30:16835:16835	2429668	1					
ANR	2432410	ExpressionStatement	"tmp2 = load_reg ( s , rs )"	875:20:16940:16962	2429668	0	True				
ANR	2432411	AssignmentExpression	"tmp2 = load_reg ( s , rs )"		2429668	0		=			
ANR	2432412	Identifier	tmp2		2429668	0					
ANR	2432413	CallExpression	"load_reg ( s , rs )"		2429668	1					
ANR	2432414	Callee	load_reg		2429668	0					
ANR	2432415	Identifier	load_reg		2429668	0					
ANR	2432416	ArgumentList	s		2429668	1					
ANR	2432417	Argument	s		2429668	0					
ANR	2432418	Identifier	s		2429668	0					
ANR	2432419	Argument	rs		2429668	1					
ANR	2432420	Identifier	rs		2429668	0					
ANR	2432421	ExpressionStatement	"gen_helper_add_setq ( tmp , tmp , tmp2 )"	877:20:16985:17020	2429668	1	True				
ANR	2432422	CallExpression	"gen_helper_add_setq ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2432423	Callee	gen_helper_add_setq		2429668	0					
ANR	2432424	Identifier	gen_helper_add_setq		2429668	0					
ANR	2432425	ArgumentList	tmp		2429668	1					
ANR	2432426	Argument	tmp		2429668	0					
ANR	2432427	Identifier	tmp		2429668	0					
ANR	2432428	Argument	tmp		2429668	1					
ANR	2432429	Identifier	tmp		2429668	0					
ANR	2432430	Argument	tmp2		2429668	2					
ANR	2432431	Identifier	tmp2		2429668	0					
ANR	2432432	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	879:20:17043:17066	2429668	2	True				
ANR	2432433	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2432434	Callee	tcg_temp_free_i32		2429668	0					
ANR	2432435	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2432436	ArgumentList	tmp2		2429668	1					
ANR	2432437	Argument	tmp2		2429668	0					
ANR	2432438	Identifier	tmp2		2429668	0					
ANR	2432439	BreakStatement	break ;	883:16:17104:17109	2429668	9	True				
ANR	2432440	Label	case 2 :	885:12:17124:17130	2429668	10	True				
ANR	2432441	Label	case 4 :	887:12:17171:17177	2429668	11	True				
ANR	2432442	IfStatement	if ( op )		2429668	12					
ANR	2432443	Condition	op	889:20:17231:17232	2429668	0	True				
ANR	2432444	Identifier	op		2429668	0					
ANR	2432445	ExpressionStatement	gen_swap_half ( tmp2 )	891:20:17256:17275	2429668	1	True				
ANR	2432446	CallExpression	gen_swap_half ( tmp2 )		2429668	0					
ANR	2432447	Callee	gen_swap_half		2429668	0					
ANR	2432448	Identifier	gen_swap_half		2429668	0					
ANR	2432449	ArgumentList	tmp2		2429668	1					
ANR	2432450	Argument	tmp2		2429668	0					
ANR	2432451	Identifier	tmp2		2429668	0					
ANR	2432452	ExpressionStatement	"gen_smul_dual ( tmp , tmp2 )"	893:16:17294:17318	2429668	13	True				
ANR	2432453	CallExpression	"gen_smul_dual ( tmp , tmp2 )"		2429668	0					
ANR	2432454	Callee	gen_smul_dual		2429668	0					
ANR	2432455	Identifier	gen_smul_dual		2429668	0					
ANR	2432456	ArgumentList	tmp		2429668	1					
ANR	2432457	Argument	tmp		2429668	0					
ANR	2432458	Identifier	tmp		2429668	0					
ANR	2432459	Argument	tmp2		2429668	1					
ANR	2432460	Identifier	tmp2		2429668	0					
ANR	2432461	IfStatement	if ( insn & ( 1 << 22 ) )		2429668	14					
ANR	2432462	Condition	insn & ( 1 << 22 )	897:20:17396:17411	2429668	0	True				
ANR	2432463	BitAndExpression	insn & ( 1 << 22 )		2429668	0		&			
ANR	2432464	Identifier	insn		2429668	0					
ANR	2432465	ShiftExpression	1 << 22		2429668	1		<<			
ANR	2432466	PrimaryExpression	1		2429668	0					
ANR	2432467	PrimaryExpression	22		2429668	1					
ANR	2432468	CompoundStatement		895:38:17332:17332	2429668	1					
ANR	2432469	ExpressionStatement	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"	899:20:17437:17468	2429668	0	True				
ANR	2432470	CallExpression	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2432471	Callee	tcg_gen_sub_i32		2429668	0					
ANR	2432472	Identifier	tcg_gen_sub_i32		2429668	0					
ANR	2432473	ArgumentList	tmp		2429668	1					
ANR	2432474	Argument	tmp		2429668	0					
ANR	2432475	Identifier	tmp		2429668	0					
ANR	2432476	Argument	tmp		2429668	1					
ANR	2432477	Identifier	tmp		2429668	0					
ANR	2432478	Argument	tmp2		2429668	2					
ANR	2432479	Identifier	tmp2		2429668	0					
ANR	2432480	ElseStatement	else		2429668	0					
ANR	2432481	CompoundStatement		899:23:17412:17412	2429668	0					
ANR	2432482	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	903:20:17517:17548	2429668	0	True				
ANR	2432483	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2432484	Callee	tcg_gen_add_i32		2429668	0					
ANR	2432485	Identifier	tcg_gen_add_i32		2429668	0					
ANR	2432486	ArgumentList	tmp		2429668	1					
ANR	2432487	Argument	tmp		2429668	0					
ANR	2432488	Identifier	tmp		2429668	0					
ANR	2432489	Argument	tmp		2429668	1					
ANR	2432490	Identifier	tmp		2429668	0					
ANR	2432491	Argument	tmp2		2429668	2					
ANR	2432492	Identifier	tmp2		2429668	0					
ANR	2432493	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	907:16:17586:17609	2429668	15	True				
ANR	2432494	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2432495	Callee	tcg_temp_free_i32		2429668	0					
ANR	2432496	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2432497	ArgumentList	tmp2		2429668	1					
ANR	2432498	Argument	tmp2		2429668	0					
ANR	2432499	Identifier	tmp2		2429668	0					
ANR	2432500	IfStatement	if ( rs != 15 )		2429668	16					
ANR	2432501	Condition	rs != 15	909:20:17632:17639	2429668	0	True				
ANR	2432502	EqualityExpression	rs != 15		2429668	0		!=			
ANR	2432503	Identifier	rs		2429668	0					
ANR	2432504	PrimaryExpression	15		2429668	1					
ANR	2432505	CompoundStatement		909:18:17579:17579	2429668	1					
ANR	2432506	ExpressionStatement	"tmp2 = load_reg ( s , rs )"	913:20:17684:17706	2429668	0	True				
ANR	2432507	AssignmentExpression	"tmp2 = load_reg ( s , rs )"		2429668	0		=			
ANR	2432508	Identifier	tmp2		2429668	0					
ANR	2432509	CallExpression	"load_reg ( s , rs )"		2429668	1					
ANR	2432510	Callee	load_reg		2429668	0					
ANR	2432511	Identifier	load_reg		2429668	0					
ANR	2432512	ArgumentList	s		2429668	1					
ANR	2432513	Argument	s		2429668	0					
ANR	2432514	Identifier	s		2429668	0					
ANR	2432515	Argument	rs		2429668	1					
ANR	2432516	Identifier	rs		2429668	0					
ANR	2432517	ExpressionStatement	"gen_helper_add_setq ( tmp , tmp , tmp2 )"	915:20:17729:17764	2429668	1	True				
ANR	2432518	CallExpression	"gen_helper_add_setq ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2432519	Callee	gen_helper_add_setq		2429668	0					
ANR	2432520	Identifier	gen_helper_add_setq		2429668	0					
ANR	2432521	ArgumentList	tmp		2429668	1					
ANR	2432522	Argument	tmp		2429668	0					
ANR	2432523	Identifier	tmp		2429668	0					
ANR	2432524	Argument	tmp		2429668	1					
ANR	2432525	Identifier	tmp		2429668	0					
ANR	2432526	Argument	tmp2		2429668	2					
ANR	2432527	Identifier	tmp2		2429668	0					
ANR	2432528	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	917:20:17787:17810	2429668	2	True				
ANR	2432529	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2432530	Callee	tcg_temp_free_i32		2429668	0					
ANR	2432531	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2432532	ArgumentList	tmp2		2429668	1					
ANR	2432533	Argument	tmp2		2429668	0					
ANR	2432534	Identifier	tmp2		2429668	0					
ANR	2432535	BreakStatement	break ;	921:16:17850:17855	2429668	17	True				
ANR	2432536	Label	case 3 :	923:12:17870:17876	2429668	18	True				
ANR	2432537	IfStatement	if ( op )		2429668	19					
ANR	2432538	Condition	op	925:20:17922:17923	2429668	0	True				
ANR	2432539	Identifier	op		2429668	0					
ANR	2432540	ExpressionStatement	"tcg_gen_sari_i32 ( tmp2 , tmp2 , 16 )"	927:20:17947:17979	2429668	1	True				
ANR	2432541	CallExpression	"tcg_gen_sari_i32 ( tmp2 , tmp2 , 16 )"		2429668	0					
ANR	2432542	Callee	tcg_gen_sari_i32		2429668	0					
ANR	2432543	Identifier	tcg_gen_sari_i32		2429668	0					
ANR	2432544	ArgumentList	tmp2		2429668	1					
ANR	2432545	Argument	tmp2		2429668	0					
ANR	2432546	Identifier	tmp2		2429668	0					
ANR	2432547	Argument	tmp2		2429668	1					
ANR	2432548	Identifier	tmp2		2429668	0					
ANR	2432549	Argument	16		2429668	2					
ANR	2432550	PrimaryExpression	16		2429668	0					
ANR	2432551	ElseStatement	else		2429668	0					
ANR	2432552	ExpressionStatement	gen_sxth ( tmp2 )	931:20:18024:18038	2429668	0	True				
ANR	2432553	CallExpression	gen_sxth ( tmp2 )		2429668	0					
ANR	2432554	Callee	gen_sxth		2429668	0					
ANR	2432555	Identifier	gen_sxth		2429668	0					
ANR	2432556	ArgumentList	tmp2		2429668	1					
ANR	2432557	Argument	tmp2		2429668	0					
ANR	2432558	Identifier	tmp2		2429668	0					
ANR	2432559	ExpressionStatement	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"	933:16:18057:18092	2429668	20	True				
ANR	2432560	AssignmentExpression	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"		2429668	0		=			
ANR	2432561	Identifier	tmp64		2429668	0					
ANR	2432562	CallExpression	"gen_muls_i64_i32 ( tmp , tmp2 )"		2429668	1					
ANR	2432563	Callee	gen_muls_i64_i32		2429668	0					
ANR	2432564	Identifier	gen_muls_i64_i32		2429668	0					
ANR	2432565	ArgumentList	tmp		2429668	1					
ANR	2432566	Argument	tmp		2429668	0					
ANR	2432567	Identifier	tmp		2429668	0					
ANR	2432568	Argument	tmp2		2429668	1					
ANR	2432569	Identifier	tmp2		2429668	0					
ANR	2432570	ExpressionStatement	"tcg_gen_shri_i64 ( tmp64 , tmp64 , 16 )"	935:16:18111:18145	2429668	21	True				
ANR	2432571	CallExpression	"tcg_gen_shri_i64 ( tmp64 , tmp64 , 16 )"		2429668	0					
ANR	2432572	Callee	tcg_gen_shri_i64		2429668	0					
ANR	2432573	Identifier	tcg_gen_shri_i64		2429668	0					
ANR	2432574	ArgumentList	tmp64		2429668	1					
ANR	2432575	Argument	tmp64		2429668	0					
ANR	2432576	Identifier	tmp64		2429668	0					
ANR	2432577	Argument	tmp64		2429668	1					
ANR	2432578	Identifier	tmp64		2429668	0					
ANR	2432579	Argument	16		2429668	2					
ANR	2432580	PrimaryExpression	16		2429668	0					
ANR	2432581	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	937:16:18164:18188	2429668	22	True				
ANR	2432582	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2429668	0		=			
ANR	2432583	Identifier	tmp		2429668	0					
ANR	2432584	CallExpression	tcg_temp_new_i32 ( )		2429668	1					
ANR	2432585	Callee	tcg_temp_new_i32		2429668	0					
ANR	2432586	Identifier	tcg_temp_new_i32		2429668	0					
ANR	2432587	ArgumentList			2429668	1					
ANR	2432588	ExpressionStatement	"tcg_gen_trunc_i64_i32 ( tmp , tmp64 )"	939:16:18207:18240	2429668	23	True				
ANR	2432589	CallExpression	"tcg_gen_trunc_i64_i32 ( tmp , tmp64 )"		2429668	0					
ANR	2432590	Callee	tcg_gen_trunc_i64_i32		2429668	0					
ANR	2432591	Identifier	tcg_gen_trunc_i64_i32		2429668	0					
ANR	2432592	ArgumentList	tmp		2429668	1					
ANR	2432593	Argument	tmp		2429668	0					
ANR	2432594	Identifier	tmp		2429668	0					
ANR	2432595	Argument	tmp64		2429668	1					
ANR	2432596	Identifier	tmp64		2429668	0					
ANR	2432597	ExpressionStatement	tcg_temp_free_i64 ( tmp64 )	941:16:18259:18283	2429668	24	True				
ANR	2432598	CallExpression	tcg_temp_free_i64 ( tmp64 )		2429668	0					
ANR	2432599	Callee	tcg_temp_free_i64		2429668	0					
ANR	2432600	Identifier	tcg_temp_free_i64		2429668	0					
ANR	2432601	ArgumentList	tmp64		2429668	1					
ANR	2432602	Argument	tmp64		2429668	0					
ANR	2432603	Identifier	tmp64		2429668	0					
ANR	2432604	IfStatement	if ( rs != 15 )		2429668	25					
ANR	2432605	Condition	rs != 15	943:20:18306:18313	2429668	0	True				
ANR	2432606	EqualityExpression	rs != 15		2429668	0		!=			
ANR	2432607	Identifier	rs		2429668	0					
ANR	2432608	PrimaryExpression	15		2429668	1					
ANR	2432609	CompoundStatement		943:18:18253:18253	2429668	1					
ANR	2432610	ExpressionStatement	"tmp2 = load_reg ( s , rs )"	947:20:18358:18380	2429668	0	True				
ANR	2432611	AssignmentExpression	"tmp2 = load_reg ( s , rs )"		2429668	0		=			
ANR	2432612	Identifier	tmp2		2429668	0					
ANR	2432613	CallExpression	"load_reg ( s , rs )"		2429668	1					
ANR	2432614	Callee	load_reg		2429668	0					
ANR	2432615	Identifier	load_reg		2429668	0					
ANR	2432616	ArgumentList	s		2429668	1					
ANR	2432617	Argument	s		2429668	0					
ANR	2432618	Identifier	s		2429668	0					
ANR	2432619	Argument	rs		2429668	1					
ANR	2432620	Identifier	rs		2429668	0					
ANR	2432621	ExpressionStatement	"gen_helper_add_setq ( tmp , tmp , tmp2 )"	949:20:18403:18438	2429668	1	True				
ANR	2432622	CallExpression	"gen_helper_add_setq ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2432623	Callee	gen_helper_add_setq		2429668	0					
ANR	2432624	Identifier	gen_helper_add_setq		2429668	0					
ANR	2432625	ArgumentList	tmp		2429668	1					
ANR	2432626	Argument	tmp		2429668	0					
ANR	2432627	Identifier	tmp		2429668	0					
ANR	2432628	Argument	tmp		2429668	1					
ANR	2432629	Identifier	tmp		2429668	0					
ANR	2432630	Argument	tmp2		2429668	2					
ANR	2432631	Identifier	tmp2		2429668	0					
ANR	2432632	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	951:20:18461:18484	2429668	2	True				
ANR	2432633	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2432634	Callee	tcg_temp_free_i32		2429668	0					
ANR	2432635	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2432636	ArgumentList	tmp2		2429668	1					
ANR	2432637	Argument	tmp2		2429668	0					
ANR	2432638	Identifier	tmp2		2429668	0					
ANR	2432639	BreakStatement	break ;	955:16:18524:18529	2429668	26	True				
ANR	2432640	Label	case 5 :	957:12:18544:18550	2429668	27	True				
ANR	2432641	Label	case 6 :	957:20:18552:18558	2429668	28	True				
ANR	2432642	ExpressionStatement	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"	959:16:18622:18657	2429668	29	True				
ANR	2432643	AssignmentExpression	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"		2429668	0		=			
ANR	2432644	Identifier	tmp64		2429668	0					
ANR	2432645	CallExpression	"gen_muls_i64_i32 ( tmp , tmp2 )"		2429668	1					
ANR	2432646	Callee	gen_muls_i64_i32		2429668	0					
ANR	2432647	Identifier	gen_muls_i64_i32		2429668	0					
ANR	2432648	ArgumentList	tmp		2429668	1					
ANR	2432649	Argument	tmp		2429668	0					
ANR	2432650	Identifier	tmp		2429668	0					
ANR	2432651	Argument	tmp2		2429668	1					
ANR	2432652	Identifier	tmp2		2429668	0					
ANR	2432653	IfStatement	if ( rs != 15 )		2429668	30					
ANR	2432654	Condition	rs != 15	961:20:18680:18687	2429668	0	True				
ANR	2432655	EqualityExpression	rs != 15		2429668	0		!=			
ANR	2432656	Identifier	rs		2429668	0					
ANR	2432657	PrimaryExpression	15		2429668	1					
ANR	2432658	CompoundStatement		959:30:18608:18608	2429668	1					
ANR	2432659	ExpressionStatement	"tmp = load_reg ( s , rs )"	963:20:18713:18734	2429668	0	True				
ANR	2432660	AssignmentExpression	"tmp = load_reg ( s , rs )"		2429668	0		=			
ANR	2432661	Identifier	tmp		2429668	0					
ANR	2432662	CallExpression	"load_reg ( s , rs )"		2429668	1					
ANR	2432663	Callee	load_reg		2429668	0					
ANR	2432664	Identifier	load_reg		2429668	0					
ANR	2432665	ArgumentList	s		2429668	1					
ANR	2432666	Argument	s		2429668	0					
ANR	2432667	Identifier	s		2429668	0					
ANR	2432668	Argument	rs		2429668	1					
ANR	2432669	Identifier	rs		2429668	0					
ANR	2432670	IfStatement	if ( insn & ( 1 << 20 ) )		2429668	1					
ANR	2432671	Condition	insn & ( 1 << 20 )	965:24:18761:18776	2429668	0	True				
ANR	2432672	BitAndExpression	insn & ( 1 << 20 )		2429668	0		&			
ANR	2432673	Identifier	insn		2429668	0					
ANR	2432674	ShiftExpression	1 << 20		2429668	1		<<			
ANR	2432675	PrimaryExpression	1		2429668	0					
ANR	2432676	PrimaryExpression	20		2429668	1					
ANR	2432677	CompoundStatement		963:42:18697:18697	2429668	1					
ANR	2432678	ExpressionStatement	"tmp64 = gen_addq_msw ( tmp64 , tmp )"	967:24:18806:18838	2429668	0	True				
ANR	2432679	AssignmentExpression	"tmp64 = gen_addq_msw ( tmp64 , tmp )"		2429668	0		=			
ANR	2432680	Identifier	tmp64		2429668	0					
ANR	2432681	CallExpression	"gen_addq_msw ( tmp64 , tmp )"		2429668	1					
ANR	2432682	Callee	gen_addq_msw		2429668	0					
ANR	2432683	Identifier	gen_addq_msw		2429668	0					
ANR	2432684	ArgumentList	tmp64		2429668	1					
ANR	2432685	Argument	tmp64		2429668	0					
ANR	2432686	Identifier	tmp64		2429668	0					
ANR	2432687	Argument	tmp		2429668	1					
ANR	2432688	Identifier	tmp		2429668	0					
ANR	2432689	ElseStatement	else		2429668	0					
ANR	2432690	CompoundStatement		967:27:18786:18786	2429668	0					
ANR	2432691	ExpressionStatement	"tmp64 = gen_subq_msw ( tmp64 , tmp )"	971:24:18895:18927	2429668	0	True				
ANR	2432692	AssignmentExpression	"tmp64 = gen_subq_msw ( tmp64 , tmp )"		2429668	0		=			
ANR	2432693	Identifier	tmp64		2429668	0					
ANR	2432694	CallExpression	"gen_subq_msw ( tmp64 , tmp )"		2429668	1					
ANR	2432695	Callee	gen_subq_msw		2429668	0					
ANR	2432696	Identifier	gen_subq_msw		2429668	0					
ANR	2432697	ArgumentList	tmp64		2429668	1					
ANR	2432698	Argument	tmp64		2429668	0					
ANR	2432699	Identifier	tmp64		2429668	0					
ANR	2432700	Argument	tmp		2429668	1					
ANR	2432701	Identifier	tmp		2429668	0					
ANR	2432702	IfStatement	if ( insn & ( 1 << 4 ) )		2429668	31					
ANR	2432703	Condition	insn & ( 1 << 4 )	977:20:18992:19006	2429668	0	True				
ANR	2432704	BitAndExpression	insn & ( 1 << 4 )		2429668	0		&			
ANR	2432705	Identifier	insn		2429668	0					
ANR	2432706	ShiftExpression	1 << 4		2429668	1		<<			
ANR	2432707	PrimaryExpression	1		2429668	0					
ANR	2432708	PrimaryExpression	4		2429668	1					
ANR	2432709	CompoundStatement		975:37:18927:18927	2429668	1					
ANR	2432710	ExpressionStatement	"tcg_gen_addi_i64 ( tmp64 , tmp64 , 0x80000000u )"	979:20:19032:19075	2429668	0	True				
ANR	2432711	CallExpression	"tcg_gen_addi_i64 ( tmp64 , tmp64 , 0x80000000u )"		2429668	0					
ANR	2432712	Callee	tcg_gen_addi_i64		2429668	0					
ANR	2432713	Identifier	tcg_gen_addi_i64		2429668	0					
ANR	2432714	ArgumentList	tmp64		2429668	1					
ANR	2432715	Argument	tmp64		2429668	0					
ANR	2432716	Identifier	tmp64		2429668	0					
ANR	2432717	Argument	tmp64		2429668	1					
ANR	2432718	Identifier	tmp64		2429668	0					
ANR	2432719	Argument	0x80000000u		2429668	2					
ANR	2432720	PrimaryExpression	0x80000000u		2429668	0					
ANR	2432721	ExpressionStatement	"tcg_gen_shri_i64 ( tmp64 , tmp64 , 32 )"	983:16:19113:19147	2429668	32	True				
ANR	2432722	CallExpression	"tcg_gen_shri_i64 ( tmp64 , tmp64 , 32 )"		2429668	0					
ANR	2432723	Callee	tcg_gen_shri_i64		2429668	0					
ANR	2432724	Identifier	tcg_gen_shri_i64		2429668	0					
ANR	2432725	ArgumentList	tmp64		2429668	1					
ANR	2432726	Argument	tmp64		2429668	0					
ANR	2432727	Identifier	tmp64		2429668	0					
ANR	2432728	Argument	tmp64		2429668	1					
ANR	2432729	Identifier	tmp64		2429668	0					
ANR	2432730	Argument	32		2429668	2					
ANR	2432731	PrimaryExpression	32		2429668	0					
ANR	2432732	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	985:16:19166:19190	2429668	33	True				
ANR	2432733	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2429668	0		=			
ANR	2432734	Identifier	tmp		2429668	0					
ANR	2432735	CallExpression	tcg_temp_new_i32 ( )		2429668	1					
ANR	2432736	Callee	tcg_temp_new_i32		2429668	0					
ANR	2432737	Identifier	tcg_temp_new_i32		2429668	0					
ANR	2432738	ArgumentList			2429668	1					
ANR	2432739	ExpressionStatement	"tcg_gen_trunc_i64_i32 ( tmp , tmp64 )"	987:16:19209:19242	2429668	34	True				
ANR	2432740	CallExpression	"tcg_gen_trunc_i64_i32 ( tmp , tmp64 )"		2429668	0					
ANR	2432741	Callee	tcg_gen_trunc_i64_i32		2429668	0					
ANR	2432742	Identifier	tcg_gen_trunc_i64_i32		2429668	0					
ANR	2432743	ArgumentList	tmp		2429668	1					
ANR	2432744	Argument	tmp		2429668	0					
ANR	2432745	Identifier	tmp		2429668	0					
ANR	2432746	Argument	tmp64		2429668	1					
ANR	2432747	Identifier	tmp64		2429668	0					
ANR	2432748	ExpressionStatement	tcg_temp_free_i64 ( tmp64 )	989:16:19261:19285	2429668	35	True				
ANR	2432749	CallExpression	tcg_temp_free_i64 ( tmp64 )		2429668	0					
ANR	2432750	Callee	tcg_temp_free_i64		2429668	0					
ANR	2432751	Identifier	tcg_temp_free_i64		2429668	0					
ANR	2432752	ArgumentList	tmp64		2429668	1					
ANR	2432753	Argument	tmp64		2429668	0					
ANR	2432754	Identifier	tmp64		2429668	0					
ANR	2432755	BreakStatement	break ;	991:16:19304:19309	2429668	36	True				
ANR	2432756	Label	case 7 :	993:12:19324:19330	2429668	37	True				
ANR	2432757	ExpressionStatement	"gen_helper_usad8 ( tmp , tmp , tmp2 )"	995:16:19394:19426	2429668	38	True				
ANR	2432758	CallExpression	"gen_helper_usad8 ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2432759	Callee	gen_helper_usad8		2429668	0					
ANR	2432760	Identifier	gen_helper_usad8		2429668	0					
ANR	2432761	ArgumentList	tmp		2429668	1					
ANR	2432762	Argument	tmp		2429668	0					
ANR	2432763	Identifier	tmp		2429668	0					
ANR	2432764	Argument	tmp		2429668	1					
ANR	2432765	Identifier	tmp		2429668	0					
ANR	2432766	Argument	tmp2		2429668	2					
ANR	2432767	Identifier	tmp2		2429668	0					
ANR	2432768	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	997:16:19445:19468	2429668	39	True				
ANR	2432769	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2432770	Callee	tcg_temp_free_i32		2429668	0					
ANR	2432771	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2432772	ArgumentList	tmp2		2429668	1					
ANR	2432773	Argument	tmp2		2429668	0					
ANR	2432774	Identifier	tmp2		2429668	0					
ANR	2432775	IfStatement	if ( rs != 15 )		2429668	40					
ANR	2432776	Condition	rs != 15	999:20:19491:19498	2429668	0	True				
ANR	2432777	EqualityExpression	rs != 15		2429668	0		!=			
ANR	2432778	Identifier	rs		2429668	0					
ANR	2432779	PrimaryExpression	15		2429668	1					
ANR	2432780	CompoundStatement		997:30:19419:19419	2429668	1					
ANR	2432781	ExpressionStatement	"tmp2 = load_reg ( s , rs )"	1001:20:19524:19546	2429668	0	True				
ANR	2432782	AssignmentExpression	"tmp2 = load_reg ( s , rs )"		2429668	0		=			
ANR	2432783	Identifier	tmp2		2429668	0					
ANR	2432784	CallExpression	"load_reg ( s , rs )"		2429668	1					
ANR	2432785	Callee	load_reg		2429668	0					
ANR	2432786	Identifier	load_reg		2429668	0					
ANR	2432787	ArgumentList	s		2429668	1					
ANR	2432788	Argument	s		2429668	0					
ANR	2432789	Identifier	s		2429668	0					
ANR	2432790	Argument	rs		2429668	1					
ANR	2432791	Identifier	rs		2429668	0					
ANR	2432792	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	1003:20:19569:19600	2429668	1	True				
ANR	2432793	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2432794	Callee	tcg_gen_add_i32		2429668	0					
ANR	2432795	Identifier	tcg_gen_add_i32		2429668	0					
ANR	2432796	ArgumentList	tmp		2429668	1					
ANR	2432797	Argument	tmp		2429668	0					
ANR	2432798	Identifier	tmp		2429668	0					
ANR	2432799	Argument	tmp		2429668	1					
ANR	2432800	Identifier	tmp		2429668	0					
ANR	2432801	Argument	tmp2		2429668	2					
ANR	2432802	Identifier	tmp2		2429668	0					
ANR	2432803	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1005:20:19623:19646	2429668	2	True				
ANR	2432804	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2432805	Callee	tcg_temp_free_i32		2429668	0					
ANR	2432806	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2432807	ArgumentList	tmp2		2429668	1					
ANR	2432808	Argument	tmp2		2429668	0					
ANR	2432809	Identifier	tmp2		2429668	0					
ANR	2432810	BreakStatement	break ;	1009:16:19684:19689	2429668	41	True				
ANR	2432811	ExpressionStatement	"store_reg ( s , rd , tmp )"	1013:12:19719:19740	2429668	40	True				
ANR	2432812	CallExpression	"store_reg ( s , rd , tmp )"		2429668	0					
ANR	2432813	Callee	store_reg		2429668	0					
ANR	2432814	Identifier	store_reg		2429668	0					
ANR	2432815	ArgumentList	s		2429668	1					
ANR	2432816	Argument	s		2429668	0					
ANR	2432817	Identifier	s		2429668	0					
ANR	2432818	Argument	rd		2429668	1					
ANR	2432819	Identifier	rd		2429668	0					
ANR	2432820	Argument	tmp		2429668	2					
ANR	2432821	Identifier	tmp		2429668	0					
ANR	2432822	BreakStatement	break ;	1015:12:19755:19760	2429668	41	True				
ANR	2432823	Label	case 6 :	1017:8:19771:19777	2429668	42	True				
ANR	2432824	Label	case 7 :	1017:16:19779:19785	2429668	43	True				
ANR	2432825	ExpressionStatement	op = ( ( insn >> 4 ) & 0xf ) | ( ( insn >> 16 ) & 0x70 )	1019:12:19832:19880	2429668	44	True				
ANR	2432826	AssignmentExpression	op = ( ( insn >> 4 ) & 0xf ) | ( ( insn >> 16 ) & 0x70 )		2429668	0		=			
ANR	2432827	Identifier	op		2429668	0					
ANR	2432828	InclusiveOrExpression	( ( insn >> 4 ) & 0xf ) | ( ( insn >> 16 ) & 0x70 )		2429668	1		|			
ANR	2432829	BitAndExpression	( insn >> 4 ) & 0xf		2429668	0		&			
ANR	2432830	ShiftExpression	insn >> 4		2429668	0		>>			
ANR	2432831	Identifier	insn		2429668	0					
ANR	2432832	PrimaryExpression	4		2429668	1					
ANR	2432833	PrimaryExpression	0xf		2429668	1					
ANR	2432834	BitAndExpression	( insn >> 16 ) & 0x70		2429668	1		&			
ANR	2432835	ShiftExpression	insn >> 16		2429668	0		>>			
ANR	2432836	Identifier	insn		2429668	0					
ANR	2432837	PrimaryExpression	16		2429668	1					
ANR	2432838	PrimaryExpression	0x70		2429668	1					
ANR	2432839	ExpressionStatement	"tmp = load_reg ( s , rn )"	1021:12:19895:19916	2429668	45	True				
ANR	2432840	AssignmentExpression	"tmp = load_reg ( s , rn )"		2429668	0		=			
ANR	2432841	Identifier	tmp		2429668	0					
ANR	2432842	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2432843	Callee	load_reg		2429668	0					
ANR	2432844	Identifier	load_reg		2429668	0					
ANR	2432845	ArgumentList	s		2429668	1					
ANR	2432846	Argument	s		2429668	0					
ANR	2432847	Identifier	s		2429668	0					
ANR	2432848	Argument	rn		2429668	1					
ANR	2432849	Identifier	rn		2429668	0					
ANR	2432850	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	1023:12:19931:19953	2429668	46	True				
ANR	2432851	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2429668	0		=			
ANR	2432852	Identifier	tmp2		2429668	0					
ANR	2432853	CallExpression	"load_reg ( s , rm )"		2429668	1					
ANR	2432854	Callee	load_reg		2429668	0					
ANR	2432855	Identifier	load_reg		2429668	0					
ANR	2432856	ArgumentList	s		2429668	1					
ANR	2432857	Argument	s		2429668	0					
ANR	2432858	Identifier	s		2429668	0					
ANR	2432859	Argument	rm		2429668	1					
ANR	2432860	Identifier	rm		2429668	0					
ANR	2432861	IfStatement	if ( ( op & 0x50 ) == 0x10 )		2429668	47					
ANR	2432862	Condition	( op & 0x50 ) == 0x10	1025:16:19972:19990	2429668	0	True				
ANR	2432863	EqualityExpression	( op & 0x50 ) == 0x10		2429668	0		==			
ANR	2432864	BitAndExpression	op & 0x50		2429668	0		&			
ANR	2432865	Identifier	op		2429668	0					
ANR	2432866	PrimaryExpression	0x50		2429668	1					
ANR	2432867	PrimaryExpression	0x10		2429668	1					
ANR	2432868	CompoundStatement		1023:37:19911:19911	2429668	1					
ANR	2432869	IfStatement	"if ( ! arm_feature ( env , ARM_FEATURE_DIV ) )"		2429668	0					
ANR	2432870	Condition	"! arm_feature ( env , ARM_FEATURE_DIV )"	1029:20:20050:20083	2429668	0	True				
ANR	2432871	UnaryOperationExpression	"! arm_feature ( env , ARM_FEATURE_DIV )"		2429668	0					
ANR	2432872	UnaryOperator	!		2429668	0					
ANR	2432873	CallExpression	"arm_feature ( env , ARM_FEATURE_DIV )"		2429668	1					
ANR	2432874	Callee	arm_feature		2429668	0					
ANR	2432875	Identifier	arm_feature		2429668	0					
ANR	2432876	ArgumentList	env		2429668	1					
ANR	2432877	Argument	env		2429668	0					
ANR	2432878	Identifier	env		2429668	0					
ANR	2432879	Argument	ARM_FEATURE_DIV		2429668	1					
ANR	2432880	Identifier	ARM_FEATURE_DIV		2429668	0					
ANR	2432881	GotoStatement	goto illegal_op ;	1031:20:20107:20122	2429668	1	True				
ANR	2432882	Identifier	illegal_op		2429668	0					
ANR	2432883	IfStatement	if ( op & 0x20 )		2429668	1					
ANR	2432884	Condition	op & 0x20	1033:20:20145:20153	2429668	0	True				
ANR	2432885	BitAndExpression	op & 0x20		2429668	0		&			
ANR	2432886	Identifier	op		2429668	0					
ANR	2432887	PrimaryExpression	0x20		2429668	1					
ANR	2432888	ExpressionStatement	"gen_helper_udiv ( tmp , tmp , tmp2 )"	1035:20:20177:20208	2429668	1	True				
ANR	2432889	CallExpression	"gen_helper_udiv ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2432890	Callee	gen_helper_udiv		2429668	0					
ANR	2432891	Identifier	gen_helper_udiv		2429668	0					
ANR	2432892	ArgumentList	tmp		2429668	1					
ANR	2432893	Argument	tmp		2429668	0					
ANR	2432894	Identifier	tmp		2429668	0					
ANR	2432895	Argument	tmp		2429668	1					
ANR	2432896	Identifier	tmp		2429668	0					
ANR	2432897	Argument	tmp2		2429668	2					
ANR	2432898	Identifier	tmp2		2429668	0					
ANR	2432899	ElseStatement	else		2429668	0					
ANR	2432900	ExpressionStatement	"gen_helper_sdiv ( tmp , tmp , tmp2 )"	1039:20:20253:20284	2429668	0	True				
ANR	2432901	CallExpression	"gen_helper_sdiv ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2432902	Callee	gen_helper_sdiv		2429668	0					
ANR	2432903	Identifier	gen_helper_sdiv		2429668	0					
ANR	2432904	ArgumentList	tmp		2429668	1					
ANR	2432905	Argument	tmp		2429668	0					
ANR	2432906	Identifier	tmp		2429668	0					
ANR	2432907	Argument	tmp		2429668	1					
ANR	2432908	Identifier	tmp		2429668	0					
ANR	2432909	Argument	tmp2		2429668	2					
ANR	2432910	Identifier	tmp2		2429668	0					
ANR	2432911	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1041:16:20303:20326	2429668	2	True				
ANR	2432912	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2432913	Callee	tcg_temp_free_i32		2429668	0					
ANR	2432914	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2432915	ArgumentList	tmp2		2429668	1					
ANR	2432916	Argument	tmp2		2429668	0					
ANR	2432917	Identifier	tmp2		2429668	0					
ANR	2432918	ExpressionStatement	"store_reg ( s , rd , tmp )"	1043:16:20345:20366	2429668	3	True				
ANR	2432919	CallExpression	"store_reg ( s , rd , tmp )"		2429668	0					
ANR	2432920	Callee	store_reg		2429668	0					
ANR	2432921	Identifier	store_reg		2429668	0					
ANR	2432922	ArgumentList	s		2429668	1					
ANR	2432923	Argument	s		2429668	0					
ANR	2432924	Identifier	s		2429668	0					
ANR	2432925	Argument	rd		2429668	1					
ANR	2432926	Identifier	rd		2429668	0					
ANR	2432927	Argument	tmp		2429668	2					
ANR	2432928	Identifier	tmp		2429668	0					
ANR	2432929	ElseStatement	else		2429668	0					
ANR	2432930	IfStatement	if ( ( op & 0xe ) == 0xc )		2429668	0					
ANR	2432931	Condition	( op & 0xe ) == 0xc	1045:23:20392:20408	2429668	0	True				
ANR	2432932	EqualityExpression	( op & 0xe ) == 0xc		2429668	0		==			
ANR	2432933	BitAndExpression	op & 0xe		2429668	0		&			
ANR	2432934	Identifier	op		2429668	0					
ANR	2432935	PrimaryExpression	0xe		2429668	1					
ANR	2432936	PrimaryExpression	0xc		2429668	1					
ANR	2432937	CompoundStatement		1043:42:20329:20329	2429668	1					
ANR	2432938	IfStatement	if ( op & 1 )		2429668	0					
ANR	2432939	Condition	op & 1	1049:20:20489:20494	2429668	0	True				
ANR	2432940	BitAndExpression	op & 1		2429668	0		&			
ANR	2432941	Identifier	op		2429668	0					
ANR	2432942	PrimaryExpression	1		2429668	1					
ANR	2432943	ExpressionStatement	gen_swap_half ( tmp2 )	1051:20:20518:20537	2429668	1	True				
ANR	2432944	CallExpression	gen_swap_half ( tmp2 )		2429668	0					
ANR	2432945	Callee	gen_swap_half		2429668	0					
ANR	2432946	Identifier	gen_swap_half		2429668	0					
ANR	2432947	ArgumentList	tmp2		2429668	1					
ANR	2432948	Argument	tmp2		2429668	0					
ANR	2432949	Identifier	tmp2		2429668	0					
ANR	2432950	ExpressionStatement	"gen_smul_dual ( tmp , tmp2 )"	1053:16:20556:20580	2429668	1	True				
ANR	2432951	CallExpression	"gen_smul_dual ( tmp , tmp2 )"		2429668	0					
ANR	2432952	Callee	gen_smul_dual		2429668	0					
ANR	2432953	Identifier	gen_smul_dual		2429668	0					
ANR	2432954	ArgumentList	tmp		2429668	1					
ANR	2432955	Argument	tmp		2429668	0					
ANR	2432956	Identifier	tmp		2429668	0					
ANR	2432957	Argument	tmp2		2429668	1					
ANR	2432958	Identifier	tmp2		2429668	0					
ANR	2432959	IfStatement	if ( op & 0x10 )		2429668	2					
ANR	2432960	Condition	op & 0x10	1055:20:20603:20611	2429668	0	True				
ANR	2432961	BitAndExpression	op & 0x10		2429668	0		&			
ANR	2432962	Identifier	op		2429668	0					
ANR	2432963	PrimaryExpression	0x10		2429668	1					
ANR	2432964	CompoundStatement		1053:31:20532:20532	2429668	1					
ANR	2432965	ExpressionStatement	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"	1057:20:20637:20668	2429668	0	True				
ANR	2432966	CallExpression	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2432967	Callee	tcg_gen_sub_i32		2429668	0					
ANR	2432968	Identifier	tcg_gen_sub_i32		2429668	0					
ANR	2432969	ArgumentList	tmp		2429668	1					
ANR	2432970	Argument	tmp		2429668	0					
ANR	2432971	Identifier	tmp		2429668	0					
ANR	2432972	Argument	tmp		2429668	1					
ANR	2432973	Identifier	tmp		2429668	0					
ANR	2432974	Argument	tmp2		2429668	2					
ANR	2432975	Identifier	tmp2		2429668	0					
ANR	2432976	ElseStatement	else		2429668	0					
ANR	2432977	CompoundStatement		1057:23:20612:20612	2429668	0					
ANR	2432978	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	1061:20:20717:20748	2429668	0	True				
ANR	2432979	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2432980	Callee	tcg_gen_add_i32		2429668	0					
ANR	2432981	Identifier	tcg_gen_add_i32		2429668	0					
ANR	2432982	ArgumentList	tmp		2429668	1					
ANR	2432983	Argument	tmp		2429668	0					
ANR	2432984	Identifier	tmp		2429668	0					
ANR	2432985	Argument	tmp		2429668	1					
ANR	2432986	Identifier	tmp		2429668	0					
ANR	2432987	Argument	tmp2		2429668	2					
ANR	2432988	Identifier	tmp2		2429668	0					
ANR	2432989	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1065:16:20786:20809	2429668	3	True				
ANR	2432990	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2432991	Callee	tcg_temp_free_i32		2429668	0					
ANR	2432992	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2432993	ArgumentList	tmp2		2429668	1					
ANR	2432994	Argument	tmp2		2429668	0					
ANR	2432995	Identifier	tmp2		2429668	0					
ANR	2432996	ExpressionStatement	tmp64 = tcg_temp_new_i64 ( )	1069:16:20858:20884	2429668	4	True				
ANR	2432997	AssignmentExpression	tmp64 = tcg_temp_new_i64 ( )		2429668	0		=			
ANR	2432998	Identifier	tmp64		2429668	0					
ANR	2432999	CallExpression	tcg_temp_new_i64 ( )		2429668	1					
ANR	2433000	Callee	tcg_temp_new_i64		2429668	0					
ANR	2433001	Identifier	tcg_temp_new_i64		2429668	0					
ANR	2433002	ArgumentList			2429668	1					
ANR	2433003	ExpressionStatement	"tcg_gen_ext_i32_i64 ( tmp64 , tmp )"	1071:16:20903:20934	2429668	5	True				
ANR	2433004	CallExpression	"tcg_gen_ext_i32_i64 ( tmp64 , tmp )"		2429668	0					
ANR	2433005	Callee	tcg_gen_ext_i32_i64		2429668	0					
ANR	2433006	Identifier	tcg_gen_ext_i32_i64		2429668	0					
ANR	2433007	ArgumentList	tmp64		2429668	1					
ANR	2433008	Argument	tmp64		2429668	0					
ANR	2433009	Identifier	tmp64		2429668	0					
ANR	2433010	Argument	tmp		2429668	1					
ANR	2433011	Identifier	tmp		2429668	0					
ANR	2433012	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1073:16:20953:20975	2429668	6	True				
ANR	2433013	CallExpression	tcg_temp_free_i32 ( tmp )		2429668	0					
ANR	2433014	Callee	tcg_temp_free_i32		2429668	0					
ANR	2433015	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2433016	ArgumentList	tmp		2429668	1					
ANR	2433017	Argument	tmp		2429668	0					
ANR	2433018	Identifier	tmp		2429668	0					
ANR	2433019	ExpressionStatement	"gen_addq ( s , tmp64 , rs , rd )"	1075:16:20994:21020	2429668	7	True				
ANR	2433020	CallExpression	"gen_addq ( s , tmp64 , rs , rd )"		2429668	0					
ANR	2433021	Callee	gen_addq		2429668	0					
ANR	2433022	Identifier	gen_addq		2429668	0					
ANR	2433023	ArgumentList	s		2429668	1					
ANR	2433024	Argument	s		2429668	0					
ANR	2433025	Identifier	s		2429668	0					
ANR	2433026	Argument	tmp64		2429668	1					
ANR	2433027	Identifier	tmp64		2429668	0					
ANR	2433028	Argument	rs		2429668	2					
ANR	2433029	Identifier	rs		2429668	0					
ANR	2433030	Argument	rd		2429668	3					
ANR	2433031	Identifier	rd		2429668	0					
ANR	2433032	ExpressionStatement	"gen_storeq_reg ( s , rs , rd , tmp64 )"	1077:16:21039:21071	2429668	8	True				
ANR	2433033	CallExpression	"gen_storeq_reg ( s , rs , rd , tmp64 )"		2429668	0					
ANR	2433034	Callee	gen_storeq_reg		2429668	0					
ANR	2433035	Identifier	gen_storeq_reg		2429668	0					
ANR	2433036	ArgumentList	s		2429668	1					
ANR	2433037	Argument	s		2429668	0					
ANR	2433038	Identifier	s		2429668	0					
ANR	2433039	Argument	rs		2429668	1					
ANR	2433040	Identifier	rs		2429668	0					
ANR	2433041	Argument	rd		2429668	2					
ANR	2433042	Identifier	rd		2429668	0					
ANR	2433043	Argument	tmp64		2429668	3					
ANR	2433044	Identifier	tmp64		2429668	0					
ANR	2433045	ExpressionStatement	tcg_temp_free_i64 ( tmp64 )	1079:16:21090:21114	2429668	9	True				
ANR	2433046	CallExpression	tcg_temp_free_i64 ( tmp64 )		2429668	0					
ANR	2433047	Callee	tcg_temp_free_i64		2429668	0					
ANR	2433048	Identifier	tcg_temp_free_i64		2429668	0					
ANR	2433049	ArgumentList	tmp64		2429668	1					
ANR	2433050	Argument	tmp64		2429668	0					
ANR	2433051	Identifier	tmp64		2429668	0					
ANR	2433052	ElseStatement	else		2429668	0					
ANR	2433053	CompoundStatement		1079:19:21054:21054	2429668	0					
ANR	2433054	IfStatement	if ( op & 0x20 )		2429668	0					
ANR	2433055	Condition	op & 0x20	1083:20:21159:21167	2429668	0	True				
ANR	2433056	BitAndExpression	op & 0x20		2429668	0		&			
ANR	2433057	Identifier	op		2429668	0					
ANR	2433058	PrimaryExpression	0x20		2429668	1					
ANR	2433059	CompoundStatement		1081:31:21088:21088	2429668	1					
ANR	2433060	ExpressionStatement	"tmp64 = gen_mulu_i64_i32 ( tmp , tmp2 )"	1087:20:21246:21281	2429668	0	True				
ANR	2433061	AssignmentExpression	"tmp64 = gen_mulu_i64_i32 ( tmp , tmp2 )"		2429668	0		=			
ANR	2433062	Identifier	tmp64		2429668	0					
ANR	2433063	CallExpression	"gen_mulu_i64_i32 ( tmp , tmp2 )"		2429668	1					
ANR	2433064	Callee	gen_mulu_i64_i32		2429668	0					
ANR	2433065	Identifier	gen_mulu_i64_i32		2429668	0					
ANR	2433066	ArgumentList	tmp		2429668	1					
ANR	2433067	Argument	tmp		2429668	0					
ANR	2433068	Identifier	tmp		2429668	0					
ANR	2433069	Argument	tmp2		2429668	1					
ANR	2433070	Identifier	tmp2		2429668	0					
ANR	2433071	ElseStatement	else		2429668	0					
ANR	2433072	CompoundStatement		1087:23:21225:21225	2429668	0					
ANR	2433073	IfStatement	if ( op & 8 )		2429668	0					
ANR	2433074	Condition	op & 8	1091:24:21334:21339	2429668	0	True				
ANR	2433075	BitAndExpression	op & 8		2429668	0		&			
ANR	2433076	Identifier	op		2429668	0					
ANR	2433077	PrimaryExpression	8		2429668	1					
ANR	2433078	CompoundStatement		1089:32:21260:21260	2429668	1					
ANR	2433079	ExpressionStatement	"gen_mulxy ( tmp , tmp2 , op & 2 , op & 1 )"	1095:24:21408:21444	2429668	0	True				
ANR	2433080	CallExpression	"gen_mulxy ( tmp , tmp2 , op & 2 , op & 1 )"		2429668	0					
ANR	2433081	Callee	gen_mulxy		2429668	0					
ANR	2433082	Identifier	gen_mulxy		2429668	0					
ANR	2433083	ArgumentList	tmp		2429668	1					
ANR	2433084	Argument	tmp		2429668	0					
ANR	2433085	Identifier	tmp		2429668	0					
ANR	2433086	Argument	tmp2		2429668	1					
ANR	2433087	Identifier	tmp2		2429668	0					
ANR	2433088	Argument	op & 2		2429668	2					
ANR	2433089	BitAndExpression	op & 2		2429668	0		&			
ANR	2433090	Identifier	op		2429668	0					
ANR	2433091	PrimaryExpression	2		2429668	1					
ANR	2433092	Argument	op & 1		2429668	3					
ANR	2433093	BitAndExpression	op & 1		2429668	0		&			
ANR	2433094	Identifier	op		2429668	0					
ANR	2433095	PrimaryExpression	1		2429668	1					
ANR	2433096	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1097:24:21471:21494	2429668	1	True				
ANR	2433097	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2433098	Callee	tcg_temp_free_i32		2429668	0					
ANR	2433099	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2433100	ArgumentList	tmp2		2429668	1					
ANR	2433101	Argument	tmp2		2429668	0					
ANR	2433102	Identifier	tmp2		2429668	0					
ANR	2433103	ExpressionStatement	tmp64 = tcg_temp_new_i64 ( )	1099:24:21521:21547	2429668	2	True				
ANR	2433104	AssignmentExpression	tmp64 = tcg_temp_new_i64 ( )		2429668	0		=			
ANR	2433105	Identifier	tmp64		2429668	0					
ANR	2433106	CallExpression	tcg_temp_new_i64 ( )		2429668	1					
ANR	2433107	Callee	tcg_temp_new_i64		2429668	0					
ANR	2433108	Identifier	tcg_temp_new_i64		2429668	0					
ANR	2433109	ArgumentList			2429668	1					
ANR	2433110	ExpressionStatement	"tcg_gen_ext_i32_i64 ( tmp64 , tmp )"	1101:24:21574:21605	2429668	3	True				
ANR	2433111	CallExpression	"tcg_gen_ext_i32_i64 ( tmp64 , tmp )"		2429668	0					
ANR	2433112	Callee	tcg_gen_ext_i32_i64		2429668	0					
ANR	2433113	Identifier	tcg_gen_ext_i32_i64		2429668	0					
ANR	2433114	ArgumentList	tmp64		2429668	1					
ANR	2433115	Argument	tmp64		2429668	0					
ANR	2433116	Identifier	tmp64		2429668	0					
ANR	2433117	Argument	tmp		2429668	1					
ANR	2433118	Identifier	tmp		2429668	0					
ANR	2433119	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1103:24:21632:21654	2429668	4	True				
ANR	2433120	CallExpression	tcg_temp_free_i32 ( tmp )		2429668	0					
ANR	2433121	Callee	tcg_temp_free_i32		2429668	0					
ANR	2433122	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2433123	ArgumentList	tmp		2429668	1					
ANR	2433124	Argument	tmp		2429668	0					
ANR	2433125	Identifier	tmp		2429668	0					
ANR	2433126	ElseStatement	else		2429668	0					
ANR	2433127	CompoundStatement		1103:27:21602:21602	2429668	0					
ANR	2433128	ExpressionStatement	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"	1109:24:21766:21801	2429668	0	True				
ANR	2433129	AssignmentExpression	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"		2429668	0		=			
ANR	2433130	Identifier	tmp64		2429668	0					
ANR	2433131	CallExpression	"gen_muls_i64_i32 ( tmp , tmp2 )"		2429668	1					
ANR	2433132	Callee	gen_muls_i64_i32		2429668	0					
ANR	2433133	Identifier	gen_muls_i64_i32		2429668	0					
ANR	2433134	ArgumentList	tmp		2429668	1					
ANR	2433135	Argument	tmp		2429668	0					
ANR	2433136	Identifier	tmp		2429668	0					
ANR	2433137	Argument	tmp2		2429668	1					
ANR	2433138	Identifier	tmp2		2429668	0					
ANR	2433139	IfStatement	if ( op & 4 )		2429668	1					
ANR	2433140	Condition	op & 4	1115:20:21866:21871	2429668	0	True				
ANR	2433141	BitAndExpression	op & 4		2429668	0		&			
ANR	2433142	Identifier	op		2429668	0					
ANR	2433143	PrimaryExpression	4		2429668	1					
ANR	2433144	CompoundStatement		1113:28:21792:21792	2429668	1					
ANR	2433145	ExpressionStatement	"gen_addq_lo ( s , tmp64 , rs )"	1119:20:21930:21955	2429668	0	True				
ANR	2433146	CallExpression	"gen_addq_lo ( s , tmp64 , rs )"		2429668	0					
ANR	2433147	Callee	gen_addq_lo		2429668	0					
ANR	2433148	Identifier	gen_addq_lo		2429668	0					
ANR	2433149	ArgumentList	s		2429668	1					
ANR	2433150	Argument	s		2429668	0					
ANR	2433151	Identifier	s		2429668	0					
ANR	2433152	Argument	tmp64		2429668	1					
ANR	2433153	Identifier	tmp64		2429668	0					
ANR	2433154	Argument	rs		2429668	2					
ANR	2433155	Identifier	rs		2429668	0					
ANR	2433156	ExpressionStatement	"gen_addq_lo ( s , tmp64 , rd )"	1121:20:21978:22003	2429668	1	True				
ANR	2433157	CallExpression	"gen_addq_lo ( s , tmp64 , rd )"		2429668	0					
ANR	2433158	Callee	gen_addq_lo		2429668	0					
ANR	2433159	Identifier	gen_addq_lo		2429668	0					
ANR	2433160	ArgumentList	s		2429668	1					
ANR	2433161	Argument	s		2429668	0					
ANR	2433162	Identifier	s		2429668	0					
ANR	2433163	Argument	tmp64		2429668	1					
ANR	2433164	Identifier	tmp64		2429668	0					
ANR	2433165	Argument	rd		2429668	2					
ANR	2433166	Identifier	rd		2429668	0					
ANR	2433167	ElseStatement	else		2429668	0					
ANR	2433168	IfStatement	if ( op & 0x40 )		2429668	0					
ANR	2433169	Condition	op & 0x40	1123:27:22033:22041	2429668	0	True				
ANR	2433170	BitAndExpression	op & 0x40		2429668	0		&			
ANR	2433171	Identifier	op		2429668	0					
ANR	2433172	PrimaryExpression	0x40		2429668	1					
ANR	2433173	CompoundStatement		1121:38:21962:21962	2429668	1					
ANR	2433174	ExpressionStatement	"gen_addq ( s , tmp64 , rs , rd )"	1127:20:22114:22140	2429668	0	True				
ANR	2433175	CallExpression	"gen_addq ( s , tmp64 , rs , rd )"		2429668	0					
ANR	2433176	Callee	gen_addq		2429668	0					
ANR	2433177	Identifier	gen_addq		2429668	0					
ANR	2433178	ArgumentList	s		2429668	1					
ANR	2433179	Argument	s		2429668	0					
ANR	2433180	Identifier	s		2429668	0					
ANR	2433181	Argument	tmp64		2429668	1					
ANR	2433182	Identifier	tmp64		2429668	0					
ANR	2433183	Argument	rs		2429668	2					
ANR	2433184	Identifier	rs		2429668	0					
ANR	2433185	Argument	rd		2429668	3					
ANR	2433186	Identifier	rd		2429668	0					
ANR	2433187	ExpressionStatement	"gen_storeq_reg ( s , rs , rd , tmp64 )"	1131:16:22178:22210	2429668	2	True				
ANR	2433188	CallExpression	"gen_storeq_reg ( s , rs , rd , tmp64 )"		2429668	0					
ANR	2433189	Callee	gen_storeq_reg		2429668	0					
ANR	2433190	Identifier	gen_storeq_reg		2429668	0					
ANR	2433191	ArgumentList	s		2429668	1					
ANR	2433192	Argument	s		2429668	0					
ANR	2433193	Identifier	s		2429668	0					
ANR	2433194	Argument	rs		2429668	1					
ANR	2433195	Identifier	rs		2429668	0					
ANR	2433196	Argument	rd		2429668	2					
ANR	2433197	Identifier	rd		2429668	0					
ANR	2433198	Argument	tmp64		2429668	3					
ANR	2433199	Identifier	tmp64		2429668	0					
ANR	2433200	ExpressionStatement	tcg_temp_free_i64 ( tmp64 )	1133:16:22229:22253	2429668	3	True				
ANR	2433201	CallExpression	tcg_temp_free_i64 ( tmp64 )		2429668	0					
ANR	2433202	Callee	tcg_temp_free_i64		2429668	0					
ANR	2433203	Identifier	tcg_temp_free_i64		2429668	0					
ANR	2433204	ArgumentList	tmp64		2429668	1					
ANR	2433205	Argument	tmp64		2429668	0					
ANR	2433206	Identifier	tmp64		2429668	0					
ANR	2433207	BreakStatement	break ;	1137:12:22283:22288	2429668	48	True				
ANR	2433208	BreakStatement	break ;	1141:8:22310:22315	2429668	16	True				
ANR	2433209	Label	case 6 :	1143:4:22322:22328	2429668	17	True				
ANR	2433210	Label	case 7 :	1143:12:22330:22336	2429668	18	True				
ANR	2433211	Label	case 14 :	1143:20:22338:22345	2429668	19	True				
ANR	2433212	Label	case 15 :	1143:29:22347:22354	2429668	20	True				
ANR	2433213	IfStatement	if ( ( ( insn >> 24 ) & 3 ) == 3 )		2429668	21					
ANR	2433214	Condition	( ( insn >> 24 ) & 3 ) == 3	1147:12:22398:22420	2429668	0	True				
ANR	2433215	EqualityExpression	( ( insn >> 24 ) & 3 ) == 3		2429668	0		==			
ANR	2433216	BitAndExpression	( insn >> 24 ) & 3		2429668	0		&			
ANR	2433217	ShiftExpression	insn >> 24		2429668	0		>>			
ANR	2433218	Identifier	insn		2429668	0					
ANR	2433219	PrimaryExpression	24		2429668	1					
ANR	2433220	PrimaryExpression	3		2429668	1					
ANR	2433221	PrimaryExpression	3		2429668	1					
ANR	2433222	CompoundStatement		1145:37:22341:22341	2429668	1					
ANR	2433223	ExpressionStatement	insn = ( insn & 0xe2ffffff ) | ( ( insn & ( 1 << 28 ) ) >> 4 ) | ( 1 << 28 )	1151:12:22502:22568	2429668	0	True				
ANR	2433224	AssignmentExpression	insn = ( insn & 0xe2ffffff ) | ( ( insn & ( 1 << 28 ) ) >> 4 ) | ( 1 << 28 )		2429668	0		=			
ANR	2433225	Identifier	insn		2429668	0					
ANR	2433226	InclusiveOrExpression	( insn & 0xe2ffffff ) | ( ( insn & ( 1 << 28 ) ) >> 4 ) | ( 1 << 28 )		2429668	1		|			
ANR	2433227	BitAndExpression	insn & 0xe2ffffff		2429668	0		&			
ANR	2433228	Identifier	insn		2429668	0					
ANR	2433229	PrimaryExpression	0xe2ffffff		2429668	1					
ANR	2433230	InclusiveOrExpression	( ( insn & ( 1 << 28 ) ) >> 4 ) | ( 1 << 28 )		2429668	1		|			
ANR	2433231	ShiftExpression	( insn & ( 1 << 28 ) ) >> 4		2429668	0		>>			
ANR	2433232	BitAndExpression	insn & ( 1 << 28 )		2429668	0		&			
ANR	2433233	Identifier	insn		2429668	0					
ANR	2433234	ShiftExpression	1 << 28		2429668	1		<<			
ANR	2433235	PrimaryExpression	1		2429668	0					
ANR	2433236	PrimaryExpression	28		2429668	1					
ANR	2433237	PrimaryExpression	4		2429668	1					
ANR	2433238	ShiftExpression	1 << 28		2429668	1		<<			
ANR	2433239	PrimaryExpression	1		2429668	0					
ANR	2433240	PrimaryExpression	28		2429668	1					
ANR	2433241	IfStatement	"if ( disas_neon_data_insn ( env , s , insn ) )"		2429668	1					
ANR	2433242	Condition	"disas_neon_data_insn ( env , s , insn )"	1153:16:22587:22620	2429668	0	True				
ANR	2433243	CallExpression	"disas_neon_data_insn ( env , s , insn )"		2429668	0					
ANR	2433244	Callee	disas_neon_data_insn		2429668	0					
ANR	2433245	Identifier	disas_neon_data_insn		2429668	0					
ANR	2433246	ArgumentList	env		2429668	1					
ANR	2433247	Argument	env		2429668	0					
ANR	2433248	Identifier	env		2429668	0					
ANR	2433249	Argument	s		2429668	1					
ANR	2433250	Identifier	s		2429668	0					
ANR	2433251	Argument	insn		2429668	2					
ANR	2433252	Identifier	insn		2429668	0					
ANR	2433253	GotoStatement	goto illegal_op ;	1155:16:22640:22655	2429668	1	True				
ANR	2433254	Identifier	illegal_op		2429668	0					
ANR	2433255	ElseStatement	else		2429668	0					
ANR	2433256	CompoundStatement		1155:15:22591:22591	2429668	0					
ANR	2433257	IfStatement	if ( insn & ( 1 << 28 ) )		2429668	0					
ANR	2433258	Condition	insn & ( 1 << 28 )	1159:16:22692:22707	2429668	0	True				
ANR	2433259	BitAndExpression	insn & ( 1 << 28 )		2429668	0		&			
ANR	2433260	Identifier	insn		2429668	0					
ANR	2433261	ShiftExpression	1 << 28		2429668	1		<<			
ANR	2433262	PrimaryExpression	1		2429668	0					
ANR	2433263	PrimaryExpression	28		2429668	1					
ANR	2433264	GotoStatement	goto illegal_op ;	1161:16:22727:22742	2429668	1	True				
ANR	2433265	Identifier	illegal_op		2429668	0					
ANR	2433266	IfStatement	"if ( disas_coproc_insn ( env , s , insn ) )"		2429668	1					
ANR	2433267	Condition	"disas_coproc_insn ( env , s , insn )"	1163:16:22761:22792	2429668	0	True				
ANR	2433268	CallExpression	"disas_coproc_insn ( env , s , insn )"		2429668	0					
ANR	2433269	Callee	disas_coproc_insn		2429668	0					
ANR	2433270	Identifier	disas_coproc_insn		2429668	0					
ANR	2433271	ArgumentList	env		2429668	1					
ANR	2433272	Argument	env		2429668	0					
ANR	2433273	Identifier	env		2429668	0					
ANR	2433274	Argument	s		2429668	1					
ANR	2433275	Identifier	s		2429668	0					
ANR	2433276	Argument	insn		2429668	2					
ANR	2433277	Identifier	insn		2429668	0					
ANR	2433278	GotoStatement	goto illegal_op ;	1165:16:22812:22827	2429668	1	True				
ANR	2433279	Identifier	illegal_op		2429668	0					
ANR	2433280	BreakStatement	break ;	1169:8:22849:22854	2429668	22	True				
ANR	2433281	Label	case 8 :	1171:4:22861:22867	2429668	23	True				
ANR	2433282	Label	case 9 :	1171:12:22869:22875	2429668	24	True				
ANR	2433283	Label	case 10 :	1171:20:22877:22884	2429668	25	True				
ANR	2433284	Label	case 11 :	1171:29:22886:22893	2429668	26	True				
ANR	2433285	IfStatement	if ( insn & ( 1 << 15 ) )		2429668	27					
ANR	2433286	Condition	insn & ( 1 << 15 )	1173:12:22908:22923	2429668	0	True				
ANR	2433287	BitAndExpression	insn & ( 1 << 15 )		2429668	0		&			
ANR	2433288	Identifier	insn		2429668	0					
ANR	2433289	ShiftExpression	1 << 15		2429668	1		<<			
ANR	2433290	PrimaryExpression	1		2429668	0					
ANR	2433291	PrimaryExpression	15		2429668	1					
ANR	2433292	CompoundStatement		1171:30:22844:22844	2429668	1					
ANR	2433293	IfStatement	if ( insn & 0x5000 )		2429668	0					
ANR	2433294	Condition	insn & 0x5000	1177:16:22989:23001	2429668	0	True				
ANR	2433295	BitAndExpression	insn & 0x5000		2429668	0		&			
ANR	2433296	Identifier	insn		2429668	0					
ANR	2433297	PrimaryExpression	0x5000		2429668	1					
ANR	2433298	CompoundStatement		1175:31:22922:22922	2429668	1					
ANR	2433299	ExpressionStatement	offset = ( ( int32_t ) insn << 5 ) >> 9 & ~ ( int32_t ) 0xfff	1183:16:23131:23183	2429668	0	True				
ANR	2433300	AssignmentExpression	offset = ( ( int32_t ) insn << 5 ) >> 9 & ~ ( int32_t ) 0xfff		2429668	0		=			
ANR	2433301	Identifier	offset		2429668	0					
ANR	2433302	BitAndExpression	( ( int32_t ) insn << 5 ) >> 9 & ~ ( int32_t ) 0xfff		2429668	1		&			
ANR	2433303	ShiftExpression	( ( int32_t ) insn << 5 ) >> 9		2429668	0		>>			
ANR	2433304	ShiftExpression	( int32_t ) insn << 5		2429668	0		<<			
ANR	2433305	CastExpression	( int32_t ) insn		2429668	0					
ANR	2433306	CastTarget	int32_t		2429668	0					
ANR	2433307	Identifier	insn		2429668	1					
ANR	2433308	PrimaryExpression	5		2429668	1					
ANR	2433309	PrimaryExpression	9		2429668	1					
ANR	2433310	UnaryOperationExpression	~ ( int32_t ) 0xfff		2429668	1					
ANR	2433311	UnaryOperator	~		2429668	0					
ANR	2433312	CastExpression	( int32_t ) 0xfff		2429668	1					
ANR	2433313	CastTarget	int32_t		2429668	0					
ANR	2433314	PrimaryExpression	0xfff		2429668	1					
ANR	2433315	ExpressionStatement	offset |= ( insn & 0x7ff ) << 1	1187:16:23253:23282	2429668	1	True				
ANR	2433316	AssignmentExpression	offset |= ( insn & 0x7ff ) << 1		2429668	0		|=			
ANR	2433317	Identifier	offset		2429668	0					
ANR	2433318	ShiftExpression	( insn & 0x7ff ) << 1		2429668	1		<<			
ANR	2433319	BitAndExpression	insn & 0x7ff		2429668	0		&			
ANR	2433320	Identifier	insn		2429668	0					
ANR	2433321	PrimaryExpression	0x7ff		2429668	1					
ANR	2433322	PrimaryExpression	1		2429668	1					
ANR	2433323	ExpressionStatement	offset ^= ( ( ~insn ) & ( 1 << 13 ) ) << 10	1195:16:23489:23526	2429668	2	True				
ANR	2433324	AssignmentExpression	offset ^= ( ( ~insn ) & ( 1 << 13 ) ) << 10		2429668	0		^=			
ANR	2433325	Identifier	offset		2429668	0					
ANR	2433326	ShiftExpression	( ( ~insn ) & ( 1 << 13 ) ) << 10		2429668	1		<<			
ANR	2433327	CastExpression	( ~insn ) & ( 1 << 13 )		2429668	0					
ANR	2433328	CastTarget	~insn		2429668	0					
ANR	2433329	UnaryOperationExpression	& ( 1 << 13 )		2429668	1					
ANR	2433330	UnaryOperator	&		2429668	0					
ANR	2433331	ShiftExpression	1 << 13		2429668	1		<<			
ANR	2433332	PrimaryExpression	1		2429668	0					
ANR	2433333	PrimaryExpression	13		2429668	1					
ANR	2433334	PrimaryExpression	10		2429668	1					
ANR	2433335	ExpressionStatement	offset ^= ( ( ~insn ) & ( 1 << 11 ) ) << 11	1197:16:23545:23582	2429668	3	True				
ANR	2433336	AssignmentExpression	offset ^= ( ( ~insn ) & ( 1 << 11 ) ) << 11		2429668	0		^=			
ANR	2433337	Identifier	offset		2429668	0					
ANR	2433338	ShiftExpression	( ( ~insn ) & ( 1 << 11 ) ) << 11		2429668	1		<<			
ANR	2433339	CastExpression	( ~insn ) & ( 1 << 11 )		2429668	0					
ANR	2433340	CastTarget	~insn		2429668	0					
ANR	2433341	UnaryOperationExpression	& ( 1 << 11 )		2429668	1					
ANR	2433342	UnaryOperator	&		2429668	0					
ANR	2433343	ShiftExpression	1 << 11		2429668	1		<<			
ANR	2433344	PrimaryExpression	1		2429668	0					
ANR	2433345	PrimaryExpression	11		2429668	1					
ANR	2433346	PrimaryExpression	11		2429668	1					
ANR	2433347	IfStatement	if ( insn & ( 1 << 14 ) )		2429668	4					
ANR	2433348	Condition	insn & ( 1 << 14 )	1201:20:23607:23622	2429668	0	True				
ANR	2433349	BitAndExpression	insn & ( 1 << 14 )		2429668	0		&			
ANR	2433350	Identifier	insn		2429668	0					
ANR	2433351	ShiftExpression	1 << 14		2429668	1		<<			
ANR	2433352	PrimaryExpression	1		2429668	0					
ANR	2433353	PrimaryExpression	14		2429668	1					
ANR	2433354	CompoundStatement		1199:38:23543:23543	2429668	1					
ANR	2433355	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ 14 ] , s -> pc | 1 )"	1205:20:23693:23731	2429668	0	True				
ANR	2433356	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ 14 ] , s -> pc | 1 )"		2429668	0					
ANR	2433357	Callee	tcg_gen_movi_i32		2429668	0					
ANR	2433358	Identifier	tcg_gen_movi_i32		2429668	0					
ANR	2433359	ArgumentList	cpu_R [ 14 ]		2429668	1					
ANR	2433360	Argument	cpu_R [ 14 ]		2429668	0					
ANR	2433361	ArrayIndexing	cpu_R [ 14 ]		2429668	0					
ANR	2433362	Identifier	cpu_R		2429668	0					
ANR	2433363	PrimaryExpression	14		2429668	1					
ANR	2433364	Argument	s -> pc | 1		2429668	1					
ANR	2433365	InclusiveOrExpression	s -> pc | 1		2429668	0		|			
ANR	2433366	PtrMemberAccess	s -> pc		2429668	0					
ANR	2433367	Identifier	s		2429668	0					
ANR	2433368	Identifier	pc		2429668	1					
ANR	2433369	PrimaryExpression	1		2429668	1					
ANR	2433370	ExpressionStatement	offset += s -> pc	1211:16:23771:23786	2429668	5	True				
ANR	2433371	AssignmentExpression	offset += s -> pc		2429668	0		+=			
ANR	2433372	Identifier	offset		2429668	0					
ANR	2433373	PtrMemberAccess	s -> pc		2429668	1					
ANR	2433374	Identifier	s		2429668	0					
ANR	2433375	Identifier	pc		2429668	1					
ANR	2433376	IfStatement	if ( insn & ( 1 << 12 ) )		2429668	6					
ANR	2433377	Condition	insn & ( 1 << 12 )	1213:20:23809:23824	2429668	0	True				
ANR	2433378	BitAndExpression	insn & ( 1 << 12 )		2429668	0		&			
ANR	2433379	Identifier	insn		2429668	0					
ANR	2433380	ShiftExpression	1 << 12		2429668	1		<<			
ANR	2433381	PrimaryExpression	1		2429668	0					
ANR	2433382	PrimaryExpression	12		2429668	1					
ANR	2433383	CompoundStatement		1211:38:23745:23745	2429668	1					
ANR	2433384	ExpressionStatement	"gen_jmp ( s , offset )"	1217:20:23882:23900	2429668	0	True				
ANR	2433385	CallExpression	"gen_jmp ( s , offset )"		2429668	0					
ANR	2433386	Callee	gen_jmp		2429668	0					
ANR	2433387	Identifier	gen_jmp		2429668	0					
ANR	2433388	ArgumentList	s		2429668	1					
ANR	2433389	Argument	s		2429668	0					
ANR	2433390	Identifier	s		2429668	0					
ANR	2433391	Argument	offset		2429668	1					
ANR	2433392	Identifier	offset		2429668	0					
ANR	2433393	ElseStatement	else		2429668	0					
ANR	2433394	CompoundStatement		1217:23:23844:23844	2429668	0					
ANR	2433395	ExpressionStatement	offset &= ~ ( uint32_t ) 2	1223:20:23980:24002	2429668	0	True				
ANR	2433396	AssignmentExpression	offset &= ~ ( uint32_t ) 2		2429668	0		&=			
ANR	2433397	Identifier	offset		2429668	0					
ANR	2433398	UnaryOperationExpression	~ ( uint32_t ) 2		2429668	1					
ANR	2433399	UnaryOperator	~		2429668	0					
ANR	2433400	CastExpression	( uint32_t ) 2		2429668	1					
ANR	2433401	CastTarget	uint32_t		2429668	0					
ANR	2433402	PrimaryExpression	2		2429668	1					
ANR	2433403	ExpressionStatement	"gen_bx_im ( s , offset )"	1225:20:24025:24045	2429668	1	True				
ANR	2433404	CallExpression	"gen_bx_im ( s , offset )"		2429668	0					
ANR	2433405	Callee	gen_bx_im		2429668	0					
ANR	2433406	Identifier	gen_bx_im		2429668	0					
ANR	2433407	ArgumentList	s		2429668	1					
ANR	2433408	Argument	s		2429668	0					
ANR	2433409	Identifier	s		2429668	0					
ANR	2433410	Argument	offset		2429668	1					
ANR	2433411	Identifier	offset		2429668	0					
ANR	2433412	ElseStatement	else		2429668	0					
ANR	2433413	IfStatement	if ( ( ( insn >> 23 ) & 7 ) == 7 )		2429668	0					
ANR	2433414	Condition	( ( insn >> 23 ) & 7 ) == 7	1229:23:24090:24112	2429668	0	True				
ANR	2433415	EqualityExpression	( ( insn >> 23 ) & 7 ) == 7		2429668	0		==			
ANR	2433416	BitAndExpression	( insn >> 23 ) & 7		2429668	0		&			
ANR	2433417	ShiftExpression	insn >> 23		2429668	0		>>			
ANR	2433418	Identifier	insn		2429668	0					
ANR	2433419	PrimaryExpression	23		2429668	1					
ANR	2433420	PrimaryExpression	7		2429668	1					
ANR	2433421	PrimaryExpression	7		2429668	1					
ANR	2433422	CompoundStatement		1227:48:24033:24033	2429668	1					
ANR	2433423	IfStatement	if ( insn & ( 1 << 13 ) )		2429668	0					
ANR	2433424	Condition	insn & ( 1 << 13 )	1233:20:24174:24189	2429668	0	True				
ANR	2433425	BitAndExpression	insn & ( 1 << 13 )		2429668	0		&			
ANR	2433426	Identifier	insn		2429668	0					
ANR	2433427	ShiftExpression	1 << 13		2429668	1		<<			
ANR	2433428	PrimaryExpression	1		2429668	0					
ANR	2433429	PrimaryExpression	13		2429668	1					
ANR	2433430	GotoStatement	goto illegal_op ;	1235:20:24213:24228	2429668	1	True				
ANR	2433431	Identifier	illegal_op		2429668	0					
ANR	2433432	IfStatement	if ( insn & ( 1 << 26 ) )		2429668	1					
ANR	2433433	Condition	insn & ( 1 << 26 )	1239:20:24253:24268	2429668	0	True				
ANR	2433434	BitAndExpression	insn & ( 1 << 26 )		2429668	0		&			
ANR	2433435	Identifier	insn		2429668	0					
ANR	2433436	ShiftExpression	1 << 26		2429668	1		<<			
ANR	2433437	PrimaryExpression	1		2429668	0					
ANR	2433438	PrimaryExpression	26		2429668	1					
ANR	2433439	CompoundStatement		1237:38:24189:24189	2429668	1					
ANR	2433440	GotoStatement	goto illegal_op ;	1243:20:24347:24362	2429668	0	True				
ANR	2433441	Identifier	illegal_op		2429668	0					
ANR	2433442	ElseStatement	else		2429668	0					
ANR	2433443	CompoundStatement		1243:23:24330:24330	2429668	0					
ANR	2433444	ExpressionStatement	op = ( insn >> 20 ) & 7	1247:20:24435:24456	2429668	0	True				
ANR	2433445	AssignmentExpression	op = ( insn >> 20 ) & 7		2429668	0		=			
ANR	2433446	Identifier	op		2429668	0					
ANR	2433447	BitAndExpression	( insn >> 20 ) & 7		2429668	1		&			
ANR	2433448	ShiftExpression	insn >> 20		2429668	0		>>			
ANR	2433449	Identifier	insn		2429668	0					
ANR	2433450	PrimaryExpression	20		2429668	1					
ANR	2433451	PrimaryExpression	7		2429668	1					
ANR	2433452	SwitchStatement	switch ( op )		2429668	1					
ANR	2433453	Condition	op	1249:28:24487:24488	2429668	0	True				
ANR	2433454	Identifier	op		2429668	0					
ANR	2433455	CompoundStatement		1247:32:24409:24409	2429668	1					
ANR	2433456	Label	case 0 :	1251:20:24514:24520	2429668	0	True				
ANR	2433457	IfStatement	if ( IS_M ( env ) )		2429668	1					
ANR	2433458	Condition	IS_M ( env )	1253:28:24568:24576	2429668	0	True				
ANR	2433459	CallExpression	IS_M ( env )		2429668	0					
ANR	2433460	Callee	IS_M		2429668	0					
ANR	2433461	Identifier	IS_M		2429668	0					
ANR	2433462	ArgumentList	env		2429668	1					
ANR	2433463	Argument	env		2429668	0					
ANR	2433464	Identifier	env		2429668	0					
ANR	2433465	CompoundStatement		1251:39:24497:24497	2429668	1					
ANR	2433466	ExpressionStatement	"tmp = load_reg ( s , rn )"	1255:28:24610:24631	2429668	0	True				
ANR	2433467	AssignmentExpression	"tmp = load_reg ( s , rn )"		2429668	0		=			
ANR	2433468	Identifier	tmp		2429668	0					
ANR	2433469	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2433470	Callee	load_reg		2429668	0					
ANR	2433471	Identifier	load_reg		2429668	0					
ANR	2433472	ArgumentList	s		2429668	1					
ANR	2433473	Argument	s		2429668	0					
ANR	2433474	Identifier	s		2429668	0					
ANR	2433475	Argument	rn		2429668	1					
ANR	2433476	Identifier	rn		2429668	0					
ANR	2433477	ExpressionStatement	addr = tcg_const_i32 ( insn & 0xff )	1257:28:24662:24695	2429668	1	True				
ANR	2433478	AssignmentExpression	addr = tcg_const_i32 ( insn & 0xff )		2429668	0		=			
ANR	2433479	Identifier	addr		2429668	0					
ANR	2433480	CallExpression	tcg_const_i32 ( insn & 0xff )		2429668	1					
ANR	2433481	Callee	tcg_const_i32		2429668	0					
ANR	2433482	Identifier	tcg_const_i32		2429668	0					
ANR	2433483	ArgumentList	insn & 0xff		2429668	1					
ANR	2433484	Argument	insn & 0xff		2429668	0					
ANR	2433485	BitAndExpression	insn & 0xff		2429668	0		&			
ANR	2433486	Identifier	insn		2429668	0					
ANR	2433487	PrimaryExpression	0xff		2429668	1					
ANR	2433488	ExpressionStatement	"gen_helper_v7m_msr ( cpu_env , addr , tmp )"	1259:28:24726:24764	2429668	2	True				
ANR	2433489	CallExpression	"gen_helper_v7m_msr ( cpu_env , addr , tmp )"		2429668	0					
ANR	2433490	Callee	gen_helper_v7m_msr		2429668	0					
ANR	2433491	Identifier	gen_helper_v7m_msr		2429668	0					
ANR	2433492	ArgumentList	cpu_env		2429668	1					
ANR	2433493	Argument	cpu_env		2429668	0					
ANR	2433494	Identifier	cpu_env		2429668	0					
ANR	2433495	Argument	addr		2429668	1					
ANR	2433496	Identifier	addr		2429668	0					
ANR	2433497	Argument	tmp		2429668	2					
ANR	2433498	Identifier	tmp		2429668	0					
ANR	2433499	ExpressionStatement	tcg_temp_free_i32 ( addr )	1261:28:24795:24818	2429668	3	True				
ANR	2433500	CallExpression	tcg_temp_free_i32 ( addr )		2429668	0					
ANR	2433501	Callee	tcg_temp_free_i32		2429668	0					
ANR	2433502	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2433503	ArgumentList	addr		2429668	1					
ANR	2433504	Argument	addr		2429668	0					
ANR	2433505	Identifier	addr		2429668	0					
ANR	2433506	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1263:28:24849:24871	2429668	4	True				
ANR	2433507	CallExpression	tcg_temp_free_i32 ( tmp )		2429668	0					
ANR	2433508	Callee	tcg_temp_free_i32		2429668	0					
ANR	2433509	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2433510	ArgumentList	tmp		2429668	1					
ANR	2433511	Argument	tmp		2429668	0					
ANR	2433512	Identifier	tmp		2429668	0					
ANR	2433513	ExpressionStatement	gen_lookup_tb ( s )	1265:28:24902:24918	2429668	5	True				
ANR	2433514	CallExpression	gen_lookup_tb ( s )		2429668	0					
ANR	2433515	Callee	gen_lookup_tb		2429668	0					
ANR	2433516	Identifier	gen_lookup_tb		2429668	0					
ANR	2433517	ArgumentList	s		2429668	1					
ANR	2433518	Argument	s		2429668	0					
ANR	2433519	Identifier	s		2429668	0					
ANR	2433520	BreakStatement	break ;	1267:28:24949:24954	2429668	6	True				
ANR	2433521	Label	case 1 :	1273:20:25048:25054	2429668	2	True				
ANR	2433522	IfStatement	if ( IS_M ( env ) )		2429668	3					
ANR	2433523	Condition	IS_M ( env )	1275:28:25102:25110	2429668	0	True				
ANR	2433524	CallExpression	IS_M ( env )		2429668	0					
ANR	2433525	Callee	IS_M		2429668	0					
ANR	2433526	Identifier	IS_M		2429668	0					
ANR	2433527	ArgumentList	env		2429668	1					
ANR	2433528	Argument	env		2429668	0					
ANR	2433529	Identifier	env		2429668	0					
ANR	2433530	GotoStatement	goto illegal_op ;	1277:28:25142:25157	2429668	1	True				
ANR	2433531	Identifier	illegal_op		2429668	0					
ANR	2433532	ExpressionStatement	"tmp = load_reg ( s , rn )"	1279:24:25184:25205	2429668	4	True				
ANR	2433533	AssignmentExpression	"tmp = load_reg ( s , rn )"		2429668	0		=			
ANR	2433534	Identifier	tmp		2429668	0					
ANR	2433535	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2433536	Callee	load_reg		2429668	0					
ANR	2433537	Identifier	load_reg		2429668	0					
ANR	2433538	ArgumentList	s		2429668	1					
ANR	2433539	Argument	s		2429668	0					
ANR	2433540	Identifier	s		2429668	0					
ANR	2433541	Argument	rn		2429668	1					
ANR	2433542	Identifier	rn		2429668	0					
ANR	2433543	IfStatement	"if ( gen_set_psr ( s , msr_mask ( env , s , ( insn >> 8 ) & 0xf , op == 1 ) , op == 1 , tmp ) )"		2429668	5					
ANR	2433544	Condition	"gen_set_psr ( s , msr_mask ( env , s , ( insn >> 8 ) & 0xf , op == 1 ) , op == 1 , tmp )"	1281:28:25236:25371	2429668	0	True				
ANR	2433545	CallExpression	"gen_set_psr ( s , msr_mask ( env , s , ( insn >> 8 ) & 0xf , op == 1 ) , op == 1 , tmp )"		2429668	0					
ANR	2433546	Callee	gen_set_psr		2429668	0					
ANR	2433547	Identifier	gen_set_psr		2429668	0					
ANR	2433548	ArgumentList	s		2429668	1					
ANR	2433549	Argument	s		2429668	0					
ANR	2433550	Identifier	s		2429668	0					
ANR	2433551	Argument	"msr_mask ( env , s , ( insn >> 8 ) & 0xf , op == 1 )"		2429668	1					
ANR	2433552	CallExpression	"msr_mask ( env , s , ( insn >> 8 ) & 0xf , op == 1 )"		2429668	0					
ANR	2433553	Callee	msr_mask		2429668	0					
ANR	2433554	Identifier	msr_mask		2429668	0					
ANR	2433555	ArgumentList	env		2429668	1					
ANR	2433556	Argument	env		2429668	0					
ANR	2433557	Identifier	env		2429668	0					
ANR	2433558	Argument	s		2429668	1					
ANR	2433559	Identifier	s		2429668	0					
ANR	2433560	Argument	( insn >> 8 ) & 0xf		2429668	2					
ANR	2433561	BitAndExpression	( insn >> 8 ) & 0xf		2429668	0		&			
ANR	2433562	ShiftExpression	insn >> 8		2429668	0		>>			
ANR	2433563	Identifier	insn		2429668	0					
ANR	2433564	PrimaryExpression	8		2429668	1					
ANR	2433565	PrimaryExpression	0xf		2429668	1					
ANR	2433566	Argument	op == 1		2429668	3					
ANR	2433567	EqualityExpression	op == 1		2429668	0		==			
ANR	2433568	Identifier	op		2429668	0					
ANR	2433569	PrimaryExpression	1		2429668	1					
ANR	2433570	Argument	op == 1		2429668	2					
ANR	2433571	EqualityExpression	op == 1		2429668	0		==			
ANR	2433572	Identifier	op		2429668	0					
ANR	2433573	PrimaryExpression	1		2429668	1					
ANR	2433574	Argument	tmp		2429668	3					
ANR	2433575	Identifier	tmp		2429668	0					
ANR	2433576	GotoStatement	goto illegal_op ;	1287:28:25403:25418	2429668	1	True				
ANR	2433577	Identifier	illegal_op		2429668	0					
ANR	2433578	BreakStatement	break ;	1289:24:25445:25450	2429668	6	True				
ANR	2433579	Label	case 2 :	1291:20:25473:25479	2429668	7	True				
ANR	2433580	IfStatement	if ( ( ( insn >> 8 ) & 7 ) == 0 )		2429668	8					
ANR	2433581	Condition	( ( insn >> 8 ) & 7 ) == 0	1293:28:25532:25553	2429668	0	True				
ANR	2433582	EqualityExpression	( ( insn >> 8 ) & 7 ) == 0		2429668	0		==			
ANR	2433583	BitAndExpression	( insn >> 8 ) & 7		2429668	0		&			
ANR	2433584	ShiftExpression	insn >> 8		2429668	0		>>			
ANR	2433585	Identifier	insn		2429668	0					
ANR	2433586	PrimaryExpression	8		2429668	1					
ANR	2433587	PrimaryExpression	7		2429668	1					
ANR	2433588	PrimaryExpression	0		2429668	1					
ANR	2433589	CompoundStatement		1291:52:25474:25474	2429668	1					
ANR	2433590	ExpressionStatement	"gen_nop_hint ( s , insn & 0xff )"	1295:28:25587:25615	2429668	0	True				
ANR	2433591	CallExpression	"gen_nop_hint ( s , insn & 0xff )"		2429668	0					
ANR	2433592	Callee	gen_nop_hint		2429668	0					
ANR	2433593	Identifier	gen_nop_hint		2429668	0					
ANR	2433594	ArgumentList	s		2429668	1					
ANR	2433595	Argument	s		2429668	0					
ANR	2433596	Identifier	s		2429668	0					
ANR	2433597	Argument	insn & 0xff		2429668	1					
ANR	2433598	BitAndExpression	insn & 0xff		2429668	0		&			
ANR	2433599	Identifier	insn		2429668	0					
ANR	2433600	PrimaryExpression	0xff		2429668	1					
ANR	2433601	IfStatement	if ( IS_USER ( s ) )		2429668	9					
ANR	2433602	Condition	IS_USER ( s )	1301:28:25738:25747	2429668	0	True				
ANR	2433603	CallExpression	IS_USER ( s )		2429668	0					
ANR	2433604	Callee	IS_USER		2429668	0					
ANR	2433605	Identifier	IS_USER		2429668	0					
ANR	2433606	ArgumentList	s		2429668	1					
ANR	2433607	Argument	s		2429668	0					
ANR	2433608	Identifier	s		2429668	0					
ANR	2433609	BreakStatement	break ;	1303:28:25779:25784	2429668	1	True				
ANR	2433610	ExpressionStatement	offset = 0	1305:24:25811:25821	2429668	10	True				
ANR	2433611	AssignmentExpression	offset = 0		2429668	0		=			
ANR	2433612	Identifier	offset		2429668	0					
ANR	2433613	PrimaryExpression	0		2429668	1					
ANR	2433614	ExpressionStatement	imm = 0	1307:24:25848:25855	2429668	11	True				
ANR	2433615	AssignmentExpression	imm = 0		2429668	0		=			
ANR	2433616	Identifier	imm		2429668	0					
ANR	2433617	PrimaryExpression	0		2429668	1					
ANR	2433618	IfStatement	if ( insn & ( 1 << 10 ) )		2429668	12					
ANR	2433619	Condition	insn & ( 1 << 10 )	1309:28:25886:25901	2429668	0	True				
ANR	2433620	BitAndExpression	insn & ( 1 << 10 )		2429668	0		&			
ANR	2433621	Identifier	insn		2429668	0					
ANR	2433622	ShiftExpression	1 << 10		2429668	1		<<			
ANR	2433623	PrimaryExpression	1		2429668	0					
ANR	2433624	PrimaryExpression	10		2429668	1					
ANR	2433625	CompoundStatement		1307:46:25822:25822	2429668	1					
ANR	2433626	IfStatement	if ( insn & ( 1 << 7 ) )		2429668	0					
ANR	2433627	Condition	insn & ( 1 << 7 )	1311:32:25939:25953	2429668	0	True				
ANR	2433628	BitAndExpression	insn & ( 1 << 7 )		2429668	0		&			
ANR	2433629	Identifier	insn		2429668	0					
ANR	2433630	ShiftExpression	1 << 7		2429668	1		<<			
ANR	2433631	PrimaryExpression	1		2429668	0					
ANR	2433632	PrimaryExpression	7		2429668	1					
ANR	2433633	ExpressionStatement	offset |= CPSR_A	1313:32:25989:26005	2429668	1	True				
ANR	2433634	AssignmentExpression	offset |= CPSR_A		2429668	0		|=			
ANR	2433635	Identifier	offset		2429668	0					
ANR	2433636	Identifier	CPSR_A		2429668	1					
ANR	2433637	IfStatement	if ( insn & ( 1 << 6 ) )		2429668	1					
ANR	2433638	Condition	insn & ( 1 << 6 )	1315:32:26040:26054	2429668	0	True				
ANR	2433639	BitAndExpression	insn & ( 1 << 6 )		2429668	0		&			
ANR	2433640	Identifier	insn		2429668	0					
ANR	2433641	ShiftExpression	1 << 6		2429668	1		<<			
ANR	2433642	PrimaryExpression	1		2429668	0					
ANR	2433643	PrimaryExpression	6		2429668	1					
ANR	2433644	ExpressionStatement	offset |= CPSR_I	1317:32:26090:26106	2429668	1	True				
ANR	2433645	AssignmentExpression	offset |= CPSR_I		2429668	0		|=			
ANR	2433646	Identifier	offset		2429668	0					
ANR	2433647	Identifier	CPSR_I		2429668	1					
ANR	2433648	IfStatement	if ( insn & ( 1 << 5 ) )		2429668	2					
ANR	2433649	Condition	insn & ( 1 << 5 )	1319:32:26141:26155	2429668	0	True				
ANR	2433650	BitAndExpression	insn & ( 1 << 5 )		2429668	0		&			
ANR	2433651	Identifier	insn		2429668	0					
ANR	2433652	ShiftExpression	1 << 5		2429668	1		<<			
ANR	2433653	PrimaryExpression	1		2429668	0					
ANR	2433654	PrimaryExpression	5		2429668	1					
ANR	2433655	ExpressionStatement	offset |= CPSR_F	1321:32:26191:26207	2429668	1	True				
ANR	2433656	AssignmentExpression	offset |= CPSR_F		2429668	0		|=			
ANR	2433657	Identifier	offset		2429668	0					
ANR	2433658	Identifier	CPSR_F		2429668	1					
ANR	2433659	IfStatement	if ( insn & ( 1 << 9 ) )		2429668	3					
ANR	2433660	Condition	insn & ( 1 << 9 )	1323:32:26242:26256	2429668	0	True				
ANR	2433661	BitAndExpression	insn & ( 1 << 9 )		2429668	0		&			
ANR	2433662	Identifier	insn		2429668	0					
ANR	2433663	ShiftExpression	1 << 9		2429668	1		<<			
ANR	2433664	PrimaryExpression	1		2429668	0					
ANR	2433665	PrimaryExpression	9		2429668	1					
ANR	2433666	ExpressionStatement	imm = CPSR_A | CPSR_I | CPSR_F	1325:32:26292:26322	2429668	1	True				
ANR	2433667	AssignmentExpression	imm = CPSR_A | CPSR_I | CPSR_F		2429668	0		=			
ANR	2433668	Identifier	imm		2429668	0					
ANR	2433669	InclusiveOrExpression	CPSR_A | CPSR_I | CPSR_F		2429668	1		|			
ANR	2433670	Identifier	CPSR_A		2429668	0					
ANR	2433671	InclusiveOrExpression	CPSR_I | CPSR_F		2429668	1		|			
ANR	2433672	Identifier	CPSR_I		2429668	0					
ANR	2433673	Identifier	CPSR_F		2429668	1					
ANR	2433674	IfStatement	if ( insn & ( 1 << 8 ) )		2429668	13					
ANR	2433675	Condition	insn & ( 1 << 8 )	1329:28:26380:26394	2429668	0	True				
ANR	2433676	BitAndExpression	insn & ( 1 << 8 )		2429668	0		&			
ANR	2433677	Identifier	insn		2429668	0					
ANR	2433678	ShiftExpression	1 << 8		2429668	1		<<			
ANR	2433679	PrimaryExpression	1		2429668	0					
ANR	2433680	PrimaryExpression	8		2429668	1					
ANR	2433681	CompoundStatement		1327:45:26315:26315	2429668	1					
ANR	2433682	ExpressionStatement	offset |= 0x1f	1331:28:26428:26442	2429668	0	True				
ANR	2433683	AssignmentExpression	offset |= 0x1f		2429668	0		|=			
ANR	2433684	Identifier	offset		2429668	0					
ANR	2433685	PrimaryExpression	0x1f		2429668	1					
ANR	2433686	ExpressionStatement	imm |= ( insn & 0x1f )	1333:28:26473:26493	2429668	1	True				
ANR	2433687	AssignmentExpression	imm |= ( insn & 0x1f )		2429668	0		|=			
ANR	2433688	Identifier	imm		2429668	0					
ANR	2433689	BitAndExpression	insn & 0x1f		2429668	1		&			
ANR	2433690	Identifier	insn		2429668	0					
ANR	2433691	PrimaryExpression	0x1f		2429668	1					
ANR	2433692	IfStatement	if ( offset )		2429668	14					
ANR	2433693	Condition	offset	1337:28:26551:26556	2429668	0	True				
ANR	2433694	Identifier	offset		2429668	0					
ANR	2433695	CompoundStatement		1335:36:26477:26477	2429668	1					
ANR	2433696	ExpressionStatement	"gen_set_psr_im ( s , offset , 0 , imm )"	1339:28:26590:26623	2429668	0	True				
ANR	2433697	CallExpression	"gen_set_psr_im ( s , offset , 0 , imm )"		2429668	0					
ANR	2433698	Callee	gen_set_psr_im		2429668	0					
ANR	2433699	Identifier	gen_set_psr_im		2429668	0					
ANR	2433700	ArgumentList	s		2429668	1					
ANR	2433701	Argument	s		2429668	0					
ANR	2433702	Identifier	s		2429668	0					
ANR	2433703	Argument	offset		2429668	1					
ANR	2433704	Identifier	offset		2429668	0					
ANR	2433705	Argument	0		2429668	2					
ANR	2433706	PrimaryExpression	0		2429668	0					
ANR	2433707	Argument	imm		2429668	3					
ANR	2433708	Identifier	imm		2429668	0					
ANR	2433709	BreakStatement	break ;	1343:24:26677:26682	2429668	15	True				
ANR	2433710	Label	case 3 :	1345:20:26705:26711	2429668	16	True				
ANR	2433711	ExpressionStatement	ARCH ( 7 )	1347:24:26773:26780	2429668	17	True				
ANR	2433712	CallExpression	ARCH ( 7 )		2429668	0					
ANR	2433713	Callee	ARCH		2429668	0					
ANR	2433714	Identifier	ARCH		2429668	0					
ANR	2433715	ArgumentList	7		2429668	1					
ANR	2433716	Argument	7		2429668	0					
ANR	2433717	PrimaryExpression	7		2429668	0					
ANR	2433718	ExpressionStatement	op = ( insn >> 4 ) & 0xf	1349:24:26807:26829	2429668	18	True				
ANR	2433719	AssignmentExpression	op = ( insn >> 4 ) & 0xf		2429668	0		=			
ANR	2433720	Identifier	op		2429668	0					
ANR	2433721	BitAndExpression	( insn >> 4 ) & 0xf		2429668	1		&			
ANR	2433722	ShiftExpression	insn >> 4		2429668	0		>>			
ANR	2433723	Identifier	insn		2429668	0					
ANR	2433724	PrimaryExpression	4		2429668	1					
ANR	2433725	PrimaryExpression	0xf		2429668	1					
ANR	2433726	SwitchStatement	switch ( op )		2429668	19					
ANR	2433727	Condition	op	1351:32:26864:26865	2429668	0	True				
ANR	2433728	Identifier	op		2429668	0					
ANR	2433729	CompoundStatement		1349:36:26786:26786	2429668	1					
ANR	2433730	Label	case 2 :	1353:24:26895:26901	2429668	0	True				
ANR	2433731	ExpressionStatement	gen_clrex ( s )	1355:28:26944:26956	2429668	1	True				
ANR	2433732	CallExpression	gen_clrex ( s )		2429668	0					
ANR	2433733	Callee	gen_clrex		2429668	0					
ANR	2433734	Identifier	gen_clrex		2429668	0					
ANR	2433735	ArgumentList	s		2429668	1					
ANR	2433736	Argument	s		2429668	0					
ANR	2433737	Identifier	s		2429668	0					
ANR	2433738	BreakStatement	break ;	1357:28:26987:26992	2429668	2	True				
ANR	2433739	Label	case 4 :	1359:24:27019:27025	2429668	3	True				
ANR	2433740	Label	case 5 :	1361:24:27062:27068	2429668	4	True				
ANR	2433741	Label	case 6 :	1363:24:27105:27111	2429668	5	True				
ANR	2433742	BreakStatement	break ;	1367:28:27211:27216	2429668	6	True				
ANR	2433743	Label	default :	1369:24:27243:27250	2429668	7	True				
ANR	2433744	Identifier	default		2429668	0					
ANR	2433745	GotoStatement	goto illegal_op ;	1371:28:27281:27296	2429668	8	True				
ANR	2433746	Identifier	illegal_op		2429668	0					
ANR	2433747	BreakStatement	break ;	1375:24:27350:27355	2429668	20	True				
ANR	2433748	Label	case 4 :	1377:20:27378:27384	2429668	21	True				
ANR	2433749	ExpressionStatement	"tmp = load_reg ( s , rn )"	1381:24:27494:27515	2429668	22	True				
ANR	2433750	AssignmentExpression	"tmp = load_reg ( s , rn )"		2429668	0		=			
ANR	2433751	Identifier	tmp		2429668	0					
ANR	2433752	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2433753	Callee	load_reg		2429668	0					
ANR	2433754	Identifier	load_reg		2429668	0					
ANR	2433755	ArgumentList	s		2429668	1					
ANR	2433756	Argument	s		2429668	0					
ANR	2433757	Identifier	s		2429668	0					
ANR	2433758	Argument	rn		2429668	1					
ANR	2433759	Identifier	rn		2429668	0					
ANR	2433760	ExpressionStatement	"gen_bx ( s , tmp )"	1383:24:27542:27556	2429668	23	True				
ANR	2433761	CallExpression	"gen_bx ( s , tmp )"		2429668	0					
ANR	2433762	Callee	gen_bx		2429668	0					
ANR	2433763	Identifier	gen_bx		2429668	0					
ANR	2433764	ArgumentList	s		2429668	1					
ANR	2433765	Argument	s		2429668	0					
ANR	2433766	Identifier	s		2429668	0					
ANR	2433767	Argument	tmp		2429668	1					
ANR	2433768	Identifier	tmp		2429668	0					
ANR	2433769	BreakStatement	break ;	1385:24:27583:27588	2429668	24	True				
ANR	2433770	Label	case 5 :	1387:20:27611:27617	2429668	25	True				
ANR	2433771	IfStatement	if ( IS_USER ( s ) )		2429668	26					
ANR	2433772	Condition	IS_USER ( s )	1389:28:27673:27682	2429668	0	True				
ANR	2433773	CallExpression	IS_USER ( s )		2429668	0					
ANR	2433774	Callee	IS_USER		2429668	0					
ANR	2433775	Identifier	IS_USER		2429668	0					
ANR	2433776	ArgumentList	s		2429668	1					
ANR	2433777	Argument	s		2429668	0					
ANR	2433778	Identifier	s		2429668	0					
ANR	2433779	CompoundStatement		1387:40:27603:27603	2429668	1					
ANR	2433780	GotoStatement	goto illegal_op ;	1391:28:27716:27731	2429668	0	True				
ANR	2433781	Identifier	illegal_op		2429668	0					
ANR	2433782	IfStatement	if ( rn != 14 || rd != 15 )		2429668	27					
ANR	2433783	Condition	rn != 14 || rd != 15	1395:28:27789:27808	2429668	0	True				
ANR	2433784	OrExpression	rn != 14 || rd != 15		2429668	0		||			
ANR	2433785	EqualityExpression	rn != 14		2429668	0		!=			
ANR	2433786	Identifier	rn		2429668	0					
ANR	2433787	PrimaryExpression	14		2429668	1					
ANR	2433788	EqualityExpression	rd != 15		2429668	1		!=			
ANR	2433789	Identifier	rd		2429668	0					
ANR	2433790	PrimaryExpression	15		2429668	1					
ANR	2433791	CompoundStatement		1393:50:27729:27729	2429668	1					
ANR	2433792	GotoStatement	goto illegal_op ;	1397:28:27842:27857	2429668	0	True				
ANR	2433793	Identifier	illegal_op		2429668	0					
ANR	2433794	ExpressionStatement	"tmp = load_reg ( s , rn )"	1401:24:27911:27932	2429668	28	True				
ANR	2433795	AssignmentExpression	"tmp = load_reg ( s , rn )"		2429668	0		=			
ANR	2433796	Identifier	tmp		2429668	0					
ANR	2433797	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2433798	Callee	load_reg		2429668	0					
ANR	2433799	Identifier	load_reg		2429668	0					
ANR	2433800	ArgumentList	s		2429668	1					
ANR	2433801	Argument	s		2429668	0					
ANR	2433802	Identifier	s		2429668	0					
ANR	2433803	Argument	rn		2429668	1					
ANR	2433804	Identifier	rn		2429668	0					
ANR	2433805	ExpressionStatement	"tcg_gen_subi_i32 ( tmp , tmp , insn & 0xff )"	1403:24:27959:27998	2429668	29	True				
ANR	2433806	CallExpression	"tcg_gen_subi_i32 ( tmp , tmp , insn & 0xff )"		2429668	0					
ANR	2433807	Callee	tcg_gen_subi_i32		2429668	0					
ANR	2433808	Identifier	tcg_gen_subi_i32		2429668	0					
ANR	2433809	ArgumentList	tmp		2429668	1					
ANR	2433810	Argument	tmp		2429668	0					
ANR	2433811	Identifier	tmp		2429668	0					
ANR	2433812	Argument	tmp		2429668	1					
ANR	2433813	Identifier	tmp		2429668	0					
ANR	2433814	Argument	insn & 0xff		2429668	2					
ANR	2433815	BitAndExpression	insn & 0xff		2429668	0		&			
ANR	2433816	Identifier	insn		2429668	0					
ANR	2433817	PrimaryExpression	0xff		2429668	1					
ANR	2433818	ExpressionStatement	"gen_exception_return ( s , tmp )"	1405:24:28025:28053	2429668	30	True				
ANR	2433819	CallExpression	"gen_exception_return ( s , tmp )"		2429668	0					
ANR	2433820	Callee	gen_exception_return		2429668	0					
ANR	2433821	Identifier	gen_exception_return		2429668	0					
ANR	2433822	ArgumentList	s		2429668	1					
ANR	2433823	Argument	s		2429668	0					
ANR	2433824	Identifier	s		2429668	0					
ANR	2433825	Argument	tmp		2429668	1					
ANR	2433826	Identifier	tmp		2429668	0					
ANR	2433827	BreakStatement	break ;	1407:24:28080:28085	2429668	31	True				
ANR	2433828	Label	case 6 :	1409:20:28108:28114	2429668	32	True				
ANR	2433829	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	1411:24:28158:28182	2429668	33	True				
ANR	2433830	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2429668	0		=			
ANR	2433831	Identifier	tmp		2429668	0					
ANR	2433832	CallExpression	tcg_temp_new_i32 ( )		2429668	1					
ANR	2433833	Callee	tcg_temp_new_i32		2429668	0					
ANR	2433834	Identifier	tcg_temp_new_i32		2429668	0					
ANR	2433835	ArgumentList			2429668	1					
ANR	2433836	IfStatement	if ( IS_M ( env ) )		2429668	34					
ANR	2433837	Condition	IS_M ( env )	1413:28:28213:28221	2429668	0	True				
ANR	2433838	CallExpression	IS_M ( env )		2429668	0					
ANR	2433839	Callee	IS_M		2429668	0					
ANR	2433840	Identifier	IS_M		2429668	0					
ANR	2433841	ArgumentList	env		2429668	1					
ANR	2433842	Argument	env		2429668	0					
ANR	2433843	Identifier	env		2429668	0					
ANR	2433844	CompoundStatement		1411:39:28142:28142	2429668	1					
ANR	2433845	ExpressionStatement	addr = tcg_const_i32 ( insn & 0xff )	1415:28:28255:28288	2429668	0	True				
ANR	2433846	AssignmentExpression	addr = tcg_const_i32 ( insn & 0xff )		2429668	0		=			
ANR	2433847	Identifier	addr		2429668	0					
ANR	2433848	CallExpression	tcg_const_i32 ( insn & 0xff )		2429668	1					
ANR	2433849	Callee	tcg_const_i32		2429668	0					
ANR	2433850	Identifier	tcg_const_i32		2429668	0					
ANR	2433851	ArgumentList	insn & 0xff		2429668	1					
ANR	2433852	Argument	insn & 0xff		2429668	0					
ANR	2433853	BitAndExpression	insn & 0xff		2429668	0		&			
ANR	2433854	Identifier	insn		2429668	0					
ANR	2433855	PrimaryExpression	0xff		2429668	1					
ANR	2433856	ExpressionStatement	"gen_helper_v7m_mrs ( tmp , cpu_env , addr )"	1417:28:28319:28357	2429668	1	True				
ANR	2433857	CallExpression	"gen_helper_v7m_mrs ( tmp , cpu_env , addr )"		2429668	0					
ANR	2433858	Callee	gen_helper_v7m_mrs		2429668	0					
ANR	2433859	Identifier	gen_helper_v7m_mrs		2429668	0					
ANR	2433860	ArgumentList	tmp		2429668	1					
ANR	2433861	Argument	tmp		2429668	0					
ANR	2433862	Identifier	tmp		2429668	0					
ANR	2433863	Argument	cpu_env		2429668	1					
ANR	2433864	Identifier	cpu_env		2429668	0					
ANR	2433865	Argument	addr		2429668	2					
ANR	2433866	Identifier	addr		2429668	0					
ANR	2433867	ExpressionStatement	tcg_temp_free_i32 ( addr )	1419:28:28388:28411	2429668	2	True				
ANR	2433868	CallExpression	tcg_temp_free_i32 ( addr )		2429668	0					
ANR	2433869	Callee	tcg_temp_free_i32		2429668	0					
ANR	2433870	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2433871	ArgumentList	addr		2429668	1					
ANR	2433872	Argument	addr		2429668	0					
ANR	2433873	Identifier	addr		2429668	0					
ANR	2433874	ElseStatement	else		2429668	0					
ANR	2433875	CompoundStatement		1419:31:28363:28363	2429668	0					
ANR	2433876	ExpressionStatement	gen_helper_cpsr_read ( tmp )	1423:28:28476:28501	2429668	0	True				
ANR	2433877	CallExpression	gen_helper_cpsr_read ( tmp )		2429668	0					
ANR	2433878	Callee	gen_helper_cpsr_read		2429668	0					
ANR	2433879	Identifier	gen_helper_cpsr_read		2429668	0					
ANR	2433880	ArgumentList	tmp		2429668	1					
ANR	2433881	Argument	tmp		2429668	0					
ANR	2433882	Identifier	tmp		2429668	0					
ANR	2433883	ExpressionStatement	"store_reg ( s , rd , tmp )"	1427:24:28555:28576	2429668	35	True				
ANR	2433884	CallExpression	"store_reg ( s , rd , tmp )"		2429668	0					
ANR	2433885	Callee	store_reg		2429668	0					
ANR	2433886	Identifier	store_reg		2429668	0					
ANR	2433887	ArgumentList	s		2429668	1					
ANR	2433888	Argument	s		2429668	0					
ANR	2433889	Identifier	s		2429668	0					
ANR	2433890	Argument	rd		2429668	1					
ANR	2433891	Identifier	rd		2429668	0					
ANR	2433892	Argument	tmp		2429668	2					
ANR	2433893	Identifier	tmp		2429668	0					
ANR	2433894	BreakStatement	break ;	1429:24:28603:28608	2429668	36	True				
ANR	2433895	Label	case 7 :	1431:20:28631:28637	2429668	37	True				
ANR	2433896	IfStatement	if ( IS_USER ( s ) || IS_M ( env ) )		2429668	38					
ANR	2433897	Condition	IS_USER ( s ) || IS_M ( env )	1435:28:28746:28768	2429668	0	True				
ANR	2433898	OrExpression	IS_USER ( s ) || IS_M ( env )		2429668	0		||			
ANR	2433899	CallExpression	IS_USER ( s )		2429668	0					
ANR	2433900	Callee	IS_USER		2429668	0					
ANR	2433901	Identifier	IS_USER		2429668	0					
ANR	2433902	ArgumentList	s		2429668	1					
ANR	2433903	Argument	s		2429668	0					
ANR	2433904	Identifier	s		2429668	0					
ANR	2433905	CallExpression	IS_M ( env )		2429668	1					
ANR	2433906	Callee	IS_M		2429668	0					
ANR	2433907	Identifier	IS_M		2429668	0					
ANR	2433908	ArgumentList	env		2429668	1					
ANR	2433909	Argument	env		2429668	0					
ANR	2433910	Identifier	env		2429668	0					
ANR	2433911	GotoStatement	goto illegal_op ;	1437:28:28800:28815	2429668	1	True				
ANR	2433912	Identifier	illegal_op		2429668	0					
ANR	2433913	ExpressionStatement	tmp = load_cpu_field ( spsr )	1439:24:28842:28868	2429668	39	True				
ANR	2433914	AssignmentExpression	tmp = load_cpu_field ( spsr )		2429668	0		=			
ANR	2433915	Identifier	tmp		2429668	0					
ANR	2433916	CallExpression	load_cpu_field ( spsr )		2429668	1					
ANR	2433917	Callee	load_cpu_field		2429668	0					
ANR	2433918	Identifier	load_cpu_field		2429668	0					
ANR	2433919	ArgumentList	spsr		2429668	1					
ANR	2433920	Argument	spsr		2429668	0					
ANR	2433921	Identifier	spsr		2429668	0					
ANR	2433922	ExpressionStatement	"store_reg ( s , rd , tmp )"	1441:24:28895:28916	2429668	40	True				
ANR	2433923	CallExpression	"store_reg ( s , rd , tmp )"		2429668	0					
ANR	2433924	Callee	store_reg		2429668	0					
ANR	2433925	Identifier	store_reg		2429668	0					
ANR	2433926	ArgumentList	s		2429668	1					
ANR	2433927	Argument	s		2429668	0					
ANR	2433928	Identifier	s		2429668	0					
ANR	2433929	Argument	rd		2429668	1					
ANR	2433930	Identifier	rd		2429668	0					
ANR	2433931	Argument	tmp		2429668	2					
ANR	2433932	Identifier	tmp		2429668	0					
ANR	2433933	BreakStatement	break ;	1443:24:28943:28948	2429668	41	True				
ANR	2433934	ElseStatement	else		2429668	0					
ANR	2433935	CompoundStatement		1447:19:28930:28930	2429668	0					
ANR	2433936	ExpressionStatement	op = ( insn >> 22 ) & 0xf	1453:16:29075:29098	2429668	0	True				
ANR	2433937	AssignmentExpression	op = ( insn >> 22 ) & 0xf		2429668	0		=			
ANR	2433938	Identifier	op		2429668	0					
ANR	2433939	BitAndExpression	( insn >> 22 ) & 0xf		2429668	1		&			
ANR	2433940	ShiftExpression	insn >> 22		2429668	0		>>			
ANR	2433941	Identifier	insn		2429668	0					
ANR	2433942	PrimaryExpression	22		2429668	1					
ANR	2433943	PrimaryExpression	0xf		2429668	1					
ANR	2433944	ExpressionStatement	s -> condlabel = gen_new_label ( )	1457:16:29190:29220	2429668	1	True				
ANR	2433945	AssignmentExpression	s -> condlabel = gen_new_label ( )		2429668	0		=			
ANR	2433946	PtrMemberAccess	s -> condlabel		2429668	0					
ANR	2433947	Identifier	s		2429668	0					
ANR	2433948	Identifier	condlabel		2429668	1					
ANR	2433949	CallExpression	gen_new_label ( )		2429668	1					
ANR	2433950	Callee	gen_new_label		2429668	0					
ANR	2433951	Identifier	gen_new_label		2429668	0					
ANR	2433952	ArgumentList			2429668	1					
ANR	2433953	ExpressionStatement	"gen_test_cc ( op ^ 1 , s -> condlabel )"	1459:16:29239:29272	2429668	2	True				
ANR	2433954	CallExpression	"gen_test_cc ( op ^ 1 , s -> condlabel )"		2429668	0					
ANR	2433955	Callee	gen_test_cc		2429668	0					
ANR	2433956	Identifier	gen_test_cc		2429668	0					
ANR	2433957	ArgumentList	op ^ 1		2429668	1					
ANR	2433958	Argument	op ^ 1		2429668	0					
ANR	2433959	ExclusiveOrExpression	op ^ 1		2429668	0		^			
ANR	2433960	Identifier	op		2429668	0					
ANR	2433961	PrimaryExpression	1		2429668	1					
ANR	2433962	Argument	s -> condlabel		2429668	1					
ANR	2433963	PtrMemberAccess	s -> condlabel		2429668	0					
ANR	2433964	Identifier	s		2429668	0					
ANR	2433965	Identifier	condlabel		2429668	1					
ANR	2433966	ExpressionStatement	s -> condjmp = 1	1461:16:29291:29305	2429668	3	True				
ANR	2433967	AssignmentExpression	s -> condjmp = 1		2429668	0		=			
ANR	2433968	PtrMemberAccess	s -> condjmp		2429668	0					
ANR	2433969	Identifier	s		2429668	0					
ANR	2433970	Identifier	condjmp		2429668	1					
ANR	2433971	PrimaryExpression	1		2429668	1					
ANR	2433972	ExpressionStatement	offset = ( insn & 0x7ff ) << 1	1467:16:29375:29403	2429668	4	True				
ANR	2433973	AssignmentExpression	offset = ( insn & 0x7ff ) << 1		2429668	0		=			
ANR	2433974	Identifier	offset		2429668	0					
ANR	2433975	ShiftExpression	( insn & 0x7ff ) << 1		2429668	1		<<			
ANR	2433976	BitAndExpression	insn & 0x7ff		2429668	0		&			
ANR	2433977	Identifier	insn		2429668	0					
ANR	2433978	PrimaryExpression	0x7ff		2429668	1					
ANR	2433979	PrimaryExpression	1		2429668	1					
ANR	2433980	ExpressionStatement	offset |= ( insn & 0x003f0000 ) >> 4	1471:16:29475:29509	2429668	5	True				
ANR	2433981	AssignmentExpression	offset |= ( insn & 0x003f0000 ) >> 4		2429668	0		|=			
ANR	2433982	Identifier	offset		2429668	0					
ANR	2433983	ShiftExpression	( insn & 0x003f0000 ) >> 4		2429668	1		>>			
ANR	2433984	BitAndExpression	insn & 0x003f0000		2429668	0		&			
ANR	2433985	Identifier	insn		2429668	0					
ANR	2433986	PrimaryExpression	0x003f0000		2429668	1					
ANR	2433987	PrimaryExpression	4		2429668	1					
ANR	2433988	ExpressionStatement	offset |= ( ( int32_t ) ( ( insn << 5 ) & 0x80000000 ) ) >> 11	1475:16:29578:29631	2429668	6	True				
ANR	2433989	AssignmentExpression	offset |= ( ( int32_t ) ( ( insn << 5 ) & 0x80000000 ) ) >> 11		2429668	0		|=			
ANR	2433990	Identifier	offset		2429668	0					
ANR	2433991	ShiftExpression	( ( int32_t ) ( ( insn << 5 ) & 0x80000000 ) ) >> 11		2429668	1		>>			
ANR	2433992	CastExpression	( int32_t ) ( ( insn << 5 ) & 0x80000000 )		2429668	0					
ANR	2433993	CastTarget	int32_t		2429668	0					
ANR	2433994	BitAndExpression	( insn << 5 ) & 0x80000000		2429668	1		&			
ANR	2433995	ShiftExpression	insn << 5		2429668	0		<<			
ANR	2433996	Identifier	insn		2429668	0					
ANR	2433997	PrimaryExpression	5		2429668	1					
ANR	2433998	PrimaryExpression	0x80000000		2429668	1					
ANR	2433999	PrimaryExpression	11		2429668	1					
ANR	2434000	ExpressionStatement	offset |= ( insn & ( 1 << 13 ) ) << 5	1479:16:29697:29730	2429668	7	True				
ANR	2434001	AssignmentExpression	offset |= ( insn & ( 1 << 13 ) ) << 5		2429668	0		|=			
ANR	2434002	Identifier	offset		2429668	0					
ANR	2434003	ShiftExpression	( insn & ( 1 << 13 ) ) << 5		2429668	1		<<			
ANR	2434004	BitAndExpression	insn & ( 1 << 13 )		2429668	0		&			
ANR	2434005	Identifier	insn		2429668	0					
ANR	2434006	ShiftExpression	1 << 13		2429668	1		<<			
ANR	2434007	PrimaryExpression	1		2429668	0					
ANR	2434008	PrimaryExpression	13		2429668	1					
ANR	2434009	PrimaryExpression	5		2429668	1					
ANR	2434010	ExpressionStatement	offset |= ( insn & ( 1 << 11 ) ) << 8	1483:16:29796:29829	2429668	8	True				
ANR	2434011	AssignmentExpression	offset |= ( insn & ( 1 << 11 ) ) << 8		2429668	0		|=			
ANR	2434012	Identifier	offset		2429668	0					
ANR	2434013	ShiftExpression	( insn & ( 1 << 11 ) ) << 8		2429668	1		<<			
ANR	2434014	BitAndExpression	insn & ( 1 << 11 )		2429668	0		&			
ANR	2434015	Identifier	insn		2429668	0					
ANR	2434016	ShiftExpression	1 << 11		2429668	1		<<			
ANR	2434017	PrimaryExpression	1		2429668	0					
ANR	2434018	PrimaryExpression	11		2429668	1					
ANR	2434019	PrimaryExpression	8		2429668	1					
ANR	2434020	ExpressionStatement	"gen_jmp ( s , s -> pc + offset )"	1489:16:29892:29918	2429668	9	True				
ANR	2434021	CallExpression	"gen_jmp ( s , s -> pc + offset )"		2429668	0					
ANR	2434022	Callee	gen_jmp		2429668	0					
ANR	2434023	Identifier	gen_jmp		2429668	0					
ANR	2434024	ArgumentList	s		2429668	1					
ANR	2434025	Argument	s		2429668	0					
ANR	2434026	Identifier	s		2429668	0					
ANR	2434027	Argument	s -> pc + offset		2429668	1					
ANR	2434028	AdditiveExpression	s -> pc + offset		2429668	0		+			
ANR	2434029	PtrMemberAccess	s -> pc		2429668	0					
ANR	2434030	Identifier	s		2429668	0					
ANR	2434031	Identifier	pc		2429668	1					
ANR	2434032	Identifier	offset		2429668	1					
ANR	2434033	ElseStatement	else		2429668	0					
ANR	2434034	CompoundStatement		1491:15:29869:29869	2429668	0					
ANR	2434035	IfStatement	if ( insn & ( 1 << 25 ) )		2429668	0					
ANR	2434036	Condition	insn & ( 1 << 25 )	1497:16:30017:30032	2429668	0	True				
ANR	2434037	BitAndExpression	insn & ( 1 << 25 )		2429668	0		&			
ANR	2434038	Identifier	insn		2429668	0					
ANR	2434039	ShiftExpression	1 << 25		2429668	1		<<			
ANR	2434040	PrimaryExpression	1		2429668	0					
ANR	2434041	PrimaryExpression	25		2429668	1					
ANR	2434042	CompoundStatement		1495:34:29953:29953	2429668	1					
ANR	2434043	IfStatement	if ( insn & ( 1 << 24 ) )		2429668	0					
ANR	2434044	Condition	insn & ( 1 << 24 )	1499:20:30058:30073	2429668	0	True				
ANR	2434045	BitAndExpression	insn & ( 1 << 24 )		2429668	0		&			
ANR	2434046	Identifier	insn		2429668	0					
ANR	2434047	ShiftExpression	1 << 24		2429668	1		<<			
ANR	2434048	PrimaryExpression	1		2429668	0					
ANR	2434049	PrimaryExpression	24		2429668	1					
ANR	2434050	CompoundStatement		1497:38:29994:29994	2429668	1					
ANR	2434051	IfStatement	if ( insn & ( 1 << 20 ) )		2429668	0					
ANR	2434052	Condition	insn & ( 1 << 20 )	1501:24:30103:30118	2429668	0	True				
ANR	2434053	BitAndExpression	insn & ( 1 << 20 )		2429668	0		&			
ANR	2434054	Identifier	insn		2429668	0					
ANR	2434055	ShiftExpression	1 << 20		2429668	1		<<			
ANR	2434056	PrimaryExpression	1		2429668	0					
ANR	2434057	PrimaryExpression	20		2429668	1					
ANR	2434058	GotoStatement	goto illegal_op ;	1503:24:30146:30161	2429668	1	True				
ANR	2434059	Identifier	illegal_op		2429668	0					
ANR	2434060	ExpressionStatement	op = ( insn >> 21 ) & 7	1507:20:30231:30252	2429668	1	True				
ANR	2434061	AssignmentExpression	op = ( insn >> 21 ) & 7		2429668	0		=			
ANR	2434062	Identifier	op		2429668	0					
ANR	2434063	BitAndExpression	( insn >> 21 ) & 7		2429668	1		&			
ANR	2434064	ShiftExpression	insn >> 21		2429668	0		>>			
ANR	2434065	Identifier	insn		2429668	0					
ANR	2434066	PrimaryExpression	21		2429668	1					
ANR	2434067	PrimaryExpression	7		2429668	1					
ANR	2434068	ExpressionStatement	imm = insn & 0x1f	1509:20:30275:30292	2429668	2	True				
ANR	2434069	AssignmentExpression	imm = insn & 0x1f		2429668	0		=			
ANR	2434070	Identifier	imm		2429668	0					
ANR	2434071	BitAndExpression	insn & 0x1f		2429668	1		&			
ANR	2434072	Identifier	insn		2429668	0					
ANR	2434073	PrimaryExpression	0x1f		2429668	1					
ANR	2434074	ExpressionStatement	shift = ( ( insn >> 6 ) & 3 ) | ( ( insn >> 10 ) & 0x1c )	1511:20:30315:30364	2429668	3	True				
ANR	2434075	AssignmentExpression	shift = ( ( insn >> 6 ) & 3 ) | ( ( insn >> 10 ) & 0x1c )		2429668	0		=			
ANR	2434076	Identifier	shift		2429668	0					
ANR	2434077	InclusiveOrExpression	( ( insn >> 6 ) & 3 ) | ( ( insn >> 10 ) & 0x1c )		2429668	1		|			
ANR	2434078	BitAndExpression	( insn >> 6 ) & 3		2429668	0		&			
ANR	2434079	ShiftExpression	insn >> 6		2429668	0		>>			
ANR	2434080	Identifier	insn		2429668	0					
ANR	2434081	PrimaryExpression	6		2429668	1					
ANR	2434082	PrimaryExpression	3		2429668	1					
ANR	2434083	BitAndExpression	( insn >> 10 ) & 0x1c		2429668	1		&			
ANR	2434084	ShiftExpression	insn >> 10		2429668	0		>>			
ANR	2434085	Identifier	insn		2429668	0					
ANR	2434086	PrimaryExpression	10		2429668	1					
ANR	2434087	PrimaryExpression	0x1c		2429668	1					
ANR	2434088	IfStatement	if ( rn == 15 )		2429668	4					
ANR	2434089	Condition	rn == 15	1513:24:30391:30398	2429668	0	True				
ANR	2434090	EqualityExpression	rn == 15		2429668	0		==			
ANR	2434091	Identifier	rn		2429668	0					
ANR	2434092	PrimaryExpression	15		2429668	1					
ANR	2434093	CompoundStatement		1511:34:30319:30319	2429668	1					
ANR	2434094	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	1515:24:30428:30452	2429668	0	True				
ANR	2434095	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2429668	0		=			
ANR	2434096	Identifier	tmp		2429668	0					
ANR	2434097	CallExpression	tcg_temp_new_i32 ( )		2429668	1					
ANR	2434098	Callee	tcg_temp_new_i32		2429668	0					
ANR	2434099	Identifier	tcg_temp_new_i32		2429668	0					
ANR	2434100	ArgumentList			2429668	1					
ANR	2434101	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , 0 )"	1517:24:30479:30503	2429668	1	True				
ANR	2434102	CallExpression	"tcg_gen_movi_i32 ( tmp , 0 )"		2429668	0					
ANR	2434103	Callee	tcg_gen_movi_i32		2429668	0					
ANR	2434104	Identifier	tcg_gen_movi_i32		2429668	0					
ANR	2434105	ArgumentList	tmp		2429668	1					
ANR	2434106	Argument	tmp		2429668	0					
ANR	2434107	Identifier	tmp		2429668	0					
ANR	2434108	Argument	0		2429668	1					
ANR	2434109	PrimaryExpression	0		2429668	0					
ANR	2434110	ElseStatement	else		2429668	0					
ANR	2434111	CompoundStatement		1517:27:30451:30451	2429668	0					
ANR	2434112	ExpressionStatement	"tmp = load_reg ( s , rn )"	1521:24:30560:30581	2429668	0	True				
ANR	2434113	AssignmentExpression	"tmp = load_reg ( s , rn )"		2429668	0		=			
ANR	2434114	Identifier	tmp		2429668	0					
ANR	2434115	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2434116	Callee	load_reg		2429668	0					
ANR	2434117	Identifier	load_reg		2429668	0					
ANR	2434118	ArgumentList	s		2429668	1					
ANR	2434119	Argument	s		2429668	0					
ANR	2434120	Identifier	s		2429668	0					
ANR	2434121	Argument	rn		2429668	1					
ANR	2434122	Identifier	rn		2429668	0					
ANR	2434123	SwitchStatement	switch ( op )		2429668	5					
ANR	2434124	Condition	op	1525:28:30635:30636	2429668	0	True				
ANR	2434125	Identifier	op		2429668	0					
ANR	2434126	CompoundStatement		1523:32:30557:30557	2429668	1					
ANR	2434127	Label	case 2 :	1527:20:30662:30668	2429668	0	True				
ANR	2434128	ExpressionStatement	imm ++	1529:24:30727:30732	2429668	1	True				
ANR	2434129	PostIncDecOperationExpression	imm ++		2429668	0					
ANR	2434130	Identifier	imm		2429668	0					
ANR	2434131	IncDec	++		2429668	1					
ANR	2434132	IfStatement	if ( shift + imm > 32 )		2429668	2					
ANR	2434133	Condition	shift + imm > 32	1531:28:30763:30778	2429668	0	True				
ANR	2434134	RelationalExpression	shift + imm > 32		2429668	0		>			
ANR	2434135	AdditiveExpression	shift + imm		2429668	0		+			
ANR	2434136	Identifier	shift		2429668	0					
ANR	2434137	Identifier	imm		2429668	1					
ANR	2434138	PrimaryExpression	32		2429668	1					
ANR	2434139	GotoStatement	goto illegal_op ;	1533:28:30810:30825	2429668	1	True				
ANR	2434140	Identifier	illegal_op		2429668	0					
ANR	2434141	IfStatement	if ( imm < 32 )		2429668	3					
ANR	2434142	Condition	imm < 32	1535:28:30856:30863	2429668	0	True				
ANR	2434143	RelationalExpression	imm < 32		2429668	0		<			
ANR	2434144	Identifier	imm		2429668	0					
ANR	2434145	PrimaryExpression	32		2429668	1					
ANR	2434146	ExpressionStatement	"gen_sbfx ( tmp , shift , imm )"	1537:28:30895:30920	2429668	1	True				
ANR	2434147	CallExpression	"gen_sbfx ( tmp , shift , imm )"		2429668	0					
ANR	2434148	Callee	gen_sbfx		2429668	0					
ANR	2434149	Identifier	gen_sbfx		2429668	0					
ANR	2434150	ArgumentList	tmp		2429668	1					
ANR	2434151	Argument	tmp		2429668	0					
ANR	2434152	Identifier	tmp		2429668	0					
ANR	2434153	Argument	shift		2429668	1					
ANR	2434154	Identifier	shift		2429668	0					
ANR	2434155	Argument	imm		2429668	2					
ANR	2434156	Identifier	imm		2429668	0					
ANR	2434157	BreakStatement	break ;	1539:24:30947:30952	2429668	4	True				
ANR	2434158	Label	case 6 :	1541:20:30975:30981	2429668	5	True				
ANR	2434159	ExpressionStatement	imm ++	1543:24:31042:31047	2429668	6	True				
ANR	2434160	PostIncDecOperationExpression	imm ++		2429668	0					
ANR	2434161	Identifier	imm		2429668	0					
ANR	2434162	IncDec	++		2429668	1					
ANR	2434163	IfStatement	if ( shift + imm > 32 )		2429668	7					
ANR	2434164	Condition	shift + imm > 32	1545:28:31078:31093	2429668	0	True				
ANR	2434165	RelationalExpression	shift + imm > 32		2429668	0		>			
ANR	2434166	AdditiveExpression	shift + imm		2429668	0		+			
ANR	2434167	Identifier	shift		2429668	0					
ANR	2434168	Identifier	imm		2429668	1					
ANR	2434169	PrimaryExpression	32		2429668	1					
ANR	2434170	GotoStatement	goto illegal_op ;	1547:28:31125:31140	2429668	1	True				
ANR	2434171	Identifier	illegal_op		2429668	0					
ANR	2434172	IfStatement	if ( imm < 32 )		2429668	8					
ANR	2434173	Condition	imm < 32	1549:28:31171:31178	2429668	0	True				
ANR	2434174	RelationalExpression	imm < 32		2429668	0		<			
ANR	2434175	Identifier	imm		2429668	0					
ANR	2434176	PrimaryExpression	32		2429668	1					
ANR	2434177	ExpressionStatement	"gen_ubfx ( tmp , shift , ( 1u << imm ) - 1 )"	1551:28:31210:31247	2429668	1	True				
ANR	2434178	CallExpression	"gen_ubfx ( tmp , shift , ( 1u << imm ) - 1 )"		2429668	0					
ANR	2434179	Callee	gen_ubfx		2429668	0					
ANR	2434180	Identifier	gen_ubfx		2429668	0					
ANR	2434181	ArgumentList	tmp		2429668	1					
ANR	2434182	Argument	tmp		2429668	0					
ANR	2434183	Identifier	tmp		2429668	0					
ANR	2434184	Argument	shift		2429668	1					
ANR	2434185	Identifier	shift		2429668	0					
ANR	2434186	Argument	( 1u << imm ) - 1		2429668	2					
ANR	2434187	AdditiveExpression	( 1u << imm ) - 1		2429668	0		-			
ANR	2434188	ShiftExpression	1u << imm		2429668	0		<<			
ANR	2434189	PrimaryExpression	1u		2429668	0					
ANR	2434190	Identifier	imm		2429668	1					
ANR	2434191	PrimaryExpression	1		2429668	1					
ANR	2434192	BreakStatement	break ;	1553:24:31274:31279	2429668	9	True				
ANR	2434193	Label	case 3 :	1555:20:31302:31308	2429668	10	True				
ANR	2434194	IfStatement	if ( imm < shift )		2429668	11					
ANR	2434195	Condition	imm < shift	1557:28:31369:31379	2429668	0	True				
ANR	2434196	RelationalExpression	imm < shift		2429668	0		<			
ANR	2434197	Identifier	imm		2429668	0					
ANR	2434198	Identifier	shift		2429668	1					
ANR	2434199	GotoStatement	goto illegal_op ;	1559:28:31411:31426	2429668	1	True				
ANR	2434200	Identifier	illegal_op		2429668	0					
ANR	2434201	ExpressionStatement	imm = imm + 1 - shift	1561:24:31453:31474	2429668	12	True				
ANR	2434202	AssignmentExpression	imm = imm + 1 - shift		2429668	0		=			
ANR	2434203	Identifier	imm		2429668	0					
ANR	2434204	AdditiveExpression	imm + 1 - shift		2429668	1		+			
ANR	2434205	Identifier	imm		2429668	0					
ANR	2434206	AdditiveExpression	1 - shift		2429668	1		-			
ANR	2434207	PrimaryExpression	1		2429668	0					
ANR	2434208	Identifier	shift		2429668	1					
ANR	2434209	IfStatement	if ( imm != 32 )		2429668	13					
ANR	2434210	Condition	imm != 32	1563:28:31505:31513	2429668	0	True				
ANR	2434211	EqualityExpression	imm != 32		2429668	0		!=			
ANR	2434212	Identifier	imm		2429668	0					
ANR	2434213	PrimaryExpression	32		2429668	1					
ANR	2434214	CompoundStatement		1561:39:31434:31434	2429668	1					
ANR	2434215	ExpressionStatement	"tmp2 = load_reg ( s , rd )"	1565:28:31547:31569	2429668	0	True				
ANR	2434216	AssignmentExpression	"tmp2 = load_reg ( s , rd )"		2429668	0		=			
ANR	2434217	Identifier	tmp2		2429668	0					
ANR	2434218	CallExpression	"load_reg ( s , rd )"		2429668	1					
ANR	2434219	Callee	load_reg		2429668	0					
ANR	2434220	Identifier	load_reg		2429668	0					
ANR	2434221	ArgumentList	s		2429668	1					
ANR	2434222	Argument	s		2429668	0					
ANR	2434223	Identifier	s		2429668	0					
ANR	2434224	Argument	rd		2429668	1					
ANR	2434225	Identifier	rd		2429668	0					
ANR	2434226	ExpressionStatement	"gen_bfi ( tmp , tmp2 , tmp , shift , ( 1u << imm ) - 1 )"	1567:28:31600:31647	2429668	1	True				
ANR	2434227	CallExpression	"gen_bfi ( tmp , tmp2 , tmp , shift , ( 1u << imm ) - 1 )"		2429668	0					
ANR	2434228	Callee	gen_bfi		2429668	0					
ANR	2434229	Identifier	gen_bfi		2429668	0					
ANR	2434230	ArgumentList	tmp		2429668	1					
ANR	2434231	Argument	tmp		2429668	0					
ANR	2434232	Identifier	tmp		2429668	0					
ANR	2434233	Argument	tmp2		2429668	1					
ANR	2434234	Identifier	tmp2		2429668	0					
ANR	2434235	Argument	tmp		2429668	2					
ANR	2434236	Identifier	tmp		2429668	0					
ANR	2434237	Argument	shift		2429668	3					
ANR	2434238	Identifier	shift		2429668	0					
ANR	2434239	Argument	( 1u << imm ) - 1		2429668	4					
ANR	2434240	AdditiveExpression	( 1u << imm ) - 1		2429668	0		-			
ANR	2434241	ShiftExpression	1u << imm		2429668	0		<<			
ANR	2434242	PrimaryExpression	1u		2429668	0					
ANR	2434243	Identifier	imm		2429668	1					
ANR	2434244	PrimaryExpression	1		2429668	1					
ANR	2434245	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1569:28:31678:31701	2429668	2	True				
ANR	2434246	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2434247	Callee	tcg_temp_free_i32		2429668	0					
ANR	2434248	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2434249	ArgumentList	tmp2		2429668	1					
ANR	2434250	Argument	tmp2		2429668	0					
ANR	2434251	Identifier	tmp2		2429668	0					
ANR	2434252	BreakStatement	break ;	1573:24:31755:31760	2429668	14	True				
ANR	2434253	Label	case 7 :	1575:20:31783:31789	2429668	15	True				
ANR	2434254	GotoStatement	goto illegal_op ;	1577:24:31816:31831	2429668	16	True				
ANR	2434255	Identifier	illegal_op		2429668	0					
ANR	2434256	Label	default :	1579:20:31854:31861	2429668	17	True				
ANR	2434257	Identifier	default		2429668	0					
ANR	2434258	IfStatement	if ( shift )		2429668	18					
ANR	2434259	Condition	shift	1581:28:31909:31913	2429668	0	True				
ANR	2434260	Identifier	shift		2429668	0					
ANR	2434261	CompoundStatement		1579:35:31834:31834	2429668	1					
ANR	2434262	IfStatement	if ( op & 1 )		2429668	0					
ANR	2434263	Condition	op & 1	1583:32:31951:31956	2429668	0	True				
ANR	2434264	BitAndExpression	op & 1		2429668	0		&			
ANR	2434265	Identifier	op		2429668	0					
ANR	2434266	PrimaryExpression	1		2429668	1					
ANR	2434267	ExpressionStatement	"tcg_gen_sari_i32 ( tmp , tmp , shift )"	1585:32:31992:32025	2429668	1	True				
ANR	2434268	CallExpression	"tcg_gen_sari_i32 ( tmp , tmp , shift )"		2429668	0					
ANR	2434269	Callee	tcg_gen_sari_i32		2429668	0					
ANR	2434270	Identifier	tcg_gen_sari_i32		2429668	0					
ANR	2434271	ArgumentList	tmp		2429668	1					
ANR	2434272	Argument	tmp		2429668	0					
ANR	2434273	Identifier	tmp		2429668	0					
ANR	2434274	Argument	tmp		2429668	1					
ANR	2434275	Identifier	tmp		2429668	0					
ANR	2434276	Argument	shift		2429668	2					
ANR	2434277	Identifier	shift		2429668	0					
ANR	2434278	ElseStatement	else		2429668	0					
ANR	2434279	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , tmp , shift )"	1589:32:32094:32127	2429668	0	True				
ANR	2434280	CallExpression	"tcg_gen_shli_i32 ( tmp , tmp , shift )"		2429668	0					
ANR	2434281	Callee	tcg_gen_shli_i32		2429668	0					
ANR	2434282	Identifier	tcg_gen_shli_i32		2429668	0					
ANR	2434283	ArgumentList	tmp		2429668	1					
ANR	2434284	Argument	tmp		2429668	0					
ANR	2434285	Identifier	tmp		2429668	0					
ANR	2434286	Argument	tmp		2429668	1					
ANR	2434287	Identifier	tmp		2429668	0					
ANR	2434288	Argument	shift		2429668	2					
ANR	2434289	Identifier	shift		2429668	0					
ANR	2434290	ExpressionStatement	tmp2 = tcg_const_i32 ( imm )	1593:24:32181:32206	2429668	19	True				
ANR	2434291	AssignmentExpression	tmp2 = tcg_const_i32 ( imm )		2429668	0		=			
ANR	2434292	Identifier	tmp2		2429668	0					
ANR	2434293	CallExpression	tcg_const_i32 ( imm )		2429668	1					
ANR	2434294	Callee	tcg_const_i32		2429668	0					
ANR	2434295	Identifier	tcg_const_i32		2429668	0					
ANR	2434296	ArgumentList	imm		2429668	1					
ANR	2434297	Argument	imm		2429668	0					
ANR	2434298	Identifier	imm		2429668	0					
ANR	2434299	IfStatement	if ( op & 4 )		2429668	20					
ANR	2434300	Condition	op & 4	1595:28:32237:32242	2429668	0	True				
ANR	2434301	BitAndExpression	op & 4		2429668	0		&			
ANR	2434302	Identifier	op		2429668	0					
ANR	2434303	PrimaryExpression	4		2429668	1					
ANR	2434304	CompoundStatement		1593:36:32163:32163	2429668	1					
ANR	2434305	IfStatement	if ( ( op & 1 ) && shift == 0 )		2429668	0					
ANR	2434306	Condition	( op & 1 ) && shift == 0	1599:32:32326:32347	2429668	0	True				
ANR	2434307	AndExpression	( op & 1 ) && shift == 0		2429668	0		&&			
ANR	2434308	BitAndExpression	op & 1		2429668	0		&			
ANR	2434309	Identifier	op		2429668	0					
ANR	2434310	PrimaryExpression	1		2429668	1					
ANR	2434311	EqualityExpression	shift == 0		2429668	1		==			
ANR	2434312	Identifier	shift		2429668	0					
ANR	2434313	PrimaryExpression	0		2429668	1					
ANR	2434314	ExpressionStatement	"gen_helper_usat16 ( tmp , tmp , tmp2 )"	1601:32:32383:32416	2429668	1	True				
ANR	2434315	CallExpression	"gen_helper_usat16 ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2434316	Callee	gen_helper_usat16		2429668	0					
ANR	2434317	Identifier	gen_helper_usat16		2429668	0					
ANR	2434318	ArgumentList	tmp		2429668	1					
ANR	2434319	Argument	tmp		2429668	0					
ANR	2434320	Identifier	tmp		2429668	0					
ANR	2434321	Argument	tmp		2429668	1					
ANR	2434322	Identifier	tmp		2429668	0					
ANR	2434323	Argument	tmp2		2429668	2					
ANR	2434324	Identifier	tmp2		2429668	0					
ANR	2434325	ElseStatement	else		2429668	0					
ANR	2434326	ExpressionStatement	"gen_helper_usat ( tmp , tmp , tmp2 )"	1605:32:32485:32516	2429668	0	True				
ANR	2434327	CallExpression	"gen_helper_usat ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2434328	Callee	gen_helper_usat		2429668	0					
ANR	2434329	Identifier	gen_helper_usat		2429668	0					
ANR	2434330	ArgumentList	tmp		2429668	1					
ANR	2434331	Argument	tmp		2429668	0					
ANR	2434332	Identifier	tmp		2429668	0					
ANR	2434333	Argument	tmp		2429668	1					
ANR	2434334	Identifier	tmp		2429668	0					
ANR	2434335	Argument	tmp2		2429668	2					
ANR	2434336	Identifier	tmp2		2429668	0					
ANR	2434337	ElseStatement	else		2429668	0					
ANR	2434338	CompoundStatement		1605:31:32468:32468	2429668	0					
ANR	2434339	IfStatement	if ( ( op & 1 ) && shift == 0 )		2429668	0					
ANR	2434340	Condition	( op & 1 ) && shift == 0	1611:32:32629:32650	2429668	0	True				
ANR	2434341	AndExpression	( op & 1 ) && shift == 0		2429668	0		&&			
ANR	2434342	BitAndExpression	op & 1		2429668	0		&			
ANR	2434343	Identifier	op		2429668	0					
ANR	2434344	PrimaryExpression	1		2429668	1					
ANR	2434345	EqualityExpression	shift == 0		2429668	1		==			
ANR	2434346	Identifier	shift		2429668	0					
ANR	2434347	PrimaryExpression	0		2429668	1					
ANR	2434348	ExpressionStatement	"gen_helper_ssat16 ( tmp , tmp , tmp2 )"	1613:32:32686:32719	2429668	1	True				
ANR	2434349	CallExpression	"gen_helper_ssat16 ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2434350	Callee	gen_helper_ssat16		2429668	0					
ANR	2434351	Identifier	gen_helper_ssat16		2429668	0					
ANR	2434352	ArgumentList	tmp		2429668	1					
ANR	2434353	Argument	tmp		2429668	0					
ANR	2434354	Identifier	tmp		2429668	0					
ANR	2434355	Argument	tmp		2429668	1					
ANR	2434356	Identifier	tmp		2429668	0					
ANR	2434357	Argument	tmp2		2429668	2					
ANR	2434358	Identifier	tmp2		2429668	0					
ANR	2434359	ElseStatement	else		2429668	0					
ANR	2434360	ExpressionStatement	"gen_helper_ssat ( tmp , tmp , tmp2 )"	1617:32:32788:32819	2429668	0	True				
ANR	2434361	CallExpression	"gen_helper_ssat ( tmp , tmp , tmp2 )"		2429668	0					
ANR	2434362	Callee	gen_helper_ssat		2429668	0					
ANR	2434363	Identifier	gen_helper_ssat		2429668	0					
ANR	2434364	ArgumentList	tmp		2429668	1					
ANR	2434365	Argument	tmp		2429668	0					
ANR	2434366	Identifier	tmp		2429668	0					
ANR	2434367	Argument	tmp		2429668	1					
ANR	2434368	Identifier	tmp		2429668	0					
ANR	2434369	Argument	tmp2		2429668	2					
ANR	2434370	Identifier	tmp2		2429668	0					
ANR	2434371	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1621:24:32873:32896	2429668	21	True				
ANR	2434372	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2434373	Callee	tcg_temp_free_i32		2429668	0					
ANR	2434374	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2434375	ArgumentList	tmp2		2429668	1					
ANR	2434376	Argument	tmp2		2429668	0					
ANR	2434377	Identifier	tmp2		2429668	0					
ANR	2434378	BreakStatement	break ;	1623:24:32923:32928	2429668	22	True				
ANR	2434379	ExpressionStatement	"store_reg ( s , rd , tmp )"	1627:20:32974:32995	2429668	6	True				
ANR	2434380	CallExpression	"store_reg ( s , rd , tmp )"		2429668	0					
ANR	2434381	Callee	store_reg		2429668	0					
ANR	2434382	Identifier	store_reg		2429668	0					
ANR	2434383	ArgumentList	s		2429668	1					
ANR	2434384	Argument	s		2429668	0					
ANR	2434385	Identifier	s		2429668	0					
ANR	2434386	Argument	rd		2429668	1					
ANR	2434387	Identifier	rd		2429668	0					
ANR	2434388	Argument	tmp		2429668	2					
ANR	2434389	Identifier	tmp		2429668	0					
ANR	2434390	ElseStatement	else		2429668	0					
ANR	2434391	CompoundStatement		1627:23:32939:32939	2429668	0					
ANR	2434392	ExpressionStatement	imm = ( ( insn & 0x04000000 ) >> 15 ) | ( ( insn & 0x7000 ) >> 4 ) | ( insn & 0xff )	1631:20:33044:33145	2429668	0	True				
ANR	2434393	AssignmentExpression	imm = ( ( insn & 0x04000000 ) >> 15 ) | ( ( insn & 0x7000 ) >> 4 ) | ( insn & 0xff )		2429668	0		=			
ANR	2434394	Identifier	imm		2429668	0					
ANR	2434395	InclusiveOrExpression	( ( insn & 0x04000000 ) >> 15 ) | ( ( insn & 0x7000 ) >> 4 ) | ( insn & 0xff )		2429668	1		|			
ANR	2434396	ShiftExpression	( insn & 0x04000000 ) >> 15		2429668	0		>>			
ANR	2434397	BitAndExpression	insn & 0x04000000		2429668	0		&			
ANR	2434398	Identifier	insn		2429668	0					
ANR	2434399	PrimaryExpression	0x04000000		2429668	1					
ANR	2434400	PrimaryExpression	15		2429668	1					
ANR	2434401	InclusiveOrExpression	( ( insn & 0x7000 ) >> 4 ) | ( insn & 0xff )		2429668	1		|			
ANR	2434402	ShiftExpression	( insn & 0x7000 ) >> 4		2429668	0		>>			
ANR	2434403	BitAndExpression	insn & 0x7000		2429668	0		&			
ANR	2434404	Identifier	insn		2429668	0					
ANR	2434405	PrimaryExpression	0x7000		2429668	1					
ANR	2434406	PrimaryExpression	4		2429668	1					
ANR	2434407	BitAndExpression	insn & 0xff		2429668	1		&			
ANR	2434408	Identifier	insn		2429668	0					
ANR	2434409	PrimaryExpression	0xff		2429668	1					
ANR	2434410	IfStatement	if ( insn & ( 1 << 22 ) )		2429668	1					
ANR	2434411	Condition	insn & ( 1 << 22 )	1635:24:33172:33187	2429668	0	True				
ANR	2434412	BitAndExpression	insn & ( 1 << 22 )		2429668	0		&			
ANR	2434413	Identifier	insn		2429668	0					
ANR	2434414	ShiftExpression	1 << 22		2429668	1		<<			
ANR	2434415	PrimaryExpression	1		2429668	0					
ANR	2434416	PrimaryExpression	22		2429668	1					
ANR	2434417	CompoundStatement		1633:42:33108:33108	2429668	1					
ANR	2434418	ExpressionStatement	imm |= ( insn >> 4 ) & 0xf000	1639:24:33267:33294	2429668	0	True				
ANR	2434419	AssignmentExpression	imm |= ( insn >> 4 ) & 0xf000		2429668	0		|=			
ANR	2434420	Identifier	imm		2429668	0					
ANR	2434421	BitAndExpression	( insn >> 4 ) & 0xf000		2429668	1		&			
ANR	2434422	ShiftExpression	insn >> 4		2429668	0		>>			
ANR	2434423	Identifier	insn		2429668	0					
ANR	2434424	PrimaryExpression	4		2429668	1					
ANR	2434425	PrimaryExpression	0xf000		2429668	1					
ANR	2434426	IfStatement	if ( insn & ( 1 << 23 ) )		2429668	1					
ANR	2434427	Condition	insn & ( 1 << 23 )	1641:28:33325:33340	2429668	0	True				
ANR	2434428	BitAndExpression	insn & ( 1 << 23 )		2429668	0		&			
ANR	2434429	Identifier	insn		2429668	0					
ANR	2434430	ShiftExpression	1 << 23		2429668	1		<<			
ANR	2434431	PrimaryExpression	1		2429668	0					
ANR	2434432	PrimaryExpression	23		2429668	1					
ANR	2434433	CompoundStatement		1639:46:33261:33261	2429668	1					
ANR	2434434	ExpressionStatement	"tmp = load_reg ( s , rd )"	1645:28:33414:33435	2429668	0	True				
ANR	2434435	AssignmentExpression	"tmp = load_reg ( s , rd )"		2429668	0		=			
ANR	2434436	Identifier	tmp		2429668	0					
ANR	2434437	CallExpression	"load_reg ( s , rd )"		2429668	1					
ANR	2434438	Callee	load_reg		2429668	0					
ANR	2434439	Identifier	load_reg		2429668	0					
ANR	2434440	ArgumentList	s		2429668	1					
ANR	2434441	Argument	s		2429668	0					
ANR	2434442	Identifier	s		2429668	0					
ANR	2434443	Argument	rd		2429668	1					
ANR	2434444	Identifier	rd		2429668	0					
ANR	2434445	ExpressionStatement	"tcg_gen_ext16u_i32 ( tmp , tmp )"	1647:28:33466:33494	2429668	1	True				
ANR	2434446	CallExpression	"tcg_gen_ext16u_i32 ( tmp , tmp )"		2429668	0					
ANR	2434447	Callee	tcg_gen_ext16u_i32		2429668	0					
ANR	2434448	Identifier	tcg_gen_ext16u_i32		2429668	0					
ANR	2434449	ArgumentList	tmp		2429668	1					
ANR	2434450	Argument	tmp		2429668	0					
ANR	2434451	Identifier	tmp		2429668	0					
ANR	2434452	Argument	tmp		2429668	1					
ANR	2434453	Identifier	tmp		2429668	0					
ANR	2434454	ExpressionStatement	"tcg_gen_ori_i32 ( tmp , tmp , imm << 16 )"	1649:28:33525:33561	2429668	2	True				
ANR	2434455	CallExpression	"tcg_gen_ori_i32 ( tmp , tmp , imm << 16 )"		2429668	0					
ANR	2434456	Callee	tcg_gen_ori_i32		2429668	0					
ANR	2434457	Identifier	tcg_gen_ori_i32		2429668	0					
ANR	2434458	ArgumentList	tmp		2429668	1					
ANR	2434459	Argument	tmp		2429668	0					
ANR	2434460	Identifier	tmp		2429668	0					
ANR	2434461	Argument	tmp		2429668	1					
ANR	2434462	Identifier	tmp		2429668	0					
ANR	2434463	Argument	imm << 16		2429668	2					
ANR	2434464	ShiftExpression	imm << 16		2429668	0		<<			
ANR	2434465	Identifier	imm		2429668	0					
ANR	2434466	PrimaryExpression	16		2429668	1					
ANR	2434467	ElseStatement	else		2429668	0					
ANR	2434468	CompoundStatement		1649:31:33513:33513	2429668	0					
ANR	2434469	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	1655:28:33666:33690	2429668	0	True				
ANR	2434470	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2429668	0		=			
ANR	2434471	Identifier	tmp		2429668	0					
ANR	2434472	CallExpression	tcg_temp_new_i32 ( )		2429668	1					
ANR	2434473	Callee	tcg_temp_new_i32		2429668	0					
ANR	2434474	Identifier	tcg_temp_new_i32		2429668	0					
ANR	2434475	ArgumentList			2429668	1					
ANR	2434476	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , imm )"	1657:28:33721:33747	2429668	1	True				
ANR	2434477	CallExpression	"tcg_gen_movi_i32 ( tmp , imm )"		2429668	0					
ANR	2434478	Callee	tcg_gen_movi_i32		2429668	0					
ANR	2434479	Identifier	tcg_gen_movi_i32		2429668	0					
ANR	2434480	ArgumentList	tmp		2429668	1					
ANR	2434481	Argument	tmp		2429668	0					
ANR	2434482	Identifier	tmp		2429668	0					
ANR	2434483	Argument	imm		2429668	1					
ANR	2434484	Identifier	imm		2429668	0					
ANR	2434485	ElseStatement	else		2429668	0					
ANR	2434486	CompoundStatement		1659:27:33722:33722	2429668	0					
ANR	2434487	IfStatement	if ( rn == 15 )		2429668	0					
ANR	2434488	Condition	rn == 15	1665:28:33893:33900	2429668	0	True				
ANR	2434489	EqualityExpression	rn == 15		2429668	0		==			
ANR	2434490	Identifier	rn		2429668	0					
ANR	2434491	PrimaryExpression	15		2429668	1					
ANR	2434492	CompoundStatement		1663:38:33821:33821	2429668	1					
ANR	2434493	ExpressionStatement	offset = s -> pc & ~ ( uint32_t ) 3	1667:28:33934:33963	2429668	0	True				
ANR	2434494	AssignmentExpression	offset = s -> pc & ~ ( uint32_t ) 3		2429668	0		=			
ANR	2434495	Identifier	offset		2429668	0					
ANR	2434496	BitAndExpression	s -> pc & ~ ( uint32_t ) 3		2429668	1		&			
ANR	2434497	PtrMemberAccess	s -> pc		2429668	0					
ANR	2434498	Identifier	s		2429668	0					
ANR	2434499	Identifier	pc		2429668	1					
ANR	2434500	UnaryOperationExpression	~ ( uint32_t ) 3		2429668	1					
ANR	2434501	UnaryOperator	~		2429668	0					
ANR	2434502	CastExpression	( uint32_t ) 3		2429668	1					
ANR	2434503	CastTarget	uint32_t		2429668	0					
ANR	2434504	PrimaryExpression	3		2429668	1					
ANR	2434505	IfStatement	if ( insn & ( 1 << 23 ) )		2429668	1					
ANR	2434506	Condition	insn & ( 1 << 23 )	1669:32:33998:34013	2429668	0	True				
ANR	2434507	BitAndExpression	insn & ( 1 << 23 )		2429668	0		&			
ANR	2434508	Identifier	insn		2429668	0					
ANR	2434509	ShiftExpression	1 << 23		2429668	1		<<			
ANR	2434510	PrimaryExpression	1		2429668	0					
ANR	2434511	PrimaryExpression	23		2429668	1					
ANR	2434512	ExpressionStatement	offset -= imm	1671:32:34049:34062	2429668	1	True				
ANR	2434513	AssignmentExpression	offset -= imm		2429668	0		-=			
ANR	2434514	Identifier	offset		2429668	0					
ANR	2434515	Identifier	imm		2429668	1					
ANR	2434516	ElseStatement	else		2429668	0					
ANR	2434517	ExpressionStatement	offset += imm	1675:32:34131:34144	2429668	0	True				
ANR	2434518	AssignmentExpression	offset += imm		2429668	0		+=			
ANR	2434519	Identifier	offset		2429668	0					
ANR	2434520	Identifier	imm		2429668	1					
ANR	2434521	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	1677:28:34175:34199	2429668	2	True				
ANR	2434522	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2429668	0		=			
ANR	2434523	Identifier	tmp		2429668	0					
ANR	2434524	CallExpression	tcg_temp_new_i32 ( )		2429668	1					
ANR	2434525	Callee	tcg_temp_new_i32		2429668	0					
ANR	2434526	Identifier	tcg_temp_new_i32		2429668	0					
ANR	2434527	ArgumentList			2429668	1					
ANR	2434528	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , offset )"	1679:28:34230:34259	2429668	3	True				
ANR	2434529	CallExpression	"tcg_gen_movi_i32 ( tmp , offset )"		2429668	0					
ANR	2434530	Callee	tcg_gen_movi_i32		2429668	0					
ANR	2434531	Identifier	tcg_gen_movi_i32		2429668	0					
ANR	2434532	ArgumentList	tmp		2429668	1					
ANR	2434533	Argument	tmp		2429668	0					
ANR	2434534	Identifier	tmp		2429668	0					
ANR	2434535	Argument	offset		2429668	1					
ANR	2434536	Identifier	offset		2429668	0					
ANR	2434537	ElseStatement	else		2429668	0					
ANR	2434538	CompoundStatement		1679:31:34211:34211	2429668	0					
ANR	2434539	ExpressionStatement	"tmp = load_reg ( s , rn )"	1683:28:34324:34345	2429668	0	True				
ANR	2434540	AssignmentExpression	"tmp = load_reg ( s , rn )"		2429668	0		=			
ANR	2434541	Identifier	tmp		2429668	0					
ANR	2434542	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2434543	Callee	load_reg		2429668	0					
ANR	2434544	Identifier	load_reg		2429668	0					
ANR	2434545	ArgumentList	s		2429668	1					
ANR	2434546	Argument	s		2429668	0					
ANR	2434547	Identifier	s		2429668	0					
ANR	2434548	Argument	rn		2429668	1					
ANR	2434549	Identifier	rn		2429668	0					
ANR	2434550	IfStatement	if ( insn & ( 1 << 23 ) )		2429668	1					
ANR	2434551	Condition	insn & ( 1 << 23 )	1685:32:34380:34395	2429668	0	True				
ANR	2434552	BitAndExpression	insn & ( 1 << 23 )		2429668	0		&			
ANR	2434553	Identifier	insn		2429668	0					
ANR	2434554	ShiftExpression	1 << 23		2429668	1		<<			
ANR	2434555	PrimaryExpression	1		2429668	0					
ANR	2434556	PrimaryExpression	23		2429668	1					
ANR	2434557	ExpressionStatement	"tcg_gen_subi_i32 ( tmp , tmp , imm )"	1687:32:34431:34462	2429668	1	True				
ANR	2434558	CallExpression	"tcg_gen_subi_i32 ( tmp , tmp , imm )"		2429668	0					
ANR	2434559	Callee	tcg_gen_subi_i32		2429668	0					
ANR	2434560	Identifier	tcg_gen_subi_i32		2429668	0					
ANR	2434561	ArgumentList	tmp		2429668	1					
ANR	2434562	Argument	tmp		2429668	0					
ANR	2434563	Identifier	tmp		2429668	0					
ANR	2434564	Argument	tmp		2429668	1					
ANR	2434565	Identifier	tmp		2429668	0					
ANR	2434566	Argument	imm		2429668	2					
ANR	2434567	Identifier	imm		2429668	0					
ANR	2434568	ElseStatement	else		2429668	0					
ANR	2434569	ExpressionStatement	"tcg_gen_addi_i32 ( tmp , tmp , imm )"	1691:32:34531:34562	2429668	0	True				
ANR	2434570	CallExpression	"tcg_gen_addi_i32 ( tmp , tmp , imm )"		2429668	0					
ANR	2434571	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2434572	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2434573	ArgumentList	tmp		2429668	1					
ANR	2434574	Argument	tmp		2429668	0					
ANR	2434575	Identifier	tmp		2429668	0					
ANR	2434576	Argument	tmp		2429668	1					
ANR	2434577	Identifier	tmp		2429668	0					
ANR	2434578	Argument	imm		2429668	2					
ANR	2434579	Identifier	imm		2429668	0					
ANR	2434580	ExpressionStatement	"store_reg ( s , rd , tmp )"	1697:20:34635:34656	2429668	2	True				
ANR	2434581	CallExpression	"store_reg ( s , rd , tmp )"		2429668	0					
ANR	2434582	Callee	store_reg		2429668	0					
ANR	2434583	Identifier	store_reg		2429668	0					
ANR	2434584	ArgumentList	s		2429668	1					
ANR	2434585	Argument	s		2429668	0					
ANR	2434586	Identifier	s		2429668	0					
ANR	2434587	Argument	rd		2429668	1					
ANR	2434588	Identifier	rd		2429668	0					
ANR	2434589	Argument	tmp		2429668	2					
ANR	2434590	Identifier	tmp		2429668	0					
ANR	2434591	ElseStatement	else		2429668	0					
ANR	2434592	CompoundStatement		1701:16:34634:34653	2429668	0					
ANR	2434593	IdentifierDeclStatement	int shifter_out = 0 ;	1703:16:34716:34735	2429668	0	True				
ANR	2434594	IdentifierDecl	shifter_out = 0		2429668	0					
ANR	2434595	IdentifierDeclType	int		2429668	0					
ANR	2434596	Identifier	shifter_out		2429668	1					
ANR	2434597	AssignmentExpression	shifter_out = 0		2429668	2		=			
ANR	2434598	Identifier	shifter_out		2429668	0					
ANR	2434599	PrimaryExpression	0		2429668	1					
ANR	2434600	ExpressionStatement	shift = ( ( insn & 0x04000000 ) >> 23 ) | ( ( insn & 0x7000 ) >> 12 )	1707:16:34805:34866	2429668	1	True				
ANR	2434601	AssignmentExpression	shift = ( ( insn & 0x04000000 ) >> 23 ) | ( ( insn & 0x7000 ) >> 12 )		2429668	0		=			
ANR	2434602	Identifier	shift		2429668	0					
ANR	2434603	InclusiveOrExpression	( ( insn & 0x04000000 ) >> 23 ) | ( ( insn & 0x7000 ) >> 12 )		2429668	1		|			
ANR	2434604	ShiftExpression	( insn & 0x04000000 ) >> 23		2429668	0		>>			
ANR	2434605	BitAndExpression	insn & 0x04000000		2429668	0		&			
ANR	2434606	Identifier	insn		2429668	0					
ANR	2434607	PrimaryExpression	0x04000000		2429668	1					
ANR	2434608	PrimaryExpression	23		2429668	1					
ANR	2434609	ShiftExpression	( insn & 0x7000 ) >> 12		2429668	1		>>			
ANR	2434610	BitAndExpression	insn & 0x7000		2429668	0		&			
ANR	2434611	Identifier	insn		2429668	0					
ANR	2434612	PrimaryExpression	0x7000		2429668	1					
ANR	2434613	PrimaryExpression	12		2429668	1					
ANR	2434614	ExpressionStatement	imm = ( insn & 0xff )	1709:16:34885:34904	2429668	2	True				
ANR	2434615	AssignmentExpression	imm = ( insn & 0xff )		2429668	0		=			
ANR	2434616	Identifier	imm		2429668	0					
ANR	2434617	BitAndExpression	insn & 0xff		2429668	1		&			
ANR	2434618	Identifier	insn		2429668	0					
ANR	2434619	PrimaryExpression	0xff		2429668	1					
ANR	2434620	SwitchStatement	switch ( shift )		2429668	3					
ANR	2434621	Condition	shift	1711:24:34931:34935	2429668	0	True				
ANR	2434622	Identifier	shift		2429668	0					
ANR	2434623	CompoundStatement		1709:31:34856:34856	2429668	1					
ANR	2434624	Label	case 0 :	1713:16:34957:34963	2429668	0	True				
ANR	2434625	BreakStatement	break ;	1717:20:35038:35043	2429668	1	True				
ANR	2434626	Label	case 1 :	1719:16:35062:35068	2429668	2	True				
ANR	2434627	ExpressionStatement	imm |= imm << 16	1721:20:35106:35122	2429668	3	True				
ANR	2434628	AssignmentExpression	imm |= imm << 16		2429668	0		|=			
ANR	2434629	Identifier	imm		2429668	0					
ANR	2434630	ShiftExpression	imm << 16		2429668	1		<<			
ANR	2434631	Identifier	imm		2429668	0					
ANR	2434632	PrimaryExpression	16		2429668	1					
ANR	2434633	BreakStatement	break ;	1723:20:35145:35150	2429668	4	True				
ANR	2434634	Label	case 2 :	1725:16:35169:35175	2429668	5	True				
ANR	2434635	ExpressionStatement	imm |= imm << 16	1727:20:35213:35229	2429668	6	True				
ANR	2434636	AssignmentExpression	imm |= imm << 16		2429668	0		|=			
ANR	2434637	Identifier	imm		2429668	0					
ANR	2434638	ShiftExpression	imm << 16		2429668	1		<<			
ANR	2434639	Identifier	imm		2429668	0					
ANR	2434640	PrimaryExpression	16		2429668	1					
ANR	2434641	ExpressionStatement	imm <<= 8	1729:20:35252:35261	2429668	7	True				
ANR	2434642	AssignmentExpression	imm <<= 8		2429668	0		<<=			
ANR	2434643	Identifier	imm		2429668	0					
ANR	2434644	PrimaryExpression	8		2429668	1					
ANR	2434645	BreakStatement	break ;	1731:20:35284:35289	2429668	8	True				
ANR	2434646	Label	case 3 :	1733:16:35308:35314	2429668	9	True				
ANR	2434647	ExpressionStatement	imm |= imm << 16	1735:20:35352:35368	2429668	10	True				
ANR	2434648	AssignmentExpression	imm |= imm << 16		2429668	0		|=			
ANR	2434649	Identifier	imm		2429668	0					
ANR	2434650	ShiftExpression	imm << 16		2429668	1		<<			
ANR	2434651	Identifier	imm		2429668	0					
ANR	2434652	PrimaryExpression	16		2429668	1					
ANR	2434653	ExpressionStatement	imm |= imm << 8	1737:20:35391:35406	2429668	11	True				
ANR	2434654	AssignmentExpression	imm |= imm << 8		2429668	0		|=			
ANR	2434655	Identifier	imm		2429668	0					
ANR	2434656	ShiftExpression	imm << 8		2429668	1		<<			
ANR	2434657	Identifier	imm		2429668	0					
ANR	2434658	PrimaryExpression	8		2429668	1					
ANR	2434659	BreakStatement	break ;	1739:20:35429:35434	2429668	12	True				
ANR	2434660	Label	default :	1741:16:35453:35460	2429668	13	True				
ANR	2434661	Identifier	default		2429668	0					
ANR	2434662	ExpressionStatement	shift = ( shift << 1 ) | ( imm >> 7 )	1743:20:35508:35541	2429668	14	True				
ANR	2434663	AssignmentExpression	shift = ( shift << 1 ) | ( imm >> 7 )		2429668	0		=			
ANR	2434664	Identifier	shift		2429668	0					
ANR	2434665	InclusiveOrExpression	( shift << 1 ) | ( imm >> 7 )		2429668	1		|			
ANR	2434666	ShiftExpression	shift << 1		2429668	0		<<			
ANR	2434667	Identifier	shift		2429668	0					
ANR	2434668	PrimaryExpression	1		2429668	1					
ANR	2434669	ShiftExpression	imm >> 7		2429668	1		>>			
ANR	2434670	Identifier	imm		2429668	0					
ANR	2434671	PrimaryExpression	7		2429668	1					
ANR	2434672	ExpressionStatement	imm |= 0x80	1745:20:35564:35575	2429668	15	True				
ANR	2434673	AssignmentExpression	imm |= 0x80		2429668	0		|=			
ANR	2434674	Identifier	imm		2429668	0					
ANR	2434675	PrimaryExpression	0x80		2429668	1					
ANR	2434676	ExpressionStatement	imm = imm << ( 32 - shift )	1747:20:35598:35623	2429668	16	True				
ANR	2434677	AssignmentExpression	imm = imm << ( 32 - shift )		2429668	0		=			
ANR	2434678	Identifier	imm		2429668	0					
ANR	2434679	ShiftExpression	imm << ( 32 - shift )		2429668	1		<<			
ANR	2434680	Identifier	imm		2429668	0					
ANR	2434681	AdditiveExpression	32 - shift		2429668	1		-			
ANR	2434682	PrimaryExpression	32		2429668	0					
ANR	2434683	Identifier	shift		2429668	1					
ANR	2434684	ExpressionStatement	shifter_out = 1	1749:20:35646:35661	2429668	17	True				
ANR	2434685	AssignmentExpression	shifter_out = 1		2429668	0		=			
ANR	2434686	Identifier	shifter_out		2429668	0					
ANR	2434687	PrimaryExpression	1		2429668	1					
ANR	2434688	BreakStatement	break ;	1751:20:35684:35689	2429668	18	True				
ANR	2434689	ExpressionStatement	tmp2 = tcg_temp_new_i32 ( )	1755:16:35727:35752	2429668	4	True				
ANR	2434690	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2429668	0		=			
ANR	2434691	Identifier	tmp2		2429668	0					
ANR	2434692	CallExpression	tcg_temp_new_i32 ( )		2429668	1					
ANR	2434693	Callee	tcg_temp_new_i32		2429668	0					
ANR	2434694	Identifier	tcg_temp_new_i32		2429668	0					
ANR	2434695	ArgumentList			2429668	1					
ANR	2434696	ExpressionStatement	"tcg_gen_movi_i32 ( tmp2 , imm )"	1757:16:35771:35798	2429668	5	True				
ANR	2434697	CallExpression	"tcg_gen_movi_i32 ( tmp2 , imm )"		2429668	0					
ANR	2434698	Callee	tcg_gen_movi_i32		2429668	0					
ANR	2434699	Identifier	tcg_gen_movi_i32		2429668	0					
ANR	2434700	ArgumentList	tmp2		2429668	1					
ANR	2434701	Argument	tmp2		2429668	0					
ANR	2434702	Identifier	tmp2		2429668	0					
ANR	2434703	Argument	imm		2429668	1					
ANR	2434704	Identifier	imm		2429668	0					
ANR	2434705	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	1759:16:35817:35840	2429668	6	True				
ANR	2434706	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2429668	0		=			
ANR	2434707	Identifier	rn		2429668	0					
ANR	2434708	BitAndExpression	( insn >> 16 ) & 0xf		2429668	1		&			
ANR	2434709	ShiftExpression	insn >> 16		2429668	0		>>			
ANR	2434710	Identifier	insn		2429668	0					
ANR	2434711	PrimaryExpression	16		2429668	1					
ANR	2434712	PrimaryExpression	0xf		2429668	1					
ANR	2434713	IfStatement	if ( rn == 15 )		2429668	7					
ANR	2434714	Condition	rn == 15	1761:20:35863:35870	2429668	0	True				
ANR	2434715	EqualityExpression	rn == 15		2429668	0		==			
ANR	2434716	Identifier	rn		2429668	0					
ANR	2434717	PrimaryExpression	15		2429668	1					
ANR	2434718	CompoundStatement		1759:30:35791:35791	2429668	1					
ANR	2434719	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	1763:20:35896:35920	2429668	0	True				
ANR	2434720	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2429668	0		=			
ANR	2434721	Identifier	tmp		2429668	0					
ANR	2434722	CallExpression	tcg_temp_new_i32 ( )		2429668	1					
ANR	2434723	Callee	tcg_temp_new_i32		2429668	0					
ANR	2434724	Identifier	tcg_temp_new_i32		2429668	0					
ANR	2434725	ArgumentList			2429668	1					
ANR	2434726	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , 0 )"	1765:20:35943:35967	2429668	1	True				
ANR	2434727	CallExpression	"tcg_gen_movi_i32 ( tmp , 0 )"		2429668	0					
ANR	2434728	Callee	tcg_gen_movi_i32		2429668	0					
ANR	2434729	Identifier	tcg_gen_movi_i32		2429668	0					
ANR	2434730	ArgumentList	tmp		2429668	1					
ANR	2434731	Argument	tmp		2429668	0					
ANR	2434732	Identifier	tmp		2429668	0					
ANR	2434733	Argument	0		2429668	1					
ANR	2434734	PrimaryExpression	0		2429668	0					
ANR	2434735	ElseStatement	else		2429668	0					
ANR	2434736	CompoundStatement		1765:23:35911:35911	2429668	0					
ANR	2434737	ExpressionStatement	"tmp = load_reg ( s , rn )"	1769:20:36016:36037	2429668	0	True				
ANR	2434738	AssignmentExpression	"tmp = load_reg ( s , rn )"		2429668	0		=			
ANR	2434739	Identifier	tmp		2429668	0					
ANR	2434740	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2434741	Callee	load_reg		2429668	0					
ANR	2434742	Identifier	load_reg		2429668	0					
ANR	2434743	ArgumentList	s		2429668	1					
ANR	2434744	Argument	s		2429668	0					
ANR	2434745	Identifier	s		2429668	0					
ANR	2434746	Argument	rn		2429668	1					
ANR	2434747	Identifier	rn		2429668	0					
ANR	2434748	ExpressionStatement	op = ( insn >> 21 ) & 0xf	1773:16:36075:36098	2429668	8	True				
ANR	2434749	AssignmentExpression	op = ( insn >> 21 ) & 0xf		2429668	0		=			
ANR	2434750	Identifier	op		2429668	0					
ANR	2434751	BitAndExpression	( insn >> 21 ) & 0xf		2429668	1		&			
ANR	2434752	ShiftExpression	insn >> 21		2429668	0		>>			
ANR	2434753	Identifier	insn		2429668	0					
ANR	2434754	PrimaryExpression	21		2429668	1					
ANR	2434755	PrimaryExpression	0xf		2429668	1					
ANR	2434756	IfStatement	"if ( gen_thumb2_data_op ( s , op , ( insn & ( 1 << 20 ) ) != 0 , shifter_out , tmp , tmp2 ) )"		2429668	9					
ANR	2434757	Condition	"gen_thumb2_data_op ( s , op , ( insn & ( 1 << 20 ) ) != 0 , shifter_out , tmp , tmp2 )"	1775:20:36121:36234	2429668	0	True				
ANR	2434758	CallExpression	"gen_thumb2_data_op ( s , op , ( insn & ( 1 << 20 ) ) != 0 , shifter_out , tmp , tmp2 )"		2429668	0					
ANR	2434759	Callee	gen_thumb2_data_op		2429668	0					
ANR	2434760	Identifier	gen_thumb2_data_op		2429668	0					
ANR	2434761	ArgumentList	s		2429668	1					
ANR	2434762	Argument	s		2429668	0					
ANR	2434763	Identifier	s		2429668	0					
ANR	2434764	Argument	op		2429668	1					
ANR	2434765	Identifier	op		2429668	0					
ANR	2434766	Argument	( insn & ( 1 << 20 ) ) != 0		2429668	2					
ANR	2434767	EqualityExpression	( insn & ( 1 << 20 ) ) != 0		2429668	0		!=			
ANR	2434768	BitAndExpression	insn & ( 1 << 20 )		2429668	0		&			
ANR	2434769	Identifier	insn		2429668	0					
ANR	2434770	ShiftExpression	1 << 20		2429668	1		<<			
ANR	2434771	PrimaryExpression	1		2429668	0					
ANR	2434772	PrimaryExpression	20		2429668	1					
ANR	2434773	PrimaryExpression	0		2429668	1					
ANR	2434774	Argument	shifter_out		2429668	3					
ANR	2434775	Identifier	shifter_out		2429668	0					
ANR	2434776	Argument	tmp		2429668	4					
ANR	2434777	Identifier	tmp		2429668	0					
ANR	2434778	Argument	tmp2		2429668	5					
ANR	2434779	Identifier	tmp2		2429668	0					
ANR	2434780	GotoStatement	goto illegal_op ;	1779:20:36258:36273	2429668	1	True				
ANR	2434781	Identifier	illegal_op		2429668	0					
ANR	2434782	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1781:16:36292:36315	2429668	10	True				
ANR	2434783	CallExpression	tcg_temp_free_i32 ( tmp2 )		2429668	0					
ANR	2434784	Callee	tcg_temp_free_i32		2429668	0					
ANR	2434785	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2434786	ArgumentList	tmp2		2429668	1					
ANR	2434787	Argument	tmp2		2429668	0					
ANR	2434788	Identifier	tmp2		2429668	0					
ANR	2434789	ExpressionStatement	rd = ( insn >> 8 ) & 0xf	1783:16:36334:36356	2429668	11	True				
ANR	2434790	AssignmentExpression	rd = ( insn >> 8 ) & 0xf		2429668	0		=			
ANR	2434791	Identifier	rd		2429668	0					
ANR	2434792	BitAndExpression	( insn >> 8 ) & 0xf		2429668	1		&			
ANR	2434793	ShiftExpression	insn >> 8		2429668	0		>>			
ANR	2434794	Identifier	insn		2429668	0					
ANR	2434795	PrimaryExpression	8		2429668	1					
ANR	2434796	PrimaryExpression	0xf		2429668	1					
ANR	2434797	IfStatement	if ( rd != 15 )		2429668	12					
ANR	2434798	Condition	rd != 15	1785:20:36379:36386	2429668	0	True				
ANR	2434799	EqualityExpression	rd != 15		2429668	0		!=			
ANR	2434800	Identifier	rd		2429668	0					
ANR	2434801	PrimaryExpression	15		2429668	1					
ANR	2434802	CompoundStatement		1783:30:36307:36307	2429668	1					
ANR	2434803	ExpressionStatement	"store_reg ( s , rd , tmp )"	1787:20:36412:36433	2429668	0	True				
ANR	2434804	CallExpression	"store_reg ( s , rd , tmp )"		2429668	0					
ANR	2434805	Callee	store_reg		2429668	0					
ANR	2434806	Identifier	store_reg		2429668	0					
ANR	2434807	ArgumentList	s		2429668	1					
ANR	2434808	Argument	s		2429668	0					
ANR	2434809	Identifier	s		2429668	0					
ANR	2434810	Argument	rd		2429668	1					
ANR	2434811	Identifier	rd		2429668	0					
ANR	2434812	Argument	tmp		2429668	2					
ANR	2434813	Identifier	tmp		2429668	0					
ANR	2434814	ElseStatement	else		2429668	0					
ANR	2434815	CompoundStatement		1787:23:36377:36377	2429668	0					
ANR	2434816	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1791:20:36482:36504	2429668	0	True				
ANR	2434817	CallExpression	tcg_temp_free_i32 ( tmp )		2429668	0					
ANR	2434818	Callee	tcg_temp_free_i32		2429668	0					
ANR	2434819	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2434820	ArgumentList	tmp		2429668	1					
ANR	2434821	Argument	tmp		2429668	0					
ANR	2434822	Identifier	tmp		2429668	0					
ANR	2434823	BreakStatement	break ;	1799:8:36560:36565	2429668	28	True				
ANR	2434824	Label	case 12 :	1801:4:36572:36579	2429668	29	True				
ANR	2434825	CompoundStatement		1807:8:36609:36617	2429668	30					
ANR	2434826	IdentifierDeclStatement	int postinc = 0 ;	1805:8:36637:36652	2429668	0	True				
ANR	2434827	IdentifierDecl	postinc = 0		2429668	0					
ANR	2434828	IdentifierDeclType	int		2429668	0					
ANR	2434829	Identifier	postinc		2429668	1					
ANR	2434830	AssignmentExpression	postinc = 0		2429668	2		=			
ANR	2434831	Identifier	postinc		2429668	0					
ANR	2434832	PrimaryExpression	0		2429668	1					
ANR	2434833	IdentifierDeclStatement	int writeback = 0 ;	1807:8:36663:36680	2429668	1	True				
ANR	2434834	IdentifierDecl	writeback = 0		2429668	0					
ANR	2434835	IdentifierDeclType	int		2429668	0					
ANR	2434836	Identifier	writeback		2429668	1					
ANR	2434837	AssignmentExpression	writeback = 0		2429668	2		=			
ANR	2434838	Identifier	writeback		2429668	0					
ANR	2434839	PrimaryExpression	0		2429668	1					
ANR	2434840	IdentifierDeclStatement	int user ;	1809:8:36691:36699	2429668	2	True				
ANR	2434841	IdentifierDecl	user		2429668	0					
ANR	2434842	IdentifierDeclType	int		2429668	0					
ANR	2434843	Identifier	user		2429668	1					
ANR	2434844	IfStatement	if ( ( insn & 0x01100000 ) == 0x01000000 )		2429668	3					
ANR	2434845	Condition	( insn & 0x01100000 ) == 0x01000000	1811:12:36714:36746	2429668	0	True				
ANR	2434846	EqualityExpression	( insn & 0x01100000 ) == 0x01000000		2429668	0		==			
ANR	2434847	BitAndExpression	insn & 0x01100000		2429668	0		&			
ANR	2434848	Identifier	insn		2429668	0					
ANR	2434849	PrimaryExpression	0x01100000		2429668	1					
ANR	2434850	PrimaryExpression	0x01000000		2429668	1					
ANR	2434851	CompoundStatement		1809:47:36667:36667	2429668	1					
ANR	2434852	IfStatement	"if ( disas_neon_ls_insn ( env , s , insn ) )"		2429668	0					
ANR	2434853	Condition	"disas_neon_ls_insn ( env , s , insn )"	1813:16:36768:36799	2429668	0	True				
ANR	2434854	CallExpression	"disas_neon_ls_insn ( env , s , insn )"		2429668	0					
ANR	2434855	Callee	disas_neon_ls_insn		2429668	0					
ANR	2434856	Identifier	disas_neon_ls_insn		2429668	0					
ANR	2434857	ArgumentList	env		2429668	1					
ANR	2434858	Argument	env		2429668	0					
ANR	2434859	Identifier	env		2429668	0					
ANR	2434860	Argument	s		2429668	1					
ANR	2434861	Identifier	s		2429668	0					
ANR	2434862	Argument	insn		2429668	2					
ANR	2434863	Identifier	insn		2429668	0					
ANR	2434864	GotoStatement	goto illegal_op ;	1815:16:36819:36834	2429668	1	True				
ANR	2434865	Identifier	illegal_op		2429668	0					
ANR	2434866	BreakStatement	break ;	1817:12:36849:36854	2429668	1	True				
ANR	2434867	ExpressionStatement	op = ( ( insn >> 21 ) & 3 ) | ( ( insn >> 22 ) & 4 )	1821:8:36876:36920	2429668	4	True				
ANR	2434868	AssignmentExpression	op = ( ( insn >> 21 ) & 3 ) | ( ( insn >> 22 ) & 4 )		2429668	0		=			
ANR	2434869	Identifier	op		2429668	0					
ANR	2434870	InclusiveOrExpression	( ( insn >> 21 ) & 3 ) | ( ( insn >> 22 ) & 4 )		2429668	1		|			
ANR	2434871	BitAndExpression	( insn >> 21 ) & 3		2429668	0		&			
ANR	2434872	ShiftExpression	insn >> 21		2429668	0		>>			
ANR	2434873	Identifier	insn		2429668	0					
ANR	2434874	PrimaryExpression	21		2429668	1					
ANR	2434875	PrimaryExpression	3		2429668	1					
ANR	2434876	BitAndExpression	( insn >> 22 ) & 4		2429668	1		&			
ANR	2434877	ShiftExpression	insn >> 22		2429668	0		>>			
ANR	2434878	Identifier	insn		2429668	0					
ANR	2434879	PrimaryExpression	22		2429668	1					
ANR	2434880	PrimaryExpression	4		2429668	1					
ANR	2434881	IfStatement	if ( rs == 15 )		2429668	5					
ANR	2434882	Condition	rs == 15	1823:12:36935:36942	2429668	0	True				
ANR	2434883	EqualityExpression	rs == 15		2429668	0		==			
ANR	2434884	Identifier	rs		2429668	0					
ANR	2434885	PrimaryExpression	15		2429668	1					
ANR	2434886	CompoundStatement		1821:22:36863:36863	2429668	1					
ANR	2434887	IfStatement	if ( ! ( insn & ( 1 << 20 ) ) )		2429668	0					
ANR	2434888	Condition	! ( insn & ( 1 << 20 ) )	1825:16:36964:36982	2429668	0	True				
ANR	2434889	UnaryOperationExpression	! ( insn & ( 1 << 20 ) )		2429668	0					
ANR	2434890	UnaryOperator	!		2429668	0					
ANR	2434891	BitAndExpression	insn & ( 1 << 20 )		2429668	1		&			
ANR	2434892	Identifier	insn		2429668	0					
ANR	2434893	ShiftExpression	1 << 20		2429668	1		<<			
ANR	2434894	PrimaryExpression	1		2429668	0					
ANR	2434895	PrimaryExpression	20		2429668	1					
ANR	2434896	CompoundStatement		1823:37:36903:36903	2429668	1					
ANR	2434897	GotoStatement	goto illegal_op ;	1827:16:37004:37019	2429668	0	True				
ANR	2434898	Identifier	illegal_op		2429668	0					
ANR	2434899	IfStatement	if ( op != 2 )		2429668	1					
ANR	2434900	Condition	op != 2	1831:16:37053:37059	2429668	0	True				
ANR	2434901	EqualityExpression	op != 2		2429668	0		!=			
ANR	2434902	Identifier	op		2429668	0					
ANR	2434903	PrimaryExpression	2		2429668	1					
ANR	2434904	CompoundStatement		1855:16:37724:37752	2429668	1					
ANR	2434905	IdentifierDeclStatement	int op1 = ( insn >> 23 ) & 3 ;	1855:16:37761:37787	2429668	0	True				
ANR	2434906	IdentifierDecl	op1 = ( insn >> 23 ) & 3		2429668	0					
ANR	2434907	IdentifierDeclType	int		2429668	0					
ANR	2434908	Identifier	op1		2429668	1					
ANR	2434909	AssignmentExpression	op1 = ( insn >> 23 ) & 3		2429668	2		=			
ANR	2434910	Identifier	op1		2429668	0					
ANR	2434911	BitAndExpression	( insn >> 23 ) & 3		2429668	1		&			
ANR	2434912	ShiftExpression	insn >> 23		2429668	0		>>			
ANR	2434913	Identifier	insn		2429668	0					
ANR	2434914	PrimaryExpression	23		2429668	1					
ANR	2434915	PrimaryExpression	3		2429668	1					
ANR	2434916	IdentifierDeclStatement	int op2 = ( insn >> 6 ) & 0x3f ;	1857:16:37806:37834	2429668	1	True				
ANR	2434917	IdentifierDecl	op2 = ( insn >> 6 ) & 0x3f		2429668	0					
ANR	2434918	IdentifierDeclType	int		2429668	0					
ANR	2434919	Identifier	op2		2429668	1					
ANR	2434920	AssignmentExpression	op2 = ( insn >> 6 ) & 0x3f		2429668	2		=			
ANR	2434921	Identifier	op2		2429668	0					
ANR	2434922	BitAndExpression	( insn >> 6 ) & 0x3f		2429668	1		&			
ANR	2434923	ShiftExpression	insn >> 6		2429668	0		>>			
ANR	2434924	Identifier	insn		2429668	0					
ANR	2434925	PrimaryExpression	6		2429668	1					
ANR	2434926	PrimaryExpression	0x3f		2429668	1					
ANR	2434927	IfStatement	if ( op & 2 )		2429668	2					
ANR	2434928	Condition	op & 2	1859:20:37857:37862	2429668	0	True				
ANR	2434929	BitAndExpression	op & 2		2429668	0		&			
ANR	2434930	Identifier	op		2429668	0					
ANR	2434931	PrimaryExpression	2		2429668	1					
ANR	2434932	CompoundStatement		1857:28:37783:37783	2429668	1					
ANR	2434933	GotoStatement	goto illegal_op ;	1861:20:37888:37903	2429668	0	True				
ANR	2434934	Identifier	illegal_op		2429668	0					
ANR	2434935	IfStatement	if ( rn == 15 )		2429668	3					
ANR	2434936	Condition	rn == 15	1865:20:37945:37952	2429668	0	True				
ANR	2434937	EqualityExpression	rn == 15		2429668	0		==			
ANR	2434938	Identifier	rn		2429668	0					
ANR	2434939	PrimaryExpression	15		2429668	1					
ANR	2434940	CompoundStatement		1863:30:37873:37873	2429668	1					
ANR	2434941	ReturnStatement	return 0 ;	1869:20:38039:38047	2429668	0	True				
ANR	2434942	PrimaryExpression	0		2429668	0					
ANR	2434943	IfStatement	if ( op1 & 1 )		2429668	4					
ANR	2434944	Condition	op1 & 1	1873:20:38089:38095	2429668	0	True				
ANR	2434945	BitAndExpression	op1 & 1		2429668	0		&			
ANR	2434946	Identifier	op1		2429668	0					
ANR	2434947	PrimaryExpression	1		2429668	1					
ANR	2434948	CompoundStatement		1871:29:38016:38016	2429668	1					
ANR	2434949	ReturnStatement	return 0 ;	1875:20:38121:38129	2429668	0	True				
ANR	2434950	PrimaryExpression	0		2429668	0					
ANR	2434951	IfStatement	if ( ( op2 == 0 ) || ( ( op2 & 0x3c ) == 0x30 ) )		2429668	5					
ANR	2434952	Condition	( op2 == 0 ) || ( ( op2 & 0x3c ) == 0x30 )	1879:20:38202:38237	2429668	0	True				
ANR	2434953	OrExpression	( op2 == 0 ) || ( ( op2 & 0x3c ) == 0x30 )		2429668	0		||			
ANR	2434954	EqualityExpression	op2 == 0		2429668	0		==			
ANR	2434955	Identifier	op2		2429668	0					
ANR	2434956	PrimaryExpression	0		2429668	1					
ANR	2434957	EqualityExpression	( op2 & 0x3c ) == 0x30		2429668	1		==			
ANR	2434958	BitAndExpression	op2 & 0x3c		2429668	0		&			
ANR	2434959	Identifier	op2		2429668	0					
ANR	2434960	PrimaryExpression	0x3c		2429668	1					
ANR	2434961	PrimaryExpression	0x30		2429668	1					
ANR	2434962	CompoundStatement		1877:58:38158:38158	2429668	1					
ANR	2434963	ReturnStatement	return 0 ;	1881:20:38263:38271	2429668	0	True				
ANR	2434964	PrimaryExpression	0		2429668	0					
ANR	2434965	ReturnStatement	return 1 ;	1887:16:38396:38404	2429668	6	True				
ANR	2434966	PrimaryExpression	1		2429668	0					
ANR	2434967	ExpressionStatement	user = IS_USER ( s )	1893:8:38441:38458	2429668	6	True				
ANR	2434968	AssignmentExpression	user = IS_USER ( s )		2429668	0		=			
ANR	2434969	Identifier	user		2429668	0					
ANR	2434970	CallExpression	IS_USER ( s )		2429668	1					
ANR	2434971	Callee	IS_USER		2429668	0					
ANR	2434972	Identifier	IS_USER		2429668	0					
ANR	2434973	ArgumentList	s		2429668	1					
ANR	2434974	Argument	s		2429668	0					
ANR	2434975	Identifier	s		2429668	0					
ANR	2434976	IfStatement	if ( rn == 15 )		2429668	7					
ANR	2434977	Condition	rn == 15	1895:12:38473:38480	2429668	0	True				
ANR	2434978	EqualityExpression	rn == 15		2429668	0		==			
ANR	2434979	Identifier	rn		2429668	0					
ANR	2434980	PrimaryExpression	15		2429668	1					
ANR	2434981	CompoundStatement		1893:22:38401:38401	2429668	1					
ANR	2434982	ExpressionStatement	addr = tcg_temp_new_i32 ( )	1897:12:38498:38523	2429668	0	True				
ANR	2434983	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2429668	0		=			
ANR	2434984	Identifier	addr		2429668	0					
ANR	2434985	CallExpression	tcg_temp_new_i32 ( )		2429668	1					
ANR	2434986	Callee	tcg_temp_new_i32		2429668	0					
ANR	2434987	Identifier	tcg_temp_new_i32		2429668	0					
ANR	2434988	ArgumentList			2429668	1					
ANR	2434989	ExpressionStatement	imm = s -> pc & 0xfffffffc	1903:12:38632:38656	2429668	1	True				
ANR	2434990	AssignmentExpression	imm = s -> pc & 0xfffffffc		2429668	0		=			
ANR	2434991	Identifier	imm		2429668	0					
ANR	2434992	BitAndExpression	s -> pc & 0xfffffffc		2429668	1		&			
ANR	2434993	PtrMemberAccess	s -> pc		2429668	0					
ANR	2434994	Identifier	s		2429668	0					
ANR	2434995	Identifier	pc		2429668	1					
ANR	2434996	PrimaryExpression	0xfffffffc		2429668	1					
ANR	2434997	IfStatement	if ( insn & ( 1 << 23 ) )		2429668	2					
ANR	2434998	Condition	insn & ( 1 << 23 )	1905:16:38675:38690	2429668	0	True				
ANR	2434999	BitAndExpression	insn & ( 1 << 23 )		2429668	0		&			
ANR	2435000	Identifier	insn		2429668	0					
ANR	2435001	ShiftExpression	1 << 23		2429668	1		<<			
ANR	2435002	PrimaryExpression	1		2429668	0					
ANR	2435003	PrimaryExpression	23		2429668	1					
ANR	2435004	ExpressionStatement	imm += insn & 0xfff	1907:16:38710:38729	2429668	1	True				
ANR	2435005	AssignmentExpression	imm += insn & 0xfff		2429668	0		+=			
ANR	2435006	Identifier	imm		2429668	0					
ANR	2435007	BitAndExpression	insn & 0xfff		2429668	1		&			
ANR	2435008	Identifier	insn		2429668	0					
ANR	2435009	PrimaryExpression	0xfff		2429668	1					
ANR	2435010	ElseStatement	else		2429668	0					
ANR	2435011	ExpressionStatement	imm -= insn & 0xfff	1911:16:38766:38785	2429668	0	True				
ANR	2435012	AssignmentExpression	imm -= insn & 0xfff		2429668	0		-=			
ANR	2435013	Identifier	imm		2429668	0					
ANR	2435014	BitAndExpression	insn & 0xfff		2429668	1		&			
ANR	2435015	Identifier	insn		2429668	0					
ANR	2435016	PrimaryExpression	0xfff		2429668	1					
ANR	2435017	ExpressionStatement	"tcg_gen_movi_i32 ( addr , imm )"	1913:12:38800:38827	2429668	3	True				
ANR	2435018	CallExpression	"tcg_gen_movi_i32 ( addr , imm )"		2429668	0					
ANR	2435019	Callee	tcg_gen_movi_i32		2429668	0					
ANR	2435020	Identifier	tcg_gen_movi_i32		2429668	0					
ANR	2435021	ArgumentList	addr		2429668	1					
ANR	2435022	Argument	addr		2429668	0					
ANR	2435023	Identifier	addr		2429668	0					
ANR	2435024	Argument	imm		2429668	1					
ANR	2435025	Identifier	imm		2429668	0					
ANR	2435026	ElseStatement	else		2429668	0					
ANR	2435027	CompoundStatement		1913:15:38763:38763	2429668	0					
ANR	2435028	ExpressionStatement	"addr = load_reg ( s , rn )"	1917:12:38860:38882	2429668	0	True				
ANR	2435029	AssignmentExpression	"addr = load_reg ( s , rn )"		2429668	0		=			
ANR	2435030	Identifier	addr		2429668	0					
ANR	2435031	CallExpression	"load_reg ( s , rn )"		2429668	1					
ANR	2435032	Callee	load_reg		2429668	0					
ANR	2435033	Identifier	load_reg		2429668	0					
ANR	2435034	ArgumentList	s		2429668	1					
ANR	2435035	Argument	s		2429668	0					
ANR	2435036	Identifier	s		2429668	0					
ANR	2435037	Argument	rn		2429668	1					
ANR	2435038	Identifier	rn		2429668	0					
ANR	2435039	IfStatement	if ( insn & ( 1 << 23 ) )		2429668	1					
ANR	2435040	Condition	insn & ( 1 << 23 )	1919:16:38901:38916	2429668	0	True				
ANR	2435041	BitAndExpression	insn & ( 1 << 23 )		2429668	0		&			
ANR	2435042	Identifier	insn		2429668	0					
ANR	2435043	ShiftExpression	1 << 23		2429668	1		<<			
ANR	2435044	PrimaryExpression	1		2429668	0					
ANR	2435045	PrimaryExpression	23		2429668	1					
ANR	2435046	CompoundStatement		1917:34:38837:38837	2429668	1					
ANR	2435047	ExpressionStatement	imm = insn & 0xfff	1923:16:38979:38997	2429668	0	True				
ANR	2435048	AssignmentExpression	imm = insn & 0xfff		2429668	0		=			
ANR	2435049	Identifier	imm		2429668	0					
ANR	2435050	BitAndExpression	insn & 0xfff		2429668	1		&			
ANR	2435051	Identifier	insn		2429668	0					
ANR	2435052	PrimaryExpression	0xfff		2429668	1					
ANR	2435053	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , imm )"	1925:16:39016:39049	2429668	1	True				
ANR	2435054	CallExpression	"tcg_gen_addi_i32 ( addr , addr , imm )"		2429668	0					
ANR	2435055	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2435056	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2435057	ArgumentList	addr		2429668	1					
ANR	2435058	Argument	addr		2429668	0					
ANR	2435059	Identifier	addr		2429668	0					
ANR	2435060	Argument	addr		2429668	1					
ANR	2435061	Identifier	addr		2429668	0					
ANR	2435062	Argument	imm		2429668	2					
ANR	2435063	Identifier	imm		2429668	0					
ANR	2435064	ElseStatement	else		2429668	0					
ANR	2435065	CompoundStatement		1925:19:38989:38989	2429668	0					
ANR	2435066	ExpressionStatement	imm = insn & 0xff	1929:16:39090:39107	2429668	0	True				
ANR	2435067	AssignmentExpression	imm = insn & 0xff		2429668	0		=			
ANR	2435068	Identifier	imm		2429668	0					
ANR	2435069	BitAndExpression	insn & 0xff		2429668	1		&			
ANR	2435070	Identifier	insn		2429668	0					
ANR	2435071	PrimaryExpression	0xff		2429668	1					
ANR	2435072	SwitchStatement	switch ( ( insn >> 8 ) & 0xf )		2429668	1					
ANR	2435073	Condition	( insn >> 8 ) & 0xf	1931:24:39134:39150	2429668	0	True				
ANR	2435074	BitAndExpression	( insn >> 8 ) & 0xf		2429668	0		&			
ANR	2435075	ShiftExpression	insn >> 8		2429668	0		>>			
ANR	2435076	Identifier	insn		2429668	0					
ANR	2435077	PrimaryExpression	8		2429668	1					
ANR	2435078	PrimaryExpression	0xf		2429668	1					
ANR	2435079	CompoundStatement		1929:43:39071:39071	2429668	1					
ANR	2435080	Label	case 0x0 :	1933:16:39172:39180	2429668	0	True				
ANR	2435081	ExpressionStatement	shift = ( insn >> 4 ) & 0xf	1935:20:39228:39253	2429668	1	True				
ANR	2435082	AssignmentExpression	shift = ( insn >> 4 ) & 0xf		2429668	0		=			
ANR	2435083	Identifier	shift		2429668	0					
ANR	2435084	BitAndExpression	( insn >> 4 ) & 0xf		2429668	1		&			
ANR	2435085	ShiftExpression	insn >> 4		2429668	0		>>			
ANR	2435086	Identifier	insn		2429668	0					
ANR	2435087	PrimaryExpression	4		2429668	1					
ANR	2435088	PrimaryExpression	0xf		2429668	1					
ANR	2435089	IfStatement	if ( shift > 3 )		2429668	2					
ANR	2435090	Condition	shift > 3	1937:24:39280:39288	2429668	0	True				
ANR	2435091	RelationalExpression	shift > 3		2429668	0		>			
ANR	2435092	Identifier	shift		2429668	0					
ANR	2435093	PrimaryExpression	3		2429668	1					
ANR	2435094	CompoundStatement		1935:35:39209:39209	2429668	1					
ANR	2435095	ExpressionStatement	tcg_temp_free_i32 ( addr )	1939:24:39318:39341	2429668	0	True				
ANR	2435096	CallExpression	tcg_temp_free_i32 ( addr )		2429668	0					
ANR	2435097	Callee	tcg_temp_free_i32		2429668	0					
ANR	2435098	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2435099	ArgumentList	addr		2429668	1					
ANR	2435100	Argument	addr		2429668	0					
ANR	2435101	Identifier	addr		2429668	0					
ANR	2435102	GotoStatement	goto illegal_op ;	1941:24:39368:39383	2429668	1	True				
ANR	2435103	Identifier	illegal_op		2429668	0					
ANR	2435104	ExpressionStatement	"tmp = load_reg ( s , rm )"	1945:20:39429:39450	2429668	3	True				
ANR	2435105	AssignmentExpression	"tmp = load_reg ( s , rm )"		2429668	0		=			
ANR	2435106	Identifier	tmp		2429668	0					
ANR	2435107	CallExpression	"load_reg ( s , rm )"		2429668	1					
ANR	2435108	Callee	load_reg		2429668	0					
ANR	2435109	Identifier	load_reg		2429668	0					
ANR	2435110	ArgumentList	s		2429668	1					
ANR	2435111	Argument	s		2429668	0					
ANR	2435112	Identifier	s		2429668	0					
ANR	2435113	Argument	rm		2429668	1					
ANR	2435114	Identifier	rm		2429668	0					
ANR	2435115	IfStatement	if ( shift )		2429668	4					
ANR	2435116	Condition	shift	1947:24:39477:39481	2429668	0	True				
ANR	2435117	Identifier	shift		2429668	0					
ANR	2435118	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , tmp , shift )"	1949:24:39509:39542	2429668	1	True				
ANR	2435119	CallExpression	"tcg_gen_shli_i32 ( tmp , tmp , shift )"		2429668	0					
ANR	2435120	Callee	tcg_gen_shli_i32		2429668	0					
ANR	2435121	Identifier	tcg_gen_shli_i32		2429668	0					
ANR	2435122	ArgumentList	tmp		2429668	1					
ANR	2435123	Argument	tmp		2429668	0					
ANR	2435124	Identifier	tmp		2429668	0					
ANR	2435125	Argument	tmp		2429668	1					
ANR	2435126	Identifier	tmp		2429668	0					
ANR	2435127	Argument	shift		2429668	2					
ANR	2435128	Identifier	shift		2429668	0					
ANR	2435129	ExpressionStatement	"tcg_gen_add_i32 ( addr , addr , tmp )"	1951:20:39565:39597	2429668	5	True				
ANR	2435130	CallExpression	"tcg_gen_add_i32 ( addr , addr , tmp )"		2429668	0					
ANR	2435131	Callee	tcg_gen_add_i32		2429668	0					
ANR	2435132	Identifier	tcg_gen_add_i32		2429668	0					
ANR	2435133	ArgumentList	addr		2429668	1					
ANR	2435134	Argument	addr		2429668	0					
ANR	2435135	Identifier	addr		2429668	0					
ANR	2435136	Argument	addr		2429668	1					
ANR	2435137	Identifier	addr		2429668	0					
ANR	2435138	Argument	tmp		2429668	2					
ANR	2435139	Identifier	tmp		2429668	0					
ANR	2435140	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1953:20:39620:39642	2429668	6	True				
ANR	2435141	CallExpression	tcg_temp_free_i32 ( tmp )		2429668	0					
ANR	2435142	Callee	tcg_temp_free_i32		2429668	0					
ANR	2435143	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2435144	ArgumentList	tmp		2429668	1					
ANR	2435145	Argument	tmp		2429668	0					
ANR	2435146	Identifier	tmp		2429668	0					
ANR	2435147	BreakStatement	break ;	1955:20:39665:39670	2429668	7	True				
ANR	2435148	Label	case 0xc :	1957:16:39689:39697	2429668	8	True				
ANR	2435149	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - imm )"	1959:20:39744:39778	2429668	9	True				
ANR	2435150	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - imm )"		2429668	0					
ANR	2435151	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2435152	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2435153	ArgumentList	addr		2429668	1					
ANR	2435154	Argument	addr		2429668	0					
ANR	2435155	Identifier	addr		2429668	0					
ANR	2435156	Argument	addr		2429668	1					
ANR	2435157	Identifier	addr		2429668	0					
ANR	2435158	Argument	- imm		2429668	2					
ANR	2435159	UnaryOperationExpression	- imm		2429668	0					
ANR	2435160	UnaryOperator	-		2429668	0					
ANR	2435161	Identifier	imm		2429668	1					
ANR	2435162	BreakStatement	break ;	1961:20:39801:39806	2429668	10	True				
ANR	2435163	Label	case 0xe :	1963:16:39825:39833	2429668	11	True				
ANR	2435164	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , imm )"	1965:20:39879:39912	2429668	12	True				
ANR	2435165	CallExpression	"tcg_gen_addi_i32 ( addr , addr , imm )"		2429668	0					
ANR	2435166	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2435167	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2435168	ArgumentList	addr		2429668	1					
ANR	2435169	Argument	addr		2429668	0					
ANR	2435170	Identifier	addr		2429668	0					
ANR	2435171	Argument	addr		2429668	1					
ANR	2435172	Identifier	addr		2429668	0					
ANR	2435173	Argument	imm		2429668	2					
ANR	2435174	Identifier	imm		2429668	0					
ANR	2435175	ExpressionStatement	user = 1	1967:20:39935:39943	2429668	13	True				
ANR	2435176	AssignmentExpression	user = 1		2429668	0		=			
ANR	2435177	Identifier	user		2429668	0					
ANR	2435178	PrimaryExpression	1		2429668	1					
ANR	2435179	BreakStatement	break ;	1969:20:39966:39971	2429668	14	True				
ANR	2435180	Label	case 0x9 :	1971:16:39990:39998	2429668	15	True				
ANR	2435181	ExpressionStatement	imm = - imm	1973:20:40044:40054	2429668	16	True				
ANR	2435182	AssignmentExpression	imm = - imm		2429668	0		=			
ANR	2435183	Identifier	imm		2429668	0					
ANR	2435184	UnaryOperationExpression	- imm		2429668	1					
ANR	2435185	UnaryOperator	-		2429668	0					
ANR	2435186	Identifier	imm		2429668	1					
ANR	2435187	Label	case 0xb :	1977:16:40115:40123	2429668	17	True				
ANR	2435188	ExpressionStatement	postinc = 1	1979:20:40169:40180	2429668	18	True				
ANR	2435189	AssignmentExpression	postinc = 1		2429668	0		=			
ANR	2435190	Identifier	postinc		2429668	0					
ANR	2435191	PrimaryExpression	1		2429668	1					
ANR	2435192	ExpressionStatement	writeback = 1	1981:20:40203:40216	2429668	19	True				
ANR	2435193	AssignmentExpression	writeback = 1		2429668	0		=			
ANR	2435194	Identifier	writeback		2429668	0					
ANR	2435195	PrimaryExpression	1		2429668	1					
ANR	2435196	BreakStatement	break ;	1983:20:40239:40244	2429668	20	True				
ANR	2435197	Label	case 0xd :	1985:16:40263:40271	2429668	21	True				
ANR	2435198	ExpressionStatement	imm = - imm	1987:20:40316:40326	2429668	22	True				
ANR	2435199	AssignmentExpression	imm = - imm		2429668	0		=			
ANR	2435200	Identifier	imm		2429668	0					
ANR	2435201	UnaryOperationExpression	- imm		2429668	1					
ANR	2435202	UnaryOperator	-		2429668	0					
ANR	2435203	Identifier	imm		2429668	1					
ANR	2435204	Label	case 0xf :	1991:16:40387:40395	2429668	23	True				
ANR	2435205	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , imm )"	1993:20:40440:40473	2429668	24	True				
ANR	2435206	CallExpression	"tcg_gen_addi_i32 ( addr , addr , imm )"		2429668	0					
ANR	2435207	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2435208	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2435209	ArgumentList	addr		2429668	1					
ANR	2435210	Argument	addr		2429668	0					
ANR	2435211	Identifier	addr		2429668	0					
ANR	2435212	Argument	addr		2429668	1					
ANR	2435213	Identifier	addr		2429668	0					
ANR	2435214	Argument	imm		2429668	2					
ANR	2435215	Identifier	imm		2429668	0					
ANR	2435216	ExpressionStatement	writeback = 1	1995:20:40496:40509	2429668	25	True				
ANR	2435217	AssignmentExpression	writeback = 1		2429668	0		=			
ANR	2435218	Identifier	writeback		2429668	0					
ANR	2435219	PrimaryExpression	1		2429668	1					
ANR	2435220	BreakStatement	break ;	1997:20:40532:40537	2429668	26	True				
ANR	2435221	Label	default :	1999:16:40556:40563	2429668	27	True				
ANR	2435222	Identifier	default		2429668	0					
ANR	2435223	ExpressionStatement	tcg_temp_free_i32 ( addr )	2001:20:40586:40609	2429668	28	True				
ANR	2435224	CallExpression	tcg_temp_free_i32 ( addr )		2429668	0					
ANR	2435225	Callee	tcg_temp_free_i32		2429668	0					
ANR	2435226	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2435227	ArgumentList	addr		2429668	1					
ANR	2435228	Argument	addr		2429668	0					
ANR	2435229	Identifier	addr		2429668	0					
ANR	2435230	GotoStatement	goto illegal_op ;	2003:20:40632:40647	2429668	29	True				
ANR	2435231	Identifier	illegal_op		2429668	0					
ANR	2435232	IfStatement	if ( insn & ( 1 << 20 ) )		2429668	8					
ANR	2435233	Condition	insn & ( 1 << 20 )	2011:12:40707:40722	2429668	0	True				
ANR	2435234	BitAndExpression	insn & ( 1 << 20 )		2429668	0		&			
ANR	2435235	Identifier	insn		2429668	0					
ANR	2435236	ShiftExpression	1 << 20		2429668	1		<<			
ANR	2435237	PrimaryExpression	1		2429668	0					
ANR	2435238	PrimaryExpression	20		2429668	1					
ANR	2435239	CompoundStatement		2009:30:40643:40643	2429668	1					
ANR	2435240	SwitchStatement	switch ( op )		2429668	0					
ANR	2435241	Condition	op	2015:20:40774:40775	2429668	0	True				
ANR	2435242	Identifier	op		2429668	0					
ANR	2435243	CompoundStatement		2013:24:40696:40696	2429668	1					
ANR	2435244	Label	case 0 :	2017:12:40793:40799	2429668	0	True				
ANR	2435245	ExpressionStatement	"tmp = gen_ld8u ( addr , user )"	2017:20:40801:40827	2429668	1	True				
ANR	2435246	AssignmentExpression	"tmp = gen_ld8u ( addr , user )"		2429668	0		=			
ANR	2435247	Identifier	tmp		2429668	0					
ANR	2435248	CallExpression	"gen_ld8u ( addr , user )"		2429668	1					
ANR	2435249	Callee	gen_ld8u		2429668	0					
ANR	2435250	Identifier	gen_ld8u		2429668	0					
ANR	2435251	ArgumentList	addr		2429668	1					
ANR	2435252	Argument	addr		2429668	0					
ANR	2435253	Identifier	addr		2429668	0					
ANR	2435254	Argument	user		2429668	1					
ANR	2435255	Identifier	user		2429668	0					
ANR	2435256	BreakStatement	break ;	2017:48:40829:40834	2429668	2	True				
ANR	2435257	Label	case 4 :	2019:12:40849:40855	2429668	3	True				
ANR	2435258	ExpressionStatement	"tmp = gen_ld8s ( addr , user )"	2019:20:40857:40883	2429668	4	True				
ANR	2435259	AssignmentExpression	"tmp = gen_ld8s ( addr , user )"		2429668	0		=			
ANR	2435260	Identifier	tmp		2429668	0					
ANR	2435261	CallExpression	"gen_ld8s ( addr , user )"		2429668	1					
ANR	2435262	Callee	gen_ld8s		2429668	0					
ANR	2435263	Identifier	gen_ld8s		2429668	0					
ANR	2435264	ArgumentList	addr		2429668	1					
ANR	2435265	Argument	addr		2429668	0					
ANR	2435266	Identifier	addr		2429668	0					
ANR	2435267	Argument	user		2429668	1					
ANR	2435268	Identifier	user		2429668	0					
ANR	2435269	BreakStatement	break ;	2019:48:40885:40890	2429668	5	True				
ANR	2435270	Label	case 1 :	2021:12:40905:40911	2429668	6	True				
ANR	2435271	ExpressionStatement	"tmp = gen_ld16u ( addr , user )"	2021:20:40913:40940	2429668	7	True				
ANR	2435272	AssignmentExpression	"tmp = gen_ld16u ( addr , user )"		2429668	0		=			
ANR	2435273	Identifier	tmp		2429668	0					
ANR	2435274	CallExpression	"gen_ld16u ( addr , user )"		2429668	1					
ANR	2435275	Callee	gen_ld16u		2429668	0					
ANR	2435276	Identifier	gen_ld16u		2429668	0					
ANR	2435277	ArgumentList	addr		2429668	1					
ANR	2435278	Argument	addr		2429668	0					
ANR	2435279	Identifier	addr		2429668	0					
ANR	2435280	Argument	user		2429668	1					
ANR	2435281	Identifier	user		2429668	0					
ANR	2435282	BreakStatement	break ;	2021:49:40942:40947	2429668	8	True				
ANR	2435283	Label	case 5 :	2023:12:40962:40968	2429668	9	True				
ANR	2435284	ExpressionStatement	"tmp = gen_ld16s ( addr , user )"	2023:20:40970:40997	2429668	10	True				
ANR	2435285	AssignmentExpression	"tmp = gen_ld16s ( addr , user )"		2429668	0		=			
ANR	2435286	Identifier	tmp		2429668	0					
ANR	2435287	CallExpression	"gen_ld16s ( addr , user )"		2429668	1					
ANR	2435288	Callee	gen_ld16s		2429668	0					
ANR	2435289	Identifier	gen_ld16s		2429668	0					
ANR	2435290	ArgumentList	addr		2429668	1					
ANR	2435291	Argument	addr		2429668	0					
ANR	2435292	Identifier	addr		2429668	0					
ANR	2435293	Argument	user		2429668	1					
ANR	2435294	Identifier	user		2429668	0					
ANR	2435295	BreakStatement	break ;	2023:49:40999:41004	2429668	11	True				
ANR	2435296	Label	case 2 :	2025:12:41019:41025	2429668	12	True				
ANR	2435297	ExpressionStatement	"tmp = gen_ld32 ( addr , user )"	2025:20:41027:41053	2429668	13	True				
ANR	2435298	AssignmentExpression	"tmp = gen_ld32 ( addr , user )"		2429668	0		=			
ANR	2435299	Identifier	tmp		2429668	0					
ANR	2435300	CallExpression	"gen_ld32 ( addr , user )"		2429668	1					
ANR	2435301	Callee	gen_ld32		2429668	0					
ANR	2435302	Identifier	gen_ld32		2429668	0					
ANR	2435303	ArgumentList	addr		2429668	1					
ANR	2435304	Argument	addr		2429668	0					
ANR	2435305	Identifier	addr		2429668	0					
ANR	2435306	Argument	user		2429668	1					
ANR	2435307	Identifier	user		2429668	0					
ANR	2435308	BreakStatement	break ;	2025:48:41055:41060	2429668	14	True				
ANR	2435309	Label	default :	2027:12:41075:41082	2429668	15	True				
ANR	2435310	Identifier	default		2429668	0					
ANR	2435311	ExpressionStatement	tcg_temp_free_i32 ( addr )	2029:16:41101:41124	2429668	16	True				
ANR	2435312	CallExpression	tcg_temp_free_i32 ( addr )		2429668	0					
ANR	2435313	Callee	tcg_temp_free_i32		2429668	0					
ANR	2435314	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2435315	ArgumentList	addr		2429668	1					
ANR	2435316	Argument	addr		2429668	0					
ANR	2435317	Identifier	addr		2429668	0					
ANR	2435318	GotoStatement	goto illegal_op ;	2031:16:41143:41158	2429668	17	True				
ANR	2435319	Identifier	illegal_op		2429668	0					
ANR	2435320	IfStatement	if ( rs == 15 )		2429668	1					
ANR	2435321	Condition	rs == 15	2035:16:41192:41199	2429668	0	True				
ANR	2435322	EqualityExpression	rs == 15		2429668	0		==			
ANR	2435323	Identifier	rs		2429668	0					
ANR	2435324	PrimaryExpression	15		2429668	1					
ANR	2435325	CompoundStatement		2033:26:41120:41120	2429668	1					
ANR	2435326	ExpressionStatement	"gen_bx ( s , tmp )"	2037:16:41221:41235	2429668	0	True				
ANR	2435327	CallExpression	"gen_bx ( s , tmp )"		2429668	0					
ANR	2435328	Callee	gen_bx		2429668	0					
ANR	2435329	Identifier	gen_bx		2429668	0					
ANR	2435330	ArgumentList	s		2429668	1					
ANR	2435331	Argument	s		2429668	0					
ANR	2435332	Identifier	s		2429668	0					
ANR	2435333	Argument	tmp		2429668	1					
ANR	2435334	Identifier	tmp		2429668	0					
ANR	2435335	ElseStatement	else		2429668	0					
ANR	2435336	CompoundStatement		2037:19:41175:41175	2429668	0					
ANR	2435337	ExpressionStatement	"store_reg ( s , rs , tmp )"	2041:16:41276:41297	2429668	0	True				
ANR	2435338	CallExpression	"store_reg ( s , rs , tmp )"		2429668	0					
ANR	2435339	Callee	store_reg		2429668	0					
ANR	2435340	Identifier	store_reg		2429668	0					
ANR	2435341	ArgumentList	s		2429668	1					
ANR	2435342	Argument	s		2429668	0					
ANR	2435343	Identifier	s		2429668	0					
ANR	2435344	Argument	rs		2429668	1					
ANR	2435345	Identifier	rs		2429668	0					
ANR	2435346	Argument	tmp		2429668	2					
ANR	2435347	Identifier	tmp		2429668	0					
ANR	2435348	ElseStatement	else		2429668	0					
ANR	2435349	CompoundStatement		2043:15:41248:41248	2429668	0					
ANR	2435350	ExpressionStatement	"tmp = load_reg ( s , rs )"	2049:12:41372:41393	2429668	0	True				
ANR	2435351	AssignmentExpression	"tmp = load_reg ( s , rs )"		2429668	0		=			
ANR	2435352	Identifier	tmp		2429668	0					
ANR	2435353	CallExpression	"load_reg ( s , rs )"		2429668	1					
ANR	2435354	Callee	load_reg		2429668	0					
ANR	2435355	Identifier	load_reg		2429668	0					
ANR	2435356	ArgumentList	s		2429668	1					
ANR	2435357	Argument	s		2429668	0					
ANR	2435358	Identifier	s		2429668	0					
ANR	2435359	Argument	rs		2429668	1					
ANR	2435360	Identifier	rs		2429668	0					
ANR	2435361	SwitchStatement	switch ( op )		2429668	1					
ANR	2435362	Condition	op	2051:20:41416:41417	2429668	0	True				
ANR	2435363	Identifier	op		2429668	0					
ANR	2435364	CompoundStatement		2049:24:41338:41338	2429668	1					
ANR	2435365	Label	case 0 :	2053:12:41435:41441	2429668	0	True				
ANR	2435366	ExpressionStatement	"gen_st8 ( tmp , addr , user )"	2053:20:41443:41467	2429668	1	True				
ANR	2435367	CallExpression	"gen_st8 ( tmp , addr , user )"		2429668	0					
ANR	2435368	Callee	gen_st8		2429668	0					
ANR	2435369	Identifier	gen_st8		2429668	0					
ANR	2435370	ArgumentList	tmp		2429668	1					
ANR	2435371	Argument	tmp		2429668	0					
ANR	2435372	Identifier	tmp		2429668	0					
ANR	2435373	Argument	addr		2429668	1					
ANR	2435374	Identifier	addr		2429668	0					
ANR	2435375	Argument	user		2429668	2					
ANR	2435376	Identifier	user		2429668	0					
ANR	2435377	BreakStatement	break ;	2053:46:41469:41474	2429668	2	True				
ANR	2435378	Label	case 1 :	2055:12:41489:41495	2429668	3	True				
ANR	2435379	ExpressionStatement	"gen_st16 ( tmp , addr , user )"	2055:20:41497:41522	2429668	4	True				
ANR	2435380	CallExpression	"gen_st16 ( tmp , addr , user )"		2429668	0					
ANR	2435381	Callee	gen_st16		2429668	0					
ANR	2435382	Identifier	gen_st16		2429668	0					
ANR	2435383	ArgumentList	tmp		2429668	1					
ANR	2435384	Argument	tmp		2429668	0					
ANR	2435385	Identifier	tmp		2429668	0					
ANR	2435386	Argument	addr		2429668	1					
ANR	2435387	Identifier	addr		2429668	0					
ANR	2435388	Argument	user		2429668	2					
ANR	2435389	Identifier	user		2429668	0					
ANR	2435390	BreakStatement	break ;	2055:47:41524:41529	2429668	5	True				
ANR	2435391	Label	case 2 :	2057:12:41544:41550	2429668	6	True				
ANR	2435392	ExpressionStatement	"gen_st32 ( tmp , addr , user )"	2057:20:41552:41577	2429668	7	True				
ANR	2435393	CallExpression	"gen_st32 ( tmp , addr , user )"		2429668	0					
ANR	2435394	Callee	gen_st32		2429668	0					
ANR	2435395	Identifier	gen_st32		2429668	0					
ANR	2435396	ArgumentList	tmp		2429668	1					
ANR	2435397	Argument	tmp		2429668	0					
ANR	2435398	Identifier	tmp		2429668	0					
ANR	2435399	Argument	addr		2429668	1					
ANR	2435400	Identifier	addr		2429668	0					
ANR	2435401	Argument	user		2429668	2					
ANR	2435402	Identifier	user		2429668	0					
ANR	2435403	BreakStatement	break ;	2057:47:41579:41584	2429668	8	True				
ANR	2435404	Label	default :	2059:12:41599:41606	2429668	9	True				
ANR	2435405	Identifier	default		2429668	0					
ANR	2435406	ExpressionStatement	tcg_temp_free_i32 ( addr )	2061:16:41625:41648	2429668	10	True				
ANR	2435407	CallExpression	tcg_temp_free_i32 ( addr )		2429668	0					
ANR	2435408	Callee	tcg_temp_free_i32		2429668	0					
ANR	2435409	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2435410	ArgumentList	addr		2429668	1					
ANR	2435411	Argument	addr		2429668	0					
ANR	2435412	Identifier	addr		2429668	0					
ANR	2435413	GotoStatement	goto illegal_op ;	2063:16:41667:41682	2429668	11	True				
ANR	2435414	Identifier	illegal_op		2429668	0					
ANR	2435415	IfStatement	if ( postinc )		2429668	9					
ANR	2435416	Condition	postinc	2069:12:41723:41729	2429668	0	True				
ANR	2435417	Identifier	postinc		2429668	0					
ANR	2435418	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , imm )"	2071:12:41745:41778	2429668	1	True				
ANR	2435419	CallExpression	"tcg_gen_addi_i32 ( addr , addr , imm )"		2429668	0					
ANR	2435420	Callee	tcg_gen_addi_i32		2429668	0					
ANR	2435421	Identifier	tcg_gen_addi_i32		2429668	0					
ANR	2435422	ArgumentList	addr		2429668	1					
ANR	2435423	Argument	addr		2429668	0					
ANR	2435424	Identifier	addr		2429668	0					
ANR	2435425	Argument	addr		2429668	1					
ANR	2435426	Identifier	addr		2429668	0					
ANR	2435427	Argument	imm		2429668	2					
ANR	2435428	Identifier	imm		2429668	0					
ANR	2435429	IfStatement	if ( writeback )		2429668	10					
ANR	2435430	Condition	writeback	2073:12:41793:41801	2429668	0	True				
ANR	2435431	Identifier	writeback		2429668	0					
ANR	2435432	CompoundStatement		2071:23:41722:41722	2429668	1					
ANR	2435433	ExpressionStatement	"store_reg ( s , rn , addr )"	2075:12:41819:41841	2429668	0	True				
ANR	2435434	CallExpression	"store_reg ( s , rn , addr )"		2429668	0					
ANR	2435435	Callee	store_reg		2429668	0					
ANR	2435436	Identifier	store_reg		2429668	0					
ANR	2435437	ArgumentList	s		2429668	1					
ANR	2435438	Argument	s		2429668	0					
ANR	2435439	Identifier	s		2429668	0					
ANR	2435440	Argument	rn		2429668	1					
ANR	2435441	Identifier	rn		2429668	0					
ANR	2435442	Argument	addr		2429668	2					
ANR	2435443	Identifier	addr		2429668	0					
ANR	2435444	ElseStatement	else		2429668	0					
ANR	2435445	CompoundStatement		2075:15:41777:41777	2429668	0					
ANR	2435446	ExpressionStatement	tcg_temp_free_i32 ( addr )	2079:12:41874:41897	2429668	0	True				
ANR	2435447	CallExpression	tcg_temp_free_i32 ( addr )		2429668	0					
ANR	2435448	Callee	tcg_temp_free_i32		2429668	0					
ANR	2435449	Identifier	tcg_temp_free_i32		2429668	0					
ANR	2435450	ArgumentList	addr		2429668	1					
ANR	2435451	Argument	addr		2429668	0					
ANR	2435452	Identifier	addr		2429668	0					
ANR	2435453	BreakStatement	break ;	2085:8:41930:41935	2429668	31	True				
ANR	2435454	Label	default :	2087:4:41942:41949	2429668	32	True				
ANR	2435455	Identifier	default		2429668	0					
ANR	2435456	GotoStatement	goto illegal_op ;	2089:8:41960:41975	2429668	33	True				
ANR	2435457	Identifier	illegal_op		2429668	0					
ANR	2435458	ReturnStatement	return 0 ;	2093:4:41989:41997	2429668	21	True				
ANR	2435459	PrimaryExpression	0		2429668	0					
ANR	2435460	Label	illegal_op :	2095:0:42000:42010	2429668	22	True				
ANR	2435461	Identifier	illegal_op		2429668	0					
ANR	2435462	ReturnStatement	return 1 ;	2097:4:42017:42025	2429668	23	True				
ANR	2435463	PrimaryExpression	1		2429668	0					
ANR	2435464	ReturnType	static int		2429668	1					
ANR	2435465	Identifier	disas_thumb2_insn		2429668	2					
ANR	2435466	ParameterList	"CPUState * env , DisasContext * s , uint16_t insn_hw1"		2429668	3					
ANR	2435467	Parameter	CPUState * env	1:29:29:41	2429668	0	True				
ANR	2435468	ParameterType	CPUState *		2429668	0					
ANR	2435469	Identifier	env		2429668	1					
ANR	2435470	Parameter	DisasContext * s	1:44:44:58	2429668	1	True				
ANR	2435471	ParameterType	DisasContext *		2429668	0					
ANR	2435472	Identifier	s		2429668	1					
ANR	2435473	Parameter	uint16_t insn_hw1	1:61:61:77	2429668	2	True				
ANR	2435474	ParameterType	uint16_t		2429668	0					
ANR	2435475	Identifier	insn_hw1		2429668	1					
ANR	2435476	CFGEntryNode	ENTRY		2429668		True				
ANR	2435477	CFGExitNode	EXIT		2429668		True				
ANR	2435478	Symbol	tmp64		2429668						
ANR	2435479	Symbol	ARM_FEATURE_DIV		2429668						
ANR	2435480	Symbol	shift		2429668						
ANR	2435481	Symbol	* cpu_R		2429668						
ANR	2435482	Symbol	postinc		2429668						
ANR	2435483	Symbol	gen_muls_i64_i32		2429668						
ANR	2435484	Symbol	disas_neon_ls_insn		2429668						
ANR	2435485	Symbol	cpu_env		2429668						
ANR	2435486	Symbol	tmp		2429668						
ANR	2435487	Symbol	ARM_FEATURE_THUMB2		2429668						
ANR	2435488	Symbol	arm_feature		2429668						
ANR	2435489	Symbol	gen_addq_msw		2429668						
ANR	2435490	Symbol	offset		2429668						
ANR	2435491	Symbol	disas_neon_data_insn		2429668						
ANR	2435492	Symbol	tcg_temp_new_i64		2429668						
ANR	2435493	Symbol	CPSR_A		2429668						
ANR	2435494	Symbol	~TARGET_PAGE_MASK		2429668						
ANR	2435495	Symbol	tcg_const_i32		2429668						
ANR	2435496	Symbol	CPSR_F		2429668						
ANR	2435497	Symbol	rd		2429668						
ANR	2435498	Symbol	CPSR_I		2429668						
ANR	2435499	Symbol	gen_new_label		2429668						
ANR	2435500	Symbol	conds		2429668						
ANR	2435501	Symbol	gen_subq_msw		2429668						
ANR	2435502	Symbol	rm		2429668						
ANR	2435503	Symbol	rn		2429668						
ANR	2435504	Symbol	s -> condjmp		2429668						
ANR	2435505	Symbol	load_reg		2429668						
ANR	2435506	Symbol	shiftop		2429668						
ANR	2435507	Symbol	gen_ld16u		2429668						
ANR	2435508	Symbol	rs		2429668						
ANR	2435509	Symbol	insn_hw1		2429668						
ANR	2435510	Symbol	thumb2_logic_op		2429668						
ANR	2435511	Symbol	shifter_out		2429668						
ANR	2435512	Symbol	imm		2429668						
ANR	2435513	Symbol	tcg_temp_new_i32		2429668						
ANR	2435514	Symbol	gen_set_psr		2429668						
ANR	2435515	Symbol	spsr		2429668						
ANR	2435516	Symbol	tmp3		2429668						
ANR	2435517	Symbol	s -> pc		2429668						
ANR	2435518	Symbol	tmp2		2429668						
ANR	2435519	Symbol	gen_ld16s		2429668						
ANR	2435520	Symbol	tcg_temp_local_new		2429668						
ANR	2435521	Symbol	gen_ld8s		2429668						
ANR	2435522	Symbol	gen_ld8u		2429668						
ANR	2435523	Symbol	offsetof		2429668						
ANR	2435524	Symbol	IS_M		2429668						
ANR	2435525	Symbol	addr		2429668						
ANR	2435526	Symbol	cpu_R		2429668						
ANR	2435527	Symbol	CPUState		2429668						
ANR	2435528	Symbol	GE		2429668						
ANR	2435529	Symbol	disas_coproc_insn		2429668						
ANR	2435530	Symbol	ARM_FEATURE_M		2429668						
ANR	2435531	Symbol	op		2429668						
ANR	2435532	Symbol	s -> condlabel		2429668						
ANR	2435533	Symbol	i		2429668						
ANR	2435534	Symbol	gen_thumb2_data_op		2429668						
ANR	2435535	Symbol	logic_cc		2429668						
ANR	2435536	Symbol	IS_USER		2429668						
ANR	2435537	Symbol	env		2429668						
ANR	2435538	Symbol	load_cpu_field		2429668						
ANR	2435539	Symbol	op2		2429668						
ANR	2435540	Symbol	insn		2429668						
ANR	2435541	Symbol	op1		2429668						
ANR	2435542	Symbol	s		2429668						
ANR	2435543	Symbol	gen_mulu_i64_i32		2429668						
ANR	2435544	Symbol	lduw_code		2429668						
ANR	2435545	Symbol	~3		2429668						
ANR	2435546	Symbol	writeback		2429668						
ANR	2435547	Symbol	gen_ld32		2429668						
ANR	2435548	Symbol	* s		2429668						
ANR	2435549	Symbol	msr_mask		2429668						
ANR	2435550	Symbol	user		2429668						
