
Twis_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078e4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08007a6c  08007a6c  00008a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007aa4  08007aa4  00009020  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007aa4  08007aa4  00009020  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007aa4  08007aa4  00009020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007aa4  08007aa4  00008aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007aa8  08007aa8  00008aa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000020  20000000  08007aac  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009020  2**0
                  CONTENTS
 10 .bss          00000248  20000020  20000020  00009020  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000268  20000268  00009020  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009020  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001572b  00000000  00000000  00009050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000033e1  00000000  00000000  0001e77b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011c0  00000000  00000000  00021b60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000dde  00000000  00000000  00022d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cf85  00000000  00000000  00023afe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018ec7  00000000  00000000  00040a83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a6b42  00000000  00000000  0005994a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010048c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000495c  00000000  00000000  001004d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  00104e2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000020 	.word	0x20000020
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007a54 	.word	0x08007a54

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000024 	.word	0x20000024
 80001c4:	08007a54 	.word	0x08007a54

080001c8 <StartRx>:
static uint8_t rx_byte;
static uint8_t frame[FRAME_LEN];
static uint8_t idx = 0;

static void StartRx(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  (void)HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 80001cc:	2201      	movs	r2, #1
 80001ce:	4903      	ldr	r1, [pc, #12]	@ (80001dc <StartRx+0x14>)
 80001d0:	4803      	ldr	r0, [pc, #12]	@ (80001e0 <StartRx+0x18>)
 80001d2:	f006 faba 	bl	800674a <HAL_UART_Receive_IT>
}
 80001d6:	bf00      	nop
 80001d8:	bd80      	pop	{r7, pc}
 80001da:	bf00      	nop
 80001dc:	2000003d 	.word	0x2000003d
 80001e0:	2000017c 	.word	0x2000017c

080001e4 <checksum_xor>:

static uint8_t checksum_xor(const uint8_t *p, uint8_t n)
{
 80001e4:	b480      	push	{r7}
 80001e6:	b085      	sub	sp, #20
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
 80001ec:	460b      	mov	r3, r1
 80001ee:	70fb      	strb	r3, [r7, #3]
  uint8_t c = 0;
 80001f0:	2300      	movs	r3, #0
 80001f2:	73fb      	strb	r3, [r7, #15]
  for (uint8_t i = 0; i < n; i++) c ^= p[i];
 80001f4:	2300      	movs	r3, #0
 80001f6:	73bb      	strb	r3, [r7, #14]
 80001f8:	e009      	b.n	800020e <checksum_xor+0x2a>
 80001fa:	7bbb      	ldrb	r3, [r7, #14]
 80001fc:	687a      	ldr	r2, [r7, #4]
 80001fe:	4413      	add	r3, r2
 8000200:	781a      	ldrb	r2, [r3, #0]
 8000202:	7bfb      	ldrb	r3, [r7, #15]
 8000204:	4053      	eors	r3, r2
 8000206:	73fb      	strb	r3, [r7, #15]
 8000208:	7bbb      	ldrb	r3, [r7, #14]
 800020a:	3301      	adds	r3, #1
 800020c:	73bb      	strb	r3, [r7, #14]
 800020e:	7bba      	ldrb	r2, [r7, #14]
 8000210:	78fb      	ldrb	r3, [r7, #3]
 8000212:	429a      	cmp	r2, r3
 8000214:	d3f1      	bcc.n	80001fa <checksum_xor+0x16>
  return c;
 8000216:	7bfb      	ldrb	r3, [r7, #15]
}
 8000218:	4618      	mov	r0, r3
 800021a:	3714      	adds	r7, #20
 800021c:	46bd      	mov	sp, r7
 800021e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000222:	4770      	bx	lr

08000224 <Comm_Init>:

void Comm_Init(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
  idx = 0;
 8000228:	4b04      	ldr	r3, [pc, #16]	@ (800023c <Comm_Init+0x18>)
 800022a:	2200      	movs	r2, #0
 800022c:	701a      	strb	r2, [r3, #0]
  g_keys_state = 0;
 800022e:	4b04      	ldr	r3, [pc, #16]	@ (8000240 <Comm_Init+0x1c>)
 8000230:	2200      	movs	r2, #0
 8000232:	701a      	strb	r2, [r3, #0]
  StartRx();
 8000234:	f7ff ffc8 	bl	80001c8 <StartRx>
}
 8000238:	bf00      	nop
 800023a:	bd80      	pop	{r7, pc}
 800023c:	20000043 	.word	0x20000043
 8000240:	2000003c 	.word	0x2000003c

08000244 <HAL_UART_RxCpltCallback>:
{
  
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b084      	sub	sp, #16
 8000248:	af00      	add	r7, sp, #0
 800024a:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	4a28      	ldr	r2, [pc, #160]	@ (80002f4 <HAL_UART_RxCpltCallback+0xb0>)
 8000252:	4293      	cmp	r3, r2
 8000254:	d149      	bne.n	80002ea <HAL_UART_RxCpltCallback+0xa6>

  uint8_t b = rx_byte;
 8000256:	4b28      	ldr	r3, [pc, #160]	@ (80002f8 <HAL_UART_RxCpltCallback+0xb4>)
 8000258:	781b      	ldrb	r3, [r3, #0]
 800025a:	73fb      	strb	r3, [r7, #15]

  if (idx == 0) {
 800025c:	4b27      	ldr	r3, [pc, #156]	@ (80002fc <HAL_UART_RxCpltCallback+0xb8>)
 800025e:	781b      	ldrb	r3, [r3, #0]
 8000260:	2b00      	cmp	r3, #0
 8000262:	d10d      	bne.n	8000280 <HAL_UART_RxCpltCallback+0x3c>
    if (b == START_BYTE) {
 8000264:	7bfb      	ldrb	r3, [r7, #15]
 8000266:	2bab      	cmp	r3, #171	@ 0xab
 8000268:	d13c      	bne.n	80002e4 <HAL_UART_RxCpltCallback+0xa0>
      frame[idx++] = b;
 800026a:	4b24      	ldr	r3, [pc, #144]	@ (80002fc <HAL_UART_RxCpltCallback+0xb8>)
 800026c:	781b      	ldrb	r3, [r3, #0]
 800026e:	1c5a      	adds	r2, r3, #1
 8000270:	b2d1      	uxtb	r1, r2
 8000272:	4a22      	ldr	r2, [pc, #136]	@ (80002fc <HAL_UART_RxCpltCallback+0xb8>)
 8000274:	7011      	strb	r1, [r2, #0]
 8000276:	4619      	mov	r1, r3
 8000278:	4a21      	ldr	r2, [pc, #132]	@ (8000300 <HAL_UART_RxCpltCallback+0xbc>)
 800027a:	7bfb      	ldrb	r3, [r7, #15]
 800027c:	5453      	strb	r3, [r2, r1]
 800027e:	e031      	b.n	80002e4 <HAL_UART_RxCpltCallback+0xa0>
    }
  } else {
    frame[idx++] = b;
 8000280:	4b1e      	ldr	r3, [pc, #120]	@ (80002fc <HAL_UART_RxCpltCallback+0xb8>)
 8000282:	781b      	ldrb	r3, [r3, #0]
 8000284:	1c5a      	adds	r2, r3, #1
 8000286:	b2d1      	uxtb	r1, r2
 8000288:	4a1c      	ldr	r2, [pc, #112]	@ (80002fc <HAL_UART_RxCpltCallback+0xb8>)
 800028a:	7011      	strb	r1, [r2, #0]
 800028c:	4619      	mov	r1, r3
 800028e:	4a1c      	ldr	r2, [pc, #112]	@ (8000300 <HAL_UART_RxCpltCallback+0xbc>)
 8000290:	7bfb      	ldrb	r3, [r7, #15]
 8000292:	5453      	strb	r3, [r2, r1]

    if (idx >= FRAME_LEN) {
 8000294:	4b19      	ldr	r3, [pc, #100]	@ (80002fc <HAL_UART_RxCpltCallback+0xb8>)
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	2b02      	cmp	r3, #2
 800029a:	d923      	bls.n	80002e4 <HAL_UART_RxCpltCallback+0xa0>
      uint8_t state = frame[1] & 0x3F;
 800029c:	4b18      	ldr	r3, [pc, #96]	@ (8000300 <HAL_UART_RxCpltCallback+0xbc>)
 800029e:	785b      	ldrb	r3, [r3, #1]
 80002a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80002a4:	73bb      	strb	r3, [r7, #14]
      uint8_t chk   = frame[2];
 80002a6:	4b16      	ldr	r3, [pc, #88]	@ (8000300 <HAL_UART_RxCpltCallback+0xbc>)
 80002a8:	789b      	ldrb	r3, [r3, #2]
 80002aa:	737b      	strb	r3, [r7, #13]
      idx = 0;
 80002ac:	4b13      	ldr	r3, [pc, #76]	@ (80002fc <HAL_UART_RxCpltCallback+0xb8>)
 80002ae:	2200      	movs	r2, #0
 80002b0:	701a      	strb	r2, [r3, #0]

      if (((uint8_t)(state ^ 0xFF)) == chk) {
 80002b2:	7bbb      	ldrb	r3, [r7, #14]
 80002b4:	43db      	mvns	r3, r3
 80002b6:	b2db      	uxtb	r3, r3
 80002b8:	7b7a      	ldrb	r2, [r7, #13]
 80002ba:	429a      	cmp	r2, r3
 80002bc:	d112      	bne.n	80002e4 <HAL_UART_RxCpltCallback+0xa0>
        g_keys_state = state;
 80002be:	4a11      	ldr	r2, [pc, #68]	@ (8000304 <HAL_UART_RxCpltCallback+0xc0>)
 80002c0:	7bbb      	ldrb	r3, [r7, #14]
 80002c2:	7013      	strb	r3, [r2, #0]

        if (g_keys_state) {
 80002c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000304 <HAL_UART_RxCpltCallback+0xc0>)
 80002c6:	781b      	ldrb	r3, [r3, #0]
 80002c8:	b2db      	uxtb	r3, r3
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d005      	beq.n	80002da <HAL_UART_RxCpltCallback+0x96>
          HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80002ce:	2201      	movs	r2, #1
 80002d0:	2108      	movs	r1, #8
 80002d2:	480d      	ldr	r0, [pc, #52]	@ (8000308 <HAL_UART_RxCpltCallback+0xc4>)
 80002d4:	f002 fb74 	bl	80029c0 <HAL_GPIO_WritePin>
 80002d8:	e004      	b.n	80002e4 <HAL_UART_RxCpltCallback+0xa0>
        } else {
          HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80002da:	2200      	movs	r2, #0
 80002dc:	2108      	movs	r1, #8
 80002de:	480a      	ldr	r0, [pc, #40]	@ (8000308 <HAL_UART_RxCpltCallback+0xc4>)
 80002e0:	f002 fb6e 	bl	80029c0 <HAL_GPIO_WritePin>
        }
      }
    }
  }

  StartRx();
 80002e4:	f7ff ff70 	bl	80001c8 <StartRx>
 80002e8:	e000      	b.n	80002ec <HAL_UART_RxCpltCallback+0xa8>
  if (huart->Instance != USART1) return;
 80002ea:	bf00      	nop
}
 80002ec:	3710      	adds	r7, #16
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}
 80002f2:	bf00      	nop
 80002f4:	40013800 	.word	0x40013800
 80002f8:	2000003d 	.word	0x2000003d
 80002fc:	20000043 	.word	0x20000043
 8000300:	20000040 	.word	0x20000040
 8000304:	2000003c 	.word	0x2000003c
 8000308:	48000400 	.word	0x48000400

0800030c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b082      	sub	sp, #8
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a06      	ldr	r2, [pc, #24]	@ (8000334 <HAL_UART_ErrorCallback+0x28>)
 800031a:	4293      	cmp	r3, r2
 800031c:	d105      	bne.n	800032a <HAL_UART_ErrorCallback+0x1e>
  idx = 0;
 800031e:	4b06      	ldr	r3, [pc, #24]	@ (8000338 <HAL_UART_ErrorCallback+0x2c>)
 8000320:	2200      	movs	r2, #0
 8000322:	701a      	strb	r2, [r3, #0]
  StartRx();
 8000324:	f7ff ff50 	bl	80001c8 <StartRx>
 8000328:	e000      	b.n	800032c <HAL_UART_ErrorCallback+0x20>
  if (huart->Instance != USART1) return;
 800032a:	bf00      	nop
}
 800032c:	3708      	adds	r7, #8
 800032e:	46bd      	mov	sp, r7
 8000330:	bd80      	pop	{r7, pc}
 8000332:	bf00      	nop
 8000334:	40013800 	.word	0x40013800
 8000338:	20000043 	.word	0x20000043

0800033c <Comm_SendTelem11>:

void Comm_SendTelem11(const float v[11])
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b08e      	sub	sp, #56	@ 0x38
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
  
  uint8_t tx[1 + 1 + 1 + 44 + 1];
  tx[0] = START_BYTE;
 8000344:	23ab      	movs	r3, #171	@ 0xab
 8000346:	723b      	strb	r3, [r7, #8]
  tx[1] = MSG_TELEM;
 8000348:	23d2      	movs	r3, #210	@ 0xd2
 800034a:	727b      	strb	r3, [r7, #9]
  tx[2] = 44; // 11 floats
 800034c:	232c      	movs	r3, #44	@ 0x2c
 800034e:	72bb      	strb	r3, [r7, #10]

  memcpy(&tx[3], v, 44);
 8000350:	f107 0308 	add.w	r3, r7, #8
 8000354:	3303      	adds	r3, #3
 8000356:	222c      	movs	r2, #44	@ 0x2c
 8000358:	6879      	ldr	r1, [r7, #4]
 800035a:	4618      	mov	r0, r3
 800035c:	f007 fb6c 	bl	8007a38 <memcpy>

  
  tx[3 + 44] = checksum_xor(&tx[1], 1 + 1 + 44);
 8000360:	f107 0308 	add.w	r3, r7, #8
 8000364:	3301      	adds	r3, #1
 8000366:	212e      	movs	r1, #46	@ 0x2e
 8000368:	4618      	mov	r0, r3
 800036a:	f7ff ff3b 	bl	80001e4 <checksum_xor>
 800036e:	4603      	mov	r3, r0
 8000370:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  HAL_UART_Transmit(&huart1, tx, sizeof(tx), 50);
 8000374:	f107 0108 	add.w	r1, r7, #8
 8000378:	2332      	movs	r3, #50	@ 0x32
 800037a:	2230      	movs	r2, #48	@ 0x30
 800037c:	4803      	ldr	r0, [pc, #12]	@ (800038c <Comm_SendTelem11+0x50>)
 800037e:	f006 f95b 	bl	8006638 <HAL_UART_Transmit>
}
 8000382:	bf00      	nop
 8000384:	3738      	adds	r7, #56	@ 0x38
 8000386:	46bd      	mov	sp, r7
 8000388:	bd80      	pop	{r7, pc}
 800038a:	bf00      	nop
 800038c:	2000017c 	.word	0x2000017c

08000390 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b088      	sub	sp, #32
 8000394:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000396:	f107 030c 	add.w	r3, r7, #12
 800039a:	2200      	movs	r2, #0
 800039c:	601a      	str	r2, [r3, #0]
 800039e:	605a      	str	r2, [r3, #4]
 80003a0:	609a      	str	r2, [r3, #8]
 80003a2:	60da      	str	r2, [r3, #12]
 80003a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003a6:	4b23      	ldr	r3, [pc, #140]	@ (8000434 <MX_GPIO_Init+0xa4>)
 80003a8:	695b      	ldr	r3, [r3, #20]
 80003aa:	4a22      	ldr	r2, [pc, #136]	@ (8000434 <MX_GPIO_Init+0xa4>)
 80003ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003b0:	6153      	str	r3, [r2, #20]
 80003b2:	4b20      	ldr	r3, [pc, #128]	@ (8000434 <MX_GPIO_Init+0xa4>)
 80003b4:	695b      	ldr	r3, [r3, #20]
 80003b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003ba:	60bb      	str	r3, [r7, #8]
 80003bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003be:	4b1d      	ldr	r3, [pc, #116]	@ (8000434 <MX_GPIO_Init+0xa4>)
 80003c0:	695b      	ldr	r3, [r3, #20]
 80003c2:	4a1c      	ldr	r2, [pc, #112]	@ (8000434 <MX_GPIO_Init+0xa4>)
 80003c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80003c8:	6153      	str	r3, [r2, #20]
 80003ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000434 <MX_GPIO_Init+0xa4>)
 80003cc:	695b      	ldr	r3, [r3, #20]
 80003ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80003d2:	607b      	str	r3, [r7, #4]
 80003d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L_EN_Pin|R_DIR_Pin|L_DIR_Pin|GPIO_PIN_12, GPIO_PIN_RESET);
 80003d6:	2200      	movs	r2, #0
 80003d8:	f241 010e 	movw	r1, #4110	@ 0x100e
 80003dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003e0:	f002 faee 	bl	80029c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|R_EN_Pin, GPIO_PIN_RESET);
 80003e4:	2200      	movs	r2, #0
 80003e6:	2118      	movs	r1, #24
 80003e8:	4813      	ldr	r0, [pc, #76]	@ (8000438 <MX_GPIO_Init+0xa8>)
 80003ea:	f002 fae9 	bl	80029c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : L_EN_Pin R_DIR_Pin L_DIR_Pin PA12 */
  GPIO_InitStruct.Pin = L_EN_Pin|R_DIR_Pin|L_DIR_Pin|GPIO_PIN_12;
 80003ee:	f241 030e 	movw	r3, #4110	@ 0x100e
 80003f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003f4:	2301      	movs	r3, #1
 80003f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003f8:	2300      	movs	r3, #0
 80003fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003fc:	2300      	movs	r3, #0
 80003fe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000400:	f107 030c 	add.w	r3, r7, #12
 8000404:	4619      	mov	r1, r3
 8000406:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800040a:	f002 f94f 	bl	80026ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 R_EN_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_3|R_EN_Pin;
 800040e:	2318      	movs	r3, #24
 8000410:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000412:	2301      	movs	r3, #1
 8000414:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000416:	2300      	movs	r3, #0
 8000418:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800041a:	2300      	movs	r3, #0
 800041c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800041e:	f107 030c 	add.w	r3, r7, #12
 8000422:	4619      	mov	r1, r3
 8000424:	4804      	ldr	r0, [pc, #16]	@ (8000438 <MX_GPIO_Init+0xa8>)
 8000426:	f002 f941 	bl	80026ac <HAL_GPIO_Init>

}
 800042a:	bf00      	nop
 800042c:	3720      	adds	r7, #32
 800042e:	46bd      	mov	sp, r7
 8000430:	bd80      	pop	{r7, pc}
 8000432:	bf00      	nop
 8000434:	40021000 	.word	0x40021000
 8000438:	48000400 	.word	0x48000400

0800043c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000440:	4b1b      	ldr	r3, [pc, #108]	@ (80004b0 <MX_I2C1_Init+0x74>)
 8000442:	4a1c      	ldr	r2, [pc, #112]	@ (80004b4 <MX_I2C1_Init+0x78>)
 8000444:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000446:	4b1a      	ldr	r3, [pc, #104]	@ (80004b0 <MX_I2C1_Init+0x74>)
 8000448:	4a1b      	ldr	r2, [pc, #108]	@ (80004b8 <MX_I2C1_Init+0x7c>)
 800044a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800044c:	4b18      	ldr	r3, [pc, #96]	@ (80004b0 <MX_I2C1_Init+0x74>)
 800044e:	2200      	movs	r2, #0
 8000450:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000452:	4b17      	ldr	r3, [pc, #92]	@ (80004b0 <MX_I2C1_Init+0x74>)
 8000454:	2201      	movs	r2, #1
 8000456:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000458:	4b15      	ldr	r3, [pc, #84]	@ (80004b0 <MX_I2C1_Init+0x74>)
 800045a:	2200      	movs	r2, #0
 800045c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800045e:	4b14      	ldr	r3, [pc, #80]	@ (80004b0 <MX_I2C1_Init+0x74>)
 8000460:	2200      	movs	r2, #0
 8000462:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000464:	4b12      	ldr	r3, [pc, #72]	@ (80004b0 <MX_I2C1_Init+0x74>)
 8000466:	2200      	movs	r2, #0
 8000468:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800046a:	4b11      	ldr	r3, [pc, #68]	@ (80004b0 <MX_I2C1_Init+0x74>)
 800046c:	2200      	movs	r2, #0
 800046e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000470:	4b0f      	ldr	r3, [pc, #60]	@ (80004b0 <MX_I2C1_Init+0x74>)
 8000472:	2200      	movs	r2, #0
 8000474:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000476:	480e      	ldr	r0, [pc, #56]	@ (80004b0 <MX_I2C1_Init+0x74>)
 8000478:	f002 faba 	bl	80029f0 <HAL_I2C_Init>
 800047c:	4603      	mov	r3, r0
 800047e:	2b00      	cmp	r3, #0
 8000480:	d001      	beq.n	8000486 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000482:	f000 f922 	bl	80006ca <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000486:	2100      	movs	r1, #0
 8000488:	4809      	ldr	r0, [pc, #36]	@ (80004b0 <MX_I2C1_Init+0x74>)
 800048a:	f003 f83d 	bl	8003508 <HAL_I2CEx_ConfigAnalogFilter>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d001      	beq.n	8000498 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000494:	f000 f919 	bl	80006ca <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000498:	2100      	movs	r1, #0
 800049a:	4805      	ldr	r0, [pc, #20]	@ (80004b0 <MX_I2C1_Init+0x74>)
 800049c:	f003 f87f 	bl	800359e <HAL_I2CEx_ConfigDigitalFilter>
 80004a0:	4603      	mov	r3, r0
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d001      	beq.n	80004aa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80004a6:	f000 f910 	bl	80006ca <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80004aa:	bf00      	nop
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop
 80004b0:	20000044 	.word	0x20000044
 80004b4:	40005400 	.word	0x40005400
 80004b8:	00201d2b 	.word	0x00201d2b

080004bc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b08a      	sub	sp, #40	@ 0x28
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c4:	f107 0314 	add.w	r3, r7, #20
 80004c8:	2200      	movs	r2, #0
 80004ca:	601a      	str	r2, [r3, #0]
 80004cc:	605a      	str	r2, [r3, #4]
 80004ce:	609a      	str	r2, [r3, #8]
 80004d0:	60da      	str	r2, [r3, #12]
 80004d2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a17      	ldr	r2, [pc, #92]	@ (8000538 <HAL_I2C_MspInit+0x7c>)
 80004da:	4293      	cmp	r3, r2
 80004dc:	d127      	bne.n	800052e <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80004de:	4b17      	ldr	r3, [pc, #92]	@ (800053c <HAL_I2C_MspInit+0x80>)
 80004e0:	695b      	ldr	r3, [r3, #20]
 80004e2:	4a16      	ldr	r2, [pc, #88]	@ (800053c <HAL_I2C_MspInit+0x80>)
 80004e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80004e8:	6153      	str	r3, [r2, #20]
 80004ea:	4b14      	ldr	r3, [pc, #80]	@ (800053c <HAL_I2C_MspInit+0x80>)
 80004ec:	695b      	ldr	r3, [r3, #20]
 80004ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80004f2:	613b      	str	r3, [r7, #16]
 80004f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80004f6:	23c0      	movs	r3, #192	@ 0xc0
 80004f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80004fa:	2312      	movs	r3, #18
 80004fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004fe:	2300      	movs	r3, #0
 8000500:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000502:	2303      	movs	r3, #3
 8000504:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000506:	2304      	movs	r3, #4
 8000508:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800050a:	f107 0314 	add.w	r3, r7, #20
 800050e:	4619      	mov	r1, r3
 8000510:	480b      	ldr	r0, [pc, #44]	@ (8000540 <HAL_I2C_MspInit+0x84>)
 8000512:	f002 f8cb 	bl	80026ac <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000516:	4b09      	ldr	r3, [pc, #36]	@ (800053c <HAL_I2C_MspInit+0x80>)
 8000518:	69db      	ldr	r3, [r3, #28]
 800051a:	4a08      	ldr	r2, [pc, #32]	@ (800053c <HAL_I2C_MspInit+0x80>)
 800051c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000520:	61d3      	str	r3, [r2, #28]
 8000522:	4b06      	ldr	r3, [pc, #24]	@ (800053c <HAL_I2C_MspInit+0x80>)
 8000524:	69db      	ldr	r3, [r3, #28]
 8000526:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800052a:	60fb      	str	r3, [r7, #12]
 800052c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800052e:	bf00      	nop
 8000530:	3728      	adds	r7, #40	@ 0x28
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}
 8000536:	bf00      	nop
 8000538:	40005400 	.word	0x40005400
 800053c:	40021000 	.word	0x40021000
 8000540:	48000400 	.word	0x48000400

08000544 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b098      	sub	sp, #96	@ 0x60
 8000548:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800054a:	f001 fe97 	bl	800227c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800054e:	f000 f85f 	bl	8000610 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000552:	f7ff ff1d 	bl	8000390 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000556:	f000 fa09 	bl	800096c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800055a:	f000 fb57 	bl	8000c0c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800055e:	f000 f98f 	bl	8000880 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000562:	f000 f933 	bl	80007cc <MX_TIM1_Init>
  MX_I2C1_Init();
 8000566:	f7ff ff69 	bl	800043c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  Comm_Init();
 800056a:	f7ff fe5b 	bl	8000224 <Comm_Init>
  uint32_t last_tx = 0;
 800056e:	2300      	movs	r3, #0
 8000570:	65fb      	str	r3, [r7, #92]	@ 0x5c

  Motors_Init();
 8000572:	f001 f8df 	bl	8001734 <Motors_Init>

  Ultrasonic_Init(&htim1);
 8000576:	4824      	ldr	r0, [pc, #144]	@ (8000608 <main+0xc4>)
 8000578:	f001 fd98 	bl	80020ac <Ultrasonic_Init>

  IMU_Init();
 800057c:	f000 fd28 	bl	8000fd0 <IMU_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	IMU_ReadData(&imu);
 8000580:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000584:	4618      	mov	r0, r3
 8000586:	f000 feab 	bl	80012e0 <IMU_ReadData>

	float d_cm     = Ultrasonic_ReadDistanceCM();
 800058a:	f001 fda9 	bl	80020e0 <Ultrasonic_ReadDistanceCM>
 800058e:	ed87 0a16 	vstr	s0, [r7, #88]	@ 0x58
	float d_avg_cm = Ultrasonic_ReadDistanceAvg(5);
 8000592:	2005      	movs	r0, #5
 8000594:	f001 fdf4 	bl	8002180 <Ultrasonic_ReadDistanceAvg>
 8000598:	ed87 0a15 	vstr	s0, [r7, #84]	@ 0x54

	Motors_Control(g_keys_state, imu.roll_degmean, imu.gy_dps, d_avg_cm);
 800059c:	4b1b      	ldr	r3, [pc, #108]	@ (800060c <main+0xc8>)
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80005a6:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80005aa:	ed97 1a15 	vldr	s2, [r7, #84]	@ 0x54
 80005ae:	eef0 0a47 	vmov.f32	s1, s14
 80005b2:	eeb0 0a67 	vmov.f32	s0, s15
 80005b6:	4618      	mov	r0, r3
 80005b8:	f001 fb3c 	bl	8001c34 <Motors_Control>

	uint32_t now = HAL_GetTick();
 80005bc:	f001 feb8 	bl	8002330 <HAL_GetTick>
 80005c0:	6538      	str	r0, [r7, #80]	@ 0x50
	if (now - last_tx >= 100) {   
 80005c2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80005c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80005c6:	1ad3      	subs	r3, r2, r3
 80005c8:	2b63      	cmp	r3, #99	@ 0x63
 80005ca:	d9d9      	bls.n	8000580 <main+0x3c>
	  last_tx = now;
 80005cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80005ce:	65fb      	str	r3, [r7, #92]	@ 0x5c

      float v[11] = {
	    imu.ax_g, imu.ay_g, imu.az_g,
 80005d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      float v[11] = {
 80005d2:	603b      	str	r3, [r7, #0]
	    imu.ax_g, imu.ay_g, imu.az_g,
 80005d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
      float v[11] = {
 80005d6:	607b      	str	r3, [r7, #4]
	    imu.ax_g, imu.ay_g, imu.az_g,
 80005d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      float v[11] = {
 80005da:	60bb      	str	r3, [r7, #8]
	    imu.gx_dps, imu.gy_dps, imu.gz_dps,
 80005dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
      float v[11] = {
 80005de:	60fb      	str	r3, [r7, #12]
	    imu.gx_dps, imu.gy_dps, imu.gz_dps,
 80005e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
      float v[11] = {
 80005e2:	613b      	str	r3, [r7, #16]
	    imu.gx_dps, imu.gy_dps, imu.gz_dps,
 80005e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
      float v[11] = {
 80005e6:	617b      	str	r3, [r7, #20]
	    imu.temp_c,
 80005e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
      float v[11] = {
 80005ea:	61bb      	str	r3, [r7, #24]
 80005ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80005ee:	61fb      	str	r3, [r7, #28]
	    d_cm,
	    imu.roll_deg,
 80005f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
      float v[11] = {
 80005f2:	623b      	str	r3, [r7, #32]
		imu.roll_degmean, //mean_roll_deg,
 80005f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
      float v[11] = {
 80005f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80005f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80005fa:	62bb      	str	r3, [r7, #40]	@ 0x28
	    d_avg_cm
	  };

	  Comm_SendTelem11(v);
 80005fc:	463b      	mov	r3, r7
 80005fe:	4618      	mov	r0, r3
 8000600:	f7ff fe9c 	bl	800033c <Comm_SendTelem11>
  {
 8000604:	e7bc      	b.n	8000580 <main+0x3c>
 8000606:	bf00      	nop
 8000608:	20000098 	.word	0x20000098
 800060c:	2000003c 	.word	0x2000003c

08000610 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b096      	sub	sp, #88	@ 0x58
 8000614:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000616:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800061a:	2228      	movs	r2, #40	@ 0x28
 800061c:	2100      	movs	r1, #0
 800061e:	4618      	mov	r0, r3
 8000620:	f007 f9de 	bl	80079e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000624:	f107 031c 	add.w	r3, r7, #28
 8000628:	2200      	movs	r2, #0
 800062a:	601a      	str	r2, [r3, #0]
 800062c:	605a      	str	r2, [r3, #4]
 800062e:	609a      	str	r2, [r3, #8]
 8000630:	60da      	str	r2, [r3, #12]
 8000632:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000634:	1d3b      	adds	r3, r7, #4
 8000636:	2200      	movs	r2, #0
 8000638:	601a      	str	r2, [r3, #0]
 800063a:	605a      	str	r2, [r3, #4]
 800063c:	609a      	str	r2, [r3, #8]
 800063e:	60da      	str	r2, [r3, #12]
 8000640:	611a      	str	r2, [r3, #16]
 8000642:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000644:	2302      	movs	r3, #2
 8000646:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000648:	2301      	movs	r3, #1
 800064a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800064c:	2310      	movs	r3, #16
 800064e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000650:	2302      	movs	r3, #2
 8000652:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000654:	2300      	movs	r3, #0
 8000656:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000658:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800065c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800065e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000662:	4618      	mov	r0, r3
 8000664:	f002 ffe8 	bl	8003638 <HAL_RCC_OscConfig>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <SystemClock_Config+0x62>
  {
    Error_Handler();
 800066e:	f000 f82c 	bl	80006ca <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000672:	230f      	movs	r3, #15
 8000674:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000676:	2302      	movs	r3, #2
 8000678:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800067a:	2380      	movs	r3, #128	@ 0x80
 800067c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800067e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000682:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000684:	2300      	movs	r3, #0
 8000686:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000688:	f107 031c 	add.w	r3, r7, #28
 800068c:	2100      	movs	r1, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f003 ffe0 	bl	8004654 <HAL_RCC_ClockConfig>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d001      	beq.n	800069e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800069a:	f000 f816 	bl	80006ca <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 800069e:	f241 0321 	movw	r3, #4129	@ 0x1021
 80006a2:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80006a4:	2300      	movs	r3, #0
 80006a6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80006a8:	2300      	movs	r3, #0
 80006aa:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80006ac:	2300      	movs	r3, #0
 80006ae:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006b0:	1d3b      	adds	r3, r7, #4
 80006b2:	4618      	mov	r0, r3
 80006b4:	f004 fa12 	bl	8004adc <HAL_RCCEx_PeriphCLKConfig>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80006be:	f000 f804 	bl	80006ca <Error_Handler>
  }
}
 80006c2:	bf00      	nop
 80006c4:	3758      	adds	r7, #88	@ 0x58
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}

080006ca <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006ca:	b480      	push	{r7}
 80006cc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006ce:	b672      	cpsid	i
}
 80006d0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006d2:	bf00      	nop
 80006d4:	e7fd      	b.n	80006d2 <Error_Handler+0x8>
	...

080006d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	b083      	sub	sp, #12
 80006dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006de:	4b0f      	ldr	r3, [pc, #60]	@ (800071c <HAL_MspInit+0x44>)
 80006e0:	699b      	ldr	r3, [r3, #24]
 80006e2:	4a0e      	ldr	r2, [pc, #56]	@ (800071c <HAL_MspInit+0x44>)
 80006e4:	f043 0301 	orr.w	r3, r3, #1
 80006e8:	6193      	str	r3, [r2, #24]
 80006ea:	4b0c      	ldr	r3, [pc, #48]	@ (800071c <HAL_MspInit+0x44>)
 80006ec:	699b      	ldr	r3, [r3, #24]
 80006ee:	f003 0301 	and.w	r3, r3, #1
 80006f2:	607b      	str	r3, [r7, #4]
 80006f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f6:	4b09      	ldr	r3, [pc, #36]	@ (800071c <HAL_MspInit+0x44>)
 80006f8:	69db      	ldr	r3, [r3, #28]
 80006fa:	4a08      	ldr	r2, [pc, #32]	@ (800071c <HAL_MspInit+0x44>)
 80006fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000700:	61d3      	str	r3, [r2, #28]
 8000702:	4b06      	ldr	r3, [pc, #24]	@ (800071c <HAL_MspInit+0x44>)
 8000704:	69db      	ldr	r3, [r3, #28]
 8000706:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800070a:	603b      	str	r3, [r7, #0]
 800070c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800070e:	bf00      	nop
 8000710:	370c      	adds	r7, #12
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	40021000 	.word	0x40021000

08000720 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000724:	bf00      	nop
 8000726:	e7fd      	b.n	8000724 <NMI_Handler+0x4>

08000728 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800072c:	bf00      	nop
 800072e:	e7fd      	b.n	800072c <HardFault_Handler+0x4>

08000730 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000734:	bf00      	nop
 8000736:	e7fd      	b.n	8000734 <MemManage_Handler+0x4>

08000738 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800073c:	bf00      	nop
 800073e:	e7fd      	b.n	800073c <BusFault_Handler+0x4>

08000740 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000744:	bf00      	nop
 8000746:	e7fd      	b.n	8000744 <UsageFault_Handler+0x4>

08000748 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800074c:	bf00      	nop
 800074e:	46bd      	mov	sp, r7
 8000750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000754:	4770      	bx	lr

08000756 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000756:	b480      	push	{r7}
 8000758:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800075a:	bf00      	nop
 800075c:	46bd      	mov	sp, r7
 800075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000762:	4770      	bx	lr

08000764 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000768:	bf00      	nop
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr

08000772 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000772:	b580      	push	{r7, lr}
 8000774:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000776:	f001 fdc7 	bl	8002308 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800077a:	bf00      	nop
 800077c:	bd80      	pop	{r7, pc}
	...

08000780 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000784:	4802      	ldr	r0, [pc, #8]	@ (8000790 <TIM1_CC_IRQHandler+0x10>)
 8000786:	f004 fdac 	bl	80052e2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800078a:	bf00      	nop
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	20000098 	.word	0x20000098

08000794 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000798:	4802      	ldr	r0, [pc, #8]	@ (80007a4 <USART1_IRQHandler+0x10>)
 800079a:	f006 f81b 	bl	80067d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	2000017c 	.word	0x2000017c

080007a8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007a8:	b480      	push	{r7}
 80007aa:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007ac:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <SystemInit+0x20>)
 80007ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007b2:	4a05      	ldr	r2, [pc, #20]	@ (80007c8 <SystemInit+0x20>)
 80007b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007bc:	bf00      	nop
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr
 80007c6:	bf00      	nop
 80007c8:	e000ed00 	.word	0xe000ed00

080007cc <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b088      	sub	sp, #32
 80007d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007d2:	f107 0314 	add.w	r3, r7, #20
 80007d6:	2200      	movs	r2, #0
 80007d8:	601a      	str	r2, [r3, #0]
 80007da:	605a      	str	r2, [r3, #4]
 80007dc:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80007de:	1d3b      	adds	r3, r7, #4
 80007e0:	2200      	movs	r2, #0
 80007e2:	601a      	str	r2, [r3, #0]
 80007e4:	605a      	str	r2, [r3, #4]
 80007e6:	609a      	str	r2, [r3, #8]
 80007e8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80007ea:	4b23      	ldr	r3, [pc, #140]	@ (8000878 <MX_TIM1_Init+0xac>)
 80007ec:	4a23      	ldr	r2, [pc, #140]	@ (800087c <MX_TIM1_Init+0xb0>)
 80007ee:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80007f0:	4b21      	ldr	r3, [pc, #132]	@ (8000878 <MX_TIM1_Init+0xac>)
 80007f2:	2247      	movs	r2, #71	@ 0x47
 80007f4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007f6:	4b20      	ldr	r3, [pc, #128]	@ (8000878 <MX_TIM1_Init+0xac>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80007fc:	4b1e      	ldr	r3, [pc, #120]	@ (8000878 <MX_TIM1_Init+0xac>)
 80007fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000802:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000804:	4b1c      	ldr	r3, [pc, #112]	@ (8000878 <MX_TIM1_Init+0xac>)
 8000806:	2200      	movs	r2, #0
 8000808:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0xfff-1;
 800080a:	4b1b      	ldr	r3, [pc, #108]	@ (8000878 <MX_TIM1_Init+0xac>)
 800080c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8000810:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000812:	4b19      	ldr	r3, [pc, #100]	@ (8000878 <MX_TIM1_Init+0xac>)
 8000814:	2200      	movs	r2, #0
 8000816:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8000818:	4817      	ldr	r0, [pc, #92]	@ (8000878 <MX_TIM1_Init+0xac>)
 800081a:	f004 fd0b 	bl	8005234 <HAL_TIM_IC_Init>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8000824:	f7ff ff51 	bl	80006ca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000828:	2300      	movs	r3, #0
 800082a:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800082c:	2300      	movs	r3, #0
 800082e:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000830:	2300      	movs	r3, #0
 8000832:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000834:	f107 0314 	add.w	r3, r7, #20
 8000838:	4619      	mov	r1, r3
 800083a:	480f      	ldr	r0, [pc, #60]	@ (8000878 <MX_TIM1_Init+0xac>)
 800083c:	f005 fe22 	bl	8006484 <HAL_TIMEx_MasterConfigSynchronization>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000846:	f7ff ff40 	bl	80006ca <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800084a:	2300      	movs	r3, #0
 800084c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800084e:	2301      	movs	r3, #1
 8000850:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000852:	2300      	movs	r3, #0
 8000854:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000856:	2300      	movs	r3, #0
 8000858:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800085a:	1d3b      	adds	r3, r7, #4
 800085c:	2200      	movs	r2, #0
 800085e:	4619      	mov	r1, r3
 8000860:	4805      	ldr	r0, [pc, #20]	@ (8000878 <MX_TIM1_Init+0xac>)
 8000862:	f004 fe40 	bl	80054e6 <HAL_TIM_IC_ConfigChannel>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d001      	beq.n	8000870 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800086c:	f7ff ff2d 	bl	80006ca <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000870:	bf00      	nop
 8000872:	3720      	adds	r7, #32
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	20000098 	.word	0x20000098
 800087c:	40012c00 	.word	0x40012c00

08000880 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b08e      	sub	sp, #56	@ 0x38
 8000884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000886:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800088a:	2200      	movs	r2, #0
 800088c:	601a      	str	r2, [r3, #0]
 800088e:	605a      	str	r2, [r3, #4]
 8000890:	609a      	str	r2, [r3, #8]
 8000892:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000894:	f107 031c 	add.w	r3, r7, #28
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
 800089c:	605a      	str	r2, [r3, #4]
 800089e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008a0:	463b      	mov	r3, r7
 80008a2:	2200      	movs	r2, #0
 80008a4:	601a      	str	r2, [r3, #0]
 80008a6:	605a      	str	r2, [r3, #4]
 80008a8:	609a      	str	r2, [r3, #8]
 80008aa:	60da      	str	r2, [r3, #12]
 80008ac:	611a      	str	r2, [r3, #16]
 80008ae:	615a      	str	r2, [r3, #20]
 80008b0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008b2:	4b2d      	ldr	r3, [pc, #180]	@ (8000968 <MX_TIM2_Init+0xe8>)
 80008b4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008b8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80008ba:	4b2b      	ldr	r3, [pc, #172]	@ (8000968 <MX_TIM2_Init+0xe8>)
 80008bc:	2200      	movs	r2, #0
 80008be:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008c0:	4b29      	ldr	r3, [pc, #164]	@ (8000968 <MX_TIM2_Init+0xe8>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80008c6:	4b28      	ldr	r3, [pc, #160]	@ (8000968 <MX_TIM2_Init+0xe8>)
 80008c8:	f04f 32ff 	mov.w	r2, #4294967295
 80008cc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008ce:	4b26      	ldr	r3, [pc, #152]	@ (8000968 <MX_TIM2_Init+0xe8>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008d4:	4b24      	ldr	r3, [pc, #144]	@ (8000968 <MX_TIM2_Init+0xe8>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008da:	4823      	ldr	r0, [pc, #140]	@ (8000968 <MX_TIM2_Init+0xe8>)
 80008dc:	f004 fa22 	bl	8004d24 <HAL_TIM_Base_Init>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80008e6:	f7ff fef0 	bl	80006ca <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80008f0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008f4:	4619      	mov	r1, r3
 80008f6:	481c      	ldr	r0, [pc, #112]	@ (8000968 <MX_TIM2_Init+0xe8>)
 80008f8:	f004 ffcd 	bl	8005896 <HAL_TIM_ConfigClockSource>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000902:	f7ff fee2 	bl	80006ca <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000906:	4818      	ldr	r0, [pc, #96]	@ (8000968 <MX_TIM2_Init+0xe8>)
 8000908:	f004 fab8 	bl	8004e7c <HAL_TIM_PWM_Init>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000912:	f7ff feda 	bl	80006ca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000916:	2300      	movs	r3, #0
 8000918:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800091a:	2300      	movs	r3, #0
 800091c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800091e:	f107 031c 	add.w	r3, r7, #28
 8000922:	4619      	mov	r1, r3
 8000924:	4810      	ldr	r0, [pc, #64]	@ (8000968 <MX_TIM2_Init+0xe8>)
 8000926:	f005 fdad 	bl	8006484 <HAL_TIMEx_MasterConfigSynchronization>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000930:	f7ff fecb 	bl	80006ca <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000934:	2360      	movs	r3, #96	@ 0x60
 8000936:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000938:	2300      	movs	r3, #0
 800093a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800093c:	2300      	movs	r3, #0
 800093e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000940:	2300      	movs	r3, #0
 8000942:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000944:	463b      	mov	r3, r7
 8000946:	2200      	movs	r2, #0
 8000948:	4619      	mov	r1, r3
 800094a:	4807      	ldr	r0, [pc, #28]	@ (8000968 <MX_TIM2_Init+0xe8>)
 800094c:	f004 fe68 	bl	8005620 <HAL_TIM_PWM_ConfigChannel>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000956:	f7ff feb8 	bl	80006ca <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800095a:	4803      	ldr	r0, [pc, #12]	@ (8000968 <MX_TIM2_Init+0xe8>)
 800095c:	f000 f8fc 	bl	8000b58 <HAL_TIM_MspPostInit>

}
 8000960:	bf00      	nop
 8000962:	3738      	adds	r7, #56	@ 0x38
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	200000e4 	.word	0x200000e4

0800096c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b08e      	sub	sp, #56	@ 0x38
 8000970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000972:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000976:	2200      	movs	r2, #0
 8000978:	601a      	str	r2, [r3, #0]
 800097a:	605a      	str	r2, [r3, #4]
 800097c:	609a      	str	r2, [r3, #8]
 800097e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000980:	f107 031c 	add.w	r3, r7, #28
 8000984:	2200      	movs	r2, #0
 8000986:	601a      	str	r2, [r3, #0]
 8000988:	605a      	str	r2, [r3, #4]
 800098a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800098c:	463b      	mov	r3, r7
 800098e:	2200      	movs	r2, #0
 8000990:	601a      	str	r2, [r3, #0]
 8000992:	605a      	str	r2, [r3, #4]
 8000994:	609a      	str	r2, [r3, #8]
 8000996:	60da      	str	r2, [r3, #12]
 8000998:	611a      	str	r2, [r3, #16]
 800099a:	615a      	str	r2, [r3, #20]
 800099c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800099e:	4b2d      	ldr	r3, [pc, #180]	@ (8000a54 <MX_TIM3_Init+0xe8>)
 80009a0:	4a2d      	ldr	r2, [pc, #180]	@ (8000a58 <MX_TIM3_Init+0xec>)
 80009a2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80009a4:	4b2b      	ldr	r3, [pc, #172]	@ (8000a54 <MX_TIM3_Init+0xe8>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009aa:	4b2a      	ldr	r3, [pc, #168]	@ (8000a54 <MX_TIM3_Init+0xe8>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80009b0:	4b28      	ldr	r3, [pc, #160]	@ (8000a54 <MX_TIM3_Init+0xe8>)
 80009b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009b6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009b8:	4b26      	ldr	r3, [pc, #152]	@ (8000a54 <MX_TIM3_Init+0xe8>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009be:	4b25      	ldr	r3, [pc, #148]	@ (8000a54 <MX_TIM3_Init+0xe8>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80009c4:	4823      	ldr	r0, [pc, #140]	@ (8000a54 <MX_TIM3_Init+0xe8>)
 80009c6:	f004 f9ad 	bl	8004d24 <HAL_TIM_Base_Init>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80009d0:	f7ff fe7b 	bl	80006ca <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80009da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009de:	4619      	mov	r1, r3
 80009e0:	481c      	ldr	r0, [pc, #112]	@ (8000a54 <MX_TIM3_Init+0xe8>)
 80009e2:	f004 ff58 	bl	8005896 <HAL_TIM_ConfigClockSource>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80009ec:	f7ff fe6d 	bl	80006ca <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80009f0:	4818      	ldr	r0, [pc, #96]	@ (8000a54 <MX_TIM3_Init+0xe8>)
 80009f2:	f004 fa43 	bl	8004e7c <HAL_TIM_PWM_Init>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80009fc:	f7ff fe65 	bl	80006ca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a00:	2300      	movs	r3, #0
 8000a02:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a04:	2300      	movs	r3, #0
 8000a06:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a08:	f107 031c 	add.w	r3, r7, #28
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	4811      	ldr	r0, [pc, #68]	@ (8000a54 <MX_TIM3_Init+0xe8>)
 8000a10:	f005 fd38 	bl	8006484 <HAL_TIMEx_MasterConfigSynchronization>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000a1a:	f7ff fe56 	bl	80006ca <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a1e:	2360      	movs	r3, #96	@ 0x60
 8000a20:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000a22:	2300      	movs	r3, #0
 8000a24:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a26:	2300      	movs	r3, #0
 8000a28:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a2e:	463b      	mov	r3, r7
 8000a30:	2204      	movs	r2, #4
 8000a32:	4619      	mov	r1, r3
 8000a34:	4807      	ldr	r0, [pc, #28]	@ (8000a54 <MX_TIM3_Init+0xe8>)
 8000a36:	f004 fdf3 	bl	8005620 <HAL_TIM_PWM_ConfigChannel>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d001      	beq.n	8000a44 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000a40:	f7ff fe43 	bl	80006ca <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a44:	4803      	ldr	r0, [pc, #12]	@ (8000a54 <MX_TIM3_Init+0xe8>)
 8000a46:	f000 f887 	bl	8000b58 <HAL_TIM_MspPostInit>

}
 8000a4a:	bf00      	nop
 8000a4c:	3738      	adds	r7, #56	@ 0x38
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	20000130 	.word	0x20000130
 8000a58:	40000400 	.word	0x40000400

08000a5c <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b08a      	sub	sp, #40	@ 0x28
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a64:	f107 0314 	add.w	r3, r7, #20
 8000a68:	2200      	movs	r2, #0
 8000a6a:	601a      	str	r2, [r3, #0]
 8000a6c:	605a      	str	r2, [r3, #4]
 8000a6e:	609a      	str	r2, [r3, #8]
 8000a70:	60da      	str	r2, [r3, #12]
 8000a72:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a1c      	ldr	r2, [pc, #112]	@ (8000aec <HAL_TIM_IC_MspInit+0x90>)
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d131      	bne.n	8000ae2 <HAL_TIM_IC_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a7e:	4b1c      	ldr	r3, [pc, #112]	@ (8000af0 <HAL_TIM_IC_MspInit+0x94>)
 8000a80:	699b      	ldr	r3, [r3, #24]
 8000a82:	4a1b      	ldr	r2, [pc, #108]	@ (8000af0 <HAL_TIM_IC_MspInit+0x94>)
 8000a84:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000a88:	6193      	str	r3, [r2, #24]
 8000a8a:	4b19      	ldr	r3, [pc, #100]	@ (8000af0 <HAL_TIM_IC_MspInit+0x94>)
 8000a8c:	699b      	ldr	r3, [r3, #24]
 8000a8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000a92:	613b      	str	r3, [r7, #16]
 8000a94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a96:	4b16      	ldr	r3, [pc, #88]	@ (8000af0 <HAL_TIM_IC_MspInit+0x94>)
 8000a98:	695b      	ldr	r3, [r3, #20]
 8000a9a:	4a15      	ldr	r2, [pc, #84]	@ (8000af0 <HAL_TIM_IC_MspInit+0x94>)
 8000a9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000aa0:	6153      	str	r3, [r2, #20]
 8000aa2:	4b13      	ldr	r3, [pc, #76]	@ (8000af0 <HAL_TIM_IC_MspInit+0x94>)
 8000aa4:	695b      	ldr	r3, [r3, #20]
 8000aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000aaa:	60fb      	str	r3, [r7, #12]
 8000aac:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000aae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ab2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab4:	2302      	movs	r3, #2
 8000ab6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000abc:	2300      	movs	r3, #0
 8000abe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000ac0:	2306      	movs	r3, #6
 8000ac2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac4:	f107 0314 	add.w	r3, r7, #20
 8000ac8:	4619      	mov	r1, r3
 8000aca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ace:	f001 fded 	bl	80026ac <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	201b      	movs	r0, #27
 8000ad8:	f001 fd35 	bl	8002546 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000adc:	201b      	movs	r0, #27
 8000ade:	f001 fd4e 	bl	800257e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000ae2:	bf00      	nop
 8000ae4:	3728      	adds	r7, #40	@ 0x28
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	40012c00 	.word	0x40012c00
 8000af0:	40021000 	.word	0x40021000

08000af4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b085      	sub	sp, #20
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b04:	d10c      	bne.n	8000b20 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b06:	4b12      	ldr	r3, [pc, #72]	@ (8000b50 <HAL_TIM_Base_MspInit+0x5c>)
 8000b08:	69db      	ldr	r3, [r3, #28]
 8000b0a:	4a11      	ldr	r2, [pc, #68]	@ (8000b50 <HAL_TIM_Base_MspInit+0x5c>)
 8000b0c:	f043 0301 	orr.w	r3, r3, #1
 8000b10:	61d3      	str	r3, [r2, #28]
 8000b12:	4b0f      	ldr	r3, [pc, #60]	@ (8000b50 <HAL_TIM_Base_MspInit+0x5c>)
 8000b14:	69db      	ldr	r3, [r3, #28]
 8000b16:	f003 0301 	and.w	r3, r3, #1
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000b1e:	e010      	b.n	8000b42 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM3)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a0b      	ldr	r2, [pc, #44]	@ (8000b54 <HAL_TIM_Base_MspInit+0x60>)
 8000b26:	4293      	cmp	r3, r2
 8000b28:	d10b      	bne.n	8000b42 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b2a:	4b09      	ldr	r3, [pc, #36]	@ (8000b50 <HAL_TIM_Base_MspInit+0x5c>)
 8000b2c:	69db      	ldr	r3, [r3, #28]
 8000b2e:	4a08      	ldr	r2, [pc, #32]	@ (8000b50 <HAL_TIM_Base_MspInit+0x5c>)
 8000b30:	f043 0302 	orr.w	r3, r3, #2
 8000b34:	61d3      	str	r3, [r2, #28]
 8000b36:	4b06      	ldr	r3, [pc, #24]	@ (8000b50 <HAL_TIM_Base_MspInit+0x5c>)
 8000b38:	69db      	ldr	r3, [r3, #28]
 8000b3a:	f003 0302 	and.w	r3, r3, #2
 8000b3e:	60bb      	str	r3, [r7, #8]
 8000b40:	68bb      	ldr	r3, [r7, #8]
}
 8000b42:	bf00      	nop
 8000b44:	3714      	adds	r7, #20
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	40021000 	.word	0x40021000
 8000b54:	40000400 	.word	0x40000400

08000b58 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b08a      	sub	sp, #40	@ 0x28
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b60:	f107 0314 	add.w	r3, r7, #20
 8000b64:	2200      	movs	r2, #0
 8000b66:	601a      	str	r2, [r3, #0]
 8000b68:	605a      	str	r2, [r3, #4]
 8000b6a:	609a      	str	r2, [r3, #8]
 8000b6c:	60da      	str	r2, [r3, #12]
 8000b6e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b78:	d11d      	bne.n	8000bb6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b7a:	4b22      	ldr	r3, [pc, #136]	@ (8000c04 <HAL_TIM_MspPostInit+0xac>)
 8000b7c:	695b      	ldr	r3, [r3, #20]
 8000b7e:	4a21      	ldr	r2, [pc, #132]	@ (8000c04 <HAL_TIM_MspPostInit+0xac>)
 8000b80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b84:	6153      	str	r3, [r2, #20]
 8000b86:	4b1f      	ldr	r3, [pc, #124]	@ (8000c04 <HAL_TIM_MspPostInit+0xac>)
 8000b88:	695b      	ldr	r3, [r3, #20]
 8000b8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b8e:	613b      	str	r3, [r7, #16]
 8000b90:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = L_PWM_Pin;
 8000b92:	2301      	movs	r3, #1
 8000b94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b96:	2302      	movs	r3, #2
 8000b98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(L_PWM_GPIO_Port, &GPIO_InitStruct);
 8000ba6:	f107 0314 	add.w	r3, r7, #20
 8000baa:	4619      	mov	r1, r3
 8000bac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bb0:	f001 fd7c 	bl	80026ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000bb4:	e021      	b.n	8000bfa <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM3)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a13      	ldr	r2, [pc, #76]	@ (8000c08 <HAL_TIM_MspPostInit+0xb0>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d11c      	bne.n	8000bfa <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc0:	4b10      	ldr	r3, [pc, #64]	@ (8000c04 <HAL_TIM_MspPostInit+0xac>)
 8000bc2:	695b      	ldr	r3, [r3, #20]
 8000bc4:	4a0f      	ldr	r2, [pc, #60]	@ (8000c04 <HAL_TIM_MspPostInit+0xac>)
 8000bc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bca:	6153      	str	r3, [r2, #20]
 8000bcc:	4b0d      	ldr	r3, [pc, #52]	@ (8000c04 <HAL_TIM_MspPostInit+0xac>)
 8000bce:	695b      	ldr	r3, [r3, #20]
 8000bd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bd4:	60fb      	str	r3, [r7, #12]
 8000bd6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = R_PWM_Pin;
 8000bd8:	2380      	movs	r3, #128	@ 0x80
 8000bda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bdc:	2302      	movs	r3, #2
 8000bde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	2300      	movs	r3, #0
 8000be2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be4:	2300      	movs	r3, #0
 8000be6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000be8:	2302      	movs	r3, #2
 8000bea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(R_PWM_GPIO_Port, &GPIO_InitStruct);
 8000bec:	f107 0314 	add.w	r3, r7, #20
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bf6:	f001 fd59 	bl	80026ac <HAL_GPIO_Init>
}
 8000bfa:	bf00      	nop
 8000bfc:	3728      	adds	r7, #40	@ 0x28
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	40021000 	.word	0x40021000
 8000c08:	40000400 	.word	0x40000400

08000c0c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c10:	4b14      	ldr	r3, [pc, #80]	@ (8000c64 <MX_USART1_UART_Init+0x58>)
 8000c12:	4a15      	ldr	r2, [pc, #84]	@ (8000c68 <MX_USART1_UART_Init+0x5c>)
 8000c14:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c16:	4b13      	ldr	r3, [pc, #76]	@ (8000c64 <MX_USART1_UART_Init+0x58>)
 8000c18:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c1c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c1e:	4b11      	ldr	r3, [pc, #68]	@ (8000c64 <MX_USART1_UART_Init+0x58>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c24:	4b0f      	ldr	r3, [pc, #60]	@ (8000c64 <MX_USART1_UART_Init+0x58>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c64 <MX_USART1_UART_Init+0x58>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c30:	4b0c      	ldr	r3, [pc, #48]	@ (8000c64 <MX_USART1_UART_Init+0x58>)
 8000c32:	220c      	movs	r2, #12
 8000c34:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c36:	4b0b      	ldr	r3, [pc, #44]	@ (8000c64 <MX_USART1_UART_Init+0x58>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c3c:	4b09      	ldr	r3, [pc, #36]	@ (8000c64 <MX_USART1_UART_Init+0x58>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c42:	4b08      	ldr	r3, [pc, #32]	@ (8000c64 <MX_USART1_UART_Init+0x58>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c48:	4b06      	ldr	r3, [pc, #24]	@ (8000c64 <MX_USART1_UART_Init+0x58>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c4e:	4805      	ldr	r0, [pc, #20]	@ (8000c64 <MX_USART1_UART_Init+0x58>)
 8000c50:	f005 fca4 	bl	800659c <HAL_UART_Init>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000c5a:	f7ff fd36 	bl	80006ca <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c5e:	bf00      	nop
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	2000017c 	.word	0x2000017c
 8000c68:	40013800 	.word	0x40013800

08000c6c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b08a      	sub	sp, #40	@ 0x28
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c74:	f107 0314 	add.w	r3, r7, #20
 8000c78:	2200      	movs	r2, #0
 8000c7a:	601a      	str	r2, [r3, #0]
 8000c7c:	605a      	str	r2, [r3, #4]
 8000c7e:	609a      	str	r2, [r3, #8]
 8000c80:	60da      	str	r2, [r3, #12]
 8000c82:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a1c      	ldr	r2, [pc, #112]	@ (8000cfc <HAL_UART_MspInit+0x90>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d131      	bne.n	8000cf2 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000d00 <HAL_UART_MspInit+0x94>)
 8000c90:	699b      	ldr	r3, [r3, #24]
 8000c92:	4a1b      	ldr	r2, [pc, #108]	@ (8000d00 <HAL_UART_MspInit+0x94>)
 8000c94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c98:	6193      	str	r3, [r2, #24]
 8000c9a:	4b19      	ldr	r3, [pc, #100]	@ (8000d00 <HAL_UART_MspInit+0x94>)
 8000c9c:	699b      	ldr	r3, [r3, #24]
 8000c9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ca2:	613b      	str	r3, [r7, #16]
 8000ca4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca6:	4b16      	ldr	r3, [pc, #88]	@ (8000d00 <HAL_UART_MspInit+0x94>)
 8000ca8:	695b      	ldr	r3, [r3, #20]
 8000caa:	4a15      	ldr	r2, [pc, #84]	@ (8000d00 <HAL_UART_MspInit+0x94>)
 8000cac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cb0:	6153      	str	r3, [r2, #20]
 8000cb2:	4b13      	ldr	r3, [pc, #76]	@ (8000d00 <HAL_UART_MspInit+0x94>)
 8000cb4:	695b      	ldr	r3, [r3, #20]
 8000cb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cba:	60fb      	str	r3, [r7, #12]
 8000cbc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000cbe:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000cc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ccc:	2303      	movs	r3, #3
 8000cce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000cd0:	2307      	movs	r3, #7
 8000cd2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd4:	f107 0314 	add.w	r3, r7, #20
 8000cd8:	4619      	mov	r1, r3
 8000cda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cde:	f001 fce5 	bl	80026ac <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	2025      	movs	r0, #37	@ 0x25
 8000ce8:	f001 fc2d 	bl	8002546 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000cec:	2025      	movs	r0, #37	@ 0x25
 8000cee:	f001 fc46 	bl	800257e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000cf2:	bf00      	nop
 8000cf4:	3728      	adds	r7, #40	@ 0x28
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	40013800 	.word	0x40013800
 8000d00:	40021000 	.word	0x40021000

08000d04 <filter_reset>:
} AvgFilter;

static AvgFilter f_ay_deg;

static void filter_reset(AvgFilter *f)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b085      	sub	sp, #20
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < IMU_AVG_N; i++) f->buf[i] = 0.0f;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	60fb      	str	r3, [r7, #12]
 8000d10:	e009      	b.n	8000d26 <filter_reset+0x22>
 8000d12:	687a      	ldr	r2, [r7, #4]
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	009b      	lsls	r3, r3, #2
 8000d18:	4413      	add	r3, r2
 8000d1a:	f04f 0200 	mov.w	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	3301      	adds	r3, #1
 8000d24:	60fb      	str	r3, [r7, #12]
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	2b04      	cmp	r3, #4
 8000d2a:	ddf2      	ble.n	8000d12 <filter_reset+0xe>
  f->idx = 0;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2200      	movs	r2, #0
 8000d30:	751a      	strb	r2, [r3, #20]
  f->cnt = 0;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2200      	movs	r2, #0
 8000d36:	755a      	strb	r2, [r3, #21]

}
 8000d38:	bf00      	nop
 8000d3a:	3714      	adds	r7, #20
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr

08000d44 <filter_prefill>:

static void filter_prefill(AvgFilter *f, float val)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b085      	sub	sp, #20
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	ed87 0a00 	vstr	s0, [r7]
  for (int i = 0; i < IMU_AVG_N; i++) f->buf[i] = val;
 8000d50:	2300      	movs	r3, #0
 8000d52:	60fb      	str	r3, [r7, #12]
 8000d54:	e008      	b.n	8000d68 <filter_prefill+0x24>
 8000d56:	687a      	ldr	r2, [r7, #4]
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	009b      	lsls	r3, r3, #2
 8000d5c:	4413      	add	r3, r2
 8000d5e:	683a      	ldr	r2, [r7, #0]
 8000d60:	601a      	str	r2, [r3, #0]
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	3301      	adds	r3, #1
 8000d66:	60fb      	str	r3, [r7, #12]
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	2b04      	cmp	r3, #4
 8000d6c:	ddf3      	ble.n	8000d56 <filter_prefill+0x12>
  f->idx = 0;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	2200      	movs	r2, #0
 8000d72:	751a      	strb	r2, [r3, #20]
  f->cnt = IMU_AVG_N;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2205      	movs	r2, #5
 8000d78:	755a      	strb	r2, [r3, #21]
}
 8000d7a:	bf00      	nop
 8000d7c:	3714      	adds	r7, #20
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
	...

08000d88 <filter_update>:

static float filter_update(AvgFilter *f, float new_val)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b087      	sub	sp, #28
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	ed87 0a00 	vstr	s0, [r7]
  float avg = new_val;
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	60fb      	str	r3, [r7, #12]

  f->buf[f->idx] = new_val;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	7d1b      	ldrb	r3, [r3, #20]
 8000d9c:	687a      	ldr	r2, [r7, #4]
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	4413      	add	r3, r2
 8000da2:	683a      	ldr	r2, [r7, #0]
 8000da4:	601a      	str	r2, [r3, #0]
  f->idx = (uint8_t)((f->idx + 1u) % IMU_AVG_N);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	7d1b      	ldrb	r3, [r3, #20]
 8000daa:	1c59      	adds	r1, r3, #1
 8000dac:	4b21      	ldr	r3, [pc, #132]	@ (8000e34 <filter_update+0xac>)
 8000dae:	fba3 2301 	umull	r2, r3, r3, r1
 8000db2:	089a      	lsrs	r2, r3, #2
 8000db4:	4613      	mov	r3, r2
 8000db6:	009b      	lsls	r3, r3, #2
 8000db8:	4413      	add	r3, r2
 8000dba:	1aca      	subs	r2, r1, r3
 8000dbc:	b2d2      	uxtb	r2, r2
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	751a      	strb	r2, [r3, #20]
  if (f->cnt < IMU_AVG_N) f->cnt++;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	7d5b      	ldrb	r3, [r3, #21]
 8000dc6:	2b04      	cmp	r3, #4
 8000dc8:	d805      	bhi.n	8000dd6 <filter_update+0x4e>
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	7d5b      	ldrb	r3, [r3, #21]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	b2da      	uxtb	r2, r3
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	755a      	strb	r2, [r3, #21]

  float sum = 0.0f;
 8000dd6:	f04f 0300 	mov.w	r3, #0
 8000dda:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < f->cnt; i++) sum += f->buf[i];
 8000ddc:	2300      	movs	r3, #0
 8000dde:	613b      	str	r3, [r7, #16]
 8000de0:	e00e      	b.n	8000e00 <filter_update+0x78>
 8000de2:	687a      	ldr	r2, [r7, #4]
 8000de4:	693b      	ldr	r3, [r7, #16]
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	4413      	add	r3, r2
 8000dea:	edd3 7a00 	vldr	s15, [r3]
 8000dee:	ed97 7a05 	vldr	s14, [r7, #20]
 8000df2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000df6:	edc7 7a05 	vstr	s15, [r7, #20]
 8000dfa:	693b      	ldr	r3, [r7, #16]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	613b      	str	r3, [r7, #16]
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	7d5b      	ldrb	r3, [r3, #21]
 8000e04:	461a      	mov	r2, r3
 8000e06:	693b      	ldr	r3, [r7, #16]
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	dbea      	blt.n	8000de2 <filter_update+0x5a>
  return sum / (float)f->cnt;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	7d5b      	ldrb	r3, [r3, #21]
 8000e10:	ee07 3a90 	vmov	s15, r3
 8000e14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e18:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e1c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000e20:	eef0 7a66 	vmov.f32	s15, s13
}
 8000e24:	eeb0 0a67 	vmov.f32	s0, s15
 8000e28:	371c      	adds	r7, #28
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	cccccccd 	.word	0xcccccccd

08000e38 <imu_read_u8>:


static HAL_StatusTypeDef imu_read_u8(uint8_t reg, uint8_t *val)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b086      	sub	sp, #24
 8000e3c:	af04      	add	r7, sp, #16
 8000e3e:	4603      	mov	r3, r0
 8000e40:	6039      	str	r1, [r7, #0]
 8000e42:	71fb      	strb	r3, [r7, #7]
  return HAL_I2C_Mem_Read(&hi2c1, MPU6500_ADDR8, reg, I2C_MEMADD_SIZE_8BIT,
 8000e44:	79fb      	ldrb	r3, [r7, #7]
 8000e46:	b29a      	uxth	r2, r3
 8000e48:	2332      	movs	r3, #50	@ 0x32
 8000e4a:	9302      	str	r3, [sp, #8]
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	9301      	str	r3, [sp, #4]
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	9300      	str	r3, [sp, #0]
 8000e54:	2301      	movs	r3, #1
 8000e56:	21d0      	movs	r1, #208	@ 0xd0
 8000e58:	4803      	ldr	r0, [pc, #12]	@ (8000e68 <imu_read_u8+0x30>)
 8000e5a:	f001 ff79 	bl	8002d50 <HAL_I2C_Mem_Read>
 8000e5e:	4603      	mov	r3, r0
                          val, 1, I2C_TIMEOUT_MS);
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3708      	adds	r7, #8
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	20000044 	.word	0x20000044

08000e6c <imu_write_u8>:

static HAL_StatusTypeDef imu_write_u8(uint8_t reg, uint8_t val)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b086      	sub	sp, #24
 8000e70:	af04      	add	r7, sp, #16
 8000e72:	4603      	mov	r3, r0
 8000e74:	460a      	mov	r2, r1
 8000e76:	71fb      	strb	r3, [r7, #7]
 8000e78:	4613      	mov	r3, r2
 8000e7a:	71bb      	strb	r3, [r7, #6]
  return HAL_I2C_Mem_Write(&hi2c1, MPU6500_ADDR8, reg, I2C_MEMADD_SIZE_8BIT,
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	b29a      	uxth	r2, r3
 8000e80:	2332      	movs	r3, #50	@ 0x32
 8000e82:	9302      	str	r3, [sp, #8]
 8000e84:	2301      	movs	r3, #1
 8000e86:	9301      	str	r3, [sp, #4]
 8000e88:	1dbb      	adds	r3, r7, #6
 8000e8a:	9300      	str	r3, [sp, #0]
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	21d0      	movs	r1, #208	@ 0xd0
 8000e90:	4803      	ldr	r0, [pc, #12]	@ (8000ea0 <imu_write_u8+0x34>)
 8000e92:	f001 fe49 	bl	8002b28 <HAL_I2C_Mem_Write>
 8000e96:	4603      	mov	r3, r0
                           &val, 1, I2C_TIMEOUT_MS);
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	20000044 	.word	0x20000044

08000ea4 <imu_read_bytes>:

static HAL_StatusTypeDef imu_read_bytes(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af04      	add	r7, sp, #16
 8000eaa:	4603      	mov	r3, r0
 8000eac:	6039      	str	r1, [r7, #0]
 8000eae:	71fb      	strb	r3, [r7, #7]
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	80bb      	strh	r3, [r7, #4]
  return HAL_I2C_Mem_Read(&hi2c1, MPU6500_ADDR8, reg, I2C_MEMADD_SIZE_8BIT,
 8000eb4:	79fb      	ldrb	r3, [r7, #7]
 8000eb6:	b29a      	uxth	r2, r3
 8000eb8:	2332      	movs	r3, #50	@ 0x32
 8000eba:	9302      	str	r3, [sp, #8]
 8000ebc:	88bb      	ldrh	r3, [r7, #4]
 8000ebe:	9301      	str	r3, [sp, #4]
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	9300      	str	r3, [sp, #0]
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	21d0      	movs	r1, #208	@ 0xd0
 8000ec8:	4803      	ldr	r0, [pc, #12]	@ (8000ed8 <imu_read_bytes+0x34>)
 8000eca:	f001 ff41 	bl	8002d50 <HAL_I2C_Mem_Read>
 8000ece:	4603      	mov	r3, r0
                          buf, len, I2C_TIMEOUT_MS);
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3708      	adds	r7, #8
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20000044 	.word	0x20000044

08000edc <whoami_ok>:

static bool whoami_ok(uint8_t w)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]

  return (w == 0x70u) || (w == 0x71u) || (w == 0x68u);
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	2b70      	cmp	r3, #112	@ 0x70
 8000eea:	d005      	beq.n	8000ef8 <whoami_ok+0x1c>
 8000eec:	79fb      	ldrb	r3, [r7, #7]
 8000eee:	2b71      	cmp	r3, #113	@ 0x71
 8000ef0:	d002      	beq.n	8000ef8 <whoami_ok+0x1c>
 8000ef2:	79fb      	ldrb	r3, [r7, #7]
 8000ef4:	2b68      	cmp	r3, #104	@ 0x68
 8000ef6:	d101      	bne.n	8000efc <whoami_ok+0x20>
 8000ef8:	2301      	movs	r3, #1
 8000efa:	e000      	b.n	8000efe <whoami_ok+0x22>
 8000efc:	2300      	movs	r3, #0
 8000efe:	f003 0301 	and.w	r3, r3, #1
 8000f02:	b2db      	uxtb	r3, r3
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr

08000f10 <imu_read_raw_burst>:


static HAL_StatusTypeDef imu_read_raw_burst(int16_t* ax, int16_t* ay, int16_t* az,
                                           int16_t* gx, int16_t* gy, int16_t* gz,
                                           int16_t* temp)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b088      	sub	sp, #32
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	60f8      	str	r0, [r7, #12]
 8000f18:	60b9      	str	r1, [r7, #8]
 8000f1a:	607a      	str	r2, [r7, #4]
 8000f1c:	603b      	str	r3, [r7, #0]
  uint8_t b[14];
  HAL_StatusTypeDef st = imu_read_bytes(REG_ACCEL_XOUT_H, b, (uint16_t)sizeof(b));
 8000f1e:	f107 0310 	add.w	r3, r7, #16
 8000f22:	220e      	movs	r2, #14
 8000f24:	4619      	mov	r1, r3
 8000f26:	203b      	movs	r0, #59	@ 0x3b
 8000f28:	f7ff ffbc 	bl	8000ea4 <imu_read_bytes>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	77fb      	strb	r3, [r7, #31]
  if (st != HAL_OK) return st;
 8000f30:	7ffb      	ldrb	r3, [r7, #31]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d001      	beq.n	8000f3a <imu_read_raw_burst+0x2a>
 8000f36:	7ffb      	ldrb	r3, [r7, #31]
 8000f38:	e046      	b.n	8000fc8 <imu_read_raw_burst+0xb8>

  *ax = (int16_t)((b[0] << 8) | b[1]);
 8000f3a:	7c3b      	ldrb	r3, [r7, #16]
 8000f3c:	b21b      	sxth	r3, r3
 8000f3e:	021b      	lsls	r3, r3, #8
 8000f40:	b21a      	sxth	r2, r3
 8000f42:	7c7b      	ldrb	r3, [r7, #17]
 8000f44:	b21b      	sxth	r3, r3
 8000f46:	4313      	orrs	r3, r2
 8000f48:	b21a      	sxth	r2, r3
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	801a      	strh	r2, [r3, #0]
  *ay = (int16_t)((b[2] << 8) | b[3]);
 8000f4e:	7cbb      	ldrb	r3, [r7, #18]
 8000f50:	b21b      	sxth	r3, r3
 8000f52:	021b      	lsls	r3, r3, #8
 8000f54:	b21a      	sxth	r2, r3
 8000f56:	7cfb      	ldrb	r3, [r7, #19]
 8000f58:	b21b      	sxth	r3, r3
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	b21a      	sxth	r2, r3
 8000f5e:	68bb      	ldr	r3, [r7, #8]
 8000f60:	801a      	strh	r2, [r3, #0]
  *az = (int16_t)((b[4] << 8) | b[5]);
 8000f62:	7d3b      	ldrb	r3, [r7, #20]
 8000f64:	b21b      	sxth	r3, r3
 8000f66:	021b      	lsls	r3, r3, #8
 8000f68:	b21a      	sxth	r2, r3
 8000f6a:	7d7b      	ldrb	r3, [r7, #21]
 8000f6c:	b21b      	sxth	r3, r3
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	b21a      	sxth	r2, r3
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	801a      	strh	r2, [r3, #0]

  *temp = (int16_t)((b[6] << 8) | b[7]);
 8000f76:	7dbb      	ldrb	r3, [r7, #22]
 8000f78:	b21b      	sxth	r3, r3
 8000f7a:	021b      	lsls	r3, r3, #8
 8000f7c:	b21a      	sxth	r2, r3
 8000f7e:	7dfb      	ldrb	r3, [r7, #23]
 8000f80:	b21b      	sxth	r3, r3
 8000f82:	4313      	orrs	r3, r2
 8000f84:	b21a      	sxth	r2, r3
 8000f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f88:	801a      	strh	r2, [r3, #0]

  *gx = (int16_t)((b[8]  << 8) | b[9]);
 8000f8a:	7e3b      	ldrb	r3, [r7, #24]
 8000f8c:	b21b      	sxth	r3, r3
 8000f8e:	021b      	lsls	r3, r3, #8
 8000f90:	b21a      	sxth	r2, r3
 8000f92:	7e7b      	ldrb	r3, [r7, #25]
 8000f94:	b21b      	sxth	r3, r3
 8000f96:	4313      	orrs	r3, r2
 8000f98:	b21a      	sxth	r2, r3
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	801a      	strh	r2, [r3, #0]
  *gy = (int16_t)((b[10] << 8) | b[11]);
 8000f9e:	7ebb      	ldrb	r3, [r7, #26]
 8000fa0:	b21b      	sxth	r3, r3
 8000fa2:	021b      	lsls	r3, r3, #8
 8000fa4:	b21a      	sxth	r2, r3
 8000fa6:	7efb      	ldrb	r3, [r7, #27]
 8000fa8:	b21b      	sxth	r3, r3
 8000faa:	4313      	orrs	r3, r2
 8000fac:	b21a      	sxth	r2, r3
 8000fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fb0:	801a      	strh	r2, [r3, #0]
  *gz = (int16_t)((b[12] << 8) | b[13]);
 8000fb2:	7f3b      	ldrb	r3, [r7, #28]
 8000fb4:	b21b      	sxth	r3, r3
 8000fb6:	021b      	lsls	r3, r3, #8
 8000fb8:	b21a      	sxth	r2, r3
 8000fba:	7f7b      	ldrb	r3, [r7, #29]
 8000fbc:	b21b      	sxth	r3, r3
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	b21a      	sxth	r2, r3
 8000fc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fc4:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 8000fc6:	2300      	movs	r3, #0
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3720      	adds	r7, #32
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <IMU_Init>:

uint8_t IMU_IsReady(void)   { return s_inited ? 1u : 0u; }
uint8_t IMU_GetWhoAmI(void) { return s_who; }

HAL_StatusTypeDef IMU_Init(void)
{
 8000fd0:	b590      	push	{r4, r7, lr}
 8000fd2:	b093      	sub	sp, #76	@ 0x4c
 8000fd4:	af04      	add	r7, sp, #16
  s_inited = false;
 8000fd6:	4b8f      	ldr	r3, [pc, #572]	@ (8001214 <IMU_Init+0x244>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	701a      	strb	r2, [r3, #0]
  s_who = 0xFF;
 8000fdc:	4b8e      	ldr	r3, [pc, #568]	@ (8001218 <IMU_Init+0x248>)
 8000fde:	22ff      	movs	r2, #255	@ 0xff
 8000fe0:	701a      	strb	r2, [r3, #0]


  (void)imu_write_u8(REG_PWR_MGMT_1, 0x00u);
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	206b      	movs	r0, #107	@ 0x6b
 8000fe6:	f7ff ff41 	bl	8000e6c <imu_write_u8>
  HAL_Delay(10);
 8000fea:	200a      	movs	r0, #10
 8000fec:	f001 f9ac 	bl	8002348 <HAL_Delay>


  uint8_t w = 0;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	77fb      	strb	r3, [r7, #31]
  if (imu_read_u8(REG_WHO_AM_I, &w) != HAL_OK) return HAL_ERROR;
 8000ff4:	f107 031f 	add.w	r3, r7, #31
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	2075      	movs	r0, #117	@ 0x75
 8000ffc:	f7ff ff1c 	bl	8000e38 <imu_read_u8>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <IMU_Init+0x3a>
 8001006:	2301      	movs	r3, #1
 8001008:	e100      	b.n	800120c <IMU_Init+0x23c>
  if (!whoami_ok(w)) return HAL_ERROR;
 800100a:	7ffb      	ldrb	r3, [r7, #31]
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff ff65 	bl	8000edc <whoami_ok>
 8001012:	4603      	mov	r3, r0
 8001014:	f083 0301 	eor.w	r3, r3, #1
 8001018:	b2db      	uxtb	r3, r3
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <IMU_Init+0x52>
 800101e:	2301      	movs	r3, #1
 8001020:	e0f4      	b.n	800120c <IMU_Init+0x23c>
  s_who = w;
 8001022:	7ffa      	ldrb	r2, [r7, #31]
 8001024:	4b7c      	ldr	r3, [pc, #496]	@ (8001218 <IMU_Init+0x248>)
 8001026:	701a      	strb	r2, [r3, #0]


  (void)imu_write_u8(REG_CONFIG, 0x03u);
 8001028:	2103      	movs	r1, #3
 800102a:	201a      	movs	r0, #26
 800102c:	f7ff ff1e 	bl	8000e6c <imu_write_u8>
  (void)imu_write_u8(REG_SMPLRT_DIV, 4u);
 8001030:	2104      	movs	r1, #4
 8001032:	2019      	movs	r0, #25
 8001034:	f7ff ff1a 	bl	8000e6c <imu_write_u8>

  (void)imu_write_u8(REG_GYRO_CONFIG, (uint8_t)(3u << 3));
 8001038:	2118      	movs	r1, #24
 800103a:	201b      	movs	r0, #27
 800103c:	f7ff ff16 	bl	8000e6c <imu_write_u8>
  s_gyro_lsb_per_dps = 16.4f;
 8001040:	4b76      	ldr	r3, [pc, #472]	@ (800121c <IMU_Init+0x24c>)
 8001042:	4a77      	ldr	r2, [pc, #476]	@ (8001220 <IMU_Init+0x250>)
 8001044:	601a      	str	r2, [r3, #0]

  (void)imu_write_u8(REG_ACCEL_CONFIG, (uint8_t)(1u << 3));
 8001046:	2108      	movs	r1, #8
 8001048:	201c      	movs	r0, #28
 800104a:	f7ff ff0f 	bl	8000e6c <imu_write_u8>
  s_accel_lsb_per_g = 8192.0f;
 800104e:	4b75      	ldr	r3, [pc, #468]	@ (8001224 <IMU_Init+0x254>)
 8001050:	f04f 428c 	mov.w	r2, #1174405120	@ 0x46000000
 8001054:	601a      	str	r2, [r3, #0]

  (void)imu_write_u8(REG_ACCEL_CONFIG2, 0x03u);
 8001056:	2103      	movs	r1, #3
 8001058:	201d      	movs	r0, #29
 800105a:	f7ff ff07 	bl	8000e6c <imu_write_u8>


  s_gx_bias = 0.0f; s_gy_bias = 0.0f; s_gz_bias = 0.0f;
 800105e:	4b72      	ldr	r3, [pc, #456]	@ (8001228 <IMU_Init+0x258>)
 8001060:	f04f 0200 	mov.w	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	4b71      	ldr	r3, [pc, #452]	@ (800122c <IMU_Init+0x25c>)
 8001068:	f04f 0200 	mov.w	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	4b70      	ldr	r3, [pc, #448]	@ (8001230 <IMU_Init+0x260>)
 8001070:	f04f 0200 	mov.w	r2, #0
 8001074:	601a      	str	r2, [r3, #0]

  const int N = 200;
 8001076:	23c8      	movs	r3, #200	@ 0xc8
 8001078:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const uint32_t sample_delay_ms = 5;
 800107a:	2305      	movs	r3, #5
 800107c:	62bb      	str	r3, [r7, #40]	@ 0x28
  int good = 0;
 800107e:	2300      	movs	r3, #0
 8001080:	637b      	str	r3, [r7, #52]	@ 0x34

  for (int i = 0; i < N; i++) {
 8001082:	2300      	movs	r3, #0
 8001084:	633b      	str	r3, [r7, #48]	@ 0x30
 8001086:	e058      	b.n	800113a <IMU_Init+0x16a>
    int16_t ax, ay, az, gx, gy, gz, temp;
    if (imu_read_raw_burst(&ax, &ay, &az, &gx, &gy, &gz, &temp) == HAL_OK) {
 8001088:	f107 0416 	add.w	r4, r7, #22
 800108c:	f107 0218 	add.w	r2, r7, #24
 8001090:	f107 011a 	add.w	r1, r7, #26
 8001094:	f107 001c 	add.w	r0, r7, #28
 8001098:	f107 0310 	add.w	r3, r7, #16
 800109c:	9302      	str	r3, [sp, #8]
 800109e:	f107 0312 	add.w	r3, r7, #18
 80010a2:	9301      	str	r3, [sp, #4]
 80010a4:	f107 0314 	add.w	r3, r7, #20
 80010a8:	9300      	str	r3, [sp, #0]
 80010aa:	4623      	mov	r3, r4
 80010ac:	f7ff ff30 	bl	8000f10 <imu_read_raw_burst>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d13b      	bne.n	800112e <IMU_Init+0x15e>
      s_gx_bias += (float)gx / s_gyro_lsb_per_dps;
 80010b6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80010ba:	ee07 3a90 	vmov	s15, r3
 80010be:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80010c2:	4b56      	ldr	r3, [pc, #344]	@ (800121c <IMU_Init+0x24c>)
 80010c4:	edd3 7a00 	vldr	s15, [r3]
 80010c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80010cc:	4b56      	ldr	r3, [pc, #344]	@ (8001228 <IMU_Init+0x258>)
 80010ce:	edd3 7a00 	vldr	s15, [r3]
 80010d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010d6:	4b54      	ldr	r3, [pc, #336]	@ (8001228 <IMU_Init+0x258>)
 80010d8:	edc3 7a00 	vstr	s15, [r3]
      s_gy_bias += (float)gy / s_gyro_lsb_per_dps;
 80010dc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80010e0:	ee07 3a90 	vmov	s15, r3
 80010e4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80010e8:	4b4c      	ldr	r3, [pc, #304]	@ (800121c <IMU_Init+0x24c>)
 80010ea:	edd3 7a00 	vldr	s15, [r3]
 80010ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80010f2:	4b4e      	ldr	r3, [pc, #312]	@ (800122c <IMU_Init+0x25c>)
 80010f4:	edd3 7a00 	vldr	s15, [r3]
 80010f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010fc:	4b4b      	ldr	r3, [pc, #300]	@ (800122c <IMU_Init+0x25c>)
 80010fe:	edc3 7a00 	vstr	s15, [r3]
      s_gz_bias += (float)gz / s_gyro_lsb_per_dps;
 8001102:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001106:	ee07 3a90 	vmov	s15, r3
 800110a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800110e:	4b43      	ldr	r3, [pc, #268]	@ (800121c <IMU_Init+0x24c>)
 8001110:	edd3 7a00 	vldr	s15, [r3]
 8001114:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001118:	4b45      	ldr	r3, [pc, #276]	@ (8001230 <IMU_Init+0x260>)
 800111a:	edd3 7a00 	vldr	s15, [r3]
 800111e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001122:	4b43      	ldr	r3, [pc, #268]	@ (8001230 <IMU_Init+0x260>)
 8001124:	edc3 7a00 	vstr	s15, [r3]
      good++;
 8001128:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800112a:	3301      	adds	r3, #1
 800112c:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    HAL_Delay(sample_delay_ms);
 800112e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001130:	f001 f90a 	bl	8002348 <HAL_Delay>
  for (int i = 0; i < N; i++) {
 8001134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001136:	3301      	adds	r3, #1
 8001138:	633b      	str	r3, [r7, #48]	@ 0x30
 800113a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800113c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800113e:	429a      	cmp	r2, r3
 8001140:	dba2      	blt.n	8001088 <IMU_Init+0xb8>
  }

  if (good > 0) {
 8001142:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001144:	2b00      	cmp	r3, #0
 8001146:	dd26      	ble.n	8001196 <IMU_Init+0x1c6>
    s_gx_bias /= (float)good;
 8001148:	4b37      	ldr	r3, [pc, #220]	@ (8001228 <IMU_Init+0x258>)
 800114a:	edd3 6a00 	vldr	s13, [r3]
 800114e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001150:	ee07 3a90 	vmov	s15, r3
 8001154:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001158:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800115c:	4b32      	ldr	r3, [pc, #200]	@ (8001228 <IMU_Init+0x258>)
 800115e:	edc3 7a00 	vstr	s15, [r3]
    s_gy_bias /= (float)good;
 8001162:	4b32      	ldr	r3, [pc, #200]	@ (800122c <IMU_Init+0x25c>)
 8001164:	edd3 6a00 	vldr	s13, [r3]
 8001168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800116a:	ee07 3a90 	vmov	s15, r3
 800116e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001172:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001176:	4b2d      	ldr	r3, [pc, #180]	@ (800122c <IMU_Init+0x25c>)
 8001178:	edc3 7a00 	vstr	s15, [r3]
    s_gz_bias /= (float)good;
 800117c:	4b2c      	ldr	r3, [pc, #176]	@ (8001230 <IMU_Init+0x260>)
 800117e:	edd3 6a00 	vldr	s13, [r3]
 8001182:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001184:	ee07 3a90 	vmov	s15, r3
 8001188:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800118c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001190:	4b27      	ldr	r3, [pc, #156]	@ (8001230 <IMU_Init+0x260>)
 8001192:	edc3 7a00 	vstr	s15, [r3]
  }


  filter_reset(&f_ay_deg);
 8001196:	4827      	ldr	r0, [pc, #156]	@ (8001234 <IMU_Init+0x264>)
 8001198:	f7ff fdb4 	bl	8000d04 <filter_reset>

  {
    int16_t ax, ay, az, gx, gy, gz, temp;
    if (imu_read_raw_burst(&ax, &ay, &az, &gx, &gy, &gz, &temp) == HAL_OK) {
 800119c:	f107 0408 	add.w	r4, r7, #8
 80011a0:	f107 020a 	add.w	r2, r7, #10
 80011a4:	f107 010c 	add.w	r1, r7, #12
 80011a8:	f107 000e 	add.w	r0, r7, #14
 80011ac:	1cbb      	adds	r3, r7, #2
 80011ae:	9302      	str	r3, [sp, #8]
 80011b0:	1d3b      	adds	r3, r7, #4
 80011b2:	9301      	str	r3, [sp, #4]
 80011b4:	1dbb      	adds	r3, r7, #6
 80011b6:	9300      	str	r3, [sp, #0]
 80011b8:	4623      	mov	r3, r4
 80011ba:	f7ff fea9 	bl	8000f10 <imu_read_raw_burst>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d11a      	bne.n	80011fa <IMU_Init+0x22a>
      float ay_g = (float)ay / s_accel_lsb_per_g;
 80011c4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80011c8:	ee07 3a90 	vmov	s15, r3
 80011cc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80011d0:	4b14      	ldr	r3, [pc, #80]	@ (8001224 <IMU_Init+0x254>)
 80011d2:	ed93 7a00 	vldr	s14, [r3]
 80011d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011da:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      float ay_deg = ay_g * 90.0f;
 80011de:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80011e2:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001238 <IMU_Init+0x268>
 80011e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ea:	edc7 7a08 	vstr	s15, [r7, #32]
      filter_prefill(&f_ay_deg, ay_deg);
 80011ee:	ed97 0a08 	vldr	s0, [r7, #32]
 80011f2:	4810      	ldr	r0, [pc, #64]	@ (8001234 <IMU_Init+0x264>)
 80011f4:	f7ff fda6 	bl	8000d44 <filter_prefill>
 80011f8:	e004      	b.n	8001204 <IMU_Init+0x234>
    } else {
      filter_prefill(&f_ay_deg, 0.0f);
 80011fa:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 800123c <IMU_Init+0x26c>
 80011fe:	480d      	ldr	r0, [pc, #52]	@ (8001234 <IMU_Init+0x264>)
 8001200:	f7ff fda0 	bl	8000d44 <filter_prefill>
    }
  }

  s_inited = true;
 8001204:	4b03      	ldr	r3, [pc, #12]	@ (8001214 <IMU_Init+0x244>)
 8001206:	2201      	movs	r2, #1
 8001208:	701a      	strb	r2, [r3, #0]
  return HAL_OK;
 800120a:	2300      	movs	r3, #0
}
 800120c:	4618      	mov	r0, r3
 800120e:	373c      	adds	r7, #60	@ 0x3c
 8001210:	46bd      	mov	sp, r7
 8001212:	bd90      	pop	{r4, r7, pc}
 8001214:	20000204 	.word	0x20000204
 8001218:	20000004 	.word	0x20000004
 800121c:	20000008 	.word	0x20000008
 8001220:	41833333 	.word	0x41833333
 8001224:	2000000c 	.word	0x2000000c
 8001228:	20000208 	.word	0x20000208
 800122c:	2000020c 	.word	0x2000020c
 8001230:	20000210 	.word	0x20000210
 8001234:	20000214 	.word	0x20000214
 8001238:	42b40000 	.word	0x42b40000
 800123c:	00000000 	.word	0x00000000

08001240 <IMU_ReadRaw>:

HAL_StatusTypeDef IMU_ReadRaw(IMU_Raw *out)
{
 8001240:	b590      	push	{r4, r7, lr}
 8001242:	b08b      	sub	sp, #44	@ 0x2c
 8001244:	af04      	add	r7, sp, #16
 8001246:	6078      	str	r0, [r7, #4]
  if (!out) return HAL_ERROR;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d101      	bne.n	8001252 <IMU_ReadRaw+0x12>
 800124e:	2301      	movs	r3, #1
 8001250:	e040      	b.n	80012d4 <IMU_ReadRaw+0x94>
  if (!s_inited) return HAL_ERROR;
 8001252:	4b22      	ldr	r3, [pc, #136]	@ (80012dc <IMU_ReadRaw+0x9c>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	f083 0301 	eor.w	r3, r3, #1
 800125a:	b2db      	uxtb	r3, r3
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <IMU_ReadRaw+0x24>
 8001260:	2301      	movs	r3, #1
 8001262:	e037      	b.n	80012d4 <IMU_ReadRaw+0x94>

  int16_t ax, ay, az, gx, gy, gz, temp;
  HAL_StatusTypeDef st = imu_read_raw_burst(&ax, &ay, &az, &gx, &gy, &gz, &temp);
 8001264:	f107 040e 	add.w	r4, r7, #14
 8001268:	f107 0210 	add.w	r2, r7, #16
 800126c:	f107 0112 	add.w	r1, r7, #18
 8001270:	f107 0014 	add.w	r0, r7, #20
 8001274:	f107 0308 	add.w	r3, r7, #8
 8001278:	9302      	str	r3, [sp, #8]
 800127a:	f107 030a 	add.w	r3, r7, #10
 800127e:	9301      	str	r3, [sp, #4]
 8001280:	f107 030c 	add.w	r3, r7, #12
 8001284:	9300      	str	r3, [sp, #0]
 8001286:	4623      	mov	r3, r4
 8001288:	f7ff fe42 	bl	8000f10 <imu_read_raw_burst>
 800128c:	4603      	mov	r3, r0
 800128e:	75fb      	strb	r3, [r7, #23]
  if (st != HAL_OK) return st;
 8001290:	7dfb      	ldrb	r3, [r7, #23]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <IMU_ReadRaw+0x5a>
 8001296:	7dfb      	ldrb	r3, [r7, #23]
 8001298:	e01c      	b.n	80012d4 <IMU_ReadRaw+0x94>

  out->ax = ax; out->ay = ay; out->az = az;
 800129a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	801a      	strh	r2, [r3, #0]
 80012a2:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	805a      	strh	r2, [r3, #2]
 80012aa:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	809a      	strh	r2, [r3, #4]
  out->gx = gx; out->gy = gy; out->gz = gz;
 80012b2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	80da      	strh	r2, [r3, #6]
 80012ba:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	811a      	strh	r2, [r3, #8]
 80012c2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	815a      	strh	r2, [r3, #10]
  out->temp = temp;
 80012ca:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	819a      	strh	r2, [r3, #12]

  return HAL_OK;
 80012d2:	2300      	movs	r3, #0
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	371c      	adds	r7, #28
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd90      	pop	{r4, r7, pc}
 80012dc:	20000204 	.word	0x20000204

080012e0 <IMU_ReadData>:

HAL_StatusTypeDef IMU_ReadData(IMU_Data *out)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b088      	sub	sp, #32
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  if (!out) return HAL_ERROR;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d101      	bne.n	80012f2 <IMU_ReadData+0x12>
 80012ee:	2301      	movs	r3, #1
 80012f0:	e09f      	b.n	8001432 <IMU_ReadData+0x152>
  if (!s_inited) return HAL_ERROR;
 80012f2:	4b52      	ldr	r3, [pc, #328]	@ (800143c <IMU_ReadData+0x15c>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	f083 0301 	eor.w	r3, r3, #1
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <IMU_ReadData+0x24>
 8001300:	2301      	movs	r3, #1
 8001302:	e096      	b.n	8001432 <IMU_ReadData+0x152>

  IMU_Raw r;
  HAL_StatusTypeDef st = IMU_ReadRaw(&r);
 8001304:	f107 0308 	add.w	r3, r7, #8
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff ff99 	bl	8001240 <IMU_ReadRaw>
 800130e:	4603      	mov	r3, r0
 8001310:	77fb      	strb	r3, [r7, #31]
  if (st != HAL_OK) return st;
 8001312:	7ffb      	ldrb	r3, [r7, #31]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <IMU_ReadData+0x3c>
 8001318:	7ffb      	ldrb	r3, [r7, #31]
 800131a:	e08a      	b.n	8001432 <IMU_ReadData+0x152>


  out->ax_g = (float)r.ax / s_accel_lsb_per_g;
 800131c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001320:	ee07 3a90 	vmov	s15, r3
 8001324:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001328:	4b45      	ldr	r3, [pc, #276]	@ (8001440 <IMU_ReadData+0x160>)
 800132a:	ed93 7a00 	vldr	s14, [r3]
 800132e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	edc3 7a00 	vstr	s15, [r3]
  out->ay_g = (float)r.ay / s_accel_lsb_per_g;
 8001338:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800133c:	ee07 3a90 	vmov	s15, r3
 8001340:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001344:	4b3e      	ldr	r3, [pc, #248]	@ (8001440 <IMU_ReadData+0x160>)
 8001346:	ed93 7a00 	vldr	s14, [r3]
 800134a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	edc3 7a01 	vstr	s15, [r3, #4]
  out->az_g = (float)r.az / s_accel_lsb_per_g;
 8001354:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001358:	ee07 3a90 	vmov	s15, r3
 800135c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001360:	4b37      	ldr	r3, [pc, #220]	@ (8001440 <IMU_ReadData+0x160>)
 8001362:	ed93 7a00 	vldr	s14, [r3]
 8001366:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	edc3 7a02 	vstr	s15, [r3, #8]
  out->gx_dps = ((float)r.gx / s_gyro_lsb_per_dps) - s_gx_bias;
 8001370:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001374:	ee07 3a90 	vmov	s15, r3
 8001378:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800137c:	4b31      	ldr	r3, [pc, #196]	@ (8001444 <IMU_ReadData+0x164>)
 800137e:	edd3 7a00 	vldr	s15, [r3]
 8001382:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001386:	4b30      	ldr	r3, [pc, #192]	@ (8001448 <IMU_ReadData+0x168>)
 8001388:	edd3 7a00 	vldr	s15, [r3]
 800138c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	edc3 7a03 	vstr	s15, [r3, #12]
  out->gy_dps = ((float)r.gy / s_gyro_lsb_per_dps) - s_gy_bias;
 8001396:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800139a:	ee07 3a90 	vmov	s15, r3
 800139e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80013a2:	4b28      	ldr	r3, [pc, #160]	@ (8001444 <IMU_ReadData+0x164>)
 80013a4:	edd3 7a00 	vldr	s15, [r3]
 80013a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80013ac:	4b27      	ldr	r3, [pc, #156]	@ (800144c <IMU_ReadData+0x16c>)
 80013ae:	edd3 7a00 	vldr	s15, [r3]
 80013b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	edc3 7a04 	vstr	s15, [r3, #16]
  out->gz_dps = ((float)r.gz / s_gyro_lsb_per_dps) - s_gz_bias;
 80013bc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80013c0:	ee07 3a90 	vmov	s15, r3
 80013c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80013c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001444 <IMU_ReadData+0x164>)
 80013ca:	edd3 7a00 	vldr	s15, [r3]
 80013ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80013d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001450 <IMU_ReadData+0x170>)
 80013d4:	edd3 7a00 	vldr	s15, [r3]
 80013d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	edc3 7a05 	vstr	s15, [r3, #20]
  out->temp_c = ((float)r.temp) / 333.87f + 21.0f;
 80013e2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80013e6:	ee07 3a90 	vmov	s15, r3
 80013ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013ee:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8001454 <IMU_ReadData+0x174>
 80013f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013f6:	eeb3 7a05 	vmov.f32	s14, #53	@ 0x41a80000  21.0
 80013fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	edc3 7a06 	vstr	s15, [r3, #24]


  float ay_deg = out->ay_g * 90.0f;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	edd3 7a01 	vldr	s15, [r3, #4]
 800140a:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001458 <IMU_ReadData+0x178>
 800140e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001412:	edc7 7a06 	vstr	s15, [r7, #24]


  out->roll_degmean = filter_update(&f_ay_deg, ay_deg);
 8001416:	ed97 0a06 	vldr	s0, [r7, #24]
 800141a:	4810      	ldr	r0, [pc, #64]	@ (800145c <IMU_ReadData+0x17c>)
 800141c:	f7ff fcb4 	bl	8000d88 <filter_update>
 8001420:	eef0 7a40 	vmov.f32	s15, s0
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	edc3 7a07 	vstr	s15, [r3, #28]

  out->roll_deg = ay_deg;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	69ba      	ldr	r2, [r7, #24]
 800142e:	621a      	str	r2, [r3, #32]

  return HAL_OK;
 8001430:	2300      	movs	r3, #0
}
 8001432:	4618      	mov	r0, r3
 8001434:	3720      	adds	r7, #32
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	20000204 	.word	0x20000204
 8001440:	2000000c 	.word	0x2000000c
 8001444:	20000008 	.word	0x20000008
 8001448:	20000208 	.word	0x20000208
 800144c:	2000020c 	.word	0x2000020c
 8001450:	20000210 	.word	0x20000210
 8001454:	43a6ef5c 	.word	0x43a6ef5c
 8001458:	42b40000 	.word	0x42b40000
 800145c:	20000214 	.word	0x20000214

08001460 <tim_apb1_clk_hz>:
static motor_dir_t s_dirL = MOTOR_FWD;
static motor_dir_t s_dirR = MOTOR_FWD;

// Returns the effective APB1 timer clock (TIM2/TIM3)
static uint32_t tim_apb1_clk_hz(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b088      	sub	sp, #32
 8001464:	af00      	add	r7, sp, #0
    RCC_ClkInitTypeDef clk = {0};
 8001466:	f107 0308 	add.w	r3, r7, #8
 800146a:	2200      	movs	r2, #0
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	605a      	str	r2, [r3, #4]
 8001470:	609a      	str	r2, [r3, #8]
 8001472:	60da      	str	r2, [r3, #12]
 8001474:	611a      	str	r2, [r3, #16]
    uint32_t lat;
    HAL_RCC_GetClockConfig(&clk, &lat);
 8001476:	1d3a      	adds	r2, r7, #4
 8001478:	f107 0308 	add.w	r3, r7, #8
 800147c:	4611      	mov	r1, r2
 800147e:	4618      	mov	r0, r3
 8001480:	f003 fafa 	bl	8004a78 <HAL_RCC_GetClockConfig>

    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 8001484:	f003 fab4 	bl	80049f0 <HAL_RCC_GetPCLK1Freq>
 8001488:	61f8      	str	r0, [r7, #28]
    return (clk.APB1CLKDivider == RCC_HCLK_DIV1) ? pclk1 : (2u * pclk1);
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d002      	beq.n	8001496 <tim_apb1_clk_hz+0x36>
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	e000      	b.n	8001498 <tim_apb1_clk_hz+0x38>
 8001496:	69fb      	ldr	r3, [r7, #28]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3720      	adds	r7, #32
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}

080014a0 <compute_psc_arr>:

// Computes PSC and ARR values so that the timer generates a PWM signal with the requested frequency (pwm_hz), respecting 16-bit timer limits.
static void compute_psc_arr(uint32_t pwm_hz, uint32_t *psc, uint32_t *arr)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b088      	sub	sp, #32
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	607a      	str	r2, [r7, #4]
    uint32_t clk = tim_apb1_clk_hz();
 80014ac:	f7ff ffd8 	bl	8001460 <tim_apb1_clk_hz>
 80014b0:	61b8      	str	r0, [r7, #24]
    if (pwm_hz < 1u) pwm_hz = 1u;
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d101      	bne.n	80014bc <compute_psc_arr+0x1c>
 80014b8:	2301      	movs	r3, #1
 80014ba:	60fb      	str	r3, [r7, #12]

    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 80014bc:	2300      	movs	r3, #0
 80014be:	61fb      	str	r3, [r7, #28]
 80014c0:	e024      	b.n	800150c <compute_psc_arr+0x6c>
    {
        uint32_t denom = (p + 1u) * pwm_hz;
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	1c5a      	adds	r2, r3, #1
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	fb02 f303 	mul.w	r3, r2, r3
 80014cc:	617b      	str	r3, [r7, #20]
        if (denom == 0u) continue;
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d015      	beq.n	8001500 <compute_psc_arr+0x60>

        uint32_t a = (clk / denom);
 80014d4:	69ba      	ldr	r2, [r7, #24]
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80014dc:	613b      	str	r3, [r7, #16]
        if (a == 0u) continue;
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d00f      	beq.n	8001504 <compute_psc_arr+0x64>
        a -= 1u;
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	3b01      	subs	r3, #1
 80014e8:	613b      	str	r3, [r7, #16]

        if (a <= 0xFFFFu) { *psc = p; *arr = a; return; }
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014f0:	d209      	bcs.n	8001506 <compute_psc_arr+0x66>
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	69fa      	ldr	r2, [r7, #28]
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	693a      	ldr	r2, [r7, #16]
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	e011      	b.n	8001524 <compute_psc_arr+0x84>
        if (denom == 0u) continue;
 8001500:	bf00      	nop
 8001502:	e000      	b.n	8001506 <compute_psc_arr+0x66>
        if (a == 0u) continue;
 8001504:	bf00      	nop
    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	3301      	adds	r3, #1
 800150a:	61fb      	str	r3, [r7, #28]
 800150c:	69fb      	ldr	r3, [r7, #28]
 800150e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001512:	d3d6      	bcc.n	80014c2 <compute_psc_arr+0x22>
    }

    *psc = 0xFFFFu;
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800151a:	601a      	str	r2, [r3, #0]
    *arr = 0xFFFFu;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001522:	601a      	str	r2, [r3, #0]
}
 8001524:	3720      	adds	r7, #32
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
	...

0800152c <pct_to_freq_hz>:

// Maps 0..100% to 0..MAX_FREQ_HZ (0% => stop PWM).
static uint32_t pct_to_freq_hz(float pct)
{
 800152c:	b480      	push	{r7}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	ed87 0a01 	vstr	s0, [r7, #4]
    if (pct <= 0.0f)  return 0u;
 8001536:	edd7 7a01 	vldr	s15, [r7, #4]
 800153a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800153e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001542:	d801      	bhi.n	8001548 <pct_to_freq_hz+0x1c>
 8001544:	2300      	movs	r3, #0
 8001546:	e02d      	b.n	80015a4 <pct_to_freq_hz+0x78>
    if (pct >= 100.0f) return MAX_FREQ_HZ;
 8001548:	edd7 7a01 	vldr	s15, [r7, #4]
 800154c:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80015b0 <pct_to_freq_hz+0x84>
 8001550:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001558:	db02      	blt.n	8001560 <pct_to_freq_hz+0x34>
 800155a:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 800155e:	e021      	b.n	80015a4 <pct_to_freq_hz+0x78>

    float f = (pct * (float)MAX_FREQ_HZ) / 100.0f;
 8001560:	edd7 7a01 	vldr	s15, [r7, #4]
 8001564:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80015b4 <pct_to_freq_hz+0x88>
 8001568:	ee27 7a87 	vmul.f32	s14, s15, s14
 800156c:	eddf 6a10 	vldr	s13, [pc, #64]	@ 80015b0 <pct_to_freq_hz+0x84>
 8001570:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001574:	edc7 7a03 	vstr	s15, [r7, #12]
    if (f < 1.0f) f = 1.0f;
 8001578:	edd7 7a03 	vldr	s15, [r7, #12]
 800157c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001580:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001588:	d502      	bpl.n	8001590 <pct_to_freq_hz+0x64>
 800158a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800158e:	60fb      	str	r3, [r7, #12]
    return (uint32_t)(f + 0.5f);
 8001590:	edd7 7a03 	vldr	s15, [r7, #12]
 8001594:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001598:	ee77 7a87 	vadd.f32	s15, s15, s14
 800159c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015a0:	ee17 3a90 	vmov	r3, s15
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3714      	adds	r7, #20
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr
 80015b0:	42c80000 	.word	0x42c80000
 80015b4:	46c35000 	.word	0x46c35000

080015b8 <pwm_set_freq_50pct>:

// Sets PWM frequency on a given timer/channel with fixed 50% duty, and starts/stops output as needed.
static void pwm_set_freq_50pct(TIM_HandleTypeDef *htim, uint32_t channel, bool *running, uint32_t freq_hz)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	60f8      	str	r0, [r7, #12]
 80015c0:	60b9      	str	r1, [r7, #8]
 80015c2:	607a      	str	r2, [r7, #4]
 80015c4:	603b      	str	r3, [r7, #0]
    if (freq_hz == 0u) {
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d10b      	bne.n	80015e4 <pwm_set_freq_50pct+0x2c>
        if (*running) {
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d069      	beq.n	80016a8 <pwm_set_freq_50pct+0xf0>
            HAL_TIM_PWM_Stop(htim, channel);
 80015d4:	68b9      	ldr	r1, [r7, #8]
 80015d6:	68f8      	ldr	r0, [r7, #12]
 80015d8:	f003 fd9e 	bl	8005118 <HAL_TIM_PWM_Stop>
            *running = false;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2200      	movs	r2, #0
 80015e0:	701a      	strb	r2, [r3, #0]
 80015e2:	e062      	b.n	80016aa <pwm_set_freq_50pct+0xf2>
        }
        return;
    }

    uint32_t psc, arr;
    compute_psc_arr(freq_hz, &psc, &arr);
 80015e4:	f107 0210 	add.w	r2, r7, #16
 80015e8:	f107 0314 	add.w	r3, r7, #20
 80015ec:	4619      	mov	r1, r3
 80015ee:	6838      	ldr	r0, [r7, #0]
 80015f0:	f7ff ff56 	bl	80014a0 <compute_psc_arr>

    __HAL_TIM_SET_PRESCALER(htim, psc);
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	697a      	ldr	r2, [r7, #20]
 80015fa:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(htim, arr);
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	693a      	ldr	r2, [r7, #16]
 8001602:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001604:	693a      	ldr	r2, [r7, #16]
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	60da      	str	r2, [r3, #12]

    __HAL_TIM_SET_COMPARE(htim, channel, (arr + 1u) / 2u); /* 50% */
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d106      	bne.n	800161e <pwm_set_freq_50pct+0x66>
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	1c5a      	adds	r2, r3, #1
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	0852      	lsrs	r2, r2, #1
 800161a:	635a      	str	r2, [r3, #52]	@ 0x34
 800161c:	e02d      	b.n	800167a <pwm_set_freq_50pct+0xc2>
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	2b04      	cmp	r3, #4
 8001622:	d106      	bne.n	8001632 <pwm_set_freq_50pct+0x7a>
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	3301      	adds	r3, #1
 8001628:	68fa      	ldr	r2, [r7, #12]
 800162a:	6812      	ldr	r2, [r2, #0]
 800162c:	085b      	lsrs	r3, r3, #1
 800162e:	6393      	str	r3, [r2, #56]	@ 0x38
 8001630:	e023      	b.n	800167a <pwm_set_freq_50pct+0xc2>
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	2b08      	cmp	r3, #8
 8001636:	d106      	bne.n	8001646 <pwm_set_freq_50pct+0x8e>
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	3301      	adds	r3, #1
 800163c:	68fa      	ldr	r2, [r7, #12]
 800163e:	6812      	ldr	r2, [r2, #0]
 8001640:	085b      	lsrs	r3, r3, #1
 8001642:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001644:	e019      	b.n	800167a <pwm_set_freq_50pct+0xc2>
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	2b0c      	cmp	r3, #12
 800164a:	d106      	bne.n	800165a <pwm_set_freq_50pct+0xa2>
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	3301      	adds	r3, #1
 8001650:	68fa      	ldr	r2, [r7, #12]
 8001652:	6812      	ldr	r2, [r2, #0]
 8001654:	085b      	lsrs	r3, r3, #1
 8001656:	6413      	str	r3, [r2, #64]	@ 0x40
 8001658:	e00f      	b.n	800167a <pwm_set_freq_50pct+0xc2>
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	2b10      	cmp	r3, #16
 800165e:	d106      	bne.n	800166e <pwm_set_freq_50pct+0xb6>
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	3301      	adds	r3, #1
 8001664:	68fa      	ldr	r2, [r7, #12]
 8001666:	6812      	ldr	r2, [r2, #0]
 8001668:	085b      	lsrs	r3, r3, #1
 800166a:	6593      	str	r3, [r2, #88]	@ 0x58
 800166c:	e005      	b.n	800167a <pwm_set_freq_50pct+0xc2>
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	3301      	adds	r3, #1
 8001672:	68fa      	ldr	r2, [r7, #12]
 8001674:	6812      	ldr	r2, [r2, #0]
 8001676:	085b      	lsrs	r3, r3, #1
 8001678:	65d3      	str	r3, [r2, #92]	@ 0x5c
    __HAL_TIM_SET_COUNTER(htim, 0u);
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	2200      	movs	r2, #0
 8001680:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_GenerateEvent(htim, TIM_EVENTSOURCE_UPDATE);
 8001682:	2101      	movs	r1, #1
 8001684:	68f8      	ldr	r0, [r7, #12]
 8001686:	f004 f8df 	bl	8005848 <HAL_TIM_GenerateEvent>

    if (!*running) {
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	f083 0301 	eor.w	r3, r3, #1
 8001692:	b2db      	uxtb	r3, r3
 8001694:	2b00      	cmp	r3, #0
 8001696:	d008      	beq.n	80016aa <pwm_set_freq_50pct+0xf2>
        HAL_TIM_PWM_Start(htim, channel);
 8001698:	68b9      	ldr	r1, [r7, #8]
 800169a:	68f8      	ldr	r0, [r7, #12]
 800169c:	f003 fc50 	bl	8004f40 <HAL_TIM_PWM_Start>
        *running = true;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2201      	movs	r2, #1
 80016a4:	701a      	strb	r2, [r3, #0]
 80016a6:	e000      	b.n	80016aa <pwm_set_freq_50pct+0xf2>
        return;
 80016a8:	bf00      	nop
    }
}
 80016aa:	3718      	adds	r7, #24
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <motor_set_dir_left>:

// Directions control
static void motor_set_dir_left(motor_dir_t dir)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(L_DIR_GPIO_Port, L_DIR_Pin,
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	bf0c      	ite	eq
 80016c0:	2301      	moveq	r3, #1
 80016c2:	2300      	movne	r3, #0
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	461a      	mov	r2, r3
 80016c8:	2108      	movs	r1, #8
 80016ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016ce:	f001 f977 	bl	80029c0 <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 80016d2:	bf00      	nop
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <motor_set_dir_right>:

static void motor_set_dir_right(motor_dir_t dir)
{
 80016da:	b580      	push	{r7, lr}
 80016dc:	b082      	sub	sp, #8
 80016de:	af00      	add	r7, sp, #0
 80016e0:	4603      	mov	r3, r0
 80016e2:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(R_DIR_GPIO_Port, R_DIR_Pin,
 80016e4:	79fb      	ldrb	r3, [r7, #7]
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	bf0c      	ite	eq
 80016ea:	2301      	moveq	r3, #1
 80016ec:	2300      	movne	r3, #0
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	461a      	mov	r2, r3
 80016f2:	2104      	movs	r1, #4
 80016f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016f8:	f001 f962 	bl	80029c0 <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 80016fc:	bf00      	nop
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <Motors_SetEnable>:

// Driver enable control
void Motors_SetEnable(bool enable)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(L_EN_GPIO_Port, L_EN_Pin,
 800170e:	79fb      	ldrb	r3, [r7, #7]
 8001710:	461a      	mov	r2, r3
 8001712:	2102      	movs	r1, #2
 8001714:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001718:	f001 f952 	bl	80029c0 <HAL_GPIO_WritePin>
                      enable ? GPIO_PIN_SET : GPIO_PIN_RESET);
    HAL_GPIO_WritePin(R_EN_GPIO_Port, R_EN_Pin,
 800171c:	79fb      	ldrb	r3, [r7, #7]
 800171e:	461a      	mov	r2, r3
 8001720:	2110      	movs	r1, #16
 8001722:	4803      	ldr	r0, [pc, #12]	@ (8001730 <Motors_SetEnable+0x2c>)
 8001724:	f001 f94c 	bl	80029c0 <HAL_GPIO_WritePin>
                      enable ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	48000400 	.word	0x48000400

08001734 <Motors_Init>:

// Initializes the motor PWM control state: stops TIM2/TIM3 PWM outputs, resets ramp variables, and captures the initial tick time.
void Motors_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&LEFT_TIM,  LEFT_CH);
 8001738:	2100      	movs	r1, #0
 800173a:	481b      	ldr	r0, [pc, #108]	@ (80017a8 <Motors_Init+0x74>)
 800173c:	f003 fcec 	bl	8005118 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&RIGHT_TIM, RIGHT_CH);
 8001740:	2104      	movs	r1, #4
 8001742:	481a      	ldr	r0, [pc, #104]	@ (80017ac <Motors_Init+0x78>)
 8001744:	f003 fce8 	bl	8005118 <HAL_TIM_PWM_Stop>
    s_runL = false;
 8001748:	4b19      	ldr	r3, [pc, #100]	@ (80017b0 <Motors_Init+0x7c>)
 800174a:	2200      	movs	r2, #0
 800174c:	701a      	strb	r2, [r3, #0]
    s_runR = false;
 800174e:	4b19      	ldr	r3, [pc, #100]	@ (80017b4 <Motors_Init+0x80>)
 8001750:	2200      	movs	r2, #0
 8001752:	701a      	strb	r2, [r3, #0]

    s_curL = s_curR = 0.0f;
 8001754:	4b18      	ldr	r3, [pc, #96]	@ (80017b8 <Motors_Init+0x84>)
 8001756:	f04f 0200 	mov.w	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	4b16      	ldr	r3, [pc, #88]	@ (80017b8 <Motors_Init+0x84>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a16      	ldr	r2, [pc, #88]	@ (80017bc <Motors_Init+0x88>)
 8001762:	6013      	str	r3, [r2, #0]
    s_tgtL = s_tgtR = 0.0f;
 8001764:	4b16      	ldr	r3, [pc, #88]	@ (80017c0 <Motors_Init+0x8c>)
 8001766:	f04f 0200 	mov.w	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	4b14      	ldr	r3, [pc, #80]	@ (80017c0 <Motors_Init+0x8c>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a14      	ldr	r2, [pc, #80]	@ (80017c4 <Motors_Init+0x90>)
 8001772:	6013      	str	r3, [r2, #0]
    s_lastTick = HAL_GetTick();
 8001774:	f000 fddc 	bl	8002330 <HAL_GetTick>
 8001778:	4603      	mov	r3, r0
 800177a:	4a13      	ldr	r2, [pc, #76]	@ (80017c8 <Motors_Init+0x94>)
 800177c:	6013      	str	r3, [r2, #0]

    s_dirL = MOTOR_FWD;
 800177e:	4b13      	ldr	r3, [pc, #76]	@ (80017cc <Motors_Init+0x98>)
 8001780:	2200      	movs	r2, #0
 8001782:	701a      	strb	r2, [r3, #0]
    s_dirR = MOTOR_FWD;
 8001784:	4b12      	ldr	r3, [pc, #72]	@ (80017d0 <Motors_Init+0x9c>)
 8001786:	2200      	movs	r2, #0
 8001788:	701a      	strb	r2, [r3, #0]
    motor_set_dir_left(s_dirL);
 800178a:	4b10      	ldr	r3, [pc, #64]	@ (80017cc <Motors_Init+0x98>)
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	4618      	mov	r0, r3
 8001790:	f7ff ff8e 	bl	80016b0 <motor_set_dir_left>
    motor_set_dir_right(s_dirR);
 8001794:	4b0e      	ldr	r3, [pc, #56]	@ (80017d0 <Motors_Init+0x9c>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff ff9e 	bl	80016da <motor_set_dir_right>

    Motors_SetEnable(false);
 800179e:	2000      	movs	r0, #0
 80017a0:	f7ff ffb0 	bl	8001704 <Motors_SetEnable>
}
 80017a4:	bf00      	nop
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	200000e4 	.word	0x200000e4
 80017ac:	20000130 	.word	0x20000130
 80017b0:	20000244 	.word	0x20000244
 80017b4:	20000245 	.word	0x20000245
 80017b8:	20000234 	.word	0x20000234
 80017bc:	20000230 	.word	0x20000230
 80017c0:	2000023c 	.word	0x2000023c
 80017c4:	20000238 	.word	0x20000238
 80017c8:	20000240 	.word	0x20000240
 80017cc:	20000246 	.word	0x20000246
 80017d0:	20000247 	.word	0x20000247

080017d4 <Motors_Speed_inPercent>:

// Updates left/right "speed" in percent (0% => stop, 100% => 25 kHz, -100% => reverse 25kHz) using ramp.
void Motors_Speed_inPercent(float left_pct, float right_pct)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b088      	sub	sp, #32
 80017d8:	af00      	add	r7, sp, #0
 80017da:	ed87 0a01 	vstr	s0, [r7, #4]
 80017de:	edc7 0a00 	vstr	s1, [r7]
    /* Determine requested direction from the sign */
    motor_dir_t reqDirL = (left_pct  < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 80017e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80017e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ee:	bf4c      	ite	mi
 80017f0:	2301      	movmi	r3, #1
 80017f2:	2300      	movpl	r3, #0
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	757b      	strb	r3, [r7, #21]
    motor_dir_t reqDirR = (right_pct < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 80017f8:	edd7 7a00 	vldr	s15, [r7]
 80017fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001804:	bf4c      	ite	mi
 8001806:	2301      	movmi	r3, #1
 8001808:	2300      	movpl	r3, #0
 800180a:	b2db      	uxtb	r3, r3
 800180c:	753b      	strb	r3, [r7, #20]

    /* Absolute magnitude in percent */
    float absL = (left_pct  < 0.0f) ? -left_pct  : left_pct;
 800180e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001812:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800181a:	d504      	bpl.n	8001826 <Motors_Speed_inPercent+0x52>
 800181c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001820:	eef1 7a67 	vneg.f32	s15, s15
 8001824:	e001      	b.n	800182a <Motors_Speed_inPercent+0x56>
 8001826:	edd7 7a01 	vldr	s15, [r7, #4]
 800182a:	edc7 7a07 	vstr	s15, [r7, #28]
    float absR = (right_pct < 0.0f) ? -right_pct : right_pct;
 800182e:	edd7 7a00 	vldr	s15, [r7]
 8001832:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800183a:	d504      	bpl.n	8001846 <Motors_Speed_inPercent+0x72>
 800183c:	edd7 7a00 	vldr	s15, [r7]
 8001840:	eef1 7a67 	vneg.f32	s15, s15
 8001844:	e001      	b.n	800184a <Motors_Speed_inPercent+0x76>
 8001846:	edd7 7a00 	vldr	s15, [r7]
 800184a:	edc7 7a06 	vstr	s15, [r7, #24]

    if (absL > 100.0f) absL = 100.0f;
 800184e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001852:	ed9f 7a92 	vldr	s14, [pc, #584]	@ 8001a9c <Motors_Speed_inPercent+0x2c8>
 8001856:	eef4 7ac7 	vcmpe.f32	s15, s14
 800185a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800185e:	dd01      	ble.n	8001864 <Motors_Speed_inPercent+0x90>
 8001860:	4b8f      	ldr	r3, [pc, #572]	@ (8001aa0 <Motors_Speed_inPercent+0x2cc>)
 8001862:	61fb      	str	r3, [r7, #28]
    if (absR > 100.0f) absR = 100.0f;
 8001864:	edd7 7a06 	vldr	s15, [r7, #24]
 8001868:	ed9f 7a8c 	vldr	s14, [pc, #560]	@ 8001a9c <Motors_Speed_inPercent+0x2c8>
 800186c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001874:	dd01      	ble.n	800187a <Motors_Speed_inPercent+0xa6>
 8001876:	4b8a      	ldr	r3, [pc, #552]	@ (8001aa0 <Motors_Speed_inPercent+0x2cc>)
 8001878:	61bb      	str	r3, [r7, #24]

    bool wantFlipL = (reqDirL != s_dirL);
 800187a:	4b8a      	ldr	r3, [pc, #552]	@ (8001aa4 <Motors_Speed_inPercent+0x2d0>)
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	7d7a      	ldrb	r2, [r7, #21]
 8001880:	429a      	cmp	r2, r3
 8001882:	bf14      	ite	ne
 8001884:	2301      	movne	r3, #1
 8001886:	2300      	moveq	r3, #0
 8001888:	75fb      	strb	r3, [r7, #23]
    bool wantFlipR = (reqDirR != s_dirR);
 800188a:	4b87      	ldr	r3, [pc, #540]	@ (8001aa8 <Motors_Speed_inPercent+0x2d4>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	7d3a      	ldrb	r2, [r7, #20]
 8001890:	429a      	cmp	r2, r3
 8001892:	bf14      	ite	ne
 8001894:	2301      	movne	r3, #1
 8001896:	2300      	moveq	r3, #0
 8001898:	75bb      	strb	r3, [r7, #22]

    /* If currently stopped, apply direction change immediately before ramping up */
    const float ZERO_EPS = 0.0001f;
 800189a:	4b84      	ldr	r3, [pc, #528]	@ (8001aac <Motors_Speed_inPercent+0x2d8>)
 800189c:	613b      	str	r3, [r7, #16]

    if (wantFlipL && (s_curL <= ZERO_EPS)) {
 800189e:	7dfb      	ldrb	r3, [r7, #23]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d013      	beq.n	80018cc <Motors_Speed_inPercent+0xf8>
 80018a4:	4b82      	ldr	r3, [pc, #520]	@ (8001ab0 <Motors_Speed_inPercent+0x2dc>)
 80018a6:	edd3 7a00 	vldr	s15, [r3]
 80018aa:	ed97 7a04 	vldr	s14, [r7, #16]
 80018ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018b6:	db09      	blt.n	80018cc <Motors_Speed_inPercent+0xf8>
        s_dirL = reqDirL;
 80018b8:	4a7a      	ldr	r2, [pc, #488]	@ (8001aa4 <Motors_Speed_inPercent+0x2d0>)
 80018ba:	7d7b      	ldrb	r3, [r7, #21]
 80018bc:	7013      	strb	r3, [r2, #0]
        motor_set_dir_left(s_dirL);
 80018be:	4b79      	ldr	r3, [pc, #484]	@ (8001aa4 <Motors_Speed_inPercent+0x2d0>)
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff fef4 	bl	80016b0 <motor_set_dir_left>
        wantFlipL = false; /* direction is now correct */
 80018c8:	2300      	movs	r3, #0
 80018ca:	75fb      	strb	r3, [r7, #23]
    }

    if (wantFlipR && (s_curR <= ZERO_EPS)) {
 80018cc:	7dbb      	ldrb	r3, [r7, #22]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d013      	beq.n	80018fa <Motors_Speed_inPercent+0x126>
 80018d2:	4b78      	ldr	r3, [pc, #480]	@ (8001ab4 <Motors_Speed_inPercent+0x2e0>)
 80018d4:	edd3 7a00 	vldr	s15, [r3]
 80018d8:	ed97 7a04 	vldr	s14, [r7, #16]
 80018dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e4:	db09      	blt.n	80018fa <Motors_Speed_inPercent+0x126>
        s_dirR = reqDirR;
 80018e6:	4a70      	ldr	r2, [pc, #448]	@ (8001aa8 <Motors_Speed_inPercent+0x2d4>)
 80018e8:	7d3b      	ldrb	r3, [r7, #20]
 80018ea:	7013      	strb	r3, [r2, #0]
        motor_set_dir_right(s_dirR);
 80018ec:	4b6e      	ldr	r3, [pc, #440]	@ (8001aa8 <Motors_Speed_inPercent+0x2d4>)
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7ff fef2 	bl	80016da <motor_set_dir_right>
        wantFlipR = false; /* direction is now correct */
 80018f6:	2300      	movs	r3, #0
 80018f8:	75bb      	strb	r3, [r7, #22]
    }

    /* If moving and direction needs to change, force target to 0 first */
    if (wantFlipL && (s_curL > ZERO_EPS)) absL = 0.0f;
 80018fa:	7dfb      	ldrb	r3, [r7, #23]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d00c      	beq.n	800191a <Motors_Speed_inPercent+0x146>
 8001900:	4b6b      	ldr	r3, [pc, #428]	@ (8001ab0 <Motors_Speed_inPercent+0x2dc>)
 8001902:	edd3 7a00 	vldr	s15, [r3]
 8001906:	ed97 7a04 	vldr	s14, [r7, #16]
 800190a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800190e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001912:	d502      	bpl.n	800191a <Motors_Speed_inPercent+0x146>
 8001914:	f04f 0300 	mov.w	r3, #0
 8001918:	61fb      	str	r3, [r7, #28]
    if (wantFlipR && (s_curR > ZERO_EPS)) absR = 0.0f;
 800191a:	7dbb      	ldrb	r3, [r7, #22]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d00c      	beq.n	800193a <Motors_Speed_inPercent+0x166>
 8001920:	4b64      	ldr	r3, [pc, #400]	@ (8001ab4 <Motors_Speed_inPercent+0x2e0>)
 8001922:	edd3 7a00 	vldr	s15, [r3]
 8001926:	ed97 7a04 	vldr	s14, [r7, #16]
 800192a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800192e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001932:	d502      	bpl.n	800193a <Motors_Speed_inPercent+0x166>
 8001934:	f04f 0300 	mov.w	r3, #0
 8001938:	61bb      	str	r3, [r7, #24]

    s_tgtL = absL;
 800193a:	4a5f      	ldr	r2, [pc, #380]	@ (8001ab8 <Motors_Speed_inPercent+0x2e4>)
 800193c:	69fb      	ldr	r3, [r7, #28]
 800193e:	6013      	str	r3, [r2, #0]
    s_tgtR = absR;
 8001940:	4a5e      	ldr	r2, [pc, #376]	@ (8001abc <Motors_Speed_inPercent+0x2e8>)
 8001942:	69bb      	ldr	r3, [r7, #24]
 8001944:	6013      	str	r3, [r2, #0]

    uint32_t now = HAL_GetTick();
 8001946:	f000 fcf3 	bl	8002330 <HAL_GetTick>
 800194a:	60f8      	str	r0, [r7, #12]
    if ((now - s_lastTick) < g_step_period_ms) {
 800194c:	4b5c      	ldr	r3, [pc, #368]	@ (8001ac0 <Motors_Speed_inPercent+0x2ec>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	68fa      	ldr	r2, [r7, #12]
 8001952:	1ad2      	subs	r2, r2, r3
 8001954:	4b5b      	ldr	r3, [pc, #364]	@ (8001ac4 <Motors_Speed_inPercent+0x2f0>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	429a      	cmp	r2, r3
 800195a:	d21a      	bcs.n	8001992 <Motors_Speed_inPercent+0x1be>
        /* Even if we skip ramp update, outputs are based on current s_cur */
        pwm_set_freq_50pct(&LEFT_TIM,  LEFT_CH,  &s_runL, pct_to_freq_hz(s_curL));
 800195c:	4b54      	ldr	r3, [pc, #336]	@ (8001ab0 <Motors_Speed_inPercent+0x2dc>)
 800195e:	edd3 7a00 	vldr	s15, [r3]
 8001962:	eeb0 0a67 	vmov.f32	s0, s15
 8001966:	f7ff fde1 	bl	800152c <pct_to_freq_hz>
 800196a:	4603      	mov	r3, r0
 800196c:	4a56      	ldr	r2, [pc, #344]	@ (8001ac8 <Motors_Speed_inPercent+0x2f4>)
 800196e:	2100      	movs	r1, #0
 8001970:	4856      	ldr	r0, [pc, #344]	@ (8001acc <Motors_Speed_inPercent+0x2f8>)
 8001972:	f7ff fe21 	bl	80015b8 <pwm_set_freq_50pct>
        pwm_set_freq_50pct(&RIGHT_TIM, RIGHT_CH, &s_runR, pct_to_freq_hz(s_curR));
 8001976:	4b4f      	ldr	r3, [pc, #316]	@ (8001ab4 <Motors_Speed_inPercent+0x2e0>)
 8001978:	edd3 7a00 	vldr	s15, [r3]
 800197c:	eeb0 0a67 	vmov.f32	s0, s15
 8001980:	f7ff fdd4 	bl	800152c <pct_to_freq_hz>
 8001984:	4603      	mov	r3, r0
 8001986:	4a52      	ldr	r2, [pc, #328]	@ (8001ad0 <Motors_Speed_inPercent+0x2fc>)
 8001988:	2104      	movs	r1, #4
 800198a:	4852      	ldr	r0, [pc, #328]	@ (8001ad4 <Motors_Speed_inPercent+0x300>)
 800198c:	f7ff fe14 	bl	80015b8 <pwm_set_freq_50pct>
        return;
 8001990:	e110      	b.n	8001bb4 <Motors_Speed_inPercent+0x3e0>
    }
    s_lastTick = now;
 8001992:	4a4b      	ldr	r2, [pc, #300]	@ (8001ac0 <Motors_Speed_inPercent+0x2ec>)
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	6013      	str	r3, [r2, #0]

    /* Ramp toward target */
    float step = g_step_pct;
 8001998:	4b4f      	ldr	r3, [pc, #316]	@ (8001ad8 <Motors_Speed_inPercent+0x304>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	60bb      	str	r3, [r7, #8]
    if (step <= 0.0f) {
 800199e:	edd7 7a02 	vldr	s15, [r7, #8]
 80019a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019aa:	d808      	bhi.n	80019be <Motors_Speed_inPercent+0x1ea>
        s_curL = s_tgtL;
 80019ac:	4b42      	ldr	r3, [pc, #264]	@ (8001ab8 <Motors_Speed_inPercent+0x2e4>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a3f      	ldr	r2, [pc, #252]	@ (8001ab0 <Motors_Speed_inPercent+0x2dc>)
 80019b2:	6013      	str	r3, [r2, #0]
        s_curR = s_tgtR;
 80019b4:	4b41      	ldr	r3, [pc, #260]	@ (8001abc <Motors_Speed_inPercent+0x2e8>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a3e      	ldr	r2, [pc, #248]	@ (8001ab4 <Motors_Speed_inPercent+0x2e0>)
 80019ba:	6013      	str	r3, [r2, #0]
 80019bc:	e0b2      	b.n	8001b24 <Motors_Speed_inPercent+0x350>
    } else {
        if (s_curL < s_tgtL) { s_curL += step; if (s_curL > s_tgtL) s_curL = s_tgtL; }
 80019be:	4b3c      	ldr	r3, [pc, #240]	@ (8001ab0 <Motors_Speed_inPercent+0x2dc>)
 80019c0:	ed93 7a00 	vldr	s14, [r3]
 80019c4:	4b3c      	ldr	r3, [pc, #240]	@ (8001ab8 <Motors_Speed_inPercent+0x2e4>)
 80019c6:	edd3 7a00 	vldr	s15, [r3]
 80019ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d2:	d519      	bpl.n	8001a08 <Motors_Speed_inPercent+0x234>
 80019d4:	4b36      	ldr	r3, [pc, #216]	@ (8001ab0 <Motors_Speed_inPercent+0x2dc>)
 80019d6:	ed93 7a00 	vldr	s14, [r3]
 80019da:	edd7 7a02 	vldr	s15, [r7, #8]
 80019de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019e2:	4b33      	ldr	r3, [pc, #204]	@ (8001ab0 <Motors_Speed_inPercent+0x2dc>)
 80019e4:	edc3 7a00 	vstr	s15, [r3]
 80019e8:	4b31      	ldr	r3, [pc, #196]	@ (8001ab0 <Motors_Speed_inPercent+0x2dc>)
 80019ea:	ed93 7a00 	vldr	s14, [r3]
 80019ee:	4b32      	ldr	r3, [pc, #200]	@ (8001ab8 <Motors_Speed_inPercent+0x2e4>)
 80019f0:	edd3 7a00 	vldr	s15, [r3]
 80019f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fc:	dd28      	ble.n	8001a50 <Motors_Speed_inPercent+0x27c>
 80019fe:	4b2e      	ldr	r3, [pc, #184]	@ (8001ab8 <Motors_Speed_inPercent+0x2e4>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a2b      	ldr	r2, [pc, #172]	@ (8001ab0 <Motors_Speed_inPercent+0x2dc>)
 8001a04:	6013      	str	r3, [r2, #0]
 8001a06:	e023      	b.n	8001a50 <Motors_Speed_inPercent+0x27c>
        else if (s_curL > s_tgtL) { s_curL -= step; if (s_curL < s_tgtL) s_curL = s_tgtL; }
 8001a08:	4b29      	ldr	r3, [pc, #164]	@ (8001ab0 <Motors_Speed_inPercent+0x2dc>)
 8001a0a:	ed93 7a00 	vldr	s14, [r3]
 8001a0e:	4b2a      	ldr	r3, [pc, #168]	@ (8001ab8 <Motors_Speed_inPercent+0x2e4>)
 8001a10:	edd3 7a00 	vldr	s15, [r3]
 8001a14:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a1c:	dd18      	ble.n	8001a50 <Motors_Speed_inPercent+0x27c>
 8001a1e:	4b24      	ldr	r3, [pc, #144]	@ (8001ab0 <Motors_Speed_inPercent+0x2dc>)
 8001a20:	ed93 7a00 	vldr	s14, [r3]
 8001a24:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a2c:	4b20      	ldr	r3, [pc, #128]	@ (8001ab0 <Motors_Speed_inPercent+0x2dc>)
 8001a2e:	edc3 7a00 	vstr	s15, [r3]
 8001a32:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab0 <Motors_Speed_inPercent+0x2dc>)
 8001a34:	ed93 7a00 	vldr	s14, [r3]
 8001a38:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab8 <Motors_Speed_inPercent+0x2e4>)
 8001a3a:	edd3 7a00 	vldr	s15, [r3]
 8001a3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a46:	d503      	bpl.n	8001a50 <Motors_Speed_inPercent+0x27c>
 8001a48:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab8 <Motors_Speed_inPercent+0x2e4>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a18      	ldr	r2, [pc, #96]	@ (8001ab0 <Motors_Speed_inPercent+0x2dc>)
 8001a4e:	6013      	str	r3, [r2, #0]

        if (s_curR < s_tgtR) { s_curR += step; if (s_curR > s_tgtR) s_curR = s_tgtR; }
 8001a50:	4b18      	ldr	r3, [pc, #96]	@ (8001ab4 <Motors_Speed_inPercent+0x2e0>)
 8001a52:	ed93 7a00 	vldr	s14, [r3]
 8001a56:	4b19      	ldr	r3, [pc, #100]	@ (8001abc <Motors_Speed_inPercent+0x2e8>)
 8001a58:	edd3 7a00 	vldr	s15, [r3]
 8001a5c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a64:	d53a      	bpl.n	8001adc <Motors_Speed_inPercent+0x308>
 8001a66:	4b13      	ldr	r3, [pc, #76]	@ (8001ab4 <Motors_Speed_inPercent+0x2e0>)
 8001a68:	ed93 7a00 	vldr	s14, [r3]
 8001a6c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a74:	4b0f      	ldr	r3, [pc, #60]	@ (8001ab4 <Motors_Speed_inPercent+0x2e0>)
 8001a76:	edc3 7a00 	vstr	s15, [r3]
 8001a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ab4 <Motors_Speed_inPercent+0x2e0>)
 8001a7c:	ed93 7a00 	vldr	s14, [r3]
 8001a80:	4b0e      	ldr	r3, [pc, #56]	@ (8001abc <Motors_Speed_inPercent+0x2e8>)
 8001a82:	edd3 7a00 	vldr	s15, [r3]
 8001a86:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a8e:	dd49      	ble.n	8001b24 <Motors_Speed_inPercent+0x350>
 8001a90:	4b0a      	ldr	r3, [pc, #40]	@ (8001abc <Motors_Speed_inPercent+0x2e8>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a07      	ldr	r2, [pc, #28]	@ (8001ab4 <Motors_Speed_inPercent+0x2e0>)
 8001a96:	6013      	str	r3, [r2, #0]
 8001a98:	e044      	b.n	8001b24 <Motors_Speed_inPercent+0x350>
 8001a9a:	bf00      	nop
 8001a9c:	42c80000 	.word	0x42c80000
 8001aa0:	42c80000 	.word	0x42c80000
 8001aa4:	20000246 	.word	0x20000246
 8001aa8:	20000247 	.word	0x20000247
 8001aac:	38d1b717 	.word	0x38d1b717
 8001ab0:	20000230 	.word	0x20000230
 8001ab4:	20000234 	.word	0x20000234
 8001ab8:	20000238 	.word	0x20000238
 8001abc:	2000023c 	.word	0x2000023c
 8001ac0:	20000240 	.word	0x20000240
 8001ac4:	20000010 	.word	0x20000010
 8001ac8:	20000244 	.word	0x20000244
 8001acc:	200000e4 	.word	0x200000e4
 8001ad0:	20000245 	.word	0x20000245
 8001ad4:	20000130 	.word	0x20000130
 8001ad8:	20000014 	.word	0x20000014
        else if (s_curR > s_tgtR) { s_curR -= step; if (s_curR < s_tgtR) s_curR = s_tgtR; }
 8001adc:	4b37      	ldr	r3, [pc, #220]	@ (8001bbc <Motors_Speed_inPercent+0x3e8>)
 8001ade:	ed93 7a00 	vldr	s14, [r3]
 8001ae2:	4b37      	ldr	r3, [pc, #220]	@ (8001bc0 <Motors_Speed_inPercent+0x3ec>)
 8001ae4:	edd3 7a00 	vldr	s15, [r3]
 8001ae8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001af0:	dd18      	ble.n	8001b24 <Motors_Speed_inPercent+0x350>
 8001af2:	4b32      	ldr	r3, [pc, #200]	@ (8001bbc <Motors_Speed_inPercent+0x3e8>)
 8001af4:	ed93 7a00 	vldr	s14, [r3]
 8001af8:	edd7 7a02 	vldr	s15, [r7, #8]
 8001afc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b00:	4b2e      	ldr	r3, [pc, #184]	@ (8001bbc <Motors_Speed_inPercent+0x3e8>)
 8001b02:	edc3 7a00 	vstr	s15, [r3]
 8001b06:	4b2d      	ldr	r3, [pc, #180]	@ (8001bbc <Motors_Speed_inPercent+0x3e8>)
 8001b08:	ed93 7a00 	vldr	s14, [r3]
 8001b0c:	4b2c      	ldr	r3, [pc, #176]	@ (8001bc0 <Motors_Speed_inPercent+0x3ec>)
 8001b0e:	edd3 7a00 	vldr	s15, [r3]
 8001b12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b1a:	d503      	bpl.n	8001b24 <Motors_Speed_inPercent+0x350>
 8001b1c:	4b28      	ldr	r3, [pc, #160]	@ (8001bc0 <Motors_Speed_inPercent+0x3ec>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a26      	ldr	r2, [pc, #152]	@ (8001bbc <Motors_Speed_inPercent+0x3e8>)
 8001b22:	6013      	str	r3, [r2, #0]
    }

    /* When we have ramped down to zero, apply direction change */
    if ((reqDirL != s_dirL) && (s_curL <= ZERO_EPS)) {
 8001b24:	4b27      	ldr	r3, [pc, #156]	@ (8001bc4 <Motors_Speed_inPercent+0x3f0>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	7d7a      	ldrb	r2, [r7, #21]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d011      	beq.n	8001b52 <Motors_Speed_inPercent+0x37e>
 8001b2e:	4b26      	ldr	r3, [pc, #152]	@ (8001bc8 <Motors_Speed_inPercent+0x3f4>)
 8001b30:	edd3 7a00 	vldr	s15, [r3]
 8001b34:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b38:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b40:	db07      	blt.n	8001b52 <Motors_Speed_inPercent+0x37e>
        s_dirL = reqDirL;
 8001b42:	4a20      	ldr	r2, [pc, #128]	@ (8001bc4 <Motors_Speed_inPercent+0x3f0>)
 8001b44:	7d7b      	ldrb	r3, [r7, #21]
 8001b46:	7013      	strb	r3, [r2, #0]
        motor_set_dir_left(s_dirL);
 8001b48:	4b1e      	ldr	r3, [pc, #120]	@ (8001bc4 <Motors_Speed_inPercent+0x3f0>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff fdaf 	bl	80016b0 <motor_set_dir_left>
    }
    if ((reqDirR != s_dirR) && (s_curR <= ZERO_EPS)) {
 8001b52:	4b1e      	ldr	r3, [pc, #120]	@ (8001bcc <Motors_Speed_inPercent+0x3f8>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	7d3a      	ldrb	r2, [r7, #20]
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	d011      	beq.n	8001b80 <Motors_Speed_inPercent+0x3ac>
 8001b5c:	4b17      	ldr	r3, [pc, #92]	@ (8001bbc <Motors_Speed_inPercent+0x3e8>)
 8001b5e:	edd3 7a00 	vldr	s15, [r3]
 8001b62:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b6e:	db07      	blt.n	8001b80 <Motors_Speed_inPercent+0x3ac>
        s_dirR = reqDirR;
 8001b70:	4a16      	ldr	r2, [pc, #88]	@ (8001bcc <Motors_Speed_inPercent+0x3f8>)
 8001b72:	7d3b      	ldrb	r3, [r7, #20]
 8001b74:	7013      	strb	r3, [r2, #0]
        motor_set_dir_right(s_dirR);
 8001b76:	4b15      	ldr	r3, [pc, #84]	@ (8001bcc <Motors_Speed_inPercent+0x3f8>)
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7ff fdad 	bl	80016da <motor_set_dir_right>
    }

    /* Update PWM outputs */
    pwm_set_freq_50pct(&LEFT_TIM,  LEFT_CH,  &s_runL, pct_to_freq_hz(s_curL));
 8001b80:	4b11      	ldr	r3, [pc, #68]	@ (8001bc8 <Motors_Speed_inPercent+0x3f4>)
 8001b82:	edd3 7a00 	vldr	s15, [r3]
 8001b86:	eeb0 0a67 	vmov.f32	s0, s15
 8001b8a:	f7ff fccf 	bl	800152c <pct_to_freq_hz>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	4a0f      	ldr	r2, [pc, #60]	@ (8001bd0 <Motors_Speed_inPercent+0x3fc>)
 8001b92:	2100      	movs	r1, #0
 8001b94:	480f      	ldr	r0, [pc, #60]	@ (8001bd4 <Motors_Speed_inPercent+0x400>)
 8001b96:	f7ff fd0f 	bl	80015b8 <pwm_set_freq_50pct>
    pwm_set_freq_50pct(&RIGHT_TIM, RIGHT_CH, &s_runR, pct_to_freq_hz(s_curR));
 8001b9a:	4b08      	ldr	r3, [pc, #32]	@ (8001bbc <Motors_Speed_inPercent+0x3e8>)
 8001b9c:	edd3 7a00 	vldr	s15, [r3]
 8001ba0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ba4:	f7ff fcc2 	bl	800152c <pct_to_freq_hz>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	4a0b      	ldr	r2, [pc, #44]	@ (8001bd8 <Motors_Speed_inPercent+0x404>)
 8001bac:	2104      	movs	r1, #4
 8001bae:	480b      	ldr	r0, [pc, #44]	@ (8001bdc <Motors_Speed_inPercent+0x408>)
 8001bb0:	f7ff fd02 	bl	80015b8 <pwm_set_freq_50pct>
}
 8001bb4:	3720      	adds	r7, #32
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	20000234 	.word	0x20000234
 8001bc0:	2000023c 	.word	0x2000023c
 8001bc4:	20000246 	.word	0x20000246
 8001bc8:	20000230 	.word	0x20000230
 8001bcc:	20000247 	.word	0x20000247
 8001bd0:	20000244 	.word	0x20000244
 8001bd4:	200000e4 	.word	0x200000e4
 8001bd8:	20000245 	.word	0x20000245
 8001bdc:	20000130 	.word	0x20000130

08001be0 <clampf>:


// Update motors speed via controls
static inline float clampf(float x, float lo, float hi)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b085      	sub	sp, #20
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	ed87 0a03 	vstr	s0, [r7, #12]
 8001bea:	edc7 0a02 	vstr	s1, [r7, #8]
 8001bee:	ed87 1a01 	vstr	s2, [r7, #4]
    if (x < lo) return lo;
 8001bf2:	ed97 7a03 	vldr	s14, [r7, #12]
 8001bf6:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bfa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c02:	d501      	bpl.n	8001c08 <clampf+0x28>
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	e00b      	b.n	8001c20 <clampf+0x40>
    if (x > hi) return hi;
 8001c08:	ed97 7a03 	vldr	s14, [r7, #12]
 8001c0c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c18:	dd01      	ble.n	8001c1e <clampf+0x3e>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	e000      	b.n	8001c20 <clampf+0x40>
    return x;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
}
 8001c20:	ee07 3a90 	vmov	s15, r3
 8001c24:	eeb0 0a67 	vmov.f32	s0, s15
 8001c28:	3714      	adds	r7, #20
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
	...

08001c34 <Motors_Control>:

void Motors_Control(uint8_t keys_state, float ay, float gyro_y, float d_avg_cm)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b098      	sub	sp, #96	@ 0x60
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001c40:	edc7 0a01 	vstr	s1, [r7, #4]
 8001c44:	ed87 1a00 	vstr	s2, [r7]
 8001c48:	73fb      	strb	r3, [r7, #15]
    static bool ay_home_valid  = false;
    static float ay_home       = 0.0f;
    static float ay_sum        = 0.0f;
    static uint16_t ay_cnt     = 0;

    const uint16_t AY_CALIB_SAMPLES = 50;  /* number of samples to average */
 8001c4a:	2332      	movs	r3, #50	@ 0x32
 8001c4c:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

    bool curr_E = (keys_state & KEY_E) != 0u;
 8001c50:	7bfb      	ldrb	r3, [r7, #15]
 8001c52:	f003 0320 	and.w	r3, r3, #32
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	bf14      	ite	ne
 8001c5a:	2301      	movne	r3, #1
 8001c5c:	2300      	moveq	r3, #0
 8001c5e:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49

    /* Rising edge detection on KEY_E */
    if (curr_E && !prev_E) {
 8001c62:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d02b      	beq.n	8001cc2 <Motors_Control+0x8e>
 8001c6a:	4bae      	ldr	r3, [pc, #696]	@ (8001f24 <Motors_Control+0x2f0>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	f083 0301 	eor.w	r3, r3, #1
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d024      	beq.n	8001cc2 <Motors_Control+0x8e>
        motors_enabled = !motors_enabled;
 8001c78:	4bab      	ldr	r3, [pc, #684]	@ (8001f28 <Motors_Control+0x2f4>)
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	bf14      	ite	ne
 8001c80:	2301      	movne	r3, #1
 8001c82:	2300      	moveq	r3, #0
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	f083 0301 	eor.w	r3, r3, #1
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	f003 0301 	and.w	r3, r3, #1
 8001c90:	b2da      	uxtb	r2, r3
 8001c92:	4ba5      	ldr	r3, [pc, #660]	@ (8001f28 <Motors_Control+0x2f4>)
 8001c94:	701a      	strb	r2, [r3, #0]
        Motors_SetEnable(motors_enabled);
 8001c96:	4ba4      	ldr	r3, [pc, #656]	@ (8001f28 <Motors_Control+0x2f4>)
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7ff fd32 	bl	8001704 <Motors_SetEnable>

        /* Start calibration when motors are enabled */
        if (motors_enabled) {
 8001ca0:	4ba1      	ldr	r3, [pc, #644]	@ (8001f28 <Motors_Control+0x2f4>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d00c      	beq.n	8001cc2 <Motors_Control+0x8e>
            ay_calibrating = true;
 8001ca8:	4ba0      	ldr	r3, [pc, #640]	@ (8001f2c <Motors_Control+0x2f8>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	701a      	strb	r2, [r3, #0]
            ay_home_valid  = false;
 8001cae:	4ba0      	ldr	r3, [pc, #640]	@ (8001f30 <Motors_Control+0x2fc>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	701a      	strb	r2, [r3, #0]
            ay_sum = 0.0f;
 8001cb4:	4b9f      	ldr	r3, [pc, #636]	@ (8001f34 <Motors_Control+0x300>)
 8001cb6:	f04f 0200 	mov.w	r2, #0
 8001cba:	601a      	str	r2, [r3, #0]
            ay_cnt = 0;
 8001cbc:	4b9e      	ldr	r3, [pc, #632]	@ (8001f38 <Motors_Control+0x304>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	801a      	strh	r2, [r3, #0]
        }
    }
    prev_E = curr_E;
 8001cc2:	4a98      	ldr	r2, [pc, #608]	@ (8001f24 <Motors_Control+0x2f0>)
 8001cc4:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8001cc8:	7013      	strb	r3, [r2, #0]

    /* ===== Motors disabled  hard stop ===== */
    if (!motors_enabled) {
 8001cca:	4b97      	ldr	r3, [pc, #604]	@ (8001f28 <Motors_Control+0x2f4>)
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	f083 0301 	eor.w	r3, r3, #1
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d006      	beq.n	8001ce6 <Motors_Control+0xb2>
        Motors_Speed_inPercent(0.0f, 0.0f);
 8001cd8:	eddf 0a98 	vldr	s1, [pc, #608]	@ 8001f3c <Motors_Control+0x308>
 8001cdc:	ed9f 0a97 	vldr	s0, [pc, #604]	@ 8001f3c <Motors_Control+0x308>
 8001ce0:	f7ff fd78 	bl	80017d4 <Motors_Speed_inPercent>
        return;
 8001ce4:	e198      	b.n	8002018 <Motors_Control+0x3e4>
    }

    /* ===== Home calibration in progress ===== */
    if (ay_calibrating) {
 8001ce6:	4b91      	ldr	r3, [pc, #580]	@ (8001f2c <Motors_Control+0x2f8>)
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d030      	beq.n	8001d50 <Motors_Control+0x11c>
        ay_sum += ay;
 8001cee:	4b91      	ldr	r3, [pc, #580]	@ (8001f34 <Motors_Control+0x300>)
 8001cf0:	ed93 7a00 	vldr	s14, [r3]
 8001cf4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001cf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cfc:	4b8d      	ldr	r3, [pc, #564]	@ (8001f34 <Motors_Control+0x300>)
 8001cfe:	edc3 7a00 	vstr	s15, [r3]
        ay_cnt++;
 8001d02:	4b8d      	ldr	r3, [pc, #564]	@ (8001f38 <Motors_Control+0x304>)
 8001d04:	881b      	ldrh	r3, [r3, #0]
 8001d06:	3301      	adds	r3, #1
 8001d08:	b29a      	uxth	r2, r3
 8001d0a:	4b8b      	ldr	r3, [pc, #556]	@ (8001f38 <Motors_Control+0x304>)
 8001d0c:	801a      	strh	r2, [r3, #0]

        if (ay_cnt >= AY_CALIB_SAMPLES) {
 8001d0e:	4b8a      	ldr	r3, [pc, #552]	@ (8001f38 <Motors_Control+0x304>)
 8001d10:	881b      	ldrh	r3, [r3, #0]
 8001d12:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d813      	bhi.n	8001d42 <Motors_Control+0x10e>
            ay_home = ay_sum / (float)ay_cnt;
 8001d1a:	4b86      	ldr	r3, [pc, #536]	@ (8001f34 <Motors_Control+0x300>)
 8001d1c:	edd3 6a00 	vldr	s13, [r3]
 8001d20:	4b85      	ldr	r3, [pc, #532]	@ (8001f38 <Motors_Control+0x304>)
 8001d22:	881b      	ldrh	r3, [r3, #0]
 8001d24:	ee07 3a90 	vmov	s15, r3
 8001d28:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001d2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d30:	4b83      	ldr	r3, [pc, #524]	@ (8001f40 <Motors_Control+0x30c>)
 8001d32:	edc3 7a00 	vstr	s15, [r3]
            ay_home_valid = true;
 8001d36:	4b7e      	ldr	r3, [pc, #504]	@ (8001f30 <Motors_Control+0x2fc>)
 8001d38:	2201      	movs	r2, #1
 8001d3a:	701a      	strb	r2, [r3, #0]
            ay_calibrating = false;
 8001d3c:	4b7b      	ldr	r3, [pc, #492]	@ (8001f2c <Motors_Control+0x2f8>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	701a      	strb	r2, [r3, #0]
        }

        /* Keep motors stopped during calibration */
        Motors_Speed_inPercent(0.0f, 0.0f);
 8001d42:	eddf 0a7e 	vldr	s1, [pc, #504]	@ 8001f3c <Motors_Control+0x308>
 8001d46:	ed9f 0a7d 	vldr	s0, [pc, #500]	@ 8001f3c <Motors_Control+0x308>
 8001d4a:	f7ff fd43 	bl	80017d4 <Motors_Speed_inPercent>
        return;
 8001d4e:	e163      	b.n	8002018 <Motors_Control+0x3e4>
    }

    /* Use ay relative to calibrated home */
    float ay_rel = ay_home_valid ? (ay - ay_home) : ay;
 8001d50:	4b77      	ldr	r3, [pc, #476]	@ (8001f30 <Motors_Control+0x2fc>)
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d007      	beq.n	8001d68 <Motors_Control+0x134>
 8001d58:	4b79      	ldr	r3, [pc, #484]	@ (8001f40 <Motors_Control+0x30c>)
 8001d5a:	edd3 7a00 	vldr	s15, [r3]
 8001d5e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001d62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d66:	e001      	b.n	8001d6c <Motors_Control+0x138>
 8001d68:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d6c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44


    /* ===== 1) User command from keyboard ===== */
    float drive = 0.0f;   // forward / backward
 8001d70:	f04f 0300 	mov.w	r3, #0
 8001d74:	65fb      	str	r3, [r7, #92]	@ 0x5c
    float turn  = 0.0f;   // left / right rotation
 8001d76:	f04f 0300 	mov.w	r3, #0
 8001d7a:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* Obstacle gate */
    const float OBST_STOP_CM = 25.0f;
 8001d7c:	4b71      	ldr	r3, [pc, #452]	@ (8001f44 <Motors_Control+0x310>)
 8001d7e:	643b      	str	r3, [r7, #64]	@ 0x40
    bool obstacle_close = (d_avg_cm > 0.0f) && (d_avg_cm <= OBST_STOP_CM);
 8001d80:	edd7 7a00 	vldr	s15, [r7]
 8001d84:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d8c:	dd0a      	ble.n	8001da4 <Motors_Control+0x170>
 8001d8e:	ed97 7a00 	vldr	s14, [r7]
 8001d92:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001d96:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d9e:	d801      	bhi.n	8001da4 <Motors_Control+0x170>
 8001da0:	2301      	movs	r3, #1
 8001da2:	e000      	b.n	8001da6 <Motors_Control+0x172>
 8001da4:	2300      	movs	r3, #0
 8001da6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8001daa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    if (keys_state & KEY_W) {
 8001db6:	7bfb      	ldrb	r3, [r7, #15]
 8001db8:	f003 0301 	and.w	r3, r3, #1
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d00a      	beq.n	8001dd6 <Motors_Control+0x1a2>
        /* Block forward if obstacle is too close */
        drive = obstacle_close ? 0.0f : +1.0f;
 8001dc0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d002      	beq.n	8001dce <Motors_Control+0x19a>
 8001dc8:	f04f 0300 	mov.w	r3, #0
 8001dcc:	e001      	b.n	8001dd2 <Motors_Control+0x19e>
 8001dce:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001dd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001dd4:	e006      	b.n	8001de4 <Motors_Control+0x1b0>
    } else if (keys_state & KEY_S) {
 8001dd6:	7bfb      	ldrb	r3, [r7, #15]
 8001dd8:	f003 0304 	and.w	r3, r3, #4
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <Motors_Control+0x1b0>
        drive = -1.0f;  /* reverse always allowed */
 8001de0:	4b59      	ldr	r3, [pc, #356]	@ (8001f48 <Motors_Control+0x314>)
 8001de2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }

    if (keys_state & KEY_A) {
 8001de4:	7bfb      	ldrb	r3, [r7, #15]
 8001de6:	f003 0302 	and.w	r3, r3, #2
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d003      	beq.n	8001df6 <Motors_Control+0x1c2>
        turn = -0.5f;
 8001dee:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 8001df2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001df4:	e007      	b.n	8001e06 <Motors_Control+0x1d2>
    } else if (keys_state & KEY_D) {
 8001df6:	7bfb      	ldrb	r3, [r7, #15]
 8001df8:	f003 0308 	and.w	r3, r3, #8
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d002      	beq.n	8001e06 <Motors_Control+0x1d2>
        turn = +0.5f;
 8001e00:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8001e04:	65bb      	str	r3, [r7, #88]	@ 0x58
    }


    /* ===== Stabilization from tilt (P with shaping + damping hacks) ===== */
    const float AY_DB_DEG     = 0.4f;   /* deadband */
 8001e06:	4b51      	ldr	r3, [pc, #324]	@ (8001f4c <Motors_Control+0x318>)
 8001e08:	63bb      	str	r3, [r7, #56]	@ 0x38
    const float ANGLE_FULL_DEG= 6.0f;   /* angle at which stab reaches STAB_LIMIT */
 8001e0a:	4b51      	ldr	r3, [pc, #324]	@ (8001f50 <Motors_Control+0x31c>)
 8001e0c:	637b      	str	r3, [r7, #52]	@ 0x34
    const float STAB_LIMIT    = 0.35f;  /* start smaller */
 8001e0e:	4b51      	ldr	r3, [pc, #324]	@ (8001f54 <Motors_Control+0x320>)
 8001e10:	633b      	str	r3, [r7, #48]	@ 0x30

    float a = ay_rel;
 8001e12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e14:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Low-pass on angle (reduces noise / chatter) */
    static float a_lp = 0.0f;
    const float A_ALPHA = 0.15f;        /* 0..1 */
 8001e16:	4b50      	ldr	r3, [pc, #320]	@ (8001f58 <Motors_Control+0x324>)
 8001e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    a_lp += A_ALPHA * (a - a_lp);
 8001e1a:	4b50      	ldr	r3, [pc, #320]	@ (8001f5c <Motors_Control+0x328>)
 8001e1c:	edd3 7a00 	vldr	s15, [r3]
 8001e20:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8001e24:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e28:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001e2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e30:	4b4a      	ldr	r3, [pc, #296]	@ (8001f5c <Motors_Control+0x328>)
 8001e32:	edd3 7a00 	vldr	s15, [r3]
 8001e36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e3a:	4b48      	ldr	r3, [pc, #288]	@ (8001f5c <Motors_Control+0x328>)
 8001e3c:	edc3 7a00 	vstr	s15, [r3]
    a = a_lp;
 8001e40:	4b46      	ldr	r3, [pc, #280]	@ (8001f5c <Motors_Control+0x328>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Deadband */
    if (fabsf(a) < AY_DB_DEG) a = 0.0f;
 8001e46:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001e4a:	eef0 7ae7 	vabs.f32	s15, s15
 8001e4e:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001e52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e5a:	dd02      	ble.n	8001e62 <Motors_Control+0x22e>
 8001e5c:	f04f 0300 	mov.w	r3, #0
 8001e60:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Map angle -> stabilization magnitude 0..STAB_LIMIT */
    float mag = fabsf(a);
 8001e62:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001e66:	eef0 7ae7 	vabs.f32	s15, s15
 8001e6a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float stab_mag = 0.0f;
 8001e6e:	f04f 0300 	mov.w	r3, #0
 8001e72:	653b      	str	r3, [r7, #80]	@ 0x50
    if (mag > 0.0f) {
 8001e74:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001e78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e80:	dd1b      	ble.n	8001eba <Motors_Control+0x286>
        float t = mag / ANGLE_FULL_DEG;           /* 0.. */
 8001e82:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8001e86:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001e8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e8e:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
        if (t > 1.0f) t = 1.0f;                   /* clamp */
 8001e92:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8001e96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001e9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ea2:	dd02      	ble.n	8001eaa <Motors_Control+0x276>
 8001ea4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001ea8:	64fb      	str	r3, [r7, #76]	@ 0x4c
        stab_mag = t * STAB_LIMIT;                /* 0..STAB_LIMIT */
 8001eaa:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001eae:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001eb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eb6:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    }

    /* Restore sign (counteract tilt) */
    float stab_target = (a >= 0.0f) ? -stab_mag : +stab_mag;
 8001eba:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001ebe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ec6:	db04      	blt.n	8001ed2 <Motors_Control+0x29e>
 8001ec8:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001ecc:	eef1 7a67 	vneg.f32	s15, s15
 8001ed0:	e001      	b.n	8001ed6 <Motors_Control+0x2a2>
 8001ed2:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001ed6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    /* Slew-rate limit on stab (adds artificial damping) */
    static float stab_cmd = 0.0f;
    const float STAB_SLEW = 0.02f;       /* max change per call (tune) */
 8001eda:	4b21      	ldr	r3, [pc, #132]	@ (8001f60 <Motors_Control+0x32c>)
 8001edc:	623b      	str	r3, [r7, #32]

    if (stab_cmd < stab_target) {
 8001ede:	4b21      	ldr	r3, [pc, #132]	@ (8001f64 <Motors_Control+0x330>)
 8001ee0:	edd3 7a00 	vldr	s15, [r3]
 8001ee4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001ee8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001eec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ef0:	dd3a      	ble.n	8001f68 <Motors_Control+0x334>
        stab_cmd += STAB_SLEW;
 8001ef2:	4b1c      	ldr	r3, [pc, #112]	@ (8001f64 <Motors_Control+0x330>)
 8001ef4:	ed93 7a00 	vldr	s14, [r3]
 8001ef8:	edd7 7a08 	vldr	s15, [r7, #32]
 8001efc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f00:	4b18      	ldr	r3, [pc, #96]	@ (8001f64 <Motors_Control+0x330>)
 8001f02:	edc3 7a00 	vstr	s15, [r3]
        if (stab_cmd > stab_target) stab_cmd = stab_target;
 8001f06:	4b17      	ldr	r3, [pc, #92]	@ (8001f64 <Motors_Control+0x330>)
 8001f08:	edd3 7a00 	vldr	s15, [r3]
 8001f0c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001f10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f18:	d547      	bpl.n	8001faa <Motors_Control+0x376>
 8001f1a:	4a12      	ldr	r2, [pc, #72]	@ (8001f64 <Motors_Control+0x330>)
 8001f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f1e:	6013      	str	r3, [r2, #0]
 8001f20:	e043      	b.n	8001faa <Motors_Control+0x376>
 8001f22:	bf00      	nop
 8001f24:	20000248 	.word	0x20000248
 8001f28:	20000249 	.word	0x20000249
 8001f2c:	2000024a 	.word	0x2000024a
 8001f30:	2000024b 	.word	0x2000024b
 8001f34:	2000024c 	.word	0x2000024c
 8001f38:	20000250 	.word	0x20000250
 8001f3c:	00000000 	.word	0x00000000
 8001f40:	20000254 	.word	0x20000254
 8001f44:	41c80000 	.word	0x41c80000
 8001f48:	bf800000 	.word	0xbf800000
 8001f4c:	3ecccccd 	.word	0x3ecccccd
 8001f50:	40c00000 	.word	0x40c00000
 8001f54:	3eb33333 	.word	0x3eb33333
 8001f58:	3e19999a 	.word	0x3e19999a
 8001f5c:	20000258 	.word	0x20000258
 8001f60:	3ca3d70a 	.word	0x3ca3d70a
 8001f64:	2000025c 	.word	0x2000025c
    } else if (stab_cmd > stab_target) {
 8001f68:	4b2d      	ldr	r3, [pc, #180]	@ (8002020 <Motors_Control+0x3ec>)
 8001f6a:	edd3 7a00 	vldr	s15, [r3]
 8001f6e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001f72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f7a:	d516      	bpl.n	8001faa <Motors_Control+0x376>
        stab_cmd -= STAB_SLEW;
 8001f7c:	4b28      	ldr	r3, [pc, #160]	@ (8002020 <Motors_Control+0x3ec>)
 8001f7e:	ed93 7a00 	vldr	s14, [r3]
 8001f82:	edd7 7a08 	vldr	s15, [r7, #32]
 8001f86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f8a:	4b25      	ldr	r3, [pc, #148]	@ (8002020 <Motors_Control+0x3ec>)
 8001f8c:	edc3 7a00 	vstr	s15, [r3]
        if (stab_cmd < stab_target) stab_cmd = stab_target;
 8001f90:	4b23      	ldr	r3, [pc, #140]	@ (8002020 <Motors_Control+0x3ec>)
 8001f92:	edd3 7a00 	vldr	s15, [r3]
 8001f96:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001f9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fa2:	dd02      	ble.n	8001faa <Motors_Control+0x376>
 8001fa4:	4a1e      	ldr	r2, [pc, #120]	@ (8002020 <Motors_Control+0x3ec>)
 8001fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa8:	6013      	str	r3, [r2, #0]
    }

    float stab = stab_cmd;
 8001faa:	4b1d      	ldr	r3, [pc, #116]	@ (8002020 <Motors_Control+0x3ec>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	61fb      	str	r3, [r7, #28]

    /* ===== Mixing =====
       Motor convention:
         forward: left = -1, right = +1
    */
    float u = drive + stab;
 8001fb0:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001fb4:	edd7 7a07 	vldr	s15, [r7, #28]
 8001fb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fbc:	edc7 7a06 	vstr	s15, [r7, #24]

    float left  = -u - turn;
 8001fc0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001fc4:	eeb1 7a67 	vneg.f32	s14, s15
 8001fc8:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001fcc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fd0:	edc7 7a05 	vstr	s15, [r7, #20]
    float right = +u - turn;
 8001fd4:	ed97 7a06 	vldr	s14, [r7, #24]
 8001fd8:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001fdc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fe0:	edc7 7a04 	vstr	s15, [r7, #16]

    /* Final saturation */
    left  = clampf(left,  -1.0f, +1.0f);
 8001fe4:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8001fe8:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 8001fec:	ed97 0a05 	vldr	s0, [r7, #20]
 8001ff0:	f7ff fdf6 	bl	8001be0 <clampf>
 8001ff4:	ed87 0a05 	vstr	s0, [r7, #20]
    right = clampf(right, -1.0f, +1.0f);
 8001ff8:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8001ffc:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 8002000:	ed97 0a04 	vldr	s0, [r7, #16]
 8002004:	f7ff fdec 	bl	8001be0 <clampf>
 8002008:	ed87 0a04 	vstr	s0, [r7, #16]

    Motors_Speed_inPercent(left, right);
 800200c:	edd7 0a04 	vldr	s1, [r7, #16]
 8002010:	ed97 0a05 	vldr	s0, [r7, #20]
 8002014:	f7ff fbde 	bl	80017d4 <Motors_Speed_inPercent>
}
 8002018:	3760      	adds	r7, #96	@ 0x60
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	2000025c 	.word	0x2000025c

08002024 <delay_us>:

static TIM_HandleTypeDef *u_htim = NULL;

/* mikrosekundov delay  TIM1 mus bea na 1 MHz */
static void delay_us(uint16_t us)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	4603      	mov	r3, r0
 800202c:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(u_htim, 0);
 800202e:	4b0a      	ldr	r3, [pc, #40]	@ (8002058 <delay_us+0x34>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2200      	movs	r2, #0
 8002036:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(u_htim) < us) { }
 8002038:	bf00      	nop
 800203a:	4b07      	ldr	r3, [pc, #28]	@ (8002058 <delay_us+0x34>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002042:	88fb      	ldrh	r3, [r7, #6]
 8002044:	429a      	cmp	r2, r3
 8002046:	d3f8      	bcc.n	800203a <delay_us+0x16>
}
 8002048:	bf00      	nop
 800204a:	bf00      	nop
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	20000260 	.word	0x20000260

0800205c <wait_echo>:

/* akaj na stav ECHO s timeoutom (s)
   return 1 = timeout, 0 = OK
*/
static int wait_echo(GPIO_PinState state, uint32_t timeout_us)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	4603      	mov	r3, r0
 8002064:	6039      	str	r1, [r7, #0]
 8002066:	71fb      	strb	r3, [r7, #7]
    __HAL_TIM_SET_COUNTER(u_htim, 0);
 8002068:	4b0f      	ldr	r3, [pc, #60]	@ (80020a8 <wait_echo+0x4c>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	2200      	movs	r2, #0
 8002070:	625a      	str	r2, [r3, #36]	@ 0x24
    while (HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN) != state)
 8002072:	e008      	b.n	8002086 <wait_echo+0x2a>
    {
        if (__HAL_TIM_GET_COUNTER(u_htim) >= timeout_us)
 8002074:	4b0c      	ldr	r3, [pc, #48]	@ (80020a8 <wait_echo+0x4c>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800207c:	683a      	ldr	r2, [r7, #0]
 800207e:	429a      	cmp	r2, r3
 8002080:	d801      	bhi.n	8002086 <wait_echo+0x2a>
            return 1;
 8002082:	2301      	movs	r3, #1
 8002084:	e00b      	b.n	800209e <wait_echo+0x42>
    while (HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN) != state)
 8002086:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800208a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800208e:	f000 fc7f 	bl	8002990 <HAL_GPIO_ReadPin>
 8002092:	4603      	mov	r3, r0
 8002094:	461a      	mov	r2, r3
 8002096:	79fb      	ldrb	r3, [r7, #7]
 8002098:	4293      	cmp	r3, r2
 800209a:	d1eb      	bne.n	8002074 <wait_echo+0x18>
    }
    return 0;
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	20000260 	.word	0x20000260

080020ac <Ultrasonic_Init>:

void Ultrasonic_Init(TIM_HandleTypeDef *htim)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
    u_htim = htim;
 80020b4:	4a09      	ldr	r2, [pc, #36]	@ (80020dc <Ultrasonic_Init+0x30>)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6013      	str	r3, [r2, #0]

    HAL_TIM_Base_Start(u_htim);
 80020ba:	4b08      	ldr	r3, [pc, #32]	@ (80020dc <Ultrasonic_Init+0x30>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4618      	mov	r0, r3
 80020c0:	f002 fe88 	bl	8004dd4 <HAL_TIM_Base_Start>

    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 80020c4:	2200      	movs	r2, #0
 80020c6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80020ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020ce:	f000 fc77 	bl	80029c0 <HAL_GPIO_WritePin>
}
 80020d2:	bf00      	nop
 80020d4:	3708      	adds	r7, #8
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	20000260 	.word	0x20000260

080020e0 <Ultrasonic_ReadDistanceCM>:

/*  Zachovan funkcia  len opraven vstup na CM
   vrti centimetre, -1 pri chybe
*/
float Ultrasonic_ReadDistanceCM(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
    uint32_t t_us;

    /* TRIG impulz 10 s */
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 80020e6:	2200      	movs	r2, #0
 80020e8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80020ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020f0:	f000 fc66 	bl	80029c0 <HAL_GPIO_WritePin>
    delay_us(2);
 80020f4:	2002      	movs	r0, #2
 80020f6:	f7ff ff95 	bl	8002024 <delay_us>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 80020fa:	2201      	movs	r2, #1
 80020fc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002100:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002104:	f000 fc5c 	bl	80029c0 <HAL_GPIO_WritePin>
    delay_us(10);
 8002108:	200a      	movs	r0, #10
 800210a:	f7ff ff8b 	bl	8002024 <delay_us>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 800210e:	2200      	movs	r2, #0
 8002110:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002114:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002118:	f000 fc52 	bl	80029c0 <HAL_GPIO_WritePin>

    /* akaj na ECHO HIGH (max 30 ms) */
    if (wait_echo(GPIO_PIN_SET, 30000))
 800211c:	f247 5130 	movw	r1, #30000	@ 0x7530
 8002120:	2001      	movs	r0, #1
 8002122:	f7ff ff9b 	bl	800205c <wait_echo>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d002      	beq.n	8002132 <Ultrasonic_ReadDistanceCM+0x52>
        return -1.0f;
 800212c:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8002130:	e01d      	b.n	800216e <Ultrasonic_ReadDistanceCM+0x8e>

    /* meraj dku HIGH impulzu */
    __HAL_TIM_SET_COUNTER(u_htim, 0);
 8002132:	4b11      	ldr	r3, [pc, #68]	@ (8002178 <Ultrasonic_ReadDistanceCM+0x98>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2200      	movs	r2, #0
 800213a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* akaj na ECHO LOW (max 30 ms) */
    if (wait_echo(GPIO_PIN_RESET, 30000))
 800213c:	f247 5130 	movw	r1, #30000	@ 0x7530
 8002140:	2000      	movs	r0, #0
 8002142:	f7ff ff8b 	bl	800205c <wait_echo>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d002      	beq.n	8002152 <Ultrasonic_ReadDistanceCM+0x72>
        return -1.0f;
 800214c:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8002150:	e00d      	b.n	800216e <Ultrasonic_ReadDistanceCM+0x8e>

    t_us = __HAL_TIM_GET_COUNTER(u_htim);
 8002152:	4b09      	ldr	r3, [pc, #36]	@ (8002178 <Ultrasonic_ReadDistanceCM+0x98>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800215a:	607b      	str	r3, [r7, #4]

    return (float)t_us / 5.83f;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	ee07 3a90 	vmov	s15, r3
 8002162:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002166:	eddf 6a05 	vldr	s13, [pc, #20]	@ 800217c <Ultrasonic_ReadDistanceCM+0x9c>
 800216a:	eec7 7a26 	vdiv.f32	s15, s14, s13
}
 800216e:	eeb0 0a67 	vmov.f32	s0, s15
 8002172:	3708      	adds	r7, #8
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	20000260 	.word	0x20000260
 800217c:	40ba8f5c 	.word	0x40ba8f5c

08002180 <Ultrasonic_ReadDistanceAvg>:

/*  NOV funkcia navye: priemer z N meran (v cm) */
float Ultrasonic_ReadDistanceAvg(uint8_t samples)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b086      	sub	sp, #24
 8002184:	af00      	add	r7, sp, #0
 8002186:	4603      	mov	r3, r0
 8002188:	71fb      	strb	r3, [r7, #7]
    if (samples == 0) return -1.0f;
 800218a:	79fb      	ldrb	r3, [r7, #7]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d102      	bne.n	8002196 <Ultrasonic_ReadDistanceAvg+0x16>
 8002190:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8002194:	e041      	b.n	800221a <Ultrasonic_ReadDistanceAvg+0x9a>

    float sum = 0.0f;
 8002196:	f04f 0300 	mov.w	r3, #0
 800219a:	617b      	str	r3, [r7, #20]
    uint8_t valid = 0;
 800219c:	2300      	movs	r3, #0
 800219e:	74fb      	strb	r3, [r7, #19]

    for (uint8_t i = 0; i < samples; i++)
 80021a0:	2300      	movs	r3, #0
 80021a2:	74bb      	strb	r3, [r7, #18]
 80021a4:	e026      	b.n	80021f4 <Ultrasonic_ReadDistanceAvg+0x74>
    {
        float d_cm = Ultrasonic_ReadDistanceCM();  // u vracia cm
 80021a6:	f7ff ff9b 	bl	80020e0 <Ultrasonic_ReadDistanceCM>
 80021aa:	ed87 0a03 	vstr	s0, [r7, #12]

        /* oetrenie bludov: povolme rozumn rozsah HC-SR04 */
        if (d_cm >= 2.0f && d_cm <= 400.0f)
 80021ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80021b2:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80021b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021be:	db13      	blt.n	80021e8 <Ultrasonic_ReadDistanceAvg+0x68>
 80021c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80021c4:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002224 <Ultrasonic_ReadDistanceAvg+0xa4>
 80021c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021d0:	d80a      	bhi.n	80021e8 <Ultrasonic_ReadDistanceAvg+0x68>
        {
            sum += d_cm;
 80021d2:	ed97 7a05 	vldr	s14, [r7, #20]
 80021d6:	edd7 7a03 	vldr	s15, [r7, #12]
 80021da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021de:	edc7 7a05 	vstr	s15, [r7, #20]
            valid++;
 80021e2:	7cfb      	ldrb	r3, [r7, #19]
 80021e4:	3301      	adds	r3, #1
 80021e6:	74fb      	strb	r3, [r7, #19]
        }

        HAL_Delay(10); // krtka pauza medzi meraniami
 80021e8:	200a      	movs	r0, #10
 80021ea:	f000 f8ad 	bl	8002348 <HAL_Delay>
    for (uint8_t i = 0; i < samples; i++)
 80021ee:	7cbb      	ldrb	r3, [r7, #18]
 80021f0:	3301      	adds	r3, #1
 80021f2:	74bb      	strb	r3, [r7, #18]
 80021f4:	7cba      	ldrb	r2, [r7, #18]
 80021f6:	79fb      	ldrb	r3, [r7, #7]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d3d4      	bcc.n	80021a6 <Ultrasonic_ReadDistanceAvg+0x26>
    }

    if (valid == 0) return -1.0f;
 80021fc:	7cfb      	ldrb	r3, [r7, #19]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d102      	bne.n	8002208 <Ultrasonic_ReadDistanceAvg+0x88>
 8002202:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8002206:	e008      	b.n	800221a <Ultrasonic_ReadDistanceAvg+0x9a>
    return sum / (float)valid;
 8002208:	7cfb      	ldrb	r3, [r7, #19]
 800220a:	ee07 3a90 	vmov	s15, r3
 800220e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002212:	edd7 6a05 	vldr	s13, [r7, #20]
 8002216:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 800221a:	eeb0 0a67 	vmov.f32	s0, s15
 800221e:	3718      	adds	r7, #24
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	43c80000 	.word	0x43c80000

08002228 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002228:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002260 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800222c:	f7fe fabc 	bl	80007a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002230:	480c      	ldr	r0, [pc, #48]	@ (8002264 <LoopForever+0x6>)
  ldr r1, =_edata
 8002232:	490d      	ldr	r1, [pc, #52]	@ (8002268 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002234:	4a0d      	ldr	r2, [pc, #52]	@ (800226c <LoopForever+0xe>)
  movs r3, #0
 8002236:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002238:	e002      	b.n	8002240 <LoopCopyDataInit>

0800223a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800223a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800223c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800223e:	3304      	adds	r3, #4

08002240 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002240:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002242:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002244:	d3f9      	bcc.n	800223a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002246:	4a0a      	ldr	r2, [pc, #40]	@ (8002270 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002248:	4c0a      	ldr	r4, [pc, #40]	@ (8002274 <LoopForever+0x16>)
  movs r3, #0
 800224a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800224c:	e001      	b.n	8002252 <LoopFillZerobss>

0800224e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800224e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002250:	3204      	adds	r2, #4

08002252 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002252:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002254:	d3fb      	bcc.n	800224e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002256:	f005 fbcb 	bl	80079f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800225a:	f7fe f973 	bl	8000544 <main>

0800225e <LoopForever>:

LoopForever:
    b LoopForever
 800225e:	e7fe      	b.n	800225e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002260:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8002264:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002268:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 800226c:	08007aac 	.word	0x08007aac
  ldr r2, =_sbss
 8002270:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8002274:	20000268 	.word	0x20000268

08002278 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002278:	e7fe      	b.n	8002278 <ADC1_2_IRQHandler>
	...

0800227c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002280:	4b08      	ldr	r3, [pc, #32]	@ (80022a4 <HAL_Init+0x28>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a07      	ldr	r2, [pc, #28]	@ (80022a4 <HAL_Init+0x28>)
 8002286:	f043 0310 	orr.w	r3, r3, #16
 800228a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800228c:	2003      	movs	r0, #3
 800228e:	f000 f94f 	bl	8002530 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002292:	200f      	movs	r0, #15
 8002294:	f000 f808 	bl	80022a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002298:	f7fe fa1e 	bl	80006d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800229c:	2300      	movs	r3, #0
}
 800229e:	4618      	mov	r0, r3
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	40022000 	.word	0x40022000

080022a8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022b0:	4b12      	ldr	r3, [pc, #72]	@ (80022fc <HAL_InitTick+0x54>)
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	4b12      	ldr	r3, [pc, #72]	@ (8002300 <HAL_InitTick+0x58>)
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	4619      	mov	r1, r3
 80022ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022be:	fbb3 f3f1 	udiv	r3, r3, r1
 80022c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022c6:	4618      	mov	r0, r3
 80022c8:	f000 f967 	bl	800259a <HAL_SYSTICK_Config>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e00e      	b.n	80022f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2b0f      	cmp	r3, #15
 80022da:	d80a      	bhi.n	80022f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022dc:	2200      	movs	r2, #0
 80022de:	6879      	ldr	r1, [r7, #4]
 80022e0:	f04f 30ff 	mov.w	r0, #4294967295
 80022e4:	f000 f92f 	bl	8002546 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022e8:	4a06      	ldr	r2, [pc, #24]	@ (8002304 <HAL_InitTick+0x5c>)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80022ee:	2300      	movs	r3, #0
 80022f0:	e000      	b.n	80022f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3708      	adds	r7, #8
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	20000000 	.word	0x20000000
 8002300:	2000001c 	.word	0x2000001c
 8002304:	20000018 	.word	0x20000018

08002308 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800230c:	4b06      	ldr	r3, [pc, #24]	@ (8002328 <HAL_IncTick+0x20>)
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	461a      	mov	r2, r3
 8002312:	4b06      	ldr	r3, [pc, #24]	@ (800232c <HAL_IncTick+0x24>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4413      	add	r3, r2
 8002318:	4a04      	ldr	r2, [pc, #16]	@ (800232c <HAL_IncTick+0x24>)
 800231a:	6013      	str	r3, [r2, #0]
}
 800231c:	bf00      	nop
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	2000001c 	.word	0x2000001c
 800232c:	20000264 	.word	0x20000264

08002330 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  return uwTick;  
 8002334:	4b03      	ldr	r3, [pc, #12]	@ (8002344 <HAL_GetTick+0x14>)
 8002336:	681b      	ldr	r3, [r3, #0]
}
 8002338:	4618      	mov	r0, r3
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	20000264 	.word	0x20000264

08002348 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002350:	f7ff ffee 	bl	8002330 <HAL_GetTick>
 8002354:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002360:	d005      	beq.n	800236e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002362:	4b0a      	ldr	r3, [pc, #40]	@ (800238c <HAL_Delay+0x44>)
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	461a      	mov	r2, r3
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	4413      	add	r3, r2
 800236c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800236e:	bf00      	nop
 8002370:	f7ff ffde 	bl	8002330 <HAL_GetTick>
 8002374:	4602      	mov	r2, r0
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	68fa      	ldr	r2, [r7, #12]
 800237c:	429a      	cmp	r2, r3
 800237e:	d8f7      	bhi.n	8002370 <HAL_Delay+0x28>
  {
  }
}
 8002380:	bf00      	nop
 8002382:	bf00      	nop
 8002384:	3710      	adds	r7, #16
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	2000001c 	.word	0x2000001c

08002390 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002390:	b480      	push	{r7}
 8002392:	b085      	sub	sp, #20
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f003 0307 	and.w	r3, r3, #7
 800239e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023a0:	4b0c      	ldr	r3, [pc, #48]	@ (80023d4 <__NVIC_SetPriorityGrouping+0x44>)
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023a6:	68ba      	ldr	r2, [r7, #8]
 80023a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023ac:	4013      	ands	r3, r2
 80023ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023c2:	4a04      	ldr	r2, [pc, #16]	@ (80023d4 <__NVIC_SetPriorityGrouping+0x44>)
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	60d3      	str	r3, [r2, #12]
}
 80023c8:	bf00      	nop
 80023ca:	3714      	adds	r7, #20
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr
 80023d4:	e000ed00 	.word	0xe000ed00

080023d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023dc:	4b04      	ldr	r3, [pc, #16]	@ (80023f0 <__NVIC_GetPriorityGrouping+0x18>)
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	0a1b      	lsrs	r3, r3, #8
 80023e2:	f003 0307 	and.w	r3, r3, #7
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr
 80023f0:	e000ed00 	.word	0xe000ed00

080023f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002402:	2b00      	cmp	r3, #0
 8002404:	db0b      	blt.n	800241e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002406:	79fb      	ldrb	r3, [r7, #7]
 8002408:	f003 021f 	and.w	r2, r3, #31
 800240c:	4907      	ldr	r1, [pc, #28]	@ (800242c <__NVIC_EnableIRQ+0x38>)
 800240e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002412:	095b      	lsrs	r3, r3, #5
 8002414:	2001      	movs	r0, #1
 8002416:	fa00 f202 	lsl.w	r2, r0, r2
 800241a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800241e:	bf00      	nop
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	e000e100 	.word	0xe000e100

08002430 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	4603      	mov	r3, r0
 8002438:	6039      	str	r1, [r7, #0]
 800243a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800243c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002440:	2b00      	cmp	r3, #0
 8002442:	db0a      	blt.n	800245a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	b2da      	uxtb	r2, r3
 8002448:	490c      	ldr	r1, [pc, #48]	@ (800247c <__NVIC_SetPriority+0x4c>)
 800244a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800244e:	0112      	lsls	r2, r2, #4
 8002450:	b2d2      	uxtb	r2, r2
 8002452:	440b      	add	r3, r1
 8002454:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002458:	e00a      	b.n	8002470 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	b2da      	uxtb	r2, r3
 800245e:	4908      	ldr	r1, [pc, #32]	@ (8002480 <__NVIC_SetPriority+0x50>)
 8002460:	79fb      	ldrb	r3, [r7, #7]
 8002462:	f003 030f 	and.w	r3, r3, #15
 8002466:	3b04      	subs	r3, #4
 8002468:	0112      	lsls	r2, r2, #4
 800246a:	b2d2      	uxtb	r2, r2
 800246c:	440b      	add	r3, r1
 800246e:	761a      	strb	r2, [r3, #24]
}
 8002470:	bf00      	nop
 8002472:	370c      	adds	r7, #12
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr
 800247c:	e000e100 	.word	0xe000e100
 8002480:	e000ed00 	.word	0xe000ed00

08002484 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002484:	b480      	push	{r7}
 8002486:	b089      	sub	sp, #36	@ 0x24
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	f003 0307 	and.w	r3, r3, #7
 8002496:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	f1c3 0307 	rsb	r3, r3, #7
 800249e:	2b04      	cmp	r3, #4
 80024a0:	bf28      	it	cs
 80024a2:	2304      	movcs	r3, #4
 80024a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	3304      	adds	r3, #4
 80024aa:	2b06      	cmp	r3, #6
 80024ac:	d902      	bls.n	80024b4 <NVIC_EncodePriority+0x30>
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	3b03      	subs	r3, #3
 80024b2:	e000      	b.n	80024b6 <NVIC_EncodePriority+0x32>
 80024b4:	2300      	movs	r3, #0
 80024b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024b8:	f04f 32ff 	mov.w	r2, #4294967295
 80024bc:	69bb      	ldr	r3, [r7, #24]
 80024be:	fa02 f303 	lsl.w	r3, r2, r3
 80024c2:	43da      	mvns	r2, r3
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	401a      	ands	r2, r3
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024cc:	f04f 31ff 	mov.w	r1, #4294967295
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	fa01 f303 	lsl.w	r3, r1, r3
 80024d6:	43d9      	mvns	r1, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024dc:	4313      	orrs	r3, r2
         );
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3724      	adds	r7, #36	@ 0x24
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
	...

080024ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	3b01      	subs	r3, #1
 80024f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024fc:	d301      	bcc.n	8002502 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024fe:	2301      	movs	r3, #1
 8002500:	e00f      	b.n	8002522 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002502:	4a0a      	ldr	r2, [pc, #40]	@ (800252c <SysTick_Config+0x40>)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	3b01      	subs	r3, #1
 8002508:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800250a:	210f      	movs	r1, #15
 800250c:	f04f 30ff 	mov.w	r0, #4294967295
 8002510:	f7ff ff8e 	bl	8002430 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002514:	4b05      	ldr	r3, [pc, #20]	@ (800252c <SysTick_Config+0x40>)
 8002516:	2200      	movs	r2, #0
 8002518:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800251a:	4b04      	ldr	r3, [pc, #16]	@ (800252c <SysTick_Config+0x40>)
 800251c:	2207      	movs	r2, #7
 800251e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3708      	adds	r7, #8
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	e000e010 	.word	0xe000e010

08002530 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	f7ff ff29 	bl	8002390 <__NVIC_SetPriorityGrouping>
}
 800253e:	bf00      	nop
 8002540:	3708      	adds	r7, #8
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}

08002546 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002546:	b580      	push	{r7, lr}
 8002548:	b086      	sub	sp, #24
 800254a:	af00      	add	r7, sp, #0
 800254c:	4603      	mov	r3, r0
 800254e:	60b9      	str	r1, [r7, #8]
 8002550:	607a      	str	r2, [r7, #4]
 8002552:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002554:	2300      	movs	r3, #0
 8002556:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002558:	f7ff ff3e 	bl	80023d8 <__NVIC_GetPriorityGrouping>
 800255c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	68b9      	ldr	r1, [r7, #8]
 8002562:	6978      	ldr	r0, [r7, #20]
 8002564:	f7ff ff8e 	bl	8002484 <NVIC_EncodePriority>
 8002568:	4602      	mov	r2, r0
 800256a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800256e:	4611      	mov	r1, r2
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff ff5d 	bl	8002430 <__NVIC_SetPriority>
}
 8002576:	bf00      	nop
 8002578:	3718      	adds	r7, #24
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}

0800257e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800257e:	b580      	push	{r7, lr}
 8002580:	b082      	sub	sp, #8
 8002582:	af00      	add	r7, sp, #0
 8002584:	4603      	mov	r3, r0
 8002586:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff ff31 	bl	80023f4 <__NVIC_EnableIRQ>
}
 8002592:	bf00      	nop
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800259a:	b580      	push	{r7, lr}
 800259c:	b082      	sub	sp, #8
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f7ff ffa2 	bl	80024ec <SysTick_Config>
 80025a8:	4603      	mov	r3, r0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3708      	adds	r7, #8
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}

080025b2 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025b2:	b480      	push	{r7}
 80025b4:	b083      	sub	sp, #12
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d101      	bne.n	80025c4 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e02e      	b.n	8002622 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d008      	beq.n	80025e0 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2204      	movs	r2, #4
 80025d2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e020      	b.n	8002622 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f022 020e 	bic.w	r2, r2, #14
 80025ee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f022 0201 	bic.w	r2, r2, #1
 80025fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002608:	2101      	movs	r1, #1
 800260a:	fa01 f202 	lsl.w	r2, r1, r2
 800260e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2200      	movs	r2, #0
 800261c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002620:	2300      	movs	r3, #0
}
 8002622:	4618      	mov	r0, r3
 8002624:	370c      	adds	r7, #12
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr

0800262e <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800262e:	b580      	push	{r7, lr}
 8002630:	b084      	sub	sp, #16
 8002632:	af00      	add	r7, sp, #0
 8002634:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002636:	2300      	movs	r3, #0
 8002638:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002640:	2b02      	cmp	r3, #2
 8002642:	d005      	beq.n	8002650 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2204      	movs	r2, #4
 8002648:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	73fb      	strb	r3, [r7, #15]
 800264e:	e027      	b.n	80026a0 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f022 020e 	bic.w	r2, r2, #14
 800265e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f022 0201 	bic.w	r2, r2, #1
 800266e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002678:	2101      	movs	r1, #1
 800267a:	fa01 f202 	lsl.w	r2, r1, r2
 800267e:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002694:	2b00      	cmp	r3, #0
 8002696:	d003      	beq.n	80026a0 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	4798      	blx	r3
    }
  }
  return status;
 80026a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3710      	adds	r7, #16
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
	...

080026ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b087      	sub	sp, #28
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026b6:	2300      	movs	r3, #0
 80026b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026ba:	e14e      	b.n	800295a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	2101      	movs	r1, #1
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	fa01 f303 	lsl.w	r3, r1, r3
 80026c8:	4013      	ands	r3, r2
 80026ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	f000 8140 	beq.w	8002954 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f003 0303 	and.w	r3, r3, #3
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d005      	beq.n	80026ec <HAL_GPIO_Init+0x40>
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f003 0303 	and.w	r3, r3, #3
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d130      	bne.n	800274e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	005b      	lsls	r3, r3, #1
 80026f6:	2203      	movs	r2, #3
 80026f8:	fa02 f303 	lsl.w	r3, r2, r3
 80026fc:	43db      	mvns	r3, r3
 80026fe:	693a      	ldr	r2, [r7, #16]
 8002700:	4013      	ands	r3, r2
 8002702:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	68da      	ldr	r2, [r3, #12]
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	4313      	orrs	r3, r2
 8002714:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002722:	2201      	movs	r2, #1
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	fa02 f303 	lsl.w	r3, r2, r3
 800272a:	43db      	mvns	r3, r3
 800272c:	693a      	ldr	r2, [r7, #16]
 800272e:	4013      	ands	r3, r2
 8002730:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	091b      	lsrs	r3, r3, #4
 8002738:	f003 0201 	and.w	r2, r3, #1
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	fa02 f303 	lsl.w	r3, r2, r3
 8002742:	693a      	ldr	r2, [r7, #16]
 8002744:	4313      	orrs	r3, r2
 8002746:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	693a      	ldr	r2, [r7, #16]
 800274c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f003 0303 	and.w	r3, r3, #3
 8002756:	2b03      	cmp	r3, #3
 8002758:	d017      	beq.n	800278a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	2203      	movs	r2, #3
 8002766:	fa02 f303 	lsl.w	r3, r2, r3
 800276a:	43db      	mvns	r3, r3
 800276c:	693a      	ldr	r2, [r7, #16]
 800276e:	4013      	ands	r3, r2
 8002770:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	689a      	ldr	r2, [r3, #8]
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	fa02 f303 	lsl.w	r3, r2, r3
 800277e:	693a      	ldr	r2, [r7, #16]
 8002780:	4313      	orrs	r3, r2
 8002782:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	693a      	ldr	r2, [r7, #16]
 8002788:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f003 0303 	and.w	r3, r3, #3
 8002792:	2b02      	cmp	r3, #2
 8002794:	d123      	bne.n	80027de <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	08da      	lsrs	r2, r3, #3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	3208      	adds	r2, #8
 800279e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	f003 0307 	and.w	r3, r3, #7
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	220f      	movs	r2, #15
 80027ae:	fa02 f303 	lsl.w	r3, r2, r3
 80027b2:	43db      	mvns	r3, r3
 80027b4:	693a      	ldr	r2, [r7, #16]
 80027b6:	4013      	ands	r3, r2
 80027b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	691a      	ldr	r2, [r3, #16]
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	f003 0307 	and.w	r3, r3, #7
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ca:	693a      	ldr	r2, [r7, #16]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	08da      	lsrs	r2, r3, #3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	3208      	adds	r2, #8
 80027d8:	6939      	ldr	r1, [r7, #16]
 80027da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	2203      	movs	r2, #3
 80027ea:	fa02 f303 	lsl.w	r3, r2, r3
 80027ee:	43db      	mvns	r3, r3
 80027f0:	693a      	ldr	r2, [r7, #16]
 80027f2:	4013      	ands	r3, r2
 80027f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	f003 0203 	and.w	r2, r3, #3
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	005b      	lsls	r3, r3, #1
 8002802:	fa02 f303 	lsl.w	r3, r2, r3
 8002806:	693a      	ldr	r2, [r7, #16]
 8002808:	4313      	orrs	r3, r2
 800280a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	693a      	ldr	r2, [r7, #16]
 8002810:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800281a:	2b00      	cmp	r3, #0
 800281c:	f000 809a 	beq.w	8002954 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002820:	4b55      	ldr	r3, [pc, #340]	@ (8002978 <HAL_GPIO_Init+0x2cc>)
 8002822:	699b      	ldr	r3, [r3, #24]
 8002824:	4a54      	ldr	r2, [pc, #336]	@ (8002978 <HAL_GPIO_Init+0x2cc>)
 8002826:	f043 0301 	orr.w	r3, r3, #1
 800282a:	6193      	str	r3, [r2, #24]
 800282c:	4b52      	ldr	r3, [pc, #328]	@ (8002978 <HAL_GPIO_Init+0x2cc>)
 800282e:	699b      	ldr	r3, [r3, #24]
 8002830:	f003 0301 	and.w	r3, r3, #1
 8002834:	60bb      	str	r3, [r7, #8]
 8002836:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002838:	4a50      	ldr	r2, [pc, #320]	@ (800297c <HAL_GPIO_Init+0x2d0>)
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	089b      	lsrs	r3, r3, #2
 800283e:	3302      	adds	r3, #2
 8002840:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002844:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	f003 0303 	and.w	r3, r3, #3
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	220f      	movs	r2, #15
 8002850:	fa02 f303 	lsl.w	r3, r2, r3
 8002854:	43db      	mvns	r3, r3
 8002856:	693a      	ldr	r2, [r7, #16]
 8002858:	4013      	ands	r3, r2
 800285a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002862:	d013      	beq.n	800288c <HAL_GPIO_Init+0x1e0>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	4a46      	ldr	r2, [pc, #280]	@ (8002980 <HAL_GPIO_Init+0x2d4>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d00d      	beq.n	8002888 <HAL_GPIO_Init+0x1dc>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	4a45      	ldr	r2, [pc, #276]	@ (8002984 <HAL_GPIO_Init+0x2d8>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d007      	beq.n	8002884 <HAL_GPIO_Init+0x1d8>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	4a44      	ldr	r2, [pc, #272]	@ (8002988 <HAL_GPIO_Init+0x2dc>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d101      	bne.n	8002880 <HAL_GPIO_Init+0x1d4>
 800287c:	2303      	movs	r3, #3
 800287e:	e006      	b.n	800288e <HAL_GPIO_Init+0x1e2>
 8002880:	2305      	movs	r3, #5
 8002882:	e004      	b.n	800288e <HAL_GPIO_Init+0x1e2>
 8002884:	2302      	movs	r3, #2
 8002886:	e002      	b.n	800288e <HAL_GPIO_Init+0x1e2>
 8002888:	2301      	movs	r3, #1
 800288a:	e000      	b.n	800288e <HAL_GPIO_Init+0x1e2>
 800288c:	2300      	movs	r3, #0
 800288e:	697a      	ldr	r2, [r7, #20]
 8002890:	f002 0203 	and.w	r2, r2, #3
 8002894:	0092      	lsls	r2, r2, #2
 8002896:	4093      	lsls	r3, r2
 8002898:	693a      	ldr	r2, [r7, #16]
 800289a:	4313      	orrs	r3, r2
 800289c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800289e:	4937      	ldr	r1, [pc, #220]	@ (800297c <HAL_GPIO_Init+0x2d0>)
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	089b      	lsrs	r3, r3, #2
 80028a4:	3302      	adds	r3, #2
 80028a6:	693a      	ldr	r2, [r7, #16]
 80028a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028ac:	4b37      	ldr	r3, [pc, #220]	@ (800298c <HAL_GPIO_Init+0x2e0>)
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	43db      	mvns	r3, r3
 80028b6:	693a      	ldr	r2, [r7, #16]
 80028b8:	4013      	ands	r3, r2
 80028ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d003      	beq.n	80028d0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80028c8:	693a      	ldr	r2, [r7, #16]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80028d0:	4a2e      	ldr	r2, [pc, #184]	@ (800298c <HAL_GPIO_Init+0x2e0>)
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028d6:	4b2d      	ldr	r3, [pc, #180]	@ (800298c <HAL_GPIO_Init+0x2e0>)
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	43db      	mvns	r3, r3
 80028e0:	693a      	ldr	r2, [r7, #16]
 80028e2:	4013      	ands	r3, r2
 80028e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d003      	beq.n	80028fa <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	4313      	orrs	r3, r2
 80028f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80028fa:	4a24      	ldr	r2, [pc, #144]	@ (800298c <HAL_GPIO_Init+0x2e0>)
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002900:	4b22      	ldr	r3, [pc, #136]	@ (800298c <HAL_GPIO_Init+0x2e0>)
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	43db      	mvns	r3, r3
 800290a:	693a      	ldr	r2, [r7, #16]
 800290c:	4013      	ands	r3, r2
 800290e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d003      	beq.n	8002924 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 800291c:	693a      	ldr	r2, [r7, #16]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	4313      	orrs	r3, r2
 8002922:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002924:	4a19      	ldr	r2, [pc, #100]	@ (800298c <HAL_GPIO_Init+0x2e0>)
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800292a:	4b18      	ldr	r3, [pc, #96]	@ (800298c <HAL_GPIO_Init+0x2e0>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	43db      	mvns	r3, r3
 8002934:	693a      	ldr	r2, [r7, #16]
 8002936:	4013      	ands	r3, r2
 8002938:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d003      	beq.n	800294e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	4313      	orrs	r3, r2
 800294c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800294e:	4a0f      	ldr	r2, [pc, #60]	@ (800298c <HAL_GPIO_Init+0x2e0>)
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	3301      	adds	r3, #1
 8002958:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	fa22 f303 	lsr.w	r3, r2, r3
 8002964:	2b00      	cmp	r3, #0
 8002966:	f47f aea9 	bne.w	80026bc <HAL_GPIO_Init+0x10>
  }
}
 800296a:	bf00      	nop
 800296c:	bf00      	nop
 800296e:	371c      	adds	r7, #28
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr
 8002978:	40021000 	.word	0x40021000
 800297c:	40010000 	.word	0x40010000
 8002980:	48000400 	.word	0x48000400
 8002984:	48000800 	.word	0x48000800
 8002988:	48000c00 	.word	0x48000c00
 800298c:	40010400 	.word	0x40010400

08002990 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	460b      	mov	r3, r1
 800299a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	691a      	ldr	r2, [r3, #16]
 80029a0:	887b      	ldrh	r3, [r7, #2]
 80029a2:	4013      	ands	r3, r2
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d002      	beq.n	80029ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029a8:	2301      	movs	r3, #1
 80029aa:	73fb      	strb	r3, [r7, #15]
 80029ac:	e001      	b.n	80029b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029ae:	2300      	movs	r3, #0
 80029b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3714      	adds	r7, #20
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr

080029c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	460b      	mov	r3, r1
 80029ca:	807b      	strh	r3, [r7, #2]
 80029cc:	4613      	mov	r3, r2
 80029ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029d0:	787b      	ldrb	r3, [r7, #1]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d003      	beq.n	80029de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80029d6:	887a      	ldrh	r2, [r7, #2]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80029dc:	e002      	b.n	80029e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80029de:	887a      	ldrh	r2, [r7, #2]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80029e4:	bf00      	nop
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d101      	bne.n	8002a02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e08d      	b.n	8002b1e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d106      	bne.n	8002a1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f7fd fd50 	bl	80004bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2224      	movs	r2, #36	@ 0x24
 8002a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f022 0201 	bic.w	r2, r2, #1
 8002a32:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	685a      	ldr	r2, [r3, #4]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002a40:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	689a      	ldr	r2, [r3, #8]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a50:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	68db      	ldr	r3, [r3, #12]
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d107      	bne.n	8002a6a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	689a      	ldr	r2, [r3, #8]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a66:	609a      	str	r2, [r3, #8]
 8002a68:	e006      	b.n	8002a78 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	689a      	ldr	r2, [r3, #8]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002a76:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	d108      	bne.n	8002a92 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	685a      	ldr	r2, [r3, #4]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a8e:	605a      	str	r2, [r3, #4]
 8002a90:	e007      	b.n	8002aa2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	685a      	ldr	r2, [r3, #4]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002aa0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	6812      	ldr	r2, [r2, #0]
 8002aac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002ab0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ab4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	68da      	ldr	r2, [r3, #12]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ac4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	691a      	ldr	r2, [r3, #16]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	695b      	ldr	r3, [r3, #20]
 8002ace:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	430a      	orrs	r2, r1
 8002ade:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	69d9      	ldr	r1, [r3, #28]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6a1a      	ldr	r2, [r3, #32]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	430a      	orrs	r2, r1
 8002aee:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f042 0201 	orr.w	r2, r2, #1
 8002afe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2220      	movs	r2, #32
 8002b0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2200      	movs	r2, #0
 8002b18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
	...

08002b28 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b088      	sub	sp, #32
 8002b2c:	af02      	add	r7, sp, #8
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	4608      	mov	r0, r1
 8002b32:	4611      	mov	r1, r2
 8002b34:	461a      	mov	r2, r3
 8002b36:	4603      	mov	r3, r0
 8002b38:	817b      	strh	r3, [r7, #10]
 8002b3a:	460b      	mov	r3, r1
 8002b3c:	813b      	strh	r3, [r7, #8]
 8002b3e:	4613      	mov	r3, r2
 8002b40:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	2b20      	cmp	r3, #32
 8002b4c:	f040 80f9 	bne.w	8002d42 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b50:	6a3b      	ldr	r3, [r7, #32]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d002      	beq.n	8002b5c <HAL_I2C_Mem_Write+0x34>
 8002b56:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d105      	bne.n	8002b68 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b62:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e0ed      	b.n	8002d44 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d101      	bne.n	8002b76 <HAL_I2C_Mem_Write+0x4e>
 8002b72:	2302      	movs	r3, #2
 8002b74:	e0e6      	b.n	8002d44 <HAL_I2C_Mem_Write+0x21c>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b7e:	f7ff fbd7 	bl	8002330 <HAL_GetTick>
 8002b82:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	9300      	str	r3, [sp, #0]
 8002b88:	2319      	movs	r3, #25
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002b90:	68f8      	ldr	r0, [r7, #12]
 8002b92:	f000 fac3 	bl	800311c <I2C_WaitOnFlagUntilTimeout>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d001      	beq.n	8002ba0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e0d1      	b.n	8002d44 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2221      	movs	r2, #33	@ 0x21
 8002ba4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2240      	movs	r2, #64	@ 0x40
 8002bac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	6a3a      	ldr	r2, [r7, #32]
 8002bba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002bc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002bc8:	88f8      	ldrh	r0, [r7, #6]
 8002bca:	893a      	ldrh	r2, [r7, #8]
 8002bcc:	8979      	ldrh	r1, [r7, #10]
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	9301      	str	r3, [sp, #4]
 8002bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bd4:	9300      	str	r3, [sp, #0]
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	68f8      	ldr	r0, [r7, #12]
 8002bda:	f000 f9d3 	bl	8002f84 <I2C_RequestMemoryWrite>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d005      	beq.n	8002bf0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e0a9      	b.n	8002d44 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	2bff      	cmp	r3, #255	@ 0xff
 8002bf8:	d90e      	bls.n	8002c18 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	22ff      	movs	r2, #255	@ 0xff
 8002bfe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c04:	b2da      	uxtb	r2, r3
 8002c06:	8979      	ldrh	r1, [r7, #10]
 8002c08:	2300      	movs	r3, #0
 8002c0a:	9300      	str	r3, [sp, #0]
 8002c0c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c10:	68f8      	ldr	r0, [r7, #12]
 8002c12:	f000 fc47 	bl	80034a4 <I2C_TransferConfig>
 8002c16:	e00f      	b.n	8002c38 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c1c:	b29a      	uxth	r2, r3
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c26:	b2da      	uxtb	r2, r3
 8002c28:	8979      	ldrh	r1, [r7, #10]
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	9300      	str	r3, [sp, #0]
 8002c2e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c32:	68f8      	ldr	r0, [r7, #12]
 8002c34:	f000 fc36 	bl	80034a4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c38:	697a      	ldr	r2, [r7, #20]
 8002c3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	f000 fac6 	bl	80031ce <I2C_WaitOnTXISFlagUntilTimeout>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d001      	beq.n	8002c4c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e07b      	b.n	8002d44 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c50:	781a      	ldrb	r2, [r3, #0]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c5c:	1c5a      	adds	r2, r3, #1
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	3b01      	subs	r3, #1
 8002c6a:	b29a      	uxth	r2, r3
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c74:	3b01      	subs	r3, #1
 8002c76:	b29a      	uxth	r2, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d034      	beq.n	8002cf0 <HAL_I2C_Mem_Write+0x1c8>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d130      	bne.n	8002cf0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	9300      	str	r3, [sp, #0]
 8002c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c94:	2200      	movs	r2, #0
 8002c96:	2180      	movs	r1, #128	@ 0x80
 8002c98:	68f8      	ldr	r0, [r7, #12]
 8002c9a:	f000 fa3f 	bl	800311c <I2C_WaitOnFlagUntilTimeout>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d001      	beq.n	8002ca8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e04d      	b.n	8002d44 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	2bff      	cmp	r3, #255	@ 0xff
 8002cb0:	d90e      	bls.n	8002cd0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	22ff      	movs	r2, #255	@ 0xff
 8002cb6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cbc:	b2da      	uxtb	r2, r3
 8002cbe:	8979      	ldrh	r1, [r7, #10]
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	9300      	str	r3, [sp, #0]
 8002cc4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002cc8:	68f8      	ldr	r0, [r7, #12]
 8002cca:	f000 fbeb 	bl	80034a4 <I2C_TransferConfig>
 8002cce:	e00f      	b.n	8002cf0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cd4:	b29a      	uxth	r2, r3
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cde:	b2da      	uxtb	r2, r3
 8002ce0:	8979      	ldrh	r1, [r7, #10]
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	9300      	str	r3, [sp, #0]
 8002ce6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002cea:	68f8      	ldr	r0, [r7, #12]
 8002cec:	f000 fbda 	bl	80034a4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d19e      	bne.n	8002c38 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cfa:	697a      	ldr	r2, [r7, #20]
 8002cfc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f000 faac 	bl	800325c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e01a      	b.n	8002d44 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	2220      	movs	r2, #32
 8002d14:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	6859      	ldr	r1, [r3, #4]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	4b0a      	ldr	r3, [pc, #40]	@ (8002d4c <HAL_I2C_Mem_Write+0x224>)
 8002d22:	400b      	ands	r3, r1
 8002d24:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2220      	movs	r2, #32
 8002d2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2200      	movs	r2, #0
 8002d32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	e000      	b.n	8002d44 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002d42:	2302      	movs	r3, #2
  }
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3718      	adds	r7, #24
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	fe00e800 	.word	0xfe00e800

08002d50 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b088      	sub	sp, #32
 8002d54:	af02      	add	r7, sp, #8
 8002d56:	60f8      	str	r0, [r7, #12]
 8002d58:	4608      	mov	r0, r1
 8002d5a:	4611      	mov	r1, r2
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	4603      	mov	r3, r0
 8002d60:	817b      	strh	r3, [r7, #10]
 8002d62:	460b      	mov	r3, r1
 8002d64:	813b      	strh	r3, [r7, #8]
 8002d66:	4613      	mov	r3, r2
 8002d68:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b20      	cmp	r3, #32
 8002d74:	f040 80fd 	bne.w	8002f72 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d78:	6a3b      	ldr	r3, [r7, #32]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d002      	beq.n	8002d84 <HAL_I2C_Mem_Read+0x34>
 8002d7e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d105      	bne.n	8002d90 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d8a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e0f1      	b.n	8002f74 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d101      	bne.n	8002d9e <HAL_I2C_Mem_Read+0x4e>
 8002d9a:	2302      	movs	r3, #2
 8002d9c:	e0ea      	b.n	8002f74 <HAL_I2C_Mem_Read+0x224>
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2201      	movs	r2, #1
 8002da2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002da6:	f7ff fac3 	bl	8002330 <HAL_GetTick>
 8002daa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	9300      	str	r3, [sp, #0]
 8002db0:	2319      	movs	r3, #25
 8002db2:	2201      	movs	r2, #1
 8002db4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002db8:	68f8      	ldr	r0, [r7, #12]
 8002dba:	f000 f9af 	bl	800311c <I2C_WaitOnFlagUntilTimeout>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d001      	beq.n	8002dc8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e0d5      	b.n	8002f74 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2222      	movs	r2, #34	@ 0x22
 8002dcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2240      	movs	r2, #64	@ 0x40
 8002dd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6a3a      	ldr	r2, [r7, #32]
 8002de2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002de8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2200      	movs	r2, #0
 8002dee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002df0:	88f8      	ldrh	r0, [r7, #6]
 8002df2:	893a      	ldrh	r2, [r7, #8]
 8002df4:	8979      	ldrh	r1, [r7, #10]
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	9301      	str	r3, [sp, #4]
 8002dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dfc:	9300      	str	r3, [sp, #0]
 8002dfe:	4603      	mov	r3, r0
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f000 f913 	bl	800302c <I2C_RequestMemoryRead>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d005      	beq.n	8002e18 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e0ad      	b.n	8002f74 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	2bff      	cmp	r3, #255	@ 0xff
 8002e20:	d90e      	bls.n	8002e40 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2201      	movs	r2, #1
 8002e26:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e2c:	b2da      	uxtb	r2, r3
 8002e2e:	8979      	ldrh	r1, [r7, #10]
 8002e30:	4b52      	ldr	r3, [pc, #328]	@ (8002f7c <HAL_I2C_Mem_Read+0x22c>)
 8002e32:	9300      	str	r3, [sp, #0]
 8002e34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e38:	68f8      	ldr	r0, [r7, #12]
 8002e3a:	f000 fb33 	bl	80034a4 <I2C_TransferConfig>
 8002e3e:	e00f      	b.n	8002e60 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e44:	b29a      	uxth	r2, r3
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e4e:	b2da      	uxtb	r2, r3
 8002e50:	8979      	ldrh	r1, [r7, #10]
 8002e52:	4b4a      	ldr	r3, [pc, #296]	@ (8002f7c <HAL_I2C_Mem_Read+0x22c>)
 8002e54:	9300      	str	r3, [sp, #0]
 8002e56:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e5a:	68f8      	ldr	r0, [r7, #12]
 8002e5c:	f000 fb22 	bl	80034a4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	9300      	str	r3, [sp, #0]
 8002e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e66:	2200      	movs	r2, #0
 8002e68:	2104      	movs	r1, #4
 8002e6a:	68f8      	ldr	r0, [r7, #12]
 8002e6c:	f000 f956 	bl	800311c <I2C_WaitOnFlagUntilTimeout>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d001      	beq.n	8002e7a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e07c      	b.n	8002f74 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e84:	b2d2      	uxtb	r2, r2
 8002e86:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e8c:	1c5a      	adds	r2, r3, #1
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e96:	3b01      	subs	r3, #1
 8002e98:	b29a      	uxth	r2, r3
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	3b01      	subs	r3, #1
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d034      	beq.n	8002f20 <HAL_I2C_Mem_Read+0x1d0>
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d130      	bne.n	8002f20 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	9300      	str	r3, [sp, #0]
 8002ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	2180      	movs	r1, #128	@ 0x80
 8002ec8:	68f8      	ldr	r0, [r7, #12]
 8002eca:	f000 f927 	bl	800311c <I2C_WaitOnFlagUntilTimeout>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d001      	beq.n	8002ed8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e04d      	b.n	8002f74 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002edc:	b29b      	uxth	r3, r3
 8002ede:	2bff      	cmp	r3, #255	@ 0xff
 8002ee0:	d90e      	bls.n	8002f00 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eec:	b2da      	uxtb	r2, r3
 8002eee:	8979      	ldrh	r1, [r7, #10]
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	9300      	str	r3, [sp, #0]
 8002ef4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ef8:	68f8      	ldr	r0, [r7, #12]
 8002efa:	f000 fad3 	bl	80034a4 <I2C_TransferConfig>
 8002efe:	e00f      	b.n	8002f20 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f04:	b29a      	uxth	r2, r3
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f0e:	b2da      	uxtb	r2, r3
 8002f10:	8979      	ldrh	r1, [r7, #10]
 8002f12:	2300      	movs	r3, #0
 8002f14:	9300      	str	r3, [sp, #0]
 8002f16:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f1a:	68f8      	ldr	r0, [r7, #12]
 8002f1c:	f000 fac2 	bl	80034a4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d19a      	bne.n	8002e60 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f2a:	697a      	ldr	r2, [r7, #20]
 8002f2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f2e:	68f8      	ldr	r0, [r7, #12]
 8002f30:	f000 f994 	bl	800325c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e01a      	b.n	8002f74 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2220      	movs	r2, #32
 8002f44:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	6859      	ldr	r1, [r3, #4]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	4b0b      	ldr	r3, [pc, #44]	@ (8002f80 <HAL_I2C_Mem_Read+0x230>)
 8002f52:	400b      	ands	r3, r1
 8002f54:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2220      	movs	r2, #32
 8002f5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	e000      	b.n	8002f74 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002f72:	2302      	movs	r3, #2
  }
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3718      	adds	r7, #24
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	80002400 	.word	0x80002400
 8002f80:	fe00e800 	.word	0xfe00e800

08002f84 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b086      	sub	sp, #24
 8002f88:	af02      	add	r7, sp, #8
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	4608      	mov	r0, r1
 8002f8e:	4611      	mov	r1, r2
 8002f90:	461a      	mov	r2, r3
 8002f92:	4603      	mov	r3, r0
 8002f94:	817b      	strh	r3, [r7, #10]
 8002f96:	460b      	mov	r3, r1
 8002f98:	813b      	strh	r3, [r7, #8]
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002f9e:	88fb      	ldrh	r3, [r7, #6]
 8002fa0:	b2da      	uxtb	r2, r3
 8002fa2:	8979      	ldrh	r1, [r7, #10]
 8002fa4:	4b20      	ldr	r3, [pc, #128]	@ (8003028 <I2C_RequestMemoryWrite+0xa4>)
 8002fa6:	9300      	str	r3, [sp, #0]
 8002fa8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002fac:	68f8      	ldr	r0, [r7, #12]
 8002fae:	f000 fa79 	bl	80034a4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fb2:	69fa      	ldr	r2, [r7, #28]
 8002fb4:	69b9      	ldr	r1, [r7, #24]
 8002fb6:	68f8      	ldr	r0, [r7, #12]
 8002fb8:	f000 f909 	bl	80031ce <I2C_WaitOnTXISFlagUntilTimeout>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e02c      	b.n	8003020 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002fc6:	88fb      	ldrh	r3, [r7, #6]
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d105      	bne.n	8002fd8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002fcc:	893b      	ldrh	r3, [r7, #8]
 8002fce:	b2da      	uxtb	r2, r3
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	629a      	str	r2, [r3, #40]	@ 0x28
 8002fd6:	e015      	b.n	8003004 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002fd8:	893b      	ldrh	r3, [r7, #8]
 8002fda:	0a1b      	lsrs	r3, r3, #8
 8002fdc:	b29b      	uxth	r3, r3
 8002fde:	b2da      	uxtb	r2, r3
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fe6:	69fa      	ldr	r2, [r7, #28]
 8002fe8:	69b9      	ldr	r1, [r7, #24]
 8002fea:	68f8      	ldr	r0, [r7, #12]
 8002fec:	f000 f8ef 	bl	80031ce <I2C_WaitOnTXISFlagUntilTimeout>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d001      	beq.n	8002ffa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e012      	b.n	8003020 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ffa:	893b      	ldrh	r3, [r7, #8]
 8002ffc:	b2da      	uxtb	r2, r3
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	9300      	str	r3, [sp, #0]
 8003008:	69bb      	ldr	r3, [r7, #24]
 800300a:	2200      	movs	r2, #0
 800300c:	2180      	movs	r1, #128	@ 0x80
 800300e:	68f8      	ldr	r0, [r7, #12]
 8003010:	f000 f884 	bl	800311c <I2C_WaitOnFlagUntilTimeout>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	d001      	beq.n	800301e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e000      	b.n	8003020 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800301e:	2300      	movs	r3, #0
}
 8003020:	4618      	mov	r0, r3
 8003022:	3710      	adds	r7, #16
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	80002000 	.word	0x80002000

0800302c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b086      	sub	sp, #24
 8003030:	af02      	add	r7, sp, #8
 8003032:	60f8      	str	r0, [r7, #12]
 8003034:	4608      	mov	r0, r1
 8003036:	4611      	mov	r1, r2
 8003038:	461a      	mov	r2, r3
 800303a:	4603      	mov	r3, r0
 800303c:	817b      	strh	r3, [r7, #10]
 800303e:	460b      	mov	r3, r1
 8003040:	813b      	strh	r3, [r7, #8]
 8003042:	4613      	mov	r3, r2
 8003044:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003046:	88fb      	ldrh	r3, [r7, #6]
 8003048:	b2da      	uxtb	r2, r3
 800304a:	8979      	ldrh	r1, [r7, #10]
 800304c:	4b20      	ldr	r3, [pc, #128]	@ (80030d0 <I2C_RequestMemoryRead+0xa4>)
 800304e:	9300      	str	r3, [sp, #0]
 8003050:	2300      	movs	r3, #0
 8003052:	68f8      	ldr	r0, [r7, #12]
 8003054:	f000 fa26 	bl	80034a4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003058:	69fa      	ldr	r2, [r7, #28]
 800305a:	69b9      	ldr	r1, [r7, #24]
 800305c:	68f8      	ldr	r0, [r7, #12]
 800305e:	f000 f8b6 	bl	80031ce <I2C_WaitOnTXISFlagUntilTimeout>
 8003062:	4603      	mov	r3, r0
 8003064:	2b00      	cmp	r3, #0
 8003066:	d001      	beq.n	800306c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	e02c      	b.n	80030c6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800306c:	88fb      	ldrh	r3, [r7, #6]
 800306e:	2b01      	cmp	r3, #1
 8003070:	d105      	bne.n	800307e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003072:	893b      	ldrh	r3, [r7, #8]
 8003074:	b2da      	uxtb	r2, r3
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	629a      	str	r2, [r3, #40]	@ 0x28
 800307c:	e015      	b.n	80030aa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800307e:	893b      	ldrh	r3, [r7, #8]
 8003080:	0a1b      	lsrs	r3, r3, #8
 8003082:	b29b      	uxth	r3, r3
 8003084:	b2da      	uxtb	r2, r3
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800308c:	69fa      	ldr	r2, [r7, #28]
 800308e:	69b9      	ldr	r1, [r7, #24]
 8003090:	68f8      	ldr	r0, [r7, #12]
 8003092:	f000 f89c 	bl	80031ce <I2C_WaitOnTXISFlagUntilTimeout>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d001      	beq.n	80030a0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e012      	b.n	80030c6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80030a0:	893b      	ldrh	r3, [r7, #8]
 80030a2:	b2da      	uxtb	r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	9300      	str	r3, [sp, #0]
 80030ae:	69bb      	ldr	r3, [r7, #24]
 80030b0:	2200      	movs	r2, #0
 80030b2:	2140      	movs	r1, #64	@ 0x40
 80030b4:	68f8      	ldr	r0, [r7, #12]
 80030b6:	f000 f831 	bl	800311c <I2C_WaitOnFlagUntilTimeout>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d001      	beq.n	80030c4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e000      	b.n	80030c6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80030c4:	2300      	movs	r3, #0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3710      	adds	r7, #16
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	80002000 	.word	0x80002000

080030d4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	699b      	ldr	r3, [r3, #24]
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d103      	bne.n	80030f2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	2200      	movs	r2, #0
 80030f0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	699b      	ldr	r3, [r3, #24]
 80030f8:	f003 0301 	and.w	r3, r3, #1
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d007      	beq.n	8003110 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	699a      	ldr	r2, [r3, #24]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f042 0201 	orr.w	r2, r2, #1
 800310e:	619a      	str	r2, [r3, #24]
  }
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr

0800311c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	603b      	str	r3, [r7, #0]
 8003128:	4613      	mov	r3, r2
 800312a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800312c:	e03b      	b.n	80031a6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800312e:	69ba      	ldr	r2, [r7, #24]
 8003130:	6839      	ldr	r1, [r7, #0]
 8003132:	68f8      	ldr	r0, [r7, #12]
 8003134:	f000 f8d6 	bl	80032e4 <I2C_IsErrorOccurred>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d001      	beq.n	8003142 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e041      	b.n	80031c6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003148:	d02d      	beq.n	80031a6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800314a:	f7ff f8f1 	bl	8002330 <HAL_GetTick>
 800314e:	4602      	mov	r2, r0
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	683a      	ldr	r2, [r7, #0]
 8003156:	429a      	cmp	r2, r3
 8003158:	d302      	bcc.n	8003160 <I2C_WaitOnFlagUntilTimeout+0x44>
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d122      	bne.n	80031a6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	699a      	ldr	r2, [r3, #24]
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	4013      	ands	r3, r2
 800316a:	68ba      	ldr	r2, [r7, #8]
 800316c:	429a      	cmp	r2, r3
 800316e:	bf0c      	ite	eq
 8003170:	2301      	moveq	r3, #1
 8003172:	2300      	movne	r3, #0
 8003174:	b2db      	uxtb	r3, r3
 8003176:	461a      	mov	r2, r3
 8003178:	79fb      	ldrb	r3, [r7, #7]
 800317a:	429a      	cmp	r2, r3
 800317c:	d113      	bne.n	80031a6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003182:	f043 0220 	orr.w	r2, r3, #32
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2220      	movs	r2, #32
 800318e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2200      	movs	r2, #0
 8003196:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e00f      	b.n	80031c6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	699a      	ldr	r2, [r3, #24]
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	4013      	ands	r3, r2
 80031b0:	68ba      	ldr	r2, [r7, #8]
 80031b2:	429a      	cmp	r2, r3
 80031b4:	bf0c      	ite	eq
 80031b6:	2301      	moveq	r3, #1
 80031b8:	2300      	movne	r3, #0
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	461a      	mov	r2, r3
 80031be:	79fb      	ldrb	r3, [r7, #7]
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d0b4      	beq.n	800312e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031c4:	2300      	movs	r3, #0
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3710      	adds	r7, #16
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}

080031ce <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80031ce:	b580      	push	{r7, lr}
 80031d0:	b084      	sub	sp, #16
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	60f8      	str	r0, [r7, #12]
 80031d6:	60b9      	str	r1, [r7, #8]
 80031d8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80031da:	e033      	b.n	8003244 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	68b9      	ldr	r1, [r7, #8]
 80031e0:	68f8      	ldr	r0, [r7, #12]
 80031e2:	f000 f87f 	bl	80032e4 <I2C_IsErrorOccurred>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d001      	beq.n	80031f0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e031      	b.n	8003254 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031f6:	d025      	beq.n	8003244 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031f8:	f7ff f89a 	bl	8002330 <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	68ba      	ldr	r2, [r7, #8]
 8003204:	429a      	cmp	r2, r3
 8003206:	d302      	bcc.n	800320e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d11a      	bne.n	8003244 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	f003 0302 	and.w	r3, r3, #2
 8003218:	2b02      	cmp	r3, #2
 800321a:	d013      	beq.n	8003244 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003220:	f043 0220 	orr.w	r2, r3, #32
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2220      	movs	r2, #32
 800322c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e007      	b.n	8003254 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	f003 0302 	and.w	r3, r3, #2
 800324e:	2b02      	cmp	r3, #2
 8003250:	d1c4      	bne.n	80031dc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003252:	2300      	movs	r3, #0
}
 8003254:	4618      	mov	r0, r3
 8003256:	3710      	adds	r7, #16
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}

0800325c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003268:	e02f      	b.n	80032ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	68b9      	ldr	r1, [r7, #8]
 800326e:	68f8      	ldr	r0, [r7, #12]
 8003270:	f000 f838 	bl	80032e4 <I2C_IsErrorOccurred>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d001      	beq.n	800327e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e02d      	b.n	80032da <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800327e:	f7ff f857 	bl	8002330 <HAL_GetTick>
 8003282:	4602      	mov	r2, r0
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	1ad3      	subs	r3, r2, r3
 8003288:	68ba      	ldr	r2, [r7, #8]
 800328a:	429a      	cmp	r2, r3
 800328c:	d302      	bcc.n	8003294 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d11a      	bne.n	80032ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	699b      	ldr	r3, [r3, #24]
 800329a:	f003 0320 	and.w	r3, r3, #32
 800329e:	2b20      	cmp	r3, #32
 80032a0:	d013      	beq.n	80032ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032a6:	f043 0220 	orr.w	r2, r3, #32
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2220      	movs	r2, #32
 80032b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e007      	b.n	80032da <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	f003 0320 	and.w	r3, r3, #32
 80032d4:	2b20      	cmp	r3, #32
 80032d6:	d1c8      	bne.n	800326a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80032d8:	2300      	movs	r3, #0
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3710      	adds	r7, #16
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
	...

080032e4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b08a      	sub	sp, #40	@ 0x28
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	60f8      	str	r0, [r7, #12]
 80032ec:	60b9      	str	r1, [r7, #8]
 80032ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032f0:	2300      	movs	r3, #0
 80032f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	699b      	ldr	r3, [r3, #24]
 80032fc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80032fe:	2300      	movs	r3, #0
 8003300:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003306:	69bb      	ldr	r3, [r7, #24]
 8003308:	f003 0310 	and.w	r3, r3, #16
 800330c:	2b00      	cmp	r3, #0
 800330e:	d068      	beq.n	80033e2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2210      	movs	r2, #16
 8003316:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003318:	e049      	b.n	80033ae <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003320:	d045      	beq.n	80033ae <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003322:	f7ff f805 	bl	8002330 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	68ba      	ldr	r2, [r7, #8]
 800332e:	429a      	cmp	r2, r3
 8003330:	d302      	bcc.n	8003338 <I2C_IsErrorOccurred+0x54>
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d13a      	bne.n	80033ae <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003342:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800334a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	699b      	ldr	r3, [r3, #24]
 8003352:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003356:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800335a:	d121      	bne.n	80033a0 <I2C_IsErrorOccurred+0xbc>
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003362:	d01d      	beq.n	80033a0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003364:	7cfb      	ldrb	r3, [r7, #19]
 8003366:	2b20      	cmp	r3, #32
 8003368:	d01a      	beq.n	80033a0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	685a      	ldr	r2, [r3, #4]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003378:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800337a:	f7fe ffd9 	bl	8002330 <HAL_GetTick>
 800337e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003380:	e00e      	b.n	80033a0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003382:	f7fe ffd5 	bl	8002330 <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	2b19      	cmp	r3, #25
 800338e:	d907      	bls.n	80033a0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003390:	6a3b      	ldr	r3, [r7, #32]
 8003392:	f043 0320 	orr.w	r3, r3, #32
 8003396:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800339e:	e006      	b.n	80033ae <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	699b      	ldr	r3, [r3, #24]
 80033a6:	f003 0320 	and.w	r3, r3, #32
 80033aa:	2b20      	cmp	r3, #32
 80033ac:	d1e9      	bne.n	8003382 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	699b      	ldr	r3, [r3, #24]
 80033b4:	f003 0320 	and.w	r3, r3, #32
 80033b8:	2b20      	cmp	r3, #32
 80033ba:	d003      	beq.n	80033c4 <I2C_IsErrorOccurred+0xe0>
 80033bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d0aa      	beq.n	800331a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80033c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d103      	bne.n	80033d4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2220      	movs	r2, #32
 80033d2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80033d4:	6a3b      	ldr	r3, [r7, #32]
 80033d6:	f043 0304 	orr.w	r3, r3, #4
 80033da:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80033ea:	69bb      	ldr	r3, [r7, #24]
 80033ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d00b      	beq.n	800340c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80033f4:	6a3b      	ldr	r3, [r7, #32]
 80033f6:	f043 0301 	orr.w	r3, r3, #1
 80033fa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003404:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003412:	2b00      	cmp	r3, #0
 8003414:	d00b      	beq.n	800342e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003416:	6a3b      	ldr	r3, [r7, #32]
 8003418:	f043 0308 	orr.w	r3, r3, #8
 800341c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003426:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800342e:	69bb      	ldr	r3, [r7, #24]
 8003430:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003434:	2b00      	cmp	r3, #0
 8003436:	d00b      	beq.n	8003450 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003438:	6a3b      	ldr	r3, [r7, #32]
 800343a:	f043 0302 	orr.w	r3, r3, #2
 800343e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003448:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003450:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003454:	2b00      	cmp	r3, #0
 8003456:	d01c      	beq.n	8003492 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	f7ff fe3b 	bl	80030d4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	6859      	ldr	r1, [r3, #4]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	4b0d      	ldr	r3, [pc, #52]	@ (80034a0 <I2C_IsErrorOccurred+0x1bc>)
 800346a:	400b      	ands	r3, r1
 800346c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003472:	6a3b      	ldr	r3, [r7, #32]
 8003474:	431a      	orrs	r2, r3
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2220      	movs	r2, #32
 800347e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2200      	movs	r2, #0
 8003486:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003492:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003496:	4618      	mov	r0, r3
 8003498:	3728      	adds	r7, #40	@ 0x28
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	fe00e800 	.word	0xfe00e800

080034a4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b087      	sub	sp, #28
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	60f8      	str	r0, [r7, #12]
 80034ac:	607b      	str	r3, [r7, #4]
 80034ae:	460b      	mov	r3, r1
 80034b0:	817b      	strh	r3, [r7, #10]
 80034b2:	4613      	mov	r3, r2
 80034b4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80034b6:	897b      	ldrh	r3, [r7, #10]
 80034b8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80034bc:	7a7b      	ldrb	r3, [r7, #9]
 80034be:	041b      	lsls	r3, r3, #16
 80034c0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80034c4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80034ca:	6a3b      	ldr	r3, [r7, #32]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80034d2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	685a      	ldr	r2, [r3, #4]
 80034da:	6a3b      	ldr	r3, [r7, #32]
 80034dc:	0d5b      	lsrs	r3, r3, #21
 80034de:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80034e2:	4b08      	ldr	r3, [pc, #32]	@ (8003504 <I2C_TransferConfig+0x60>)
 80034e4:	430b      	orrs	r3, r1
 80034e6:	43db      	mvns	r3, r3
 80034e8:	ea02 0103 	and.w	r1, r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	697a      	ldr	r2, [r7, #20]
 80034f2:	430a      	orrs	r2, r1
 80034f4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80034f6:	bf00      	nop
 80034f8:	371c      	adds	r7, #28
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	03ff63ff 	.word	0x03ff63ff

08003508 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003518:	b2db      	uxtb	r3, r3
 800351a:	2b20      	cmp	r3, #32
 800351c:	d138      	bne.n	8003590 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003524:	2b01      	cmp	r3, #1
 8003526:	d101      	bne.n	800352c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003528:	2302      	movs	r3, #2
 800352a:	e032      	b.n	8003592 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2201      	movs	r2, #1
 8003530:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2224      	movs	r2, #36	@ 0x24
 8003538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f022 0201 	bic.w	r2, r2, #1
 800354a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800355a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	6819      	ldr	r1, [r3, #0]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	683a      	ldr	r2, [r7, #0]
 8003568:	430a      	orrs	r2, r1
 800356a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f042 0201 	orr.w	r2, r2, #1
 800357a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2220      	movs	r2, #32
 8003580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800358c:	2300      	movs	r3, #0
 800358e:	e000      	b.n	8003592 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003590:	2302      	movs	r3, #2
  }
}
 8003592:	4618      	mov	r0, r3
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr

0800359e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800359e:	b480      	push	{r7}
 80035a0:	b085      	sub	sp, #20
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
 80035a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	2b20      	cmp	r3, #32
 80035b2:	d139      	bne.n	8003628 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d101      	bne.n	80035c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80035be:	2302      	movs	r3, #2
 80035c0:	e033      	b.n	800362a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2224      	movs	r2, #36	@ 0x24
 80035ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f022 0201 	bic.w	r2, r2, #1
 80035e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80035f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	021b      	lsls	r3, r3, #8
 80035f6:	68fa      	ldr	r2, [r7, #12]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	68fa      	ldr	r2, [r7, #12]
 8003602:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f042 0201 	orr.w	r2, r2, #1
 8003612:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2220      	movs	r2, #32
 8003618:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003624:	2300      	movs	r3, #0
 8003626:	e000      	b.n	800362a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003628:	2302      	movs	r3, #2
  }
}
 800362a:	4618      	mov	r0, r3
 800362c:	3714      	adds	r7, #20
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr
	...

08003638 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800363e:	af00      	add	r7, sp, #0
 8003640:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003644:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003648:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800364a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800364e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d102      	bne.n	800365e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	f000 bff4 	b.w	8004646 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800365e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003662:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0301 	and.w	r3, r3, #1
 800366e:	2b00      	cmp	r3, #0
 8003670:	f000 816d 	beq.w	800394e <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003674:	4bb4      	ldr	r3, [pc, #720]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f003 030c 	and.w	r3, r3, #12
 800367c:	2b04      	cmp	r3, #4
 800367e:	d00c      	beq.n	800369a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003680:	4bb1      	ldr	r3, [pc, #708]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f003 030c 	and.w	r3, r3, #12
 8003688:	2b08      	cmp	r3, #8
 800368a:	d157      	bne.n	800373c <HAL_RCC_OscConfig+0x104>
 800368c:	4bae      	ldr	r3, [pc, #696]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003694:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003698:	d150      	bne.n	800373c <HAL_RCC_OscConfig+0x104>
 800369a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800369e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036a2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80036a6:	fa93 f3a3 	rbit	r3, r3
 80036aa:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80036ae:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036b2:	fab3 f383 	clz	r3, r3
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	2b3f      	cmp	r3, #63	@ 0x3f
 80036ba:	d802      	bhi.n	80036c2 <HAL_RCC_OscConfig+0x8a>
 80036bc:	4ba2      	ldr	r3, [pc, #648]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	e015      	b.n	80036ee <HAL_RCC_OscConfig+0xb6>
 80036c2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80036c6:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ca:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80036ce:	fa93 f3a3 	rbit	r3, r3
 80036d2:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80036d6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80036da:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80036de:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80036e2:	fa93 f3a3 	rbit	r3, r3
 80036e6:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80036ea:	4b97      	ldr	r3, [pc, #604]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 80036ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ee:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80036f2:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80036f6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80036fa:	fa92 f2a2 	rbit	r2, r2
 80036fe:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8003702:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8003706:	fab2 f282 	clz	r2, r2
 800370a:	b2d2      	uxtb	r2, r2
 800370c:	f042 0220 	orr.w	r2, r2, #32
 8003710:	b2d2      	uxtb	r2, r2
 8003712:	f002 021f 	and.w	r2, r2, #31
 8003716:	2101      	movs	r1, #1
 8003718:	fa01 f202 	lsl.w	r2, r1, r2
 800371c:	4013      	ands	r3, r2
 800371e:	2b00      	cmp	r3, #0
 8003720:	f000 8114 	beq.w	800394c <HAL_RCC_OscConfig+0x314>
 8003724:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003728:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	2b00      	cmp	r3, #0
 8003732:	f040 810b 	bne.w	800394c <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	f000 bf85 	b.w	8004646 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800373c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003740:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800374c:	d106      	bne.n	800375c <HAL_RCC_OscConfig+0x124>
 800374e:	4b7e      	ldr	r3, [pc, #504]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a7d      	ldr	r2, [pc, #500]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 8003754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003758:	6013      	str	r3, [r2, #0]
 800375a:	e036      	b.n	80037ca <HAL_RCC_OscConfig+0x192>
 800375c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003760:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d10c      	bne.n	8003786 <HAL_RCC_OscConfig+0x14e>
 800376c:	4b76      	ldr	r3, [pc, #472]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a75      	ldr	r2, [pc, #468]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 8003772:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003776:	6013      	str	r3, [r2, #0]
 8003778:	4b73      	ldr	r3, [pc, #460]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a72      	ldr	r2, [pc, #456]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 800377e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003782:	6013      	str	r3, [r2, #0]
 8003784:	e021      	b.n	80037ca <HAL_RCC_OscConfig+0x192>
 8003786:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800378a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003796:	d10c      	bne.n	80037b2 <HAL_RCC_OscConfig+0x17a>
 8003798:	4b6b      	ldr	r3, [pc, #428]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a6a      	ldr	r2, [pc, #424]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 800379e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037a2:	6013      	str	r3, [r2, #0]
 80037a4:	4b68      	ldr	r3, [pc, #416]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a67      	ldr	r2, [pc, #412]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 80037aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037ae:	6013      	str	r3, [r2, #0]
 80037b0:	e00b      	b.n	80037ca <HAL_RCC_OscConfig+0x192>
 80037b2:	4b65      	ldr	r3, [pc, #404]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a64      	ldr	r2, [pc, #400]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 80037b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037bc:	6013      	str	r3, [r2, #0]
 80037be:	4b62      	ldr	r3, [pc, #392]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a61      	ldr	r2, [pc, #388]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 80037c4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037c8:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80037ca:	4b5f      	ldr	r3, [pc, #380]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 80037cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ce:	f023 020f 	bic.w	r2, r3, #15
 80037d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037d6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	495a      	ldr	r1, [pc, #360]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 80037e0:	4313      	orrs	r3, r2
 80037e2:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d054      	beq.n	800389e <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037f4:	f7fe fd9c 	bl	8002330 <HAL_GetTick>
 80037f8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037fc:	e00a      	b.n	8003814 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037fe:	f7fe fd97 	bl	8002330 <HAL_GetTick>
 8003802:	4602      	mov	r2, r0
 8003804:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	2b64      	cmp	r3, #100	@ 0x64
 800380c:	d902      	bls.n	8003814 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	f000 bf19 	b.w	8004646 <HAL_RCC_OscConfig+0x100e>
 8003814:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003818:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800381c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003820:	fa93 f3a3 	rbit	r3, r3
 8003824:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8003828:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800382c:	fab3 f383 	clz	r3, r3
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b3f      	cmp	r3, #63	@ 0x3f
 8003834:	d802      	bhi.n	800383c <HAL_RCC_OscConfig+0x204>
 8003836:	4b44      	ldr	r3, [pc, #272]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	e015      	b.n	8003868 <HAL_RCC_OscConfig+0x230>
 800383c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003840:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003844:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003848:	fa93 f3a3 	rbit	r3, r3
 800384c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003850:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003854:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003858:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800385c:	fa93 f3a3 	rbit	r3, r3
 8003860:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8003864:	4b38      	ldr	r3, [pc, #224]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 8003866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003868:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800386c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8003870:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003874:	fa92 f2a2 	rbit	r2, r2
 8003878:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 800387c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8003880:	fab2 f282 	clz	r2, r2
 8003884:	b2d2      	uxtb	r2, r2
 8003886:	f042 0220 	orr.w	r2, r2, #32
 800388a:	b2d2      	uxtb	r2, r2
 800388c:	f002 021f 	and.w	r2, r2, #31
 8003890:	2101      	movs	r1, #1
 8003892:	fa01 f202 	lsl.w	r2, r1, r2
 8003896:	4013      	ands	r3, r2
 8003898:	2b00      	cmp	r3, #0
 800389a:	d0b0      	beq.n	80037fe <HAL_RCC_OscConfig+0x1c6>
 800389c:	e057      	b.n	800394e <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800389e:	f7fe fd47 	bl	8002330 <HAL_GetTick>
 80038a2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038a6:	e00a      	b.n	80038be <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038a8:	f7fe fd42 	bl	8002330 <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	2b64      	cmp	r3, #100	@ 0x64
 80038b6:	d902      	bls.n	80038be <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80038b8:	2303      	movs	r3, #3
 80038ba:	f000 bec4 	b.w	8004646 <HAL_RCC_OscConfig+0x100e>
 80038be:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80038c2:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80038ca:	fa93 f3a3 	rbit	r3, r3
 80038ce:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80038d2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038d6:	fab3 f383 	clz	r3, r3
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	2b3f      	cmp	r3, #63	@ 0x3f
 80038de:	d802      	bhi.n	80038e6 <HAL_RCC_OscConfig+0x2ae>
 80038e0:	4b19      	ldr	r3, [pc, #100]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	e015      	b.n	8003912 <HAL_RCC_OscConfig+0x2da>
 80038e6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80038ea:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ee:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80038f2:	fa93 f3a3 	rbit	r3, r3
 80038f6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80038fa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80038fe:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003902:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003906:	fa93 f3a3 	rbit	r3, r3
 800390a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800390e:	4b0e      	ldr	r3, [pc, #56]	@ (8003948 <HAL_RCC_OscConfig+0x310>)
 8003910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003912:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003916:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 800391a:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800391e:	fa92 f2a2 	rbit	r2, r2
 8003922:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8003926:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 800392a:	fab2 f282 	clz	r2, r2
 800392e:	b2d2      	uxtb	r2, r2
 8003930:	f042 0220 	orr.w	r2, r2, #32
 8003934:	b2d2      	uxtb	r2, r2
 8003936:	f002 021f 	and.w	r2, r2, #31
 800393a:	2101      	movs	r1, #1
 800393c:	fa01 f202 	lsl.w	r2, r1, r2
 8003940:	4013      	ands	r3, r2
 8003942:	2b00      	cmp	r3, #0
 8003944:	d1b0      	bne.n	80038a8 <HAL_RCC_OscConfig+0x270>
 8003946:	e002      	b.n	800394e <HAL_RCC_OscConfig+0x316>
 8003948:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800394c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800394e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003952:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0302 	and.w	r3, r3, #2
 800395e:	2b00      	cmp	r3, #0
 8003960:	f000 816c 	beq.w	8003c3c <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003964:	4bcc      	ldr	r3, [pc, #816]	@ (8003c98 <HAL_RCC_OscConfig+0x660>)
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f003 030c 	and.w	r3, r3, #12
 800396c:	2b00      	cmp	r3, #0
 800396e:	d00b      	beq.n	8003988 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003970:	4bc9      	ldr	r3, [pc, #804]	@ (8003c98 <HAL_RCC_OscConfig+0x660>)
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	f003 030c 	and.w	r3, r3, #12
 8003978:	2b08      	cmp	r3, #8
 800397a:	d16d      	bne.n	8003a58 <HAL_RCC_OscConfig+0x420>
 800397c:	4bc6      	ldr	r3, [pc, #792]	@ (8003c98 <HAL_RCC_OscConfig+0x660>)
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d167      	bne.n	8003a58 <HAL_RCC_OscConfig+0x420>
 8003988:	2302      	movs	r3, #2
 800398a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800398e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8003992:	fa93 f3a3 	rbit	r3, r3
 8003996:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800399a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800399e:	fab3 f383 	clz	r3, r3
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	2b3f      	cmp	r3, #63	@ 0x3f
 80039a6:	d802      	bhi.n	80039ae <HAL_RCC_OscConfig+0x376>
 80039a8:	4bbb      	ldr	r3, [pc, #748]	@ (8003c98 <HAL_RCC_OscConfig+0x660>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	e013      	b.n	80039d6 <HAL_RCC_OscConfig+0x39e>
 80039ae:	2302      	movs	r3, #2
 80039b0:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039b4:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80039b8:	fa93 f3a3 	rbit	r3, r3
 80039bc:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80039c0:	2302      	movs	r3, #2
 80039c2:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80039c6:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80039ca:	fa93 f3a3 	rbit	r3, r3
 80039ce:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80039d2:	4bb1      	ldr	r3, [pc, #708]	@ (8003c98 <HAL_RCC_OscConfig+0x660>)
 80039d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d6:	2202      	movs	r2, #2
 80039d8:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80039dc:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80039e0:	fa92 f2a2 	rbit	r2, r2
 80039e4:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80039e8:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80039ec:	fab2 f282 	clz	r2, r2
 80039f0:	b2d2      	uxtb	r2, r2
 80039f2:	f042 0220 	orr.w	r2, r2, #32
 80039f6:	b2d2      	uxtb	r2, r2
 80039f8:	f002 021f 	and.w	r2, r2, #31
 80039fc:	2101      	movs	r1, #1
 80039fe:	fa01 f202 	lsl.w	r2, r1, r2
 8003a02:	4013      	ands	r3, r2
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d00a      	beq.n	8003a1e <HAL_RCC_OscConfig+0x3e6>
 8003a08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a0c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	691b      	ldr	r3, [r3, #16]
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d002      	beq.n	8003a1e <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	f000 be14 	b.w	8004646 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a1e:	4b9e      	ldr	r3, [pc, #632]	@ (8003c98 <HAL_RCC_OscConfig+0x660>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a2a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	695b      	ldr	r3, [r3, #20]
 8003a32:	21f8      	movs	r1, #248	@ 0xf8
 8003a34:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a38:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003a3c:	fa91 f1a1 	rbit	r1, r1
 8003a40:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8003a44:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003a48:	fab1 f181 	clz	r1, r1
 8003a4c:	b2c9      	uxtb	r1, r1
 8003a4e:	408b      	lsls	r3, r1
 8003a50:	4991      	ldr	r1, [pc, #580]	@ (8003c98 <HAL_RCC_OscConfig+0x660>)
 8003a52:	4313      	orrs	r3, r2
 8003a54:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a56:	e0f1      	b.n	8003c3c <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a5c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	691b      	ldr	r3, [r3, #16]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	f000 8083 	beq.w	8003b70 <HAL_RCC_OscConfig+0x538>
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a70:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003a74:	fa93 f3a3 	rbit	r3, r3
 8003a78:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8003a7c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a80:	fab3 f383 	clz	r3, r3
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003a8a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	461a      	mov	r2, r3
 8003a92:	2301      	movs	r3, #1
 8003a94:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a96:	f7fe fc4b 	bl	8002330 <HAL_GetTick>
 8003a9a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a9e:	e00a      	b.n	8003ab6 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003aa0:	f7fe fc46 	bl	8002330 <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003aaa:	1ad3      	subs	r3, r2, r3
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	d902      	bls.n	8003ab6 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	f000 bdc8 	b.w	8004646 <HAL_RCC_OscConfig+0x100e>
 8003ab6:	2302      	movs	r3, #2
 8003ab8:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003abc:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003ac0:	fa93 f3a3 	rbit	r3, r3
 8003ac4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8003ac8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003acc:	fab3 f383 	clz	r3, r3
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b3f      	cmp	r3, #63	@ 0x3f
 8003ad4:	d802      	bhi.n	8003adc <HAL_RCC_OscConfig+0x4a4>
 8003ad6:	4b70      	ldr	r3, [pc, #448]	@ (8003c98 <HAL_RCC_OscConfig+0x660>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	e013      	b.n	8003b04 <HAL_RCC_OscConfig+0x4cc>
 8003adc:	2302      	movs	r3, #2
 8003ade:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae2:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003ae6:	fa93 f3a3 	rbit	r3, r3
 8003aea:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003aee:	2302      	movs	r3, #2
 8003af0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003af4:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003af8:	fa93 f3a3 	rbit	r3, r3
 8003afc:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003b00:	4b65      	ldr	r3, [pc, #404]	@ (8003c98 <HAL_RCC_OscConfig+0x660>)
 8003b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b04:	2202      	movs	r2, #2
 8003b06:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8003b0a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003b0e:	fa92 f2a2 	rbit	r2, r2
 8003b12:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8003b16:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8003b1a:	fab2 f282 	clz	r2, r2
 8003b1e:	b2d2      	uxtb	r2, r2
 8003b20:	f042 0220 	orr.w	r2, r2, #32
 8003b24:	b2d2      	uxtb	r2, r2
 8003b26:	f002 021f 	and.w	r2, r2, #31
 8003b2a:	2101      	movs	r1, #1
 8003b2c:	fa01 f202 	lsl.w	r2, r1, r2
 8003b30:	4013      	ands	r3, r2
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d0b4      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b36:	4b58      	ldr	r3, [pc, #352]	@ (8003c98 <HAL_RCC_OscConfig+0x660>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b42:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	21f8      	movs	r1, #248	@ 0xf8
 8003b4c:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b50:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003b54:	fa91 f1a1 	rbit	r1, r1
 8003b58:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8003b5c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003b60:	fab1 f181 	clz	r1, r1
 8003b64:	b2c9      	uxtb	r1, r1
 8003b66:	408b      	lsls	r3, r1
 8003b68:	494b      	ldr	r1, [pc, #300]	@ (8003c98 <HAL_RCC_OscConfig+0x660>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	600b      	str	r3, [r1, #0]
 8003b6e:	e065      	b.n	8003c3c <HAL_RCC_OscConfig+0x604>
 8003b70:	2301      	movs	r3, #1
 8003b72:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b76:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003b7a:	fa93 f3a3 	rbit	r3, r3
 8003b7e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8003b82:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b86:	fab3 f383 	clz	r3, r3
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003b90:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	461a      	mov	r2, r3
 8003b98:	2300      	movs	r3, #0
 8003b9a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b9c:	f7fe fbc8 	bl	8002330 <HAL_GetTick>
 8003ba0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ba4:	e00a      	b.n	8003bbc <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ba6:	f7fe fbc3 	bl	8002330 <HAL_GetTick>
 8003baa:	4602      	mov	r2, r0
 8003bac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d902      	bls.n	8003bbc <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	f000 bd45 	b.w	8004646 <HAL_RCC_OscConfig+0x100e>
 8003bbc:	2302      	movs	r3, #2
 8003bbe:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bc2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003bc6:	fa93 f3a3 	rbit	r3, r3
 8003bca:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003bce:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bd2:	fab3 f383 	clz	r3, r3
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	2b3f      	cmp	r3, #63	@ 0x3f
 8003bda:	d802      	bhi.n	8003be2 <HAL_RCC_OscConfig+0x5aa>
 8003bdc:	4b2e      	ldr	r3, [pc, #184]	@ (8003c98 <HAL_RCC_OscConfig+0x660>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	e013      	b.n	8003c0a <HAL_RCC_OscConfig+0x5d2>
 8003be2:	2302      	movs	r3, #2
 8003be4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003be8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003bec:	fa93 f3a3 	rbit	r3, r3
 8003bf0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003bf4:	2302      	movs	r3, #2
 8003bf6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003bfa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003bfe:	fa93 f3a3 	rbit	r3, r3
 8003c02:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003c06:	4b24      	ldr	r3, [pc, #144]	@ (8003c98 <HAL_RCC_OscConfig+0x660>)
 8003c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8003c10:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003c14:	fa92 f2a2 	rbit	r2, r2
 8003c18:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8003c1c:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003c20:	fab2 f282 	clz	r2, r2
 8003c24:	b2d2      	uxtb	r2, r2
 8003c26:	f042 0220 	orr.w	r2, r2, #32
 8003c2a:	b2d2      	uxtb	r2, r2
 8003c2c:	f002 021f 	and.w	r2, r2, #31
 8003c30:	2101      	movs	r1, #1
 8003c32:	fa01 f202 	lsl.w	r2, r1, r2
 8003c36:	4013      	ands	r3, r2
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d1b4      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c40:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0308 	and.w	r3, r3, #8
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f000 8115 	beq.w	8003e7c <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c56:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	699b      	ldr	r3, [r3, #24]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d07e      	beq.n	8003d60 <HAL_RCC_OscConfig+0x728>
 8003c62:	2301      	movs	r3, #1
 8003c64:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c68:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003c6c:	fa93 f3a3 	rbit	r3, r3
 8003c70:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003c74:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c78:	fab3 f383 	clz	r3, r3
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	461a      	mov	r2, r3
 8003c80:	4b06      	ldr	r3, [pc, #24]	@ (8003c9c <HAL_RCC_OscConfig+0x664>)
 8003c82:	4413      	add	r3, r2
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	461a      	mov	r2, r3
 8003c88:	2301      	movs	r3, #1
 8003c8a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c8c:	f7fe fb50 	bl	8002330 <HAL_GetTick>
 8003c90:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c94:	e00f      	b.n	8003cb6 <HAL_RCC_OscConfig+0x67e>
 8003c96:	bf00      	nop
 8003c98:	40021000 	.word	0x40021000
 8003c9c:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ca0:	f7fe fb46 	bl	8002330 <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d902      	bls.n	8003cb6 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	f000 bcc8 	b.w	8004646 <HAL_RCC_OscConfig+0x100e>
 8003cb6:	2302      	movs	r3, #2
 8003cb8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cbc:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003cc0:	fa93 f3a3 	rbit	r3, r3
 8003cc4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003cc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ccc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003cd0:	2202      	movs	r2, #2
 8003cd2:	601a      	str	r2, [r3, #0]
 8003cd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cd8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	fa93 f2a3 	rbit	r2, r3
 8003ce2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ce6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003cea:	601a      	str	r2, [r3, #0]
 8003cec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cf0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003cf4:	2202      	movs	r2, #2
 8003cf6:	601a      	str	r2, [r3, #0]
 8003cf8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cfc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	fa93 f2a3 	rbit	r2, r3
 8003d06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d0a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003d0e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d10:	4bb0      	ldr	r3, [pc, #704]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003d12:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d18:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003d1c:	2102      	movs	r1, #2
 8003d1e:	6019      	str	r1, [r3, #0]
 8003d20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d24:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	fa93 f1a3 	rbit	r1, r3
 8003d2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d32:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003d36:	6019      	str	r1, [r3, #0]
  return result;
 8003d38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d3c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	fab3 f383 	clz	r3, r3
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	f003 031f 	and.w	r3, r3, #31
 8003d52:	2101      	movs	r1, #1
 8003d54:	fa01 f303 	lsl.w	r3, r1, r3
 8003d58:	4013      	ands	r3, r2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d0a0      	beq.n	8003ca0 <HAL_RCC_OscConfig+0x668>
 8003d5e:	e08d      	b.n	8003e7c <HAL_RCC_OscConfig+0x844>
 8003d60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d64:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003d68:	2201      	movs	r2, #1
 8003d6a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d70:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	fa93 f2a3 	rbit	r2, r3
 8003d7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d7e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003d82:	601a      	str	r2, [r3, #0]
  return result;
 8003d84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d88:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003d8c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d8e:	fab3 f383 	clz	r3, r3
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	461a      	mov	r2, r3
 8003d96:	4b90      	ldr	r3, [pc, #576]	@ (8003fd8 <HAL_RCC_OscConfig+0x9a0>)
 8003d98:	4413      	add	r3, r2
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	2300      	movs	r3, #0
 8003da0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003da2:	f7fe fac5 	bl	8002330 <HAL_GetTick>
 8003da6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003daa:	e00a      	b.n	8003dc2 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003dac:	f7fe fac0 	bl	8002330 <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	2b02      	cmp	r3, #2
 8003dba:	d902      	bls.n	8003dc2 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	f000 bc42 	b.w	8004646 <HAL_RCC_OscConfig+0x100e>
 8003dc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dc6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003dca:	2202      	movs	r2, #2
 8003dcc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dd2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	fa93 f2a3 	rbit	r2, r3
 8003ddc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003de0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003de4:	601a      	str	r2, [r3, #0]
 8003de6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dea:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003dee:	2202      	movs	r2, #2
 8003df0:	601a      	str	r2, [r3, #0]
 8003df2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003df6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	fa93 f2a3 	rbit	r2, r3
 8003e00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e04:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003e08:	601a      	str	r2, [r3, #0]
 8003e0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e0e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003e12:	2202      	movs	r2, #2
 8003e14:	601a      	str	r2, [r3, #0]
 8003e16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e1a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	fa93 f2a3 	rbit	r2, r3
 8003e24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e28:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003e2c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e2e:	4b69      	ldr	r3, [pc, #420]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003e30:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e36:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003e3a:	2102      	movs	r1, #2
 8003e3c:	6019      	str	r1, [r3, #0]
 8003e3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e42:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	fa93 f1a3 	rbit	r1, r3
 8003e4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e50:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003e54:	6019      	str	r1, [r3, #0]
  return result;
 8003e56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e5a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	fab3 f383 	clz	r3, r3
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	f003 031f 	and.w	r3, r3, #31
 8003e70:	2101      	movs	r1, #1
 8003e72:	fa01 f303 	lsl.w	r3, r1, r3
 8003e76:	4013      	ands	r3, r2
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d197      	bne.n	8003dac <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e80:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0304 	and.w	r3, r3, #4
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	f000 819e 	beq.w	80041ce <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e92:	2300      	movs	r3, #0
 8003e94:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e98:	4b4e      	ldr	r3, [pc, #312]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003e9a:	69db      	ldr	r3, [r3, #28]
 8003e9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d116      	bne.n	8003ed2 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ea4:	4b4b      	ldr	r3, [pc, #300]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003ea6:	69db      	ldr	r3, [r3, #28]
 8003ea8:	4a4a      	ldr	r2, [pc, #296]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003eaa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003eae:	61d3      	str	r3, [r2, #28]
 8003eb0:	4b48      	ldr	r3, [pc, #288]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003eb2:	69db      	ldr	r3, [r3, #28]
 8003eb4:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003eb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ebc:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003ec0:	601a      	str	r2, [r3, #0]
 8003ec2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ec6:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003eca:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ed2:	4b42      	ldr	r3, [pc, #264]	@ (8003fdc <HAL_RCC_OscConfig+0x9a4>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d11a      	bne.n	8003f14 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ede:	4b3f      	ldr	r3, [pc, #252]	@ (8003fdc <HAL_RCC_OscConfig+0x9a4>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a3e      	ldr	r2, [pc, #248]	@ (8003fdc <HAL_RCC_OscConfig+0x9a4>)
 8003ee4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ee8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003eea:	f7fe fa21 	bl	8002330 <HAL_GetTick>
 8003eee:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ef2:	e009      	b.n	8003f08 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ef4:	f7fe fa1c 	bl	8002330 <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	2b64      	cmp	r3, #100	@ 0x64
 8003f02:	d901      	bls.n	8003f08 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8003f04:	2303      	movs	r3, #3
 8003f06:	e39e      	b.n	8004646 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f08:	4b34      	ldr	r3, [pc, #208]	@ (8003fdc <HAL_RCC_OscConfig+0x9a4>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d0ef      	beq.n	8003ef4 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f18:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d106      	bne.n	8003f32 <HAL_RCC_OscConfig+0x8fa>
 8003f24:	4b2b      	ldr	r3, [pc, #172]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003f26:	6a1b      	ldr	r3, [r3, #32]
 8003f28:	4a2a      	ldr	r2, [pc, #168]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003f2a:	f043 0301 	orr.w	r3, r3, #1
 8003f2e:	6213      	str	r3, [r2, #32]
 8003f30:	e035      	b.n	8003f9e <HAL_RCC_OscConfig+0x966>
 8003f32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f36:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d10c      	bne.n	8003f5c <HAL_RCC_OscConfig+0x924>
 8003f42:	4b24      	ldr	r3, [pc, #144]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003f44:	6a1b      	ldr	r3, [r3, #32]
 8003f46:	4a23      	ldr	r2, [pc, #140]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003f48:	f023 0301 	bic.w	r3, r3, #1
 8003f4c:	6213      	str	r3, [r2, #32]
 8003f4e:	4b21      	ldr	r3, [pc, #132]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003f50:	6a1b      	ldr	r3, [r3, #32]
 8003f52:	4a20      	ldr	r2, [pc, #128]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003f54:	f023 0304 	bic.w	r3, r3, #4
 8003f58:	6213      	str	r3, [r2, #32]
 8003f5a:	e020      	b.n	8003f9e <HAL_RCC_OscConfig+0x966>
 8003f5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f60:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	2b05      	cmp	r3, #5
 8003f6a:	d10c      	bne.n	8003f86 <HAL_RCC_OscConfig+0x94e>
 8003f6c:	4b19      	ldr	r3, [pc, #100]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003f6e:	6a1b      	ldr	r3, [r3, #32]
 8003f70:	4a18      	ldr	r2, [pc, #96]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003f72:	f043 0304 	orr.w	r3, r3, #4
 8003f76:	6213      	str	r3, [r2, #32]
 8003f78:	4b16      	ldr	r3, [pc, #88]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003f7a:	6a1b      	ldr	r3, [r3, #32]
 8003f7c:	4a15      	ldr	r2, [pc, #84]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003f7e:	f043 0301 	orr.w	r3, r3, #1
 8003f82:	6213      	str	r3, [r2, #32]
 8003f84:	e00b      	b.n	8003f9e <HAL_RCC_OscConfig+0x966>
 8003f86:	4b13      	ldr	r3, [pc, #76]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003f88:	6a1b      	ldr	r3, [r3, #32]
 8003f8a:	4a12      	ldr	r2, [pc, #72]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003f8c:	f023 0301 	bic.w	r3, r3, #1
 8003f90:	6213      	str	r3, [r2, #32]
 8003f92:	4b10      	ldr	r3, [pc, #64]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003f94:	6a1b      	ldr	r3, [r3, #32]
 8003f96:	4a0f      	ldr	r2, [pc, #60]	@ (8003fd4 <HAL_RCC_OscConfig+0x99c>)
 8003f98:	f023 0304 	bic.w	r3, r3, #4
 8003f9c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fa2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	f000 8087 	beq.w	80040be <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fb0:	f7fe f9be 	bl	8002330 <HAL_GetTick>
 8003fb4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fb8:	e012      	b.n	8003fe0 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fba:	f7fe f9b9 	bl	8002330 <HAL_GetTick>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d908      	bls.n	8003fe0 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e339      	b.n	8004646 <HAL_RCC_OscConfig+0x100e>
 8003fd2:	bf00      	nop
 8003fd4:	40021000 	.word	0x40021000
 8003fd8:	10908120 	.word	0x10908120
 8003fdc:	40007000 	.word	0x40007000
 8003fe0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fe4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003fe8:	2202      	movs	r2, #2
 8003fea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ff0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	fa93 f2a3 	rbit	r2, r3
 8003ffa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ffe:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004002:	601a      	str	r2, [r3, #0]
 8004004:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004008:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800400c:	2202      	movs	r2, #2
 800400e:	601a      	str	r2, [r3, #0]
 8004010:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004014:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	fa93 f2a3 	rbit	r2, r3
 800401e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004022:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004026:	601a      	str	r2, [r3, #0]
  return result;
 8004028:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800402c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004030:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004032:	fab3 f383 	clz	r3, r3
 8004036:	b2db      	uxtb	r3, r3
 8004038:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800403c:	b2db      	uxtb	r3, r3
 800403e:	2b00      	cmp	r3, #0
 8004040:	d102      	bne.n	8004048 <HAL_RCC_OscConfig+0xa10>
 8004042:	4b98      	ldr	r3, [pc, #608]	@ (80042a4 <HAL_RCC_OscConfig+0xc6c>)
 8004044:	6a1b      	ldr	r3, [r3, #32]
 8004046:	e013      	b.n	8004070 <HAL_RCC_OscConfig+0xa38>
 8004048:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800404c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004050:	2202      	movs	r2, #2
 8004052:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004054:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004058:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	fa93 f2a3 	rbit	r2, r3
 8004062:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004066:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800406a:	601a      	str	r2, [r3, #0]
 800406c:	4b8d      	ldr	r3, [pc, #564]	@ (80042a4 <HAL_RCC_OscConfig+0xc6c>)
 800406e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004070:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004074:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8004078:	2102      	movs	r1, #2
 800407a:	6011      	str	r1, [r2, #0]
 800407c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004080:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8004084:	6812      	ldr	r2, [r2, #0]
 8004086:	fa92 f1a2 	rbit	r1, r2
 800408a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800408e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8004092:	6011      	str	r1, [r2, #0]
  return result;
 8004094:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004098:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800409c:	6812      	ldr	r2, [r2, #0]
 800409e:	fab2 f282 	clz	r2, r2
 80040a2:	b2d2      	uxtb	r2, r2
 80040a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040a8:	b2d2      	uxtb	r2, r2
 80040aa:	f002 021f 	and.w	r2, r2, #31
 80040ae:	2101      	movs	r1, #1
 80040b0:	fa01 f202 	lsl.w	r2, r1, r2
 80040b4:	4013      	ands	r3, r2
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	f43f af7f 	beq.w	8003fba <HAL_RCC_OscConfig+0x982>
 80040bc:	e07d      	b.n	80041ba <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040be:	f7fe f937 	bl	8002330 <HAL_GetTick>
 80040c2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040c6:	e00b      	b.n	80040e0 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040c8:	f7fe f932 	bl	8002330 <HAL_GetTick>
 80040cc:	4602      	mov	r2, r0
 80040ce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040d8:	4293      	cmp	r3, r2
 80040da:	d901      	bls.n	80040e0 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80040dc:	2303      	movs	r3, #3
 80040de:	e2b2      	b.n	8004646 <HAL_RCC_OscConfig+0x100e>
 80040e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040e4:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80040e8:	2202      	movs	r2, #2
 80040ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040f0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	fa93 f2a3 	rbit	r2, r3
 80040fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040fe:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004102:	601a      	str	r2, [r3, #0]
 8004104:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004108:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800410c:	2202      	movs	r2, #2
 800410e:	601a      	str	r2, [r3, #0]
 8004110:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004114:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	fa93 f2a3 	rbit	r2, r3
 800411e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004122:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004126:	601a      	str	r2, [r3, #0]
  return result;
 8004128:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800412c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004130:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004132:	fab3 f383 	clz	r3, r3
 8004136:	b2db      	uxtb	r3, r3
 8004138:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800413c:	b2db      	uxtb	r3, r3
 800413e:	2b00      	cmp	r3, #0
 8004140:	d102      	bne.n	8004148 <HAL_RCC_OscConfig+0xb10>
 8004142:	4b58      	ldr	r3, [pc, #352]	@ (80042a4 <HAL_RCC_OscConfig+0xc6c>)
 8004144:	6a1b      	ldr	r3, [r3, #32]
 8004146:	e013      	b.n	8004170 <HAL_RCC_OscConfig+0xb38>
 8004148:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800414c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004150:	2202      	movs	r2, #2
 8004152:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004154:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004158:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	fa93 f2a3 	rbit	r2, r3
 8004162:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004166:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800416a:	601a      	str	r2, [r3, #0]
 800416c:	4b4d      	ldr	r3, [pc, #308]	@ (80042a4 <HAL_RCC_OscConfig+0xc6c>)
 800416e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004170:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004174:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8004178:	2102      	movs	r1, #2
 800417a:	6011      	str	r1, [r2, #0]
 800417c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004180:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8004184:	6812      	ldr	r2, [r2, #0]
 8004186:	fa92 f1a2 	rbit	r1, r2
 800418a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800418e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004192:	6011      	str	r1, [r2, #0]
  return result;
 8004194:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004198:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800419c:	6812      	ldr	r2, [r2, #0]
 800419e:	fab2 f282 	clz	r2, r2
 80041a2:	b2d2      	uxtb	r2, r2
 80041a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80041a8:	b2d2      	uxtb	r2, r2
 80041aa:	f002 021f 	and.w	r2, r2, #31
 80041ae:	2101      	movs	r1, #1
 80041b0:	fa01 f202 	lsl.w	r2, r1, r2
 80041b4:	4013      	ands	r3, r2
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d186      	bne.n	80040c8 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80041ba:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d105      	bne.n	80041ce <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041c2:	4b38      	ldr	r3, [pc, #224]	@ (80042a4 <HAL_RCC_OscConfig+0xc6c>)
 80041c4:	69db      	ldr	r3, [r3, #28]
 80041c6:	4a37      	ldr	r2, [pc, #220]	@ (80042a4 <HAL_RCC_OscConfig+0xc6c>)
 80041c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041cc:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041d2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	69db      	ldr	r3, [r3, #28]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	f000 8232 	beq.w	8004644 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80041e0:	4b30      	ldr	r3, [pc, #192]	@ (80042a4 <HAL_RCC_OscConfig+0xc6c>)
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f003 030c 	and.w	r3, r3, #12
 80041e8:	2b08      	cmp	r3, #8
 80041ea:	f000 8201 	beq.w	80045f0 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041f2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	69db      	ldr	r3, [r3, #28]
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	f040 8157 	bne.w	80044ae <HAL_RCC_OscConfig+0xe76>
 8004200:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004204:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004208:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800420c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800420e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004212:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	fa93 f2a3 	rbit	r2, r3
 800421c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004220:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004224:	601a      	str	r2, [r3, #0]
  return result;
 8004226:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800422a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800422e:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004230:	fab3 f383 	clz	r3, r3
 8004234:	b2db      	uxtb	r3, r3
 8004236:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800423a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	461a      	mov	r2, r3
 8004242:	2300      	movs	r3, #0
 8004244:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004246:	f7fe f873 	bl	8002330 <HAL_GetTick>
 800424a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800424e:	e009      	b.n	8004264 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004250:	f7fe f86e 	bl	8002330 <HAL_GetTick>
 8004254:	4602      	mov	r2, r0
 8004256:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	2b02      	cmp	r3, #2
 800425e:	d901      	bls.n	8004264 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e1f0      	b.n	8004646 <HAL_RCC_OscConfig+0x100e>
 8004264:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004268:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800426c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004270:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004272:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004276:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	fa93 f2a3 	rbit	r2, r3
 8004280:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004284:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8004288:	601a      	str	r2, [r3, #0]
  return result;
 800428a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800428e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8004292:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004294:	fab3 f383 	clz	r3, r3
 8004298:	b2db      	uxtb	r3, r3
 800429a:	2b3f      	cmp	r3, #63	@ 0x3f
 800429c:	d804      	bhi.n	80042a8 <HAL_RCC_OscConfig+0xc70>
 800429e:	4b01      	ldr	r3, [pc, #4]	@ (80042a4 <HAL_RCC_OscConfig+0xc6c>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	e029      	b.n	80042f8 <HAL_RCC_OscConfig+0xcc0>
 80042a4:	40021000 	.word	0x40021000
 80042a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042ac:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80042b0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80042b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042ba:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	fa93 f2a3 	rbit	r2, r3
 80042c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042c8:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80042cc:	601a      	str	r2, [r3, #0]
 80042ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042d2:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80042d6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80042da:	601a      	str	r2, [r3, #0]
 80042dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042e0:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	fa93 f2a3 	rbit	r2, r3
 80042ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042ee:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80042f2:	601a      	str	r2, [r3, #0]
 80042f4:	4bc3      	ldr	r3, [pc, #780]	@ (8004604 <HAL_RCC_OscConfig+0xfcc>)
 80042f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80042fc:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8004300:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004304:	6011      	str	r1, [r2, #0]
 8004306:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800430a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800430e:	6812      	ldr	r2, [r2, #0]
 8004310:	fa92 f1a2 	rbit	r1, r2
 8004314:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004318:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800431c:	6011      	str	r1, [r2, #0]
  return result;
 800431e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004322:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004326:	6812      	ldr	r2, [r2, #0]
 8004328:	fab2 f282 	clz	r2, r2
 800432c:	b2d2      	uxtb	r2, r2
 800432e:	f042 0220 	orr.w	r2, r2, #32
 8004332:	b2d2      	uxtb	r2, r2
 8004334:	f002 021f 	and.w	r2, r2, #31
 8004338:	2101      	movs	r1, #1
 800433a:	fa01 f202 	lsl.w	r2, r1, r2
 800433e:	4013      	ands	r3, r2
 8004340:	2b00      	cmp	r3, #0
 8004342:	d185      	bne.n	8004250 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004344:	4baf      	ldr	r3, [pc, #700]	@ (8004604 <HAL_RCC_OscConfig+0xfcc>)
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800434c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004350:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004358:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800435c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	6a1b      	ldr	r3, [r3, #32]
 8004364:	430b      	orrs	r3, r1
 8004366:	49a7      	ldr	r1, [pc, #668]	@ (8004604 <HAL_RCC_OscConfig+0xfcc>)
 8004368:	4313      	orrs	r3, r2
 800436a:	604b      	str	r3, [r1, #4]
 800436c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004370:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8004374:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004378:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800437a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800437e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	fa93 f2a3 	rbit	r2, r3
 8004388:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800438c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004390:	601a      	str	r2, [r3, #0]
  return result;
 8004392:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004396:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800439a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800439c:	fab3 f383 	clz	r3, r3
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80043a6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	461a      	mov	r2, r3
 80043ae:	2301      	movs	r3, #1
 80043b0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b2:	f7fd ffbd 	bl	8002330 <HAL_GetTick>
 80043b6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043ba:	e009      	b.n	80043d0 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043bc:	f7fd ffb8 	bl	8002330 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80043c6:	1ad3      	subs	r3, r2, r3
 80043c8:	2b02      	cmp	r3, #2
 80043ca:	d901      	bls.n	80043d0 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80043cc:	2303      	movs	r3, #3
 80043ce:	e13a      	b.n	8004646 <HAL_RCC_OscConfig+0x100e>
 80043d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043d4:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80043d8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80043dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043e2:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	fa93 f2a3 	rbit	r2, r3
 80043ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043f0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80043f4:	601a      	str	r2, [r3, #0]
  return result;
 80043f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043fa:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80043fe:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004400:	fab3 f383 	clz	r3, r3
 8004404:	b2db      	uxtb	r3, r3
 8004406:	2b3f      	cmp	r3, #63	@ 0x3f
 8004408:	d802      	bhi.n	8004410 <HAL_RCC_OscConfig+0xdd8>
 800440a:	4b7e      	ldr	r3, [pc, #504]	@ (8004604 <HAL_RCC_OscConfig+0xfcc>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	e027      	b.n	8004460 <HAL_RCC_OscConfig+0xe28>
 8004410:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004414:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004418:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800441c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800441e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004422:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	fa93 f2a3 	rbit	r2, r3
 800442c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004430:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8004434:	601a      	str	r2, [r3, #0]
 8004436:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800443a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800443e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004442:	601a      	str	r2, [r3, #0]
 8004444:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004448:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	fa93 f2a3 	rbit	r2, r3
 8004452:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004456:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800445a:	601a      	str	r2, [r3, #0]
 800445c:	4b69      	ldr	r3, [pc, #420]	@ (8004604 <HAL_RCC_OscConfig+0xfcc>)
 800445e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004460:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004464:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8004468:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800446c:	6011      	str	r1, [r2, #0]
 800446e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004472:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8004476:	6812      	ldr	r2, [r2, #0]
 8004478:	fa92 f1a2 	rbit	r1, r2
 800447c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004480:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004484:	6011      	str	r1, [r2, #0]
  return result;
 8004486:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800448a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800448e:	6812      	ldr	r2, [r2, #0]
 8004490:	fab2 f282 	clz	r2, r2
 8004494:	b2d2      	uxtb	r2, r2
 8004496:	f042 0220 	orr.w	r2, r2, #32
 800449a:	b2d2      	uxtb	r2, r2
 800449c:	f002 021f 	and.w	r2, r2, #31
 80044a0:	2101      	movs	r1, #1
 80044a2:	fa01 f202 	lsl.w	r2, r1, r2
 80044a6:	4013      	ands	r3, r2
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d087      	beq.n	80043bc <HAL_RCC_OscConfig+0xd84>
 80044ac:	e0ca      	b.n	8004644 <HAL_RCC_OscConfig+0x100c>
 80044ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044b2:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80044b6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80044ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044c0:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	fa93 f2a3 	rbit	r2, r3
 80044ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044ce:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80044d2:	601a      	str	r2, [r3, #0]
  return result;
 80044d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044d8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80044dc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044de:	fab3 f383 	clz	r3, r3
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80044e8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	461a      	mov	r2, r3
 80044f0:	2300      	movs	r3, #0
 80044f2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044f4:	f7fd ff1c 	bl	8002330 <HAL_GetTick>
 80044f8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044fc:	e009      	b.n	8004512 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044fe:	f7fd ff17 	bl	8002330 <HAL_GetTick>
 8004502:	4602      	mov	r2, r0
 8004504:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	2b02      	cmp	r3, #2
 800450c:	d901      	bls.n	8004512 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e099      	b.n	8004646 <HAL_RCC_OscConfig+0x100e>
 8004512:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004516:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800451a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800451e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004520:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004524:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	fa93 f2a3 	rbit	r2, r3
 800452e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004532:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004536:	601a      	str	r2, [r3, #0]
  return result;
 8004538:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800453c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004540:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004542:	fab3 f383 	clz	r3, r3
 8004546:	b2db      	uxtb	r3, r3
 8004548:	2b3f      	cmp	r3, #63	@ 0x3f
 800454a:	d802      	bhi.n	8004552 <HAL_RCC_OscConfig+0xf1a>
 800454c:	4b2d      	ldr	r3, [pc, #180]	@ (8004604 <HAL_RCC_OscConfig+0xfcc>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	e027      	b.n	80045a2 <HAL_RCC_OscConfig+0xf6a>
 8004552:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004556:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800455a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800455e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004560:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004564:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	fa93 f2a3 	rbit	r2, r3
 800456e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004572:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8004576:	601a      	str	r2, [r3, #0]
 8004578:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800457c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004580:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004584:	601a      	str	r2, [r3, #0]
 8004586:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800458a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	fa93 f2a3 	rbit	r2, r3
 8004594:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004598:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800459c:	601a      	str	r2, [r3, #0]
 800459e:	4b19      	ldr	r3, [pc, #100]	@ (8004604 <HAL_RCC_OscConfig+0xfcc>)
 80045a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80045a6:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80045aa:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80045ae:	6011      	str	r1, [r2, #0]
 80045b0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80045b4:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80045b8:	6812      	ldr	r2, [r2, #0]
 80045ba:	fa92 f1a2 	rbit	r1, r2
 80045be:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80045c2:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80045c6:	6011      	str	r1, [r2, #0]
  return result;
 80045c8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80045cc:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80045d0:	6812      	ldr	r2, [r2, #0]
 80045d2:	fab2 f282 	clz	r2, r2
 80045d6:	b2d2      	uxtb	r2, r2
 80045d8:	f042 0220 	orr.w	r2, r2, #32
 80045dc:	b2d2      	uxtb	r2, r2
 80045de:	f002 021f 	and.w	r2, r2, #31
 80045e2:	2101      	movs	r1, #1
 80045e4:	fa01 f202 	lsl.w	r2, r1, r2
 80045e8:	4013      	ands	r3, r2
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d187      	bne.n	80044fe <HAL_RCC_OscConfig+0xec6>
 80045ee:	e029      	b.n	8004644 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	69db      	ldr	r3, [r3, #28]
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d103      	bne.n	8004608 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e020      	b.n	8004646 <HAL_RCC_OscConfig+0x100e>
 8004604:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004608:	4b11      	ldr	r3, [pc, #68]	@ (8004650 <HAL_RCC_OscConfig+0x1018>)
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004610:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004614:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004618:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800461c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	6a1b      	ldr	r3, [r3, #32]
 8004624:	429a      	cmp	r2, r3
 8004626:	d10b      	bne.n	8004640 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004628:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800462c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004630:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004634:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800463c:	429a      	cmp	r2, r3
 800463e:	d001      	beq.n	8004644 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	e000      	b.n	8004646 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8004644:	2300      	movs	r3, #0
}
 8004646:	4618      	mov	r0, r3
 8004648:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}
 8004650:	40021000 	.word	0x40021000

08004654 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b09e      	sub	sp, #120	@ 0x78
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800465e:	2300      	movs	r3, #0
 8004660:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d101      	bne.n	800466c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e154      	b.n	8004916 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800466c:	4b89      	ldr	r3, [pc, #548]	@ (8004894 <HAL_RCC_ClockConfig+0x240>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 0307 	and.w	r3, r3, #7
 8004674:	683a      	ldr	r2, [r7, #0]
 8004676:	429a      	cmp	r2, r3
 8004678:	d910      	bls.n	800469c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800467a:	4b86      	ldr	r3, [pc, #536]	@ (8004894 <HAL_RCC_ClockConfig+0x240>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f023 0207 	bic.w	r2, r3, #7
 8004682:	4984      	ldr	r1, [pc, #528]	@ (8004894 <HAL_RCC_ClockConfig+0x240>)
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	4313      	orrs	r3, r2
 8004688:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800468a:	4b82      	ldr	r3, [pc, #520]	@ (8004894 <HAL_RCC_ClockConfig+0x240>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 0307 	and.w	r3, r3, #7
 8004692:	683a      	ldr	r2, [r7, #0]
 8004694:	429a      	cmp	r2, r3
 8004696:	d001      	beq.n	800469c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e13c      	b.n	8004916 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0302 	and.w	r3, r3, #2
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d008      	beq.n	80046ba <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046a8:	4b7b      	ldr	r3, [pc, #492]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	4978      	ldr	r1, [pc, #480]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0301 	and.w	r3, r3, #1
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	f000 80cd 	beq.w	8004862 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d137      	bne.n	8004740 <HAL_RCC_ClockConfig+0xec>
 80046d0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80046d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046d8:	fa93 f3a3 	rbit	r3, r3
 80046dc:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80046de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046e0:	fab3 f383 	clz	r3, r3
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b3f      	cmp	r3, #63	@ 0x3f
 80046e8:	d802      	bhi.n	80046f0 <HAL_RCC_ClockConfig+0x9c>
 80046ea:	4b6b      	ldr	r3, [pc, #428]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	e00f      	b.n	8004710 <HAL_RCC_ClockConfig+0xbc>
 80046f0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80046f4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046f6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80046f8:	fa93 f3a3 	rbit	r3, r3
 80046fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80046fe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004702:	663b      	str	r3, [r7, #96]	@ 0x60
 8004704:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004706:	fa93 f3a3 	rbit	r3, r3
 800470a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800470c:	4b62      	ldr	r3, [pc, #392]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 800470e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004710:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004714:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004716:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004718:	fa92 f2a2 	rbit	r2, r2
 800471c:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800471e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004720:	fab2 f282 	clz	r2, r2
 8004724:	b2d2      	uxtb	r2, r2
 8004726:	f042 0220 	orr.w	r2, r2, #32
 800472a:	b2d2      	uxtb	r2, r2
 800472c:	f002 021f 	and.w	r2, r2, #31
 8004730:	2101      	movs	r1, #1
 8004732:	fa01 f202 	lsl.w	r2, r1, r2
 8004736:	4013      	ands	r3, r2
 8004738:	2b00      	cmp	r3, #0
 800473a:	d171      	bne.n	8004820 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e0ea      	b.n	8004916 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	2b02      	cmp	r3, #2
 8004746:	d137      	bne.n	80047b8 <HAL_RCC_ClockConfig+0x164>
 8004748:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800474c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800474e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004750:	fa93 f3a3 	rbit	r3, r3
 8004754:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004756:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004758:	fab3 f383 	clz	r3, r3
 800475c:	b2db      	uxtb	r3, r3
 800475e:	2b3f      	cmp	r3, #63	@ 0x3f
 8004760:	d802      	bhi.n	8004768 <HAL_RCC_ClockConfig+0x114>
 8004762:	4b4d      	ldr	r3, [pc, #308]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	e00f      	b.n	8004788 <HAL_RCC_ClockConfig+0x134>
 8004768:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800476c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800476e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004770:	fa93 f3a3 	rbit	r3, r3
 8004774:	647b      	str	r3, [r7, #68]	@ 0x44
 8004776:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800477a:	643b      	str	r3, [r7, #64]	@ 0x40
 800477c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800477e:	fa93 f3a3 	rbit	r3, r3
 8004782:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004784:	4b44      	ldr	r3, [pc, #272]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 8004786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004788:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800478c:	63ba      	str	r2, [r7, #56]	@ 0x38
 800478e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004790:	fa92 f2a2 	rbit	r2, r2
 8004794:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8004796:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004798:	fab2 f282 	clz	r2, r2
 800479c:	b2d2      	uxtb	r2, r2
 800479e:	f042 0220 	orr.w	r2, r2, #32
 80047a2:	b2d2      	uxtb	r2, r2
 80047a4:	f002 021f 	and.w	r2, r2, #31
 80047a8:	2101      	movs	r1, #1
 80047aa:	fa01 f202 	lsl.w	r2, r1, r2
 80047ae:	4013      	ands	r3, r2
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d135      	bne.n	8004820 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e0ae      	b.n	8004916 <HAL_RCC_ClockConfig+0x2c2>
 80047b8:	2302      	movs	r3, #2
 80047ba:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047be:	fa93 f3a3 	rbit	r3, r3
 80047c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80047c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047c6:	fab3 f383 	clz	r3, r3
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	2b3f      	cmp	r3, #63	@ 0x3f
 80047ce:	d802      	bhi.n	80047d6 <HAL_RCC_ClockConfig+0x182>
 80047d0:	4b31      	ldr	r3, [pc, #196]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	e00d      	b.n	80047f2 <HAL_RCC_ClockConfig+0x19e>
 80047d6:	2302      	movs	r3, #2
 80047d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047dc:	fa93 f3a3 	rbit	r3, r3
 80047e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80047e2:	2302      	movs	r3, #2
 80047e4:	623b      	str	r3, [r7, #32]
 80047e6:	6a3b      	ldr	r3, [r7, #32]
 80047e8:	fa93 f3a3 	rbit	r3, r3
 80047ec:	61fb      	str	r3, [r7, #28]
 80047ee:	4b2a      	ldr	r3, [pc, #168]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 80047f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f2:	2202      	movs	r2, #2
 80047f4:	61ba      	str	r2, [r7, #24]
 80047f6:	69ba      	ldr	r2, [r7, #24]
 80047f8:	fa92 f2a2 	rbit	r2, r2
 80047fc:	617a      	str	r2, [r7, #20]
  return result;
 80047fe:	697a      	ldr	r2, [r7, #20]
 8004800:	fab2 f282 	clz	r2, r2
 8004804:	b2d2      	uxtb	r2, r2
 8004806:	f042 0220 	orr.w	r2, r2, #32
 800480a:	b2d2      	uxtb	r2, r2
 800480c:	f002 021f 	and.w	r2, r2, #31
 8004810:	2101      	movs	r1, #1
 8004812:	fa01 f202 	lsl.w	r2, r1, r2
 8004816:	4013      	ands	r3, r2
 8004818:	2b00      	cmp	r3, #0
 800481a:	d101      	bne.n	8004820 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e07a      	b.n	8004916 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004820:	4b1d      	ldr	r3, [pc, #116]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f023 0203 	bic.w	r2, r3, #3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	491a      	ldr	r1, [pc, #104]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 800482e:	4313      	orrs	r3, r2
 8004830:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004832:	f7fd fd7d 	bl	8002330 <HAL_GetTick>
 8004836:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004838:	e00a      	b.n	8004850 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800483a:	f7fd fd79 	bl	8002330 <HAL_GetTick>
 800483e:	4602      	mov	r2, r0
 8004840:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004842:	1ad3      	subs	r3, r2, r3
 8004844:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004848:	4293      	cmp	r3, r2
 800484a:	d901      	bls.n	8004850 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 800484c:	2303      	movs	r3, #3
 800484e:	e062      	b.n	8004916 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004850:	4b11      	ldr	r3, [pc, #68]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	f003 020c 	and.w	r2, r3, #12
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	009b      	lsls	r3, r3, #2
 800485e:	429a      	cmp	r2, r3
 8004860:	d1eb      	bne.n	800483a <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004862:	4b0c      	ldr	r3, [pc, #48]	@ (8004894 <HAL_RCC_ClockConfig+0x240>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 0307 	and.w	r3, r3, #7
 800486a:	683a      	ldr	r2, [r7, #0]
 800486c:	429a      	cmp	r2, r3
 800486e:	d215      	bcs.n	800489c <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004870:	4b08      	ldr	r3, [pc, #32]	@ (8004894 <HAL_RCC_ClockConfig+0x240>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f023 0207 	bic.w	r2, r3, #7
 8004878:	4906      	ldr	r1, [pc, #24]	@ (8004894 <HAL_RCC_ClockConfig+0x240>)
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	4313      	orrs	r3, r2
 800487e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004880:	4b04      	ldr	r3, [pc, #16]	@ (8004894 <HAL_RCC_ClockConfig+0x240>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 0307 	and.w	r3, r3, #7
 8004888:	683a      	ldr	r2, [r7, #0]
 800488a:	429a      	cmp	r2, r3
 800488c:	d006      	beq.n	800489c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e041      	b.n	8004916 <HAL_RCC_ClockConfig+0x2c2>
 8004892:	bf00      	nop
 8004894:	40022000 	.word	0x40022000
 8004898:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 0304 	and.w	r3, r3, #4
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d008      	beq.n	80048ba <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048a8:	4b1d      	ldr	r3, [pc, #116]	@ (8004920 <HAL_RCC_ClockConfig+0x2cc>)
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	491a      	ldr	r1, [pc, #104]	@ (8004920 <HAL_RCC_ClockConfig+0x2cc>)
 80048b6:	4313      	orrs	r3, r2
 80048b8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 0308 	and.w	r3, r3, #8
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d009      	beq.n	80048da <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048c6:	4b16      	ldr	r3, [pc, #88]	@ (8004920 <HAL_RCC_ClockConfig+0x2cc>)
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	691b      	ldr	r3, [r3, #16]
 80048d2:	00db      	lsls	r3, r3, #3
 80048d4:	4912      	ldr	r1, [pc, #72]	@ (8004920 <HAL_RCC_ClockConfig+0x2cc>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80048da:	f000 f829 	bl	8004930 <HAL_RCC_GetSysClockFreq>
 80048de:	4601      	mov	r1, r0
 80048e0:	4b0f      	ldr	r3, [pc, #60]	@ (8004920 <HAL_RCC_ClockConfig+0x2cc>)
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048e8:	22f0      	movs	r2, #240	@ 0xf0
 80048ea:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ec:	693a      	ldr	r2, [r7, #16]
 80048ee:	fa92 f2a2 	rbit	r2, r2
 80048f2:	60fa      	str	r2, [r7, #12]
  return result;
 80048f4:	68fa      	ldr	r2, [r7, #12]
 80048f6:	fab2 f282 	clz	r2, r2
 80048fa:	b2d2      	uxtb	r2, r2
 80048fc:	40d3      	lsrs	r3, r2
 80048fe:	4a09      	ldr	r2, [pc, #36]	@ (8004924 <HAL_RCC_ClockConfig+0x2d0>)
 8004900:	5cd3      	ldrb	r3, [r2, r3]
 8004902:	fa21 f303 	lsr.w	r3, r1, r3
 8004906:	4a08      	ldr	r2, [pc, #32]	@ (8004928 <HAL_RCC_ClockConfig+0x2d4>)
 8004908:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800490a:	4b08      	ldr	r3, [pc, #32]	@ (800492c <HAL_RCC_ClockConfig+0x2d8>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4618      	mov	r0, r3
 8004910:	f7fd fcca 	bl	80022a8 <HAL_InitTick>
  
  return HAL_OK;
 8004914:	2300      	movs	r3, #0
}
 8004916:	4618      	mov	r0, r3
 8004918:	3778      	adds	r7, #120	@ 0x78
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	40021000 	.word	0x40021000
 8004924:	08007a6c 	.word	0x08007a6c
 8004928:	20000000 	.word	0x20000000
 800492c:	20000018 	.word	0x20000018

08004930 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004930:	b480      	push	{r7}
 8004932:	b087      	sub	sp, #28
 8004934:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004936:	2300      	movs	r3, #0
 8004938:	60fb      	str	r3, [r7, #12]
 800493a:	2300      	movs	r3, #0
 800493c:	60bb      	str	r3, [r7, #8]
 800493e:	2300      	movs	r3, #0
 8004940:	617b      	str	r3, [r7, #20]
 8004942:	2300      	movs	r3, #0
 8004944:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004946:	2300      	movs	r3, #0
 8004948:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800494a:	4b1e      	ldr	r3, [pc, #120]	@ (80049c4 <HAL_RCC_GetSysClockFreq+0x94>)
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f003 030c 	and.w	r3, r3, #12
 8004956:	2b04      	cmp	r3, #4
 8004958:	d002      	beq.n	8004960 <HAL_RCC_GetSysClockFreq+0x30>
 800495a:	2b08      	cmp	r3, #8
 800495c:	d003      	beq.n	8004966 <HAL_RCC_GetSysClockFreq+0x36>
 800495e:	e026      	b.n	80049ae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004960:	4b19      	ldr	r3, [pc, #100]	@ (80049c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004962:	613b      	str	r3, [r7, #16]
      break;
 8004964:	e026      	b.n	80049b4 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	0c9b      	lsrs	r3, r3, #18
 800496a:	f003 030f 	and.w	r3, r3, #15
 800496e:	4a17      	ldr	r2, [pc, #92]	@ (80049cc <HAL_RCC_GetSysClockFreq+0x9c>)
 8004970:	5cd3      	ldrb	r3, [r2, r3]
 8004972:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004974:	4b13      	ldr	r3, [pc, #76]	@ (80049c4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004978:	f003 030f 	and.w	r3, r3, #15
 800497c:	4a14      	ldr	r2, [pc, #80]	@ (80049d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800497e:	5cd3      	ldrb	r3, [r2, r3]
 8004980:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d008      	beq.n	800499e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800498c:	4a0e      	ldr	r2, [pc, #56]	@ (80049c8 <HAL_RCC_GetSysClockFreq+0x98>)
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	fbb2 f2f3 	udiv	r2, r2, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	fb02 f303 	mul.w	r3, r2, r3
 800499a:	617b      	str	r3, [r7, #20]
 800499c:	e004      	b.n	80049a8 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a0c      	ldr	r2, [pc, #48]	@ (80049d4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80049a2:	fb02 f303 	mul.w	r3, r2, r3
 80049a6:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	613b      	str	r3, [r7, #16]
      break;
 80049ac:	e002      	b.n	80049b4 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80049ae:	4b06      	ldr	r3, [pc, #24]	@ (80049c8 <HAL_RCC_GetSysClockFreq+0x98>)
 80049b0:	613b      	str	r3, [r7, #16]
      break;
 80049b2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049b4:	693b      	ldr	r3, [r7, #16]
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	371c      	adds	r7, #28
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr
 80049c2:	bf00      	nop
 80049c4:	40021000 	.word	0x40021000
 80049c8:	007a1200 	.word	0x007a1200
 80049cc:	08007a84 	.word	0x08007a84
 80049d0:	08007a94 	.word	0x08007a94
 80049d4:	003d0900 	.word	0x003d0900

080049d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049d8:	b480      	push	{r7}
 80049da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049dc:	4b03      	ldr	r3, [pc, #12]	@ (80049ec <HAL_RCC_GetHCLKFreq+0x14>)
 80049de:	681b      	ldr	r3, [r3, #0]
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr
 80049ea:	bf00      	nop
 80049ec:	20000000 	.word	0x20000000

080049f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80049f6:	f7ff ffef 	bl	80049d8 <HAL_RCC_GetHCLKFreq>
 80049fa:	4601      	mov	r1, r0
 80049fc:	4b0b      	ldr	r3, [pc, #44]	@ (8004a2c <HAL_RCC_GetPCLK1Freq+0x3c>)
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004a04:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004a08:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	fa92 f2a2 	rbit	r2, r2
 8004a10:	603a      	str	r2, [r7, #0]
  return result;
 8004a12:	683a      	ldr	r2, [r7, #0]
 8004a14:	fab2 f282 	clz	r2, r2
 8004a18:	b2d2      	uxtb	r2, r2
 8004a1a:	40d3      	lsrs	r3, r2
 8004a1c:	4a04      	ldr	r2, [pc, #16]	@ (8004a30 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004a1e:	5cd3      	ldrb	r3, [r2, r3]
 8004a20:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004a24:	4618      	mov	r0, r3
 8004a26:	3708      	adds	r7, #8
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}
 8004a2c:	40021000 	.word	0x40021000
 8004a30:	08007a7c 	.word	0x08007a7c

08004a34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004a3a:	f7ff ffcd 	bl	80049d8 <HAL_RCC_GetHCLKFreq>
 8004a3e:	4601      	mov	r1, r0
 8004a40:	4b0b      	ldr	r3, [pc, #44]	@ (8004a70 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8004a48:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8004a4c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a4e:	687a      	ldr	r2, [r7, #4]
 8004a50:	fa92 f2a2 	rbit	r2, r2
 8004a54:	603a      	str	r2, [r7, #0]
  return result;
 8004a56:	683a      	ldr	r2, [r7, #0]
 8004a58:	fab2 f282 	clz	r2, r2
 8004a5c:	b2d2      	uxtb	r2, r2
 8004a5e:	40d3      	lsrs	r3, r2
 8004a60:	4a04      	ldr	r2, [pc, #16]	@ (8004a74 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004a62:	5cd3      	ldrb	r3, [r2, r3]
 8004a64:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3708      	adds	r7, #8
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	40021000 	.word	0x40021000
 8004a74:	08007a7c 	.word	0x08007a7c

08004a78 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
 8004a80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	220f      	movs	r2, #15
 8004a86:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004a88:	4b12      	ldr	r3, [pc, #72]	@ (8004ad4 <HAL_RCC_GetClockConfig+0x5c>)
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	f003 0203 	and.w	r2, r3, #3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8004a94:	4b0f      	ldr	r3, [pc, #60]	@ (8004ad4 <HAL_RCC_GetClockConfig+0x5c>)
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8004aa0:	4b0c      	ldr	r3, [pc, #48]	@ (8004ad4 <HAL_RCC_GetClockConfig+0x5c>)
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004aac:	4b09      	ldr	r3, [pc, #36]	@ (8004ad4 <HAL_RCC_GetClockConfig+0x5c>)
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	08db      	lsrs	r3, r3, #3
 8004ab2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8004aba:	4b07      	ldr	r3, [pc, #28]	@ (8004ad8 <HAL_RCC_GetClockConfig+0x60>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f003 0207 	and.w	r2, r3, #7
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	601a      	str	r2, [r3, #0]
}
 8004ac6:	bf00      	nop
 8004ac8:	370c      	adds	r7, #12
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	40021000 	.word	0x40021000
 8004ad8:	40022000 	.word	0x40022000

08004adc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b092      	sub	sp, #72	@ 0x48
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004aec:	2300      	movs	r3, #0
 8004aee:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	f000 80cb 	beq.w	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b00:	4b85      	ldr	r3, [pc, #532]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004b02:	69db      	ldr	r3, [r3, #28]
 8004b04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d10e      	bne.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b0c:	4b82      	ldr	r3, [pc, #520]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004b0e:	69db      	ldr	r3, [r3, #28]
 8004b10:	4a81      	ldr	r2, [pc, #516]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004b12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b16:	61d3      	str	r3, [r2, #28]
 8004b18:	4b7f      	ldr	r3, [pc, #508]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004b1a:	69db      	ldr	r3, [r3, #28]
 8004b1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b20:	60bb      	str	r3, [r7, #8]
 8004b22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b24:	2301      	movs	r3, #1
 8004b26:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b2a:	4b7c      	ldr	r3, [pc, #496]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d118      	bne.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b36:	4b79      	ldr	r3, [pc, #484]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a78      	ldr	r2, [pc, #480]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b40:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b42:	f7fd fbf5 	bl	8002330 <HAL_GetTick>
 8004b46:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b48:	e008      	b.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b4a:	f7fd fbf1 	bl	8002330 <HAL_GetTick>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	2b64      	cmp	r3, #100	@ 0x64
 8004b56:	d901      	bls.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004b58:	2303      	movs	r3, #3
 8004b5a:	e0d9      	b.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b5c:	4b6f      	ldr	r3, [pc, #444]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d0f0      	beq.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004b68:	4b6b      	ldr	r3, [pc, #428]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004b6a:	6a1b      	ldr	r3, [r3, #32]
 8004b6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b70:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d07b      	beq.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b80:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d074      	beq.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b86:	4b64      	ldr	r3, [pc, #400]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004b88:	6a1b      	ldr	r3, [r3, #32]
 8004b8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b90:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004b94:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b98:	fa93 f3a3 	rbit	r3, r3
 8004b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004b9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ba0:	fab3 f383 	clz	r3, r3
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	461a      	mov	r2, r3
 8004ba8:	4b5d      	ldr	r3, [pc, #372]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004baa:	4413      	add	r3, r2
 8004bac:	009b      	lsls	r3, r3, #2
 8004bae:	461a      	mov	r2, r3
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	6013      	str	r3, [r2, #0]
 8004bb4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004bb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bbc:	fa93 f3a3 	rbit	r3, r3
 8004bc0:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004bc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004bc4:	fab3 f383 	clz	r3, r3
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	461a      	mov	r2, r3
 8004bcc:	4b54      	ldr	r3, [pc, #336]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004bce:	4413      	add	r3, r2
 8004bd0:	009b      	lsls	r3, r3, #2
 8004bd2:	461a      	mov	r2, r3
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004bd8:	4a4f      	ldr	r2, [pc, #316]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004bda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bdc:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004bde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004be0:	f003 0301 	and.w	r3, r3, #1
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d043      	beq.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004be8:	f7fd fba2 	bl	8002330 <HAL_GetTick>
 8004bec:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bee:	e00a      	b.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bf0:	f7fd fb9e 	bl	8002330 <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d901      	bls.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004c02:	2303      	movs	r3, #3
 8004c04:	e084      	b.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8004c06:	2302      	movs	r3, #2
 8004c08:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c0c:	fa93 f3a3 	rbit	r3, r3
 8004c10:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c12:	2302      	movs	r3, #2
 8004c14:	623b      	str	r3, [r7, #32]
 8004c16:	6a3b      	ldr	r3, [r7, #32]
 8004c18:	fa93 f3a3 	rbit	r3, r3
 8004c1c:	61fb      	str	r3, [r7, #28]
  return result;
 8004c1e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c20:	fab3 f383 	clz	r3, r3
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d102      	bne.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8004c30:	4b39      	ldr	r3, [pc, #228]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c32:	6a1b      	ldr	r3, [r3, #32]
 8004c34:	e007      	b.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8004c36:	2302      	movs	r3, #2
 8004c38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c3a:	69bb      	ldr	r3, [r7, #24]
 8004c3c:	fa93 f3a3 	rbit	r3, r3
 8004c40:	617b      	str	r3, [r7, #20]
 8004c42:	4b35      	ldr	r3, [pc, #212]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c46:	2202      	movs	r2, #2
 8004c48:	613a      	str	r2, [r7, #16]
 8004c4a:	693a      	ldr	r2, [r7, #16]
 8004c4c:	fa92 f2a2 	rbit	r2, r2
 8004c50:	60fa      	str	r2, [r7, #12]
  return result;
 8004c52:	68fa      	ldr	r2, [r7, #12]
 8004c54:	fab2 f282 	clz	r2, r2
 8004c58:	b2d2      	uxtb	r2, r2
 8004c5a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c5e:	b2d2      	uxtb	r2, r2
 8004c60:	f002 021f 	and.w	r2, r2, #31
 8004c64:	2101      	movs	r1, #1
 8004c66:	fa01 f202 	lsl.w	r2, r1, r2
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d0bf      	beq.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004c70:	4b29      	ldr	r3, [pc, #164]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c72:	6a1b      	ldr	r3, [r3, #32]
 8004c74:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	4926      	ldr	r1, [pc, #152]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004c82:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d105      	bne.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c8a:	4b23      	ldr	r3, [pc, #140]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c8c:	69db      	ldr	r3, [r3, #28]
 8004c8e:	4a22      	ldr	r2, [pc, #136]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c94:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 0301 	and.w	r3, r3, #1
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d008      	beq.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ca2:	4b1d      	ldr	r3, [pc, #116]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ca6:	f023 0203 	bic.w	r2, r3, #3
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	491a      	ldr	r1, [pc, #104]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 0320 	and.w	r3, r3, #32
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d008      	beq.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004cc0:	4b15      	ldr	r3, [pc, #84]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc4:	f023 0210 	bic.w	r2, r3, #16
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	4912      	ldr	r1, [pc, #72]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d008      	beq.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004cde:	4b0e      	ldr	r3, [pc, #56]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ce2:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	691b      	ldr	r3, [r3, #16]
 8004cea:	490b      	ldr	r1, [pc, #44]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004cec:	4313      	orrs	r3, r2
 8004cee:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d008      	beq.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004cfc:	4b06      	ldr	r3, [pc, #24]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	695b      	ldr	r3, [r3, #20]
 8004d08:	4903      	ldr	r1, [pc, #12]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004d0e:	2300      	movs	r3, #0
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3748      	adds	r7, #72	@ 0x48
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}
 8004d18:	40021000 	.word	0x40021000
 8004d1c:	40007000 	.word	0x40007000
 8004d20:	10908100 	.word	0x10908100

08004d24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b082      	sub	sp, #8
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d101      	bne.n	8004d36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e049      	b.n	8004dca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d106      	bne.n	8004d50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f7fb fed2 	bl	8000af4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2202      	movs	r2, #2
 8004d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	3304      	adds	r3, #4
 8004d60:	4619      	mov	r1, r3
 8004d62:	4610      	mov	r0, r2
 8004d64:	f000 fe92 	bl	8005a8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2201      	movs	r2, #1
 8004d74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004dc8:	2300      	movs	r3, #0
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3708      	adds	r7, #8
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
	...

08004dd4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b085      	sub	sp, #20
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d001      	beq.n	8004dec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	e038      	b.n	8004e5e <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2202      	movs	r2, #2
 8004df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a1c      	ldr	r2, [pc, #112]	@ (8004e6c <HAL_TIM_Base_Start+0x98>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d00e      	beq.n	8004e1c <HAL_TIM_Base_Start+0x48>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e06:	d009      	beq.n	8004e1c <HAL_TIM_Base_Start+0x48>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a18      	ldr	r2, [pc, #96]	@ (8004e70 <HAL_TIM_Base_Start+0x9c>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d004      	beq.n	8004e1c <HAL_TIM_Base_Start+0x48>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a17      	ldr	r2, [pc, #92]	@ (8004e74 <HAL_TIM_Base_Start+0xa0>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d115      	bne.n	8004e48 <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	689a      	ldr	r2, [r3, #8]
 8004e22:	4b15      	ldr	r3, [pc, #84]	@ (8004e78 <HAL_TIM_Base_Start+0xa4>)
 8004e24:	4013      	ands	r3, r2
 8004e26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2b06      	cmp	r3, #6
 8004e2c:	d015      	beq.n	8004e5a <HAL_TIM_Base_Start+0x86>
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e34:	d011      	beq.n	8004e5a <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f042 0201 	orr.w	r2, r2, #1
 8004e44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e46:	e008      	b.n	8004e5a <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f042 0201 	orr.w	r2, r2, #1
 8004e56:	601a      	str	r2, [r3, #0]
 8004e58:	e000      	b.n	8004e5c <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e5a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004e5c:	2300      	movs	r3, #0
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3714      	adds	r7, #20
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr
 8004e6a:	bf00      	nop
 8004e6c:	40012c00 	.word	0x40012c00
 8004e70:	40000400 	.word	0x40000400
 8004e74:	40014000 	.word	0x40014000
 8004e78:	00010007 	.word	0x00010007

08004e7c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d101      	bne.n	8004e8e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e049      	b.n	8004f22 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d106      	bne.n	8004ea8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f000 f841 	bl	8004f2a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2202      	movs	r2, #2
 8004eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	3304      	adds	r3, #4
 8004eb8:	4619      	mov	r1, r3
 8004eba:	4610      	mov	r0, r2
 8004ebc:	f000 fde6 	bl	8005a8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f20:	2300      	movs	r3, #0
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3708      	adds	r7, #8
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}

08004f2a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004f2a:	b480      	push	{r7}
 8004f2c:	b083      	sub	sp, #12
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004f32:	bf00      	nop
 8004f34:	370c      	adds	r7, #12
 8004f36:	46bd      	mov	sp, r7
 8004f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3c:	4770      	bx	lr
	...

08004f40 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b084      	sub	sp, #16
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d109      	bne.n	8004f64 <HAL_TIM_PWM_Start+0x24>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	bf14      	ite	ne
 8004f5c:	2301      	movne	r3, #1
 8004f5e:	2300      	moveq	r3, #0
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	e03c      	b.n	8004fde <HAL_TIM_PWM_Start+0x9e>
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	2b04      	cmp	r3, #4
 8004f68:	d109      	bne.n	8004f7e <HAL_TIM_PWM_Start+0x3e>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	bf14      	ite	ne
 8004f76:	2301      	movne	r3, #1
 8004f78:	2300      	moveq	r3, #0
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	e02f      	b.n	8004fde <HAL_TIM_PWM_Start+0x9e>
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	2b08      	cmp	r3, #8
 8004f82:	d109      	bne.n	8004f98 <HAL_TIM_PWM_Start+0x58>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	bf14      	ite	ne
 8004f90:	2301      	movne	r3, #1
 8004f92:	2300      	moveq	r3, #0
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	e022      	b.n	8004fde <HAL_TIM_PWM_Start+0x9e>
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	2b0c      	cmp	r3, #12
 8004f9c:	d109      	bne.n	8004fb2 <HAL_TIM_PWM_Start+0x72>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	bf14      	ite	ne
 8004faa:	2301      	movne	r3, #1
 8004fac:	2300      	moveq	r3, #0
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	e015      	b.n	8004fde <HAL_TIM_PWM_Start+0x9e>
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	2b10      	cmp	r3, #16
 8004fb6:	d109      	bne.n	8004fcc <HAL_TIM_PWM_Start+0x8c>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004fbe:	b2db      	uxtb	r3, r3
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	bf14      	ite	ne
 8004fc4:	2301      	movne	r3, #1
 8004fc6:	2300      	moveq	r3, #0
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	e008      	b.n	8004fde <HAL_TIM_PWM_Start+0x9e>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	bf14      	ite	ne
 8004fd8:	2301      	movne	r3, #1
 8004fda:	2300      	moveq	r3, #0
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d001      	beq.n	8004fe6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e088      	b.n	80050f8 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d104      	bne.n	8004ff6 <HAL_TIM_PWM_Start+0xb6>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2202      	movs	r2, #2
 8004ff0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ff4:	e023      	b.n	800503e <HAL_TIM_PWM_Start+0xfe>
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	2b04      	cmp	r3, #4
 8004ffa:	d104      	bne.n	8005006 <HAL_TIM_PWM_Start+0xc6>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2202      	movs	r2, #2
 8005000:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005004:	e01b      	b.n	800503e <HAL_TIM_PWM_Start+0xfe>
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	2b08      	cmp	r3, #8
 800500a:	d104      	bne.n	8005016 <HAL_TIM_PWM_Start+0xd6>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2202      	movs	r2, #2
 8005010:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005014:	e013      	b.n	800503e <HAL_TIM_PWM_Start+0xfe>
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	2b0c      	cmp	r3, #12
 800501a:	d104      	bne.n	8005026 <HAL_TIM_PWM_Start+0xe6>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2202      	movs	r2, #2
 8005020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005024:	e00b      	b.n	800503e <HAL_TIM_PWM_Start+0xfe>
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	2b10      	cmp	r3, #16
 800502a:	d104      	bne.n	8005036 <HAL_TIM_PWM_Start+0xf6>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2202      	movs	r2, #2
 8005030:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005034:	e003      	b.n	800503e <HAL_TIM_PWM_Start+0xfe>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2202      	movs	r2, #2
 800503a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	2201      	movs	r2, #1
 8005044:	6839      	ldr	r1, [r7, #0]
 8005046:	4618      	mov	r0, r3
 8005048:	f001 f9f6 	bl	8006438 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a2b      	ldr	r2, [pc, #172]	@ (8005100 <HAL_TIM_PWM_Start+0x1c0>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d00e      	beq.n	8005074 <HAL_TIM_PWM_Start+0x134>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a2a      	ldr	r2, [pc, #168]	@ (8005104 <HAL_TIM_PWM_Start+0x1c4>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d009      	beq.n	8005074 <HAL_TIM_PWM_Start+0x134>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a28      	ldr	r2, [pc, #160]	@ (8005108 <HAL_TIM_PWM_Start+0x1c8>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d004      	beq.n	8005074 <HAL_TIM_PWM_Start+0x134>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a27      	ldr	r2, [pc, #156]	@ (800510c <HAL_TIM_PWM_Start+0x1cc>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d101      	bne.n	8005078 <HAL_TIM_PWM_Start+0x138>
 8005074:	2301      	movs	r3, #1
 8005076:	e000      	b.n	800507a <HAL_TIM_PWM_Start+0x13a>
 8005078:	2300      	movs	r3, #0
 800507a:	2b00      	cmp	r3, #0
 800507c:	d007      	beq.n	800508e <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800508c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a1b      	ldr	r2, [pc, #108]	@ (8005100 <HAL_TIM_PWM_Start+0x1c0>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d00e      	beq.n	80050b6 <HAL_TIM_PWM_Start+0x176>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050a0:	d009      	beq.n	80050b6 <HAL_TIM_PWM_Start+0x176>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a1a      	ldr	r2, [pc, #104]	@ (8005110 <HAL_TIM_PWM_Start+0x1d0>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d004      	beq.n	80050b6 <HAL_TIM_PWM_Start+0x176>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a14      	ldr	r2, [pc, #80]	@ (8005104 <HAL_TIM_PWM_Start+0x1c4>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d115      	bne.n	80050e2 <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	689a      	ldr	r2, [r3, #8]
 80050bc:	4b15      	ldr	r3, [pc, #84]	@ (8005114 <HAL_TIM_PWM_Start+0x1d4>)
 80050be:	4013      	ands	r3, r2
 80050c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2b06      	cmp	r3, #6
 80050c6:	d015      	beq.n	80050f4 <HAL_TIM_PWM_Start+0x1b4>
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050ce:	d011      	beq.n	80050f4 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f042 0201 	orr.w	r2, r2, #1
 80050de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050e0:	e008      	b.n	80050f4 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f042 0201 	orr.w	r2, r2, #1
 80050f0:	601a      	str	r2, [r3, #0]
 80050f2:	e000      	b.n	80050f6 <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050f4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80050f6:	2300      	movs	r3, #0
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3710      	adds	r7, #16
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}
 8005100:	40012c00 	.word	0x40012c00
 8005104:	40014000 	.word	0x40014000
 8005108:	40014400 	.word	0x40014400
 800510c:	40014800 	.word	0x40014800
 8005110:	40000400 	.word	0x40000400
 8005114:	00010007 	.word	0x00010007

08005118 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b082      	sub	sp, #8
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
 8005120:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	2200      	movs	r2, #0
 8005128:	6839      	ldr	r1, [r7, #0]
 800512a:	4618      	mov	r0, r3
 800512c:	f001 f984 	bl	8006438 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a3b      	ldr	r2, [pc, #236]	@ (8005224 <HAL_TIM_PWM_Stop+0x10c>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d00e      	beq.n	8005158 <HAL_TIM_PWM_Stop+0x40>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a3a      	ldr	r2, [pc, #232]	@ (8005228 <HAL_TIM_PWM_Stop+0x110>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d009      	beq.n	8005158 <HAL_TIM_PWM_Stop+0x40>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a38      	ldr	r2, [pc, #224]	@ (800522c <HAL_TIM_PWM_Stop+0x114>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d004      	beq.n	8005158 <HAL_TIM_PWM_Stop+0x40>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a37      	ldr	r2, [pc, #220]	@ (8005230 <HAL_TIM_PWM_Stop+0x118>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d101      	bne.n	800515c <HAL_TIM_PWM_Stop+0x44>
 8005158:	2301      	movs	r3, #1
 800515a:	e000      	b.n	800515e <HAL_TIM_PWM_Stop+0x46>
 800515c:	2300      	movs	r3, #0
 800515e:	2b00      	cmp	r3, #0
 8005160:	d017      	beq.n	8005192 <HAL_TIM_PWM_Stop+0x7a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	6a1a      	ldr	r2, [r3, #32]
 8005168:	f241 1311 	movw	r3, #4369	@ 0x1111
 800516c:	4013      	ands	r3, r2
 800516e:	2b00      	cmp	r3, #0
 8005170:	d10f      	bne.n	8005192 <HAL_TIM_PWM_Stop+0x7a>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	6a1a      	ldr	r2, [r3, #32]
 8005178:	f240 4344 	movw	r3, #1092	@ 0x444
 800517c:	4013      	ands	r3, r2
 800517e:	2b00      	cmp	r3, #0
 8005180:	d107      	bne.n	8005192 <HAL_TIM_PWM_Stop+0x7a>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005190:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	6a1a      	ldr	r2, [r3, #32]
 8005198:	f241 1311 	movw	r3, #4369	@ 0x1111
 800519c:	4013      	ands	r3, r2
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d10f      	bne.n	80051c2 <HAL_TIM_PWM_Stop+0xaa>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	6a1a      	ldr	r2, [r3, #32]
 80051a8:	f240 4344 	movw	r3, #1092	@ 0x444
 80051ac:	4013      	ands	r3, r2
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d107      	bne.n	80051c2 <HAL_TIM_PWM_Stop+0xaa>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f022 0201 	bic.w	r2, r2, #1
 80051c0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d104      	bne.n	80051d2 <HAL_TIM_PWM_Stop+0xba>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051d0:	e023      	b.n	800521a <HAL_TIM_PWM_Stop+0x102>
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	2b04      	cmp	r3, #4
 80051d6:	d104      	bne.n	80051e2 <HAL_TIM_PWM_Stop+0xca>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051e0:	e01b      	b.n	800521a <HAL_TIM_PWM_Stop+0x102>
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	2b08      	cmp	r3, #8
 80051e6:	d104      	bne.n	80051f2 <HAL_TIM_PWM_Stop+0xda>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051f0:	e013      	b.n	800521a <HAL_TIM_PWM_Stop+0x102>
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	2b0c      	cmp	r3, #12
 80051f6:	d104      	bne.n	8005202 <HAL_TIM_PWM_Stop+0xea>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005200:	e00b      	b.n	800521a <HAL_TIM_PWM_Stop+0x102>
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	2b10      	cmp	r3, #16
 8005206:	d104      	bne.n	8005212 <HAL_TIM_PWM_Stop+0xfa>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005210:	e003      	b.n	800521a <HAL_TIM_PWM_Stop+0x102>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2201      	movs	r2, #1
 8005216:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800521a:	2300      	movs	r3, #0
}
 800521c:	4618      	mov	r0, r3
 800521e:	3708      	adds	r7, #8
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}
 8005224:	40012c00 	.word	0x40012c00
 8005228:	40014000 	.word	0x40014000
 800522c:	40014400 	.word	0x40014400
 8005230:	40014800 	.word	0x40014800

08005234 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b082      	sub	sp, #8
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d101      	bne.n	8005246 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e049      	b.n	80052da <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800524c:	b2db      	uxtb	r3, r3
 800524e:	2b00      	cmp	r3, #0
 8005250:	d106      	bne.n	8005260 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f7fb fbfe 	bl	8000a5c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2202      	movs	r2, #2
 8005264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	3304      	adds	r3, #4
 8005270:	4619      	mov	r1, r3
 8005272:	4610      	mov	r0, r2
 8005274:	f000 fc0a 	bl	8005a8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2201      	movs	r2, #1
 800528c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052d8:	2300      	movs	r3, #0
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3708      	adds	r7, #8
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}

080052e2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052e2:	b580      	push	{r7, lr}
 80052e4:	b084      	sub	sp, #16
 80052e6:	af00      	add	r7, sp, #0
 80052e8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	691b      	ldr	r3, [r3, #16]
 80052f8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	f003 0302 	and.w	r3, r3, #2
 8005300:	2b00      	cmp	r3, #0
 8005302:	d020      	beq.n	8005346 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f003 0302 	and.w	r3, r3, #2
 800530a:	2b00      	cmp	r3, #0
 800530c:	d01b      	beq.n	8005346 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f06f 0202 	mvn.w	r2, #2
 8005316:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	699b      	ldr	r3, [r3, #24]
 8005324:	f003 0303 	and.w	r3, r3, #3
 8005328:	2b00      	cmp	r3, #0
 800532a:	d003      	beq.n	8005334 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f000 fb8f 	bl	8005a50 <HAL_TIM_IC_CaptureCallback>
 8005332:	e005      	b.n	8005340 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f000 fb81 	bl	8005a3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 fb92 	bl	8005a64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	f003 0304 	and.w	r3, r3, #4
 800534c:	2b00      	cmp	r3, #0
 800534e:	d020      	beq.n	8005392 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f003 0304 	and.w	r3, r3, #4
 8005356:	2b00      	cmp	r3, #0
 8005358:	d01b      	beq.n	8005392 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f06f 0204 	mvn.w	r2, #4
 8005362:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2202      	movs	r2, #2
 8005368:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	699b      	ldr	r3, [r3, #24]
 8005370:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005374:	2b00      	cmp	r3, #0
 8005376:	d003      	beq.n	8005380 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f000 fb69 	bl	8005a50 <HAL_TIM_IC_CaptureCallback>
 800537e:	e005      	b.n	800538c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005380:	6878      	ldr	r0, [r7, #4]
 8005382:	f000 fb5b 	bl	8005a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 fb6c 	bl	8005a64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2200      	movs	r2, #0
 8005390:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	f003 0308 	and.w	r3, r3, #8
 8005398:	2b00      	cmp	r3, #0
 800539a:	d020      	beq.n	80053de <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f003 0308 	and.w	r3, r3, #8
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d01b      	beq.n	80053de <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f06f 0208 	mvn.w	r2, #8
 80053ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2204      	movs	r2, #4
 80053b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	69db      	ldr	r3, [r3, #28]
 80053bc:	f003 0303 	and.w	r3, r3, #3
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d003      	beq.n	80053cc <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f000 fb43 	bl	8005a50 <HAL_TIM_IC_CaptureCallback>
 80053ca:	e005      	b.n	80053d8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053cc:	6878      	ldr	r0, [r7, #4]
 80053ce:	f000 fb35 	bl	8005a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 fb46 	bl	8005a64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2200      	movs	r2, #0
 80053dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	f003 0310 	and.w	r3, r3, #16
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d020      	beq.n	800542a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f003 0310 	and.w	r3, r3, #16
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d01b      	beq.n	800542a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f06f 0210 	mvn.w	r2, #16
 80053fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2208      	movs	r2, #8
 8005400:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	69db      	ldr	r3, [r3, #28]
 8005408:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800540c:	2b00      	cmp	r3, #0
 800540e:	d003      	beq.n	8005418 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f000 fb1d 	bl	8005a50 <HAL_TIM_IC_CaptureCallback>
 8005416:	e005      	b.n	8005424 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f000 fb0f 	bl	8005a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 fb20 	bl	8005a64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2200      	movs	r2, #0
 8005428:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	f003 0301 	and.w	r3, r3, #1
 8005430:	2b00      	cmp	r3, #0
 8005432:	d00c      	beq.n	800544e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f003 0301 	and.w	r3, r3, #1
 800543a:	2b00      	cmp	r3, #0
 800543c:	d007      	beq.n	800544e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f06f 0201 	mvn.w	r2, #1
 8005446:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f000 faed 	bl	8005a28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005454:	2b00      	cmp	r3, #0
 8005456:	d00c      	beq.n	8005472 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800545e:	2b00      	cmp	r3, #0
 8005460:	d007      	beq.n	8005472 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800546a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	f001 f881 	bl	8006574 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005478:	2b00      	cmp	r3, #0
 800547a:	d00c      	beq.n	8005496 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005482:	2b00      	cmp	r3, #0
 8005484:	d007      	beq.n	8005496 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800548e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005490:	6878      	ldr	r0, [r7, #4]
 8005492:	f001 f879 	bl	8006588 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800549c:	2b00      	cmp	r3, #0
 800549e:	d00c      	beq.n	80054ba <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d007      	beq.n	80054ba <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80054b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	f000 fadf 	bl	8005a78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	f003 0320 	and.w	r3, r3, #32
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d00c      	beq.n	80054de <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f003 0320 	and.w	r3, r3, #32
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d007      	beq.n	80054de <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f06f 0220 	mvn.w	r2, #32
 80054d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054d8:	6878      	ldr	r0, [r7, #4]
 80054da:	f001 f841 	bl	8006560 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054de:	bf00      	nop
 80054e0:	3710      	adds	r7, #16
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}

080054e6 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80054e6:	b580      	push	{r7, lr}
 80054e8:	b086      	sub	sp, #24
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	60f8      	str	r0, [r7, #12]
 80054ee:	60b9      	str	r1, [r7, #8]
 80054f0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054f2:	2300      	movs	r3, #0
 80054f4:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d101      	bne.n	8005504 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005500:	2302      	movs	r3, #2
 8005502:	e088      	b.n	8005616 <HAL_TIM_IC_ConfigChannel+0x130>
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2201      	movs	r2, #1
 8005508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d11b      	bne.n	800554a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005522:	f000 fddd 	bl	80060e0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	699a      	ldr	r2, [r3, #24]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f022 020c 	bic.w	r2, r2, #12
 8005534:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	6999      	ldr	r1, [r3, #24]
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	689a      	ldr	r2, [r3, #8]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	430a      	orrs	r2, r1
 8005546:	619a      	str	r2, [r3, #24]
 8005548:	e060      	b.n	800560c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2b04      	cmp	r3, #4
 800554e:	d11c      	bne.n	800558a <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005560:	f000 fe49 	bl	80061f6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	699a      	ldr	r2, [r3, #24]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005572:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	6999      	ldr	r1, [r3, #24]
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	021a      	lsls	r2, r3, #8
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	430a      	orrs	r2, r1
 8005586:	619a      	str	r2, [r3, #24]
 8005588:	e040      	b.n	800560c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2b08      	cmp	r3, #8
 800558e:	d11b      	bne.n	80055c8 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80055a0:	f000 fe96 	bl	80062d0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	69da      	ldr	r2, [r3, #28]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f022 020c 	bic.w	r2, r2, #12
 80055b2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	69d9      	ldr	r1, [r3, #28]
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	689a      	ldr	r2, [r3, #8]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	430a      	orrs	r2, r1
 80055c4:	61da      	str	r2, [r3, #28]
 80055c6:	e021      	b.n	800560c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2b0c      	cmp	r3, #12
 80055cc:	d11c      	bne.n	8005608 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80055de:	f000 feb3 	bl	8006348 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	69da      	ldr	r2, [r3, #28]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80055f0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	69d9      	ldr	r1, [r3, #28]
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	021a      	lsls	r2, r3, #8
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	430a      	orrs	r2, r1
 8005604:	61da      	str	r2, [r3, #28]
 8005606:	e001      	b.n	800560c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2200      	movs	r2, #0
 8005610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005614:	7dfb      	ldrb	r3, [r7, #23]
}
 8005616:	4618      	mov	r0, r3
 8005618:	3718      	adds	r7, #24
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
	...

08005620 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b086      	sub	sp, #24
 8005624:	af00      	add	r7, sp, #0
 8005626:	60f8      	str	r0, [r7, #12]
 8005628:	60b9      	str	r1, [r7, #8]
 800562a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800562c:	2300      	movs	r3, #0
 800562e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005636:	2b01      	cmp	r3, #1
 8005638:	d101      	bne.n	800563e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800563a:	2302      	movs	r3, #2
 800563c:	e0ff      	b.n	800583e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2201      	movs	r2, #1
 8005642:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2b14      	cmp	r3, #20
 800564a:	f200 80f0 	bhi.w	800582e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800564e:	a201      	add	r2, pc, #4	@ (adr r2, 8005654 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005654:	080056a9 	.word	0x080056a9
 8005658:	0800582f 	.word	0x0800582f
 800565c:	0800582f 	.word	0x0800582f
 8005660:	0800582f 	.word	0x0800582f
 8005664:	080056e9 	.word	0x080056e9
 8005668:	0800582f 	.word	0x0800582f
 800566c:	0800582f 	.word	0x0800582f
 8005670:	0800582f 	.word	0x0800582f
 8005674:	0800572b 	.word	0x0800572b
 8005678:	0800582f 	.word	0x0800582f
 800567c:	0800582f 	.word	0x0800582f
 8005680:	0800582f 	.word	0x0800582f
 8005684:	0800576b 	.word	0x0800576b
 8005688:	0800582f 	.word	0x0800582f
 800568c:	0800582f 	.word	0x0800582f
 8005690:	0800582f 	.word	0x0800582f
 8005694:	080057ad 	.word	0x080057ad
 8005698:	0800582f 	.word	0x0800582f
 800569c:	0800582f 	.word	0x0800582f
 80056a0:	0800582f 	.word	0x0800582f
 80056a4:	080057ed 	.word	0x080057ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	68b9      	ldr	r1, [r7, #8]
 80056ae:	4618      	mov	r0, r3
 80056b0:	f000 fa70 	bl	8005b94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	699a      	ldr	r2, [r3, #24]
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f042 0208 	orr.w	r2, r2, #8
 80056c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	699a      	ldr	r2, [r3, #24]
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f022 0204 	bic.w	r2, r2, #4
 80056d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	6999      	ldr	r1, [r3, #24]
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	691a      	ldr	r2, [r3, #16]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	430a      	orrs	r2, r1
 80056e4:	619a      	str	r2, [r3, #24]
      break;
 80056e6:	e0a5      	b.n	8005834 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68b9      	ldr	r1, [r7, #8]
 80056ee:	4618      	mov	r0, r3
 80056f0:	f000 fad6 	bl	8005ca0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	699a      	ldr	r2, [r3, #24]
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005702:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	699a      	ldr	r2, [r3, #24]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005712:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	6999      	ldr	r1, [r3, #24]
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	691b      	ldr	r3, [r3, #16]
 800571e:	021a      	lsls	r2, r3, #8
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	430a      	orrs	r2, r1
 8005726:	619a      	str	r2, [r3, #24]
      break;
 8005728:	e084      	b.n	8005834 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	68b9      	ldr	r1, [r7, #8]
 8005730:	4618      	mov	r0, r3
 8005732:	f000 fb35 	bl	8005da0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	69da      	ldr	r2, [r3, #28]
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f042 0208 	orr.w	r2, r2, #8
 8005744:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	69da      	ldr	r2, [r3, #28]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f022 0204 	bic.w	r2, r2, #4
 8005754:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	69d9      	ldr	r1, [r3, #28]
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	691a      	ldr	r2, [r3, #16]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	430a      	orrs	r2, r1
 8005766:	61da      	str	r2, [r3, #28]
      break;
 8005768:	e064      	b.n	8005834 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	68b9      	ldr	r1, [r7, #8]
 8005770:	4618      	mov	r0, r3
 8005772:	f000 fb93 	bl	8005e9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	69da      	ldr	r2, [r3, #28]
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005784:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	69da      	ldr	r2, [r3, #28]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005794:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	69d9      	ldr	r1, [r3, #28]
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	691b      	ldr	r3, [r3, #16]
 80057a0:	021a      	lsls	r2, r3, #8
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	430a      	orrs	r2, r1
 80057a8:	61da      	str	r2, [r3, #28]
      break;
 80057aa:	e043      	b.n	8005834 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68b9      	ldr	r1, [r7, #8]
 80057b2:	4618      	mov	r0, r3
 80057b4:	f000 fbd6 	bl	8005f64 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f042 0208 	orr.w	r2, r2, #8
 80057c6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f022 0204 	bic.w	r2, r2, #4
 80057d6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	691a      	ldr	r2, [r3, #16]
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	430a      	orrs	r2, r1
 80057e8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80057ea:	e023      	b.n	8005834 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68b9      	ldr	r1, [r7, #8]
 80057f2:	4618      	mov	r0, r3
 80057f4:	f000 fc14 	bl	8006020 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005806:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005816:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	691b      	ldr	r3, [r3, #16]
 8005822:	021a      	lsls	r2, r3, #8
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	430a      	orrs	r2, r1
 800582a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800582c:	e002      	b.n	8005834 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	75fb      	strb	r3, [r7, #23]
      break;
 8005832:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2200      	movs	r2, #0
 8005838:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800583c:	7dfb      	ldrb	r3, [r7, #23]
}
 800583e:	4618      	mov	r0, r3
 8005840:	3718      	adds	r7, #24
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}
 8005846:	bf00      	nop

08005848 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8005848:	b480      	push	{r7}
 800584a:	b083      	sub	sp, #12
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005858:	2b01      	cmp	r3, #1
 800585a:	d101      	bne.n	8005860 <HAL_TIM_GenerateEvent+0x18>
 800585c:	2302      	movs	r3, #2
 800585e:	e014      	b.n	800588a <HAL_TIM_GenerateEvent+0x42>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2201      	movs	r2, #1
 8005864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2202      	movs	r2, #2
 800586c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	683a      	ldr	r2, [r7, #0]
 8005876:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2200      	movs	r2, #0
 8005884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005888:	2300      	movs	r3, #0
}
 800588a:	4618      	mov	r0, r3
 800588c:	370c      	adds	r7, #12
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr

08005896 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005896:	b580      	push	{r7, lr}
 8005898:	b084      	sub	sp, #16
 800589a:	af00      	add	r7, sp, #0
 800589c:	6078      	str	r0, [r7, #4]
 800589e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058a0:	2300      	movs	r3, #0
 80058a2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	d101      	bne.n	80058b2 <HAL_TIM_ConfigClockSource+0x1c>
 80058ae:	2302      	movs	r3, #2
 80058b0:	e0b6      	b.n	8005a20 <HAL_TIM_ConfigClockSource+0x18a>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2201      	movs	r2, #1
 80058b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2202      	movs	r2, #2
 80058be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058d0:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80058d4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058dc:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	68ba      	ldr	r2, [r7, #8]
 80058e4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058ee:	d03e      	beq.n	800596e <HAL_TIM_ConfigClockSource+0xd8>
 80058f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058f4:	f200 8087 	bhi.w	8005a06 <HAL_TIM_ConfigClockSource+0x170>
 80058f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058fc:	f000 8086 	beq.w	8005a0c <HAL_TIM_ConfigClockSource+0x176>
 8005900:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005904:	d87f      	bhi.n	8005a06 <HAL_TIM_ConfigClockSource+0x170>
 8005906:	2b70      	cmp	r3, #112	@ 0x70
 8005908:	d01a      	beq.n	8005940 <HAL_TIM_ConfigClockSource+0xaa>
 800590a:	2b70      	cmp	r3, #112	@ 0x70
 800590c:	d87b      	bhi.n	8005a06 <HAL_TIM_ConfigClockSource+0x170>
 800590e:	2b60      	cmp	r3, #96	@ 0x60
 8005910:	d050      	beq.n	80059b4 <HAL_TIM_ConfigClockSource+0x11e>
 8005912:	2b60      	cmp	r3, #96	@ 0x60
 8005914:	d877      	bhi.n	8005a06 <HAL_TIM_ConfigClockSource+0x170>
 8005916:	2b50      	cmp	r3, #80	@ 0x50
 8005918:	d03c      	beq.n	8005994 <HAL_TIM_ConfigClockSource+0xfe>
 800591a:	2b50      	cmp	r3, #80	@ 0x50
 800591c:	d873      	bhi.n	8005a06 <HAL_TIM_ConfigClockSource+0x170>
 800591e:	2b40      	cmp	r3, #64	@ 0x40
 8005920:	d058      	beq.n	80059d4 <HAL_TIM_ConfigClockSource+0x13e>
 8005922:	2b40      	cmp	r3, #64	@ 0x40
 8005924:	d86f      	bhi.n	8005a06 <HAL_TIM_ConfigClockSource+0x170>
 8005926:	2b30      	cmp	r3, #48	@ 0x30
 8005928:	d064      	beq.n	80059f4 <HAL_TIM_ConfigClockSource+0x15e>
 800592a:	2b30      	cmp	r3, #48	@ 0x30
 800592c:	d86b      	bhi.n	8005a06 <HAL_TIM_ConfigClockSource+0x170>
 800592e:	2b20      	cmp	r3, #32
 8005930:	d060      	beq.n	80059f4 <HAL_TIM_ConfigClockSource+0x15e>
 8005932:	2b20      	cmp	r3, #32
 8005934:	d867      	bhi.n	8005a06 <HAL_TIM_ConfigClockSource+0x170>
 8005936:	2b00      	cmp	r3, #0
 8005938:	d05c      	beq.n	80059f4 <HAL_TIM_ConfigClockSource+0x15e>
 800593a:	2b10      	cmp	r3, #16
 800593c:	d05a      	beq.n	80059f4 <HAL_TIM_ConfigClockSource+0x15e>
 800593e:	e062      	b.n	8005a06 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005950:	f000 fd52 	bl	80063f8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005962:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	68ba      	ldr	r2, [r7, #8]
 800596a:	609a      	str	r2, [r3, #8]
      break;
 800596c:	e04f      	b.n	8005a0e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800597e:	f000 fd3b 	bl	80063f8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	689a      	ldr	r2, [r3, #8]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005990:	609a      	str	r2, [r3, #8]
      break;
 8005992:	e03c      	b.n	8005a0e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059a0:	461a      	mov	r2, r3
 80059a2:	f000 fbf9 	bl	8006198 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	2150      	movs	r1, #80	@ 0x50
 80059ac:	4618      	mov	r0, r3
 80059ae:	f000 fd08 	bl	80063c2 <TIM_ITRx_SetConfig>
      break;
 80059b2:	e02c      	b.n	8005a0e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80059c0:	461a      	mov	r2, r3
 80059c2:	f000 fc55 	bl	8006270 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	2160      	movs	r1, #96	@ 0x60
 80059cc:	4618      	mov	r0, r3
 80059ce:	f000 fcf8 	bl	80063c2 <TIM_ITRx_SetConfig>
      break;
 80059d2:	e01c      	b.n	8005a0e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059e0:	461a      	mov	r2, r3
 80059e2:	f000 fbd9 	bl	8006198 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	2140      	movs	r1, #64	@ 0x40
 80059ec:	4618      	mov	r0, r3
 80059ee:	f000 fce8 	bl	80063c2 <TIM_ITRx_SetConfig>
      break;
 80059f2:	e00c      	b.n	8005a0e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4619      	mov	r1, r3
 80059fe:	4610      	mov	r0, r2
 8005a00:	f000 fcdf 	bl	80063c2 <TIM_ITRx_SetConfig>
      break;
 8005a04:	e003      	b.n	8005a0e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	73fb      	strb	r3, [r7, #15]
      break;
 8005a0a:	e000      	b.n	8005a0e <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005a0c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2201      	movs	r2, #1
 8005a12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	3710      	adds	r7, #16
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005a30:	bf00      	nop
 8005a32:	370c      	adds	r7, #12
 8005a34:	46bd      	mov	sp, r7
 8005a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3a:	4770      	bx	lr

08005a3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b083      	sub	sp, #12
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a44:	bf00      	nop
 8005a46:	370c      	adds	r7, #12
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr

08005a50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b083      	sub	sp, #12
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a58:	bf00      	nop
 8005a5a:	370c      	adds	r7, #12
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr

08005a64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b083      	sub	sp, #12
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a6c:	bf00      	nop
 8005a6e:	370c      	adds	r7, #12
 8005a70:	46bd      	mov	sp, r7
 8005a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a76:	4770      	bx	lr

08005a78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a80:	bf00      	nop
 8005a82:	370c      	adds	r7, #12
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b085      	sub	sp, #20
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a38      	ldr	r2, [pc, #224]	@ (8005b80 <TIM_Base_SetConfig+0xf4>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d007      	beq.n	8005ab4 <TIM_Base_SetConfig+0x28>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005aaa:	d003      	beq.n	8005ab4 <TIM_Base_SetConfig+0x28>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4a35      	ldr	r2, [pc, #212]	@ (8005b84 <TIM_Base_SetConfig+0xf8>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d108      	bne.n	8005ac6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005aba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	68fa      	ldr	r2, [r7, #12]
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	4a2d      	ldr	r2, [pc, #180]	@ (8005b80 <TIM_Base_SetConfig+0xf4>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d013      	beq.n	8005af6 <TIM_Base_SetConfig+0x6a>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ad4:	d00f      	beq.n	8005af6 <TIM_Base_SetConfig+0x6a>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	4a2a      	ldr	r2, [pc, #168]	@ (8005b84 <TIM_Base_SetConfig+0xf8>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d00b      	beq.n	8005af6 <TIM_Base_SetConfig+0x6a>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	4a29      	ldr	r2, [pc, #164]	@ (8005b88 <TIM_Base_SetConfig+0xfc>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d007      	beq.n	8005af6 <TIM_Base_SetConfig+0x6a>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a28      	ldr	r2, [pc, #160]	@ (8005b8c <TIM_Base_SetConfig+0x100>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d003      	beq.n	8005af6 <TIM_Base_SetConfig+0x6a>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	4a27      	ldr	r2, [pc, #156]	@ (8005b90 <TIM_Base_SetConfig+0x104>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d108      	bne.n	8005b08 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005afc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	68fa      	ldr	r2, [r7, #12]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	695b      	ldr	r3, [r3, #20]
 8005b12:	4313      	orrs	r3, r2
 8005b14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	68fa      	ldr	r2, [r7, #12]
 8005b1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	689a      	ldr	r2, [r3, #8]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	4a14      	ldr	r2, [pc, #80]	@ (8005b80 <TIM_Base_SetConfig+0xf4>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d00b      	beq.n	8005b4c <TIM_Base_SetConfig+0xc0>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a14      	ldr	r2, [pc, #80]	@ (8005b88 <TIM_Base_SetConfig+0xfc>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d007      	beq.n	8005b4c <TIM_Base_SetConfig+0xc0>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a13      	ldr	r2, [pc, #76]	@ (8005b8c <TIM_Base_SetConfig+0x100>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d003      	beq.n	8005b4c <TIM_Base_SetConfig+0xc0>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4a12      	ldr	r2, [pc, #72]	@ (8005b90 <TIM_Base_SetConfig+0x104>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d103      	bne.n	8005b54 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	691a      	ldr	r2, [r3, #16]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	f003 0301 	and.w	r3, r3, #1
 8005b62:	2b01      	cmp	r3, #1
 8005b64:	d105      	bne.n	8005b72 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	691b      	ldr	r3, [r3, #16]
 8005b6a:	f023 0201 	bic.w	r2, r3, #1
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	611a      	str	r2, [r3, #16]
  }
}
 8005b72:	bf00      	nop
 8005b74:	3714      	adds	r7, #20
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr
 8005b7e:	bf00      	nop
 8005b80:	40012c00 	.word	0x40012c00
 8005b84:	40000400 	.word	0x40000400
 8005b88:	40014000 	.word	0x40014000
 8005b8c:	40014400 	.word	0x40014400
 8005b90:	40014800 	.word	0x40014800

08005b94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b087      	sub	sp, #28
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6a1b      	ldr	r3, [r3, #32]
 8005ba2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6a1b      	ldr	r3, [r3, #32]
 8005ba8:	f023 0201 	bic.w	r2, r3, #1
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	699b      	ldr	r3, [r3, #24]
 8005bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005bc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f023 0303 	bic.w	r3, r3, #3
 8005bce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	68fa      	ldr	r2, [r7, #12]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	f023 0302 	bic.w	r3, r3, #2
 8005be0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	697a      	ldr	r2, [r7, #20]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	4a28      	ldr	r2, [pc, #160]	@ (8005c90 <TIM_OC1_SetConfig+0xfc>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d00b      	beq.n	8005c0c <TIM_OC1_SetConfig+0x78>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a27      	ldr	r2, [pc, #156]	@ (8005c94 <TIM_OC1_SetConfig+0x100>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d007      	beq.n	8005c0c <TIM_OC1_SetConfig+0x78>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	4a26      	ldr	r2, [pc, #152]	@ (8005c98 <TIM_OC1_SetConfig+0x104>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d003      	beq.n	8005c0c <TIM_OC1_SetConfig+0x78>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	4a25      	ldr	r2, [pc, #148]	@ (8005c9c <TIM_OC1_SetConfig+0x108>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d10c      	bne.n	8005c26 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	f023 0308 	bic.w	r3, r3, #8
 8005c12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	68db      	ldr	r3, [r3, #12]
 8005c18:	697a      	ldr	r2, [r7, #20]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	f023 0304 	bic.w	r3, r3, #4
 8005c24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	4a19      	ldr	r2, [pc, #100]	@ (8005c90 <TIM_OC1_SetConfig+0xfc>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d00b      	beq.n	8005c46 <TIM_OC1_SetConfig+0xb2>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	4a18      	ldr	r2, [pc, #96]	@ (8005c94 <TIM_OC1_SetConfig+0x100>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d007      	beq.n	8005c46 <TIM_OC1_SetConfig+0xb2>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	4a17      	ldr	r2, [pc, #92]	@ (8005c98 <TIM_OC1_SetConfig+0x104>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d003      	beq.n	8005c46 <TIM_OC1_SetConfig+0xb2>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	4a16      	ldr	r2, [pc, #88]	@ (8005c9c <TIM_OC1_SetConfig+0x108>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d111      	bne.n	8005c6a <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	695b      	ldr	r3, [r3, #20]
 8005c5a:	693a      	ldr	r2, [r7, #16]
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	699b      	ldr	r3, [r3, #24]
 8005c64:	693a      	ldr	r2, [r7, #16]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	693a      	ldr	r2, [r7, #16]
 8005c6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	68fa      	ldr	r2, [r7, #12]
 8005c74:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	685a      	ldr	r2, [r3, #4]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	697a      	ldr	r2, [r7, #20]
 8005c82:	621a      	str	r2, [r3, #32]
}
 8005c84:	bf00      	nop
 8005c86:	371c      	adds	r7, #28
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr
 8005c90:	40012c00 	.word	0x40012c00
 8005c94:	40014000 	.word	0x40014000
 8005c98:	40014400 	.word	0x40014400
 8005c9c:	40014800 	.word	0x40014800

08005ca0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b087      	sub	sp, #28
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6a1b      	ldr	r3, [r3, #32]
 8005cae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6a1b      	ldr	r3, [r3, #32]
 8005cb4:	f023 0210 	bic.w	r2, r3, #16
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	699b      	ldr	r3, [r3, #24]
 8005cc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005cce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	021b      	lsls	r3, r3, #8
 8005ce2:	68fa      	ldr	r2, [r7, #12]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	f023 0320 	bic.w	r3, r3, #32
 8005cee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	011b      	lsls	r3, r3, #4
 8005cf6:	697a      	ldr	r2, [r7, #20]
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	4a24      	ldr	r2, [pc, #144]	@ (8005d90 <TIM_OC2_SetConfig+0xf0>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d10d      	bne.n	8005d20 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	011b      	lsls	r3, r3, #4
 8005d12:	697a      	ldr	r2, [r7, #20]
 8005d14:	4313      	orrs	r3, r2
 8005d16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d1e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4a1b      	ldr	r2, [pc, #108]	@ (8005d90 <TIM_OC2_SetConfig+0xf0>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d00b      	beq.n	8005d40 <TIM_OC2_SetConfig+0xa0>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	4a1a      	ldr	r2, [pc, #104]	@ (8005d94 <TIM_OC2_SetConfig+0xf4>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d007      	beq.n	8005d40 <TIM_OC2_SetConfig+0xa0>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	4a19      	ldr	r2, [pc, #100]	@ (8005d98 <TIM_OC2_SetConfig+0xf8>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d003      	beq.n	8005d40 <TIM_OC2_SetConfig+0xa0>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	4a18      	ldr	r2, [pc, #96]	@ (8005d9c <TIM_OC2_SetConfig+0xfc>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d113      	bne.n	8005d68 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d46:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d4e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	695b      	ldr	r3, [r3, #20]
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	693a      	ldr	r2, [r7, #16]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	699b      	ldr	r3, [r3, #24]
 8005d60:	009b      	lsls	r3, r3, #2
 8005d62:	693a      	ldr	r2, [r7, #16]
 8005d64:	4313      	orrs	r3, r2
 8005d66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	693a      	ldr	r2, [r7, #16]
 8005d6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	68fa      	ldr	r2, [r7, #12]
 8005d72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	685a      	ldr	r2, [r3, #4]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	697a      	ldr	r2, [r7, #20]
 8005d80:	621a      	str	r2, [r3, #32]
}
 8005d82:	bf00      	nop
 8005d84:	371c      	adds	r7, #28
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr
 8005d8e:	bf00      	nop
 8005d90:	40012c00 	.word	0x40012c00
 8005d94:	40014000 	.word	0x40014000
 8005d98:	40014400 	.word	0x40014400
 8005d9c:	40014800 	.word	0x40014800

08005da0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b087      	sub	sp, #28
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6a1b      	ldr	r3, [r3, #32]
 8005dae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6a1b      	ldr	r3, [r3, #32]
 8005db4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	69db      	ldr	r3, [r3, #28]
 8005dc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005dce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f023 0303 	bic.w	r3, r3, #3
 8005dda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	68fa      	ldr	r2, [r7, #12]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005dec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	021b      	lsls	r3, r3, #8
 8005df4:	697a      	ldr	r2, [r7, #20]
 8005df6:	4313      	orrs	r3, r2
 8005df8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	4a23      	ldr	r2, [pc, #140]	@ (8005e8c <TIM_OC3_SetConfig+0xec>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d10d      	bne.n	8005e1e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005e08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	68db      	ldr	r3, [r3, #12]
 8005e0e:	021b      	lsls	r3, r3, #8
 8005e10:	697a      	ldr	r2, [r7, #20]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005e1c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a1a      	ldr	r2, [pc, #104]	@ (8005e8c <TIM_OC3_SetConfig+0xec>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d00b      	beq.n	8005e3e <TIM_OC3_SetConfig+0x9e>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4a19      	ldr	r2, [pc, #100]	@ (8005e90 <TIM_OC3_SetConfig+0xf0>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d007      	beq.n	8005e3e <TIM_OC3_SetConfig+0x9e>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4a18      	ldr	r2, [pc, #96]	@ (8005e94 <TIM_OC3_SetConfig+0xf4>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d003      	beq.n	8005e3e <TIM_OC3_SetConfig+0x9e>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	4a17      	ldr	r2, [pc, #92]	@ (8005e98 <TIM_OC3_SetConfig+0xf8>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d113      	bne.n	8005e66 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	695b      	ldr	r3, [r3, #20]
 8005e52:	011b      	lsls	r3, r3, #4
 8005e54:	693a      	ldr	r2, [r7, #16]
 8005e56:	4313      	orrs	r3, r2
 8005e58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	699b      	ldr	r3, [r3, #24]
 8005e5e:	011b      	lsls	r3, r3, #4
 8005e60:	693a      	ldr	r2, [r7, #16]
 8005e62:	4313      	orrs	r3, r2
 8005e64:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	693a      	ldr	r2, [r7, #16]
 8005e6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	68fa      	ldr	r2, [r7, #12]
 8005e70:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	685a      	ldr	r2, [r3, #4]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	697a      	ldr	r2, [r7, #20]
 8005e7e:	621a      	str	r2, [r3, #32]
}
 8005e80:	bf00      	nop
 8005e82:	371c      	adds	r7, #28
 8005e84:	46bd      	mov	sp, r7
 8005e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8a:	4770      	bx	lr
 8005e8c:	40012c00 	.word	0x40012c00
 8005e90:	40014000 	.word	0x40014000
 8005e94:	40014400 	.word	0x40014400
 8005e98:	40014800 	.word	0x40014800

08005e9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b087      	sub	sp, #28
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
 8005ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6a1b      	ldr	r3, [r3, #32]
 8005eaa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6a1b      	ldr	r3, [r3, #32]
 8005eb0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	69db      	ldr	r3, [r3, #28]
 8005ec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005eca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ece:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ed6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	021b      	lsls	r3, r3, #8
 8005ede:	68fa      	ldr	r2, [r7, #12]
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005eea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	031b      	lsls	r3, r3, #12
 8005ef2:	693a      	ldr	r2, [r7, #16]
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	4a16      	ldr	r2, [pc, #88]	@ (8005f54 <TIM_OC4_SetConfig+0xb8>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d00b      	beq.n	8005f18 <TIM_OC4_SetConfig+0x7c>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	4a15      	ldr	r2, [pc, #84]	@ (8005f58 <TIM_OC4_SetConfig+0xbc>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d007      	beq.n	8005f18 <TIM_OC4_SetConfig+0x7c>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	4a14      	ldr	r2, [pc, #80]	@ (8005f5c <TIM_OC4_SetConfig+0xc0>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d003      	beq.n	8005f18 <TIM_OC4_SetConfig+0x7c>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	4a13      	ldr	r2, [pc, #76]	@ (8005f60 <TIM_OC4_SetConfig+0xc4>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d109      	bne.n	8005f2c <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	695b      	ldr	r3, [r3, #20]
 8005f24:	019b      	lsls	r3, r3, #6
 8005f26:	697a      	ldr	r2, [r7, #20]
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	697a      	ldr	r2, [r7, #20]
 8005f30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	68fa      	ldr	r2, [r7, #12]
 8005f36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	685a      	ldr	r2, [r3, #4]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	693a      	ldr	r2, [r7, #16]
 8005f44:	621a      	str	r2, [r3, #32]
}
 8005f46:	bf00      	nop
 8005f48:	371c      	adds	r7, #28
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f50:	4770      	bx	lr
 8005f52:	bf00      	nop
 8005f54:	40012c00 	.word	0x40012c00
 8005f58:	40014000 	.word	0x40014000
 8005f5c:	40014400 	.word	0x40014400
 8005f60:	40014800 	.word	0x40014800

08005f64 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b087      	sub	sp, #28
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
 8005f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6a1b      	ldr	r3, [r3, #32]
 8005f72:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6a1b      	ldr	r3, [r3, #32]
 8005f78:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	68fa      	ldr	r2, [r7, #12]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005fa8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	041b      	lsls	r3, r3, #16
 8005fb0:	693a      	ldr	r2, [r7, #16]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4a15      	ldr	r2, [pc, #84]	@ (8006010 <TIM_OC5_SetConfig+0xac>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d00b      	beq.n	8005fd6 <TIM_OC5_SetConfig+0x72>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	4a14      	ldr	r2, [pc, #80]	@ (8006014 <TIM_OC5_SetConfig+0xb0>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d007      	beq.n	8005fd6 <TIM_OC5_SetConfig+0x72>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a13      	ldr	r2, [pc, #76]	@ (8006018 <TIM_OC5_SetConfig+0xb4>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d003      	beq.n	8005fd6 <TIM_OC5_SetConfig+0x72>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	4a12      	ldr	r2, [pc, #72]	@ (800601c <TIM_OC5_SetConfig+0xb8>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d109      	bne.n	8005fea <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fdc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	695b      	ldr	r3, [r3, #20]
 8005fe2:	021b      	lsls	r3, r3, #8
 8005fe4:	697a      	ldr	r2, [r7, #20]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	697a      	ldr	r2, [r7, #20]
 8005fee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	68fa      	ldr	r2, [r7, #12]
 8005ff4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	685a      	ldr	r2, [r3, #4]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	693a      	ldr	r2, [r7, #16]
 8006002:	621a      	str	r2, [r3, #32]
}
 8006004:	bf00      	nop
 8006006:	371c      	adds	r7, #28
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr
 8006010:	40012c00 	.word	0x40012c00
 8006014:	40014000 	.word	0x40014000
 8006018:	40014400 	.word	0x40014400
 800601c:	40014800 	.word	0x40014800

08006020 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006020:	b480      	push	{r7}
 8006022:	b087      	sub	sp, #28
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6a1b      	ldr	r3, [r3, #32]
 800602e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6a1b      	ldr	r3, [r3, #32]
 8006034:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800604e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006052:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	021b      	lsls	r3, r3, #8
 800605a:	68fa      	ldr	r2, [r7, #12]
 800605c:	4313      	orrs	r3, r2
 800605e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006066:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	051b      	lsls	r3, r3, #20
 800606e:	693a      	ldr	r2, [r7, #16]
 8006070:	4313      	orrs	r3, r2
 8006072:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4a16      	ldr	r2, [pc, #88]	@ (80060d0 <TIM_OC6_SetConfig+0xb0>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d00b      	beq.n	8006094 <TIM_OC6_SetConfig+0x74>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a15      	ldr	r2, [pc, #84]	@ (80060d4 <TIM_OC6_SetConfig+0xb4>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d007      	beq.n	8006094 <TIM_OC6_SetConfig+0x74>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	4a14      	ldr	r2, [pc, #80]	@ (80060d8 <TIM_OC6_SetConfig+0xb8>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d003      	beq.n	8006094 <TIM_OC6_SetConfig+0x74>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	4a13      	ldr	r2, [pc, #76]	@ (80060dc <TIM_OC6_SetConfig+0xbc>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d109      	bne.n	80060a8 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800609a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	695b      	ldr	r3, [r3, #20]
 80060a0:	029b      	lsls	r3, r3, #10
 80060a2:	697a      	ldr	r2, [r7, #20]
 80060a4:	4313      	orrs	r3, r2
 80060a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	697a      	ldr	r2, [r7, #20]
 80060ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	68fa      	ldr	r2, [r7, #12]
 80060b2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	685a      	ldr	r2, [r3, #4]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	693a      	ldr	r2, [r7, #16]
 80060c0:	621a      	str	r2, [r3, #32]
}
 80060c2:	bf00      	nop
 80060c4:	371c      	adds	r7, #28
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr
 80060ce:	bf00      	nop
 80060d0:	40012c00 	.word	0x40012c00
 80060d4:	40014000 	.word	0x40014000
 80060d8:	40014400 	.word	0x40014400
 80060dc:	40014800 	.word	0x40014800

080060e0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b087      	sub	sp, #28
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	60f8      	str	r0, [r7, #12]
 80060e8:	60b9      	str	r1, [r7, #8]
 80060ea:	607a      	str	r2, [r7, #4]
 80060ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6a1b      	ldr	r3, [r3, #32]
 80060f2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	6a1b      	ldr	r3, [r3, #32]
 80060f8:	f023 0201 	bic.w	r2, r3, #1
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	699b      	ldr	r3, [r3, #24]
 8006104:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	4a20      	ldr	r2, [pc, #128]	@ (800618c <TIM_TI1_SetConfig+0xac>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d00b      	beq.n	8006126 <TIM_TI1_SetConfig+0x46>
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006114:	d007      	beq.n	8006126 <TIM_TI1_SetConfig+0x46>
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	4a1d      	ldr	r2, [pc, #116]	@ (8006190 <TIM_TI1_SetConfig+0xb0>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d003      	beq.n	8006126 <TIM_TI1_SetConfig+0x46>
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	4a1c      	ldr	r2, [pc, #112]	@ (8006194 <TIM_TI1_SetConfig+0xb4>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d101      	bne.n	800612a <TIM_TI1_SetConfig+0x4a>
 8006126:	2301      	movs	r3, #1
 8006128:	e000      	b.n	800612c <TIM_TI1_SetConfig+0x4c>
 800612a:	2300      	movs	r3, #0
 800612c:	2b00      	cmp	r3, #0
 800612e:	d008      	beq.n	8006142 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	f023 0303 	bic.w	r3, r3, #3
 8006136:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006138:	697a      	ldr	r2, [r7, #20]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	4313      	orrs	r3, r2
 800613e:	617b      	str	r3, [r7, #20]
 8006140:	e003      	b.n	800614a <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	f043 0301 	orr.w	r3, r3, #1
 8006148:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006150:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	011b      	lsls	r3, r3, #4
 8006156:	b2db      	uxtb	r3, r3
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	4313      	orrs	r3, r2
 800615c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	f023 030a 	bic.w	r3, r3, #10
 8006164:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	f003 030a 	and.w	r3, r3, #10
 800616c:	693a      	ldr	r2, [r7, #16]
 800616e:	4313      	orrs	r3, r2
 8006170:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	697a      	ldr	r2, [r7, #20]
 8006176:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	693a      	ldr	r2, [r7, #16]
 800617c:	621a      	str	r2, [r3, #32]
}
 800617e:	bf00      	nop
 8006180:	371c      	adds	r7, #28
 8006182:	46bd      	mov	sp, r7
 8006184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006188:	4770      	bx	lr
 800618a:	bf00      	nop
 800618c:	40012c00 	.word	0x40012c00
 8006190:	40000400 	.word	0x40000400
 8006194:	40014000 	.word	0x40014000

08006198 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006198:	b480      	push	{r7}
 800619a:	b087      	sub	sp, #28
 800619c:	af00      	add	r7, sp, #0
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6a1b      	ldr	r3, [r3, #32]
 80061a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6a1b      	ldr	r3, [r3, #32]
 80061ae:	f023 0201 	bic.w	r2, r3, #1
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	699b      	ldr	r3, [r3, #24]
 80061ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80061c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	011b      	lsls	r3, r3, #4
 80061c8:	693a      	ldr	r2, [r7, #16]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	f023 030a 	bic.w	r3, r3, #10
 80061d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80061d6:	697a      	ldr	r2, [r7, #20]
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	4313      	orrs	r3, r2
 80061dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	693a      	ldr	r2, [r7, #16]
 80061e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	697a      	ldr	r2, [r7, #20]
 80061e8:	621a      	str	r2, [r3, #32]
}
 80061ea:	bf00      	nop
 80061ec:	371c      	adds	r7, #28
 80061ee:	46bd      	mov	sp, r7
 80061f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f4:	4770      	bx	lr

080061f6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80061f6:	b480      	push	{r7}
 80061f8:	b087      	sub	sp, #28
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	60f8      	str	r0, [r7, #12]
 80061fe:	60b9      	str	r1, [r7, #8]
 8006200:	607a      	str	r2, [r7, #4]
 8006202:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6a1b      	ldr	r3, [r3, #32]
 8006208:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	6a1b      	ldr	r3, [r3, #32]
 800620e:	f023 0210 	bic.w	r2, r3, #16
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	699b      	ldr	r3, [r3, #24]
 800621a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006222:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	021b      	lsls	r3, r3, #8
 8006228:	693a      	ldr	r2, [r7, #16]
 800622a:	4313      	orrs	r3, r2
 800622c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006234:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	031b      	lsls	r3, r3, #12
 800623a:	b29b      	uxth	r3, r3
 800623c:	693a      	ldr	r2, [r7, #16]
 800623e:	4313      	orrs	r3, r2
 8006240:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006248:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	011b      	lsls	r3, r3, #4
 800624e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006252:	697a      	ldr	r2, [r7, #20]
 8006254:	4313      	orrs	r3, r2
 8006256:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	693a      	ldr	r2, [r7, #16]
 800625c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	697a      	ldr	r2, [r7, #20]
 8006262:	621a      	str	r2, [r3, #32]
}
 8006264:	bf00      	nop
 8006266:	371c      	adds	r7, #28
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr

08006270 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006270:	b480      	push	{r7}
 8006272:	b087      	sub	sp, #28
 8006274:	af00      	add	r7, sp, #0
 8006276:	60f8      	str	r0, [r7, #12]
 8006278:	60b9      	str	r1, [r7, #8]
 800627a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	6a1b      	ldr	r3, [r3, #32]
 8006280:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	6a1b      	ldr	r3, [r3, #32]
 8006286:	f023 0210 	bic.w	r2, r3, #16
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	699b      	ldr	r3, [r3, #24]
 8006292:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006294:	693b      	ldr	r3, [r7, #16]
 8006296:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800629a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	031b      	lsls	r3, r3, #12
 80062a0:	693a      	ldr	r2, [r7, #16]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80062ac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	011b      	lsls	r3, r3, #4
 80062b2:	697a      	ldr	r2, [r7, #20]
 80062b4:	4313      	orrs	r3, r2
 80062b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	693a      	ldr	r2, [r7, #16]
 80062bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	697a      	ldr	r2, [r7, #20]
 80062c2:	621a      	str	r2, [r3, #32]
}
 80062c4:	bf00      	nop
 80062c6:	371c      	adds	r7, #28
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr

080062d0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b087      	sub	sp, #28
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	60f8      	str	r0, [r7, #12]
 80062d8:	60b9      	str	r1, [r7, #8]
 80062da:	607a      	str	r2, [r7, #4]
 80062dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	6a1b      	ldr	r3, [r3, #32]
 80062e2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	6a1b      	ldr	r3, [r3, #32]
 80062e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	69db      	ldr	r3, [r3, #28]
 80062f4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	f023 0303 	bic.w	r3, r3, #3
 80062fc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80062fe:	693a      	ldr	r2, [r7, #16]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4313      	orrs	r3, r2
 8006304:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800630c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	011b      	lsls	r3, r3, #4
 8006312:	b2db      	uxtb	r3, r3
 8006314:	693a      	ldr	r2, [r7, #16]
 8006316:	4313      	orrs	r3, r2
 8006318:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006320:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	021b      	lsls	r3, r3, #8
 8006326:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800632a:	697a      	ldr	r2, [r7, #20]
 800632c:	4313      	orrs	r3, r2
 800632e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	693a      	ldr	r2, [r7, #16]
 8006334:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	697a      	ldr	r2, [r7, #20]
 800633a:	621a      	str	r2, [r3, #32]
}
 800633c:	bf00      	nop
 800633e:	371c      	adds	r7, #28
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr

08006348 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006348:	b480      	push	{r7}
 800634a:	b087      	sub	sp, #28
 800634c:	af00      	add	r7, sp, #0
 800634e:	60f8      	str	r0, [r7, #12]
 8006350:	60b9      	str	r1, [r7, #8]
 8006352:	607a      	str	r2, [r7, #4]
 8006354:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	6a1b      	ldr	r3, [r3, #32]
 800635a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	6a1b      	ldr	r3, [r3, #32]
 8006360:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	69db      	ldr	r3, [r3, #28]
 800636c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006374:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	021b      	lsls	r3, r3, #8
 800637a:	693a      	ldr	r2, [r7, #16]
 800637c:	4313      	orrs	r3, r2
 800637e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006386:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	031b      	lsls	r3, r3, #12
 800638c:	b29b      	uxth	r3, r3
 800638e:	693a      	ldr	r2, [r7, #16]
 8006390:	4313      	orrs	r3, r2
 8006392:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800639a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	031b      	lsls	r3, r3, #12
 80063a0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80063a4:	697a      	ldr	r2, [r7, #20]
 80063a6:	4313      	orrs	r3, r2
 80063a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	693a      	ldr	r2, [r7, #16]
 80063ae:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	697a      	ldr	r2, [r7, #20]
 80063b4:	621a      	str	r2, [r3, #32]
}
 80063b6:	bf00      	nop
 80063b8:	371c      	adds	r7, #28
 80063ba:	46bd      	mov	sp, r7
 80063bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c0:	4770      	bx	lr

080063c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80063c2:	b480      	push	{r7}
 80063c4:	b085      	sub	sp, #20
 80063c6:	af00      	add	r7, sp, #0
 80063c8:	6078      	str	r0, [r7, #4]
 80063ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	689b      	ldr	r3, [r3, #8]
 80063d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063da:	683a      	ldr	r2, [r7, #0]
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	4313      	orrs	r3, r2
 80063e0:	f043 0307 	orr.w	r3, r3, #7
 80063e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	609a      	str	r2, [r3, #8]
}
 80063ec:	bf00      	nop
 80063ee:	3714      	adds	r7, #20
 80063f0:	46bd      	mov	sp, r7
 80063f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f6:	4770      	bx	lr

080063f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b087      	sub	sp, #28
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	607a      	str	r2, [r7, #4]
 8006404:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	689b      	ldr	r3, [r3, #8]
 800640a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006412:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	021a      	lsls	r2, r3, #8
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	431a      	orrs	r2, r3
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	4313      	orrs	r3, r2
 8006420:	697a      	ldr	r2, [r7, #20]
 8006422:	4313      	orrs	r3, r2
 8006424:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	697a      	ldr	r2, [r7, #20]
 800642a:	609a      	str	r2, [r3, #8]
}
 800642c:	bf00      	nop
 800642e:	371c      	adds	r7, #28
 8006430:	46bd      	mov	sp, r7
 8006432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006436:	4770      	bx	lr

08006438 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006438:	b480      	push	{r7}
 800643a:	b087      	sub	sp, #28
 800643c:	af00      	add	r7, sp, #0
 800643e:	60f8      	str	r0, [r7, #12]
 8006440:	60b9      	str	r1, [r7, #8]
 8006442:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	f003 031f 	and.w	r3, r3, #31
 800644a:	2201      	movs	r2, #1
 800644c:	fa02 f303 	lsl.w	r3, r2, r3
 8006450:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	6a1a      	ldr	r2, [r3, #32]
 8006456:	697b      	ldr	r3, [r7, #20]
 8006458:	43db      	mvns	r3, r3
 800645a:	401a      	ands	r2, r3
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	6a1a      	ldr	r2, [r3, #32]
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	f003 031f 	and.w	r3, r3, #31
 800646a:	6879      	ldr	r1, [r7, #4]
 800646c:	fa01 f303 	lsl.w	r3, r1, r3
 8006470:	431a      	orrs	r2, r3
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	621a      	str	r2, [r3, #32]
}
 8006476:	bf00      	nop
 8006478:	371c      	adds	r7, #28
 800647a:	46bd      	mov	sp, r7
 800647c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006480:	4770      	bx	lr
	...

08006484 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006484:	b480      	push	{r7}
 8006486:	b085      	sub	sp, #20
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
 800648c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006494:	2b01      	cmp	r3, #1
 8006496:	d101      	bne.n	800649c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006498:	2302      	movs	r3, #2
 800649a:	e054      	b.n	8006546 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2201      	movs	r2, #1
 80064a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2202      	movs	r2, #2
 80064a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a24      	ldr	r2, [pc, #144]	@ (8006554 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d108      	bne.n	80064d8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80064cc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	68fa      	ldr	r2, [r7, #12]
 80064d4:	4313      	orrs	r3, r2
 80064d6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	68fa      	ldr	r2, [r7, #12]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	68fa      	ldr	r2, [r7, #12]
 80064f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a17      	ldr	r2, [pc, #92]	@ (8006554 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d00e      	beq.n	800651a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006504:	d009      	beq.n	800651a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a13      	ldr	r2, [pc, #76]	@ (8006558 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d004      	beq.n	800651a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a11      	ldr	r2, [pc, #68]	@ (800655c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d10c      	bne.n	8006534 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006520:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	689b      	ldr	r3, [r3, #8]
 8006526:	68ba      	ldr	r2, [r7, #8]
 8006528:	4313      	orrs	r3, r2
 800652a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	68ba      	ldr	r2, [r7, #8]
 8006532:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2200      	movs	r2, #0
 8006540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006544:	2300      	movs	r3, #0
}
 8006546:	4618      	mov	r0, r3
 8006548:	3714      	adds	r7, #20
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr
 8006552:	bf00      	nop
 8006554:	40012c00 	.word	0x40012c00
 8006558:	40000400 	.word	0x40000400
 800655c:	40014000 	.word	0x40014000

08006560 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006560:	b480      	push	{r7}
 8006562:	b083      	sub	sp, #12
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006568:	bf00      	nop
 800656a:	370c      	adds	r7, #12
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr

08006574 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006574:	b480      	push	{r7}
 8006576:	b083      	sub	sp, #12
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800657c:	bf00      	nop
 800657e:	370c      	adds	r7, #12
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr

08006588 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006590:	bf00      	nop
 8006592:	370c      	adds	r7, #12
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr

0800659c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b082      	sub	sp, #8
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d101      	bne.n	80065ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	e040      	b.n	8006630 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d106      	bne.n	80065c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f7fa fb54 	bl	8000c6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2224      	movs	r2, #36	@ 0x24
 80065c8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f022 0201 	bic.w	r2, r2, #1
 80065d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d002      	beq.n	80065e8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f000 fd28 	bl	8007038 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f000 fbef 	bl	8006dcc <UART_SetConfig>
 80065ee:	4603      	mov	r3, r0
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d101      	bne.n	80065f8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80065f4:	2301      	movs	r3, #1
 80065f6:	e01b      	b.n	8006630 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	685a      	ldr	r2, [r3, #4]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006606:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	689a      	ldr	r2, [r3, #8]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006616:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f042 0201 	orr.w	r2, r2, #1
 8006626:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f000 fda7 	bl	800717c <UART_CheckIdleState>
 800662e:	4603      	mov	r3, r0
}
 8006630:	4618      	mov	r0, r3
 8006632:	3708      	adds	r7, #8
 8006634:	46bd      	mov	sp, r7
 8006636:	bd80      	pop	{r7, pc}

08006638 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b08a      	sub	sp, #40	@ 0x28
 800663c:	af02      	add	r7, sp, #8
 800663e:	60f8      	str	r0, [r7, #12]
 8006640:	60b9      	str	r1, [r7, #8]
 8006642:	603b      	str	r3, [r7, #0]
 8006644:	4613      	mov	r3, r2
 8006646:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800664c:	2b20      	cmp	r3, #32
 800664e:	d177      	bne.n	8006740 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d002      	beq.n	800665c <HAL_UART_Transmit+0x24>
 8006656:	88fb      	ldrh	r3, [r7, #6]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d101      	bne.n	8006660 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	e070      	b.n	8006742 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2200      	movs	r2, #0
 8006664:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2221      	movs	r2, #33	@ 0x21
 800666c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800666e:	f7fb fe5f 	bl	8002330 <HAL_GetTick>
 8006672:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	88fa      	ldrh	r2, [r7, #6]
 8006678:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	88fa      	ldrh	r2, [r7, #6]
 8006680:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800668c:	d108      	bne.n	80066a0 <HAL_UART_Transmit+0x68>
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	691b      	ldr	r3, [r3, #16]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d104      	bne.n	80066a0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006696:	2300      	movs	r3, #0
 8006698:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	61bb      	str	r3, [r7, #24]
 800669e:	e003      	b.n	80066a8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80066a4:	2300      	movs	r3, #0
 80066a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80066a8:	e02f      	b.n	800670a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	9300      	str	r3, [sp, #0]
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	2200      	movs	r2, #0
 80066b2:	2180      	movs	r1, #128	@ 0x80
 80066b4:	68f8      	ldr	r0, [r7, #12]
 80066b6:	f000 fe09 	bl	80072cc <UART_WaitOnFlagUntilTimeout>
 80066ba:	4603      	mov	r3, r0
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d004      	beq.n	80066ca <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2220      	movs	r2, #32
 80066c4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80066c6:	2303      	movs	r3, #3
 80066c8:	e03b      	b.n	8006742 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80066ca:	69fb      	ldr	r3, [r7, #28]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d10b      	bne.n	80066e8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80066d0:	69bb      	ldr	r3, [r7, #24]
 80066d2:	881a      	ldrh	r2, [r3, #0]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066dc:	b292      	uxth	r2, r2
 80066de:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80066e0:	69bb      	ldr	r3, [r7, #24]
 80066e2:	3302      	adds	r3, #2
 80066e4:	61bb      	str	r3, [r7, #24]
 80066e6:	e007      	b.n	80066f8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80066e8:	69fb      	ldr	r3, [r7, #28]
 80066ea:	781a      	ldrb	r2, [r3, #0]
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80066f2:	69fb      	ldr	r3, [r7, #28]
 80066f4:	3301      	adds	r3, #1
 80066f6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80066fe:	b29b      	uxth	r3, r3
 8006700:	3b01      	subs	r3, #1
 8006702:	b29a      	uxth	r2, r3
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006710:	b29b      	uxth	r3, r3
 8006712:	2b00      	cmp	r3, #0
 8006714:	d1c9      	bne.n	80066aa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	9300      	str	r3, [sp, #0]
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	2200      	movs	r2, #0
 800671e:	2140      	movs	r1, #64	@ 0x40
 8006720:	68f8      	ldr	r0, [r7, #12]
 8006722:	f000 fdd3 	bl	80072cc <UART_WaitOnFlagUntilTimeout>
 8006726:	4603      	mov	r3, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	d004      	beq.n	8006736 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2220      	movs	r2, #32
 8006730:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006732:	2303      	movs	r3, #3
 8006734:	e005      	b.n	8006742 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2220      	movs	r2, #32
 800673a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800673c:	2300      	movs	r3, #0
 800673e:	e000      	b.n	8006742 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006740:	2302      	movs	r3, #2
  }
}
 8006742:	4618      	mov	r0, r3
 8006744:	3720      	adds	r7, #32
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}

0800674a <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800674a:	b580      	push	{r7, lr}
 800674c:	b08a      	sub	sp, #40	@ 0x28
 800674e:	af00      	add	r7, sp, #0
 8006750:	60f8      	str	r0, [r7, #12]
 8006752:	60b9      	str	r1, [r7, #8]
 8006754:	4613      	mov	r3, r2
 8006756:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800675e:	2b20      	cmp	r3, #32
 8006760:	d132      	bne.n	80067c8 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d002      	beq.n	800676e <HAL_UART_Receive_IT+0x24>
 8006768:	88fb      	ldrh	r3, [r7, #6]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d101      	bne.n	8006772 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800676e:	2301      	movs	r3, #1
 8006770:	e02b      	b.n	80067ca <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2200      	movs	r2, #0
 8006776:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006782:	2b00      	cmp	r3, #0
 8006784:	d018      	beq.n	80067b8 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	e853 3f00 	ldrex	r3, [r3]
 8006792:	613b      	str	r3, [r7, #16]
   return(result);
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800679a:	627b      	str	r3, [r7, #36]	@ 0x24
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	461a      	mov	r2, r3
 80067a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a4:	623b      	str	r3, [r7, #32]
 80067a6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a8:	69f9      	ldr	r1, [r7, #28]
 80067aa:	6a3a      	ldr	r2, [r7, #32]
 80067ac:	e841 2300 	strex	r3, r2, [r1]
 80067b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80067b2:	69bb      	ldr	r3, [r7, #24]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d1e6      	bne.n	8006786 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80067b8:	88fb      	ldrh	r3, [r7, #6]
 80067ba:	461a      	mov	r2, r3
 80067bc:	68b9      	ldr	r1, [r7, #8]
 80067be:	68f8      	ldr	r0, [r7, #12]
 80067c0:	f000 fdf2 	bl	80073a8 <UART_Start_Receive_IT>
 80067c4:	4603      	mov	r3, r0
 80067c6:	e000      	b.n	80067ca <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80067c8:	2302      	movs	r3, #2
  }
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3728      	adds	r7, #40	@ 0x28
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}
	...

080067d4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b0ba      	sub	sp, #232	@ 0xe8
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	69db      	ldr	r3, [r3, #28]
 80067e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80067fa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80067fe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006802:	4013      	ands	r3, r2
 8006804:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006808:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800680c:	2b00      	cmp	r3, #0
 800680e:	d115      	bne.n	800683c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006810:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006814:	f003 0320 	and.w	r3, r3, #32
 8006818:	2b00      	cmp	r3, #0
 800681a:	d00f      	beq.n	800683c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800681c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006820:	f003 0320 	and.w	r3, r3, #32
 8006824:	2b00      	cmp	r3, #0
 8006826:	d009      	beq.n	800683c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800682c:	2b00      	cmp	r3, #0
 800682e:	f000 82ab 	beq.w	8006d88 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	4798      	blx	r3
      }
      return;
 800683a:	e2a5      	b.n	8006d88 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800683c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006840:	2b00      	cmp	r3, #0
 8006842:	f000 8117 	beq.w	8006a74 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006846:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800684a:	f003 0301 	and.w	r3, r3, #1
 800684e:	2b00      	cmp	r3, #0
 8006850:	d106      	bne.n	8006860 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006852:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006856:	4b85      	ldr	r3, [pc, #532]	@ (8006a6c <HAL_UART_IRQHandler+0x298>)
 8006858:	4013      	ands	r3, r2
 800685a:	2b00      	cmp	r3, #0
 800685c:	f000 810a 	beq.w	8006a74 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006860:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006864:	f003 0301 	and.w	r3, r3, #1
 8006868:	2b00      	cmp	r3, #0
 800686a:	d011      	beq.n	8006890 <HAL_UART_IRQHandler+0xbc>
 800686c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006870:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006874:	2b00      	cmp	r3, #0
 8006876:	d00b      	beq.n	8006890 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	2201      	movs	r2, #1
 800687e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006886:	f043 0201 	orr.w	r2, r3, #1
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006894:	f003 0302 	and.w	r3, r3, #2
 8006898:	2b00      	cmp	r3, #0
 800689a:	d011      	beq.n	80068c0 <HAL_UART_IRQHandler+0xec>
 800689c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068a0:	f003 0301 	and.w	r3, r3, #1
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d00b      	beq.n	80068c0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	2202      	movs	r2, #2
 80068ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068b6:	f043 0204 	orr.w	r2, r3, #4
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068c4:	f003 0304 	and.w	r3, r3, #4
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d011      	beq.n	80068f0 <HAL_UART_IRQHandler+0x11c>
 80068cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068d0:	f003 0301 	and.w	r3, r3, #1
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d00b      	beq.n	80068f0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	2204      	movs	r2, #4
 80068de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068e6:	f043 0202 	orr.w	r2, r3, #2
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80068f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068f4:	f003 0308 	and.w	r3, r3, #8
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d017      	beq.n	800692c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80068fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006900:	f003 0320 	and.w	r3, r3, #32
 8006904:	2b00      	cmp	r3, #0
 8006906:	d105      	bne.n	8006914 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006908:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800690c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006910:	2b00      	cmp	r3, #0
 8006912:	d00b      	beq.n	800692c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	2208      	movs	r2, #8
 800691a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006922:	f043 0208 	orr.w	r2, r3, #8
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800692c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006930:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006934:	2b00      	cmp	r3, #0
 8006936:	d012      	beq.n	800695e <HAL_UART_IRQHandler+0x18a>
 8006938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800693c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006940:	2b00      	cmp	r3, #0
 8006942:	d00c      	beq.n	800695e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800694c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006954:	f043 0220 	orr.w	r2, r3, #32
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006964:	2b00      	cmp	r3, #0
 8006966:	f000 8211 	beq.w	8006d8c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800696a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800696e:	f003 0320 	and.w	r3, r3, #32
 8006972:	2b00      	cmp	r3, #0
 8006974:	d00d      	beq.n	8006992 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006976:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800697a:	f003 0320 	and.w	r3, r3, #32
 800697e:	2b00      	cmp	r3, #0
 8006980:	d007      	beq.n	8006992 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006986:	2b00      	cmp	r3, #0
 8006988:	d003      	beq.n	8006992 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006998:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	689b      	ldr	r3, [r3, #8]
 80069a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069a6:	2b40      	cmp	r3, #64	@ 0x40
 80069a8:	d005      	beq.n	80069b6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80069aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80069ae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d04f      	beq.n	8006a56 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f000 fdbc 	bl	8007534 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069c6:	2b40      	cmp	r3, #64	@ 0x40
 80069c8:	d141      	bne.n	8006a4e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	3308      	adds	r3, #8
 80069d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80069d8:	e853 3f00 	ldrex	r3, [r3]
 80069dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80069e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80069e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	3308      	adds	r3, #8
 80069f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80069f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80069fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006a02:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006a06:	e841 2300 	strex	r3, r2, [r1]
 8006a0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006a0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d1d9      	bne.n	80069ca <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d013      	beq.n	8006a46 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a22:	4a13      	ldr	r2, [pc, #76]	@ (8006a70 <HAL_UART_IRQHandler+0x29c>)
 8006a24:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f7fb fdff 	bl	800262e <HAL_DMA_Abort_IT>
 8006a30:	4603      	mov	r3, r0
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d017      	beq.n	8006a66 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a3c:	687a      	ldr	r2, [r7, #4]
 8006a3e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006a40:	4610      	mov	r0, r2
 8006a42:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a44:	e00f      	b.n	8006a66 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f7f9 fc60 	bl	800030c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a4c:	e00b      	b.n	8006a66 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f7f9 fc5c 	bl	800030c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a54:	e007      	b.n	8006a66 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f7f9 fc58 	bl	800030c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006a64:	e192      	b.n	8006d8c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a66:	bf00      	nop
    return;
 8006a68:	e190      	b.n	8006d8c <HAL_UART_IRQHandler+0x5b8>
 8006a6a:	bf00      	nop
 8006a6c:	04000120 	.word	0x04000120
 8006a70:	080075fd 	.word	0x080075fd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	f040 814b 	bne.w	8006d14 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006a7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a82:	f003 0310 	and.w	r3, r3, #16
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	f000 8144 	beq.w	8006d14 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006a8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a90:	f003 0310 	and.w	r3, r3, #16
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	f000 813d 	beq.w	8006d14 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	2210      	movs	r2, #16
 8006aa0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aac:	2b40      	cmp	r3, #64	@ 0x40
 8006aae:	f040 80b5 	bne.w	8006c1c <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006abe:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	f000 8164 	beq.w	8006d90 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006ace:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ad2:	429a      	cmp	r2, r3
 8006ad4:	f080 815c 	bcs.w	8006d90 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ade:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ae6:	699b      	ldr	r3, [r3, #24]
 8006ae8:	2b20      	cmp	r3, #32
 8006aea:	f000 8086 	beq.w	8006bfa <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006afa:	e853 3f00 	ldrex	r3, [r3]
 8006afe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006b02:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006b06:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b0a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	461a      	mov	r2, r3
 8006b14:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006b18:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006b1c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b20:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006b24:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006b28:	e841 2300 	strex	r3, r2, [r1]
 8006b2c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006b30:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d1da      	bne.n	8006aee <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	3308      	adds	r3, #8
 8006b3e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b40:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006b42:	e853 3f00 	ldrex	r3, [r3]
 8006b46:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006b48:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b4a:	f023 0301 	bic.w	r3, r3, #1
 8006b4e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	3308      	adds	r3, #8
 8006b58:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006b5c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006b60:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b62:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006b64:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006b68:	e841 2300 	strex	r3, r2, [r1]
 8006b6c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006b6e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d1e1      	bne.n	8006b38 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	3308      	adds	r3, #8
 8006b7a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006b7e:	e853 3f00 	ldrex	r3, [r3]
 8006b82:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006b84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b8a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	3308      	adds	r3, #8
 8006b94:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006b98:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006b9a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006b9e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006ba0:	e841 2300 	strex	r3, r2, [r1]
 8006ba4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006ba6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d1e3      	bne.n	8006b74 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2220      	movs	r2, #32
 8006bb0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bc2:	e853 3f00 	ldrex	r3, [r3]
 8006bc6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006bc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006bca:	f023 0310 	bic.w	r3, r3, #16
 8006bce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	461a      	mov	r2, r3
 8006bd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006bdc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006bde:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006be2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006be4:	e841 2300 	strex	r3, r2, [r1]
 8006be8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006bea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d1e4      	bne.n	8006bba <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	f7fb fcdc 	bl	80025b2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2202      	movs	r2, #2
 8006bfe:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	1ad3      	subs	r3, r2, r3
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	4619      	mov	r1, r3
 8006c14:	6878      	ldr	r0, [r7, #4]
 8006c16:	f000 f8cd 	bl	8006db4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006c1a:	e0b9      	b.n	8006d90 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	1ad3      	subs	r3, r2, r3
 8006c2c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006c36:	b29b      	uxth	r3, r3
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	f000 80ab 	beq.w	8006d94 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8006c3e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	f000 80a6 	beq.w	8006d94 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c50:	e853 3f00 	ldrex	r3, [r3]
 8006c54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c5c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	461a      	mov	r2, r3
 8006c66:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006c6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c6c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c6e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c72:	e841 2300 	strex	r3, r2, [r1]
 8006c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d1e4      	bne.n	8006c48 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	3308      	adds	r3, #8
 8006c84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c88:	e853 3f00 	ldrex	r3, [r3]
 8006c8c:	623b      	str	r3, [r7, #32]
   return(result);
 8006c8e:	6a3b      	ldr	r3, [r7, #32]
 8006c90:	f023 0301 	bic.w	r3, r3, #1
 8006c94:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	3308      	adds	r3, #8
 8006c9e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006ca2:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ca8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006caa:	e841 2300 	strex	r3, r2, [r1]
 8006cae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d1e3      	bne.n	8006c7e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2220      	movs	r2, #32
 8006cba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	e853 3f00 	ldrex	r3, [r3]
 8006cd6:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	f023 0310 	bic.w	r3, r3, #16
 8006cde:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	461a      	mov	r2, r3
 8006ce8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006cec:	61fb      	str	r3, [r7, #28]
 8006cee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf0:	69b9      	ldr	r1, [r7, #24]
 8006cf2:	69fa      	ldr	r2, [r7, #28]
 8006cf4:	e841 2300 	strex	r3, r2, [r1]
 8006cf8:	617b      	str	r3, [r7, #20]
   return(result);
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d1e4      	bne.n	8006cca <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2202      	movs	r2, #2
 8006d04:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006d06:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006d0a:	4619      	mov	r1, r3
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f000 f851 	bl	8006db4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006d12:	e03f      	b.n	8006d94 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006d14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d18:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d00e      	beq.n	8006d3e <HAL_UART_IRQHandler+0x56a>
 8006d20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d008      	beq.n	8006d3e <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006d34:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f000 fe48 	bl	80079cc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006d3c:	e02d      	b.n	8006d9a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006d3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d00e      	beq.n	8006d68 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006d4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d008      	beq.n	8006d68 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d01c      	beq.n	8006d98 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	4798      	blx	r3
    }
    return;
 8006d66:	e017      	b.n	8006d98 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006d68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d012      	beq.n	8006d9a <HAL_UART_IRQHandler+0x5c6>
 8006d74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d00c      	beq.n	8006d9a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8006d80:	6878      	ldr	r0, [r7, #4]
 8006d82:	f000 fc51 	bl	8007628 <UART_EndTransmit_IT>
    return;
 8006d86:	e008      	b.n	8006d9a <HAL_UART_IRQHandler+0x5c6>
      return;
 8006d88:	bf00      	nop
 8006d8a:	e006      	b.n	8006d9a <HAL_UART_IRQHandler+0x5c6>
    return;
 8006d8c:	bf00      	nop
 8006d8e:	e004      	b.n	8006d9a <HAL_UART_IRQHandler+0x5c6>
      return;
 8006d90:	bf00      	nop
 8006d92:	e002      	b.n	8006d9a <HAL_UART_IRQHandler+0x5c6>
      return;
 8006d94:	bf00      	nop
 8006d96:	e000      	b.n	8006d9a <HAL_UART_IRQHandler+0x5c6>
    return;
 8006d98:	bf00      	nop
  }

}
 8006d9a:	37e8      	adds	r7, #232	@ 0xe8
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}

08006da0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006da0:	b480      	push	{r7}
 8006da2:	b083      	sub	sp, #12
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006da8:	bf00      	nop
 8006daa:	370c      	adds	r7, #12
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr

08006db4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b083      	sub	sp, #12
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
 8006dbc:	460b      	mov	r3, r1
 8006dbe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006dc0:	bf00      	nop
 8006dc2:	370c      	adds	r7, #12
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dca:	4770      	bx	lr

08006dcc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b088      	sub	sp, #32
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	689a      	ldr	r2, [r3, #8]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	691b      	ldr	r3, [r3, #16]
 8006de0:	431a      	orrs	r2, r3
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	695b      	ldr	r3, [r3, #20]
 8006de6:	431a      	orrs	r2, r3
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	69db      	ldr	r3, [r3, #28]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	681a      	ldr	r2, [r3, #0]
 8006df6:	4b8a      	ldr	r3, [pc, #552]	@ (8007020 <UART_SetConfig+0x254>)
 8006df8:	4013      	ands	r3, r2
 8006dfa:	687a      	ldr	r2, [r7, #4]
 8006dfc:	6812      	ldr	r2, [r2, #0]
 8006dfe:	6979      	ldr	r1, [r7, #20]
 8006e00:	430b      	orrs	r3, r1
 8006e02:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	685b      	ldr	r3, [r3, #4]
 8006e0a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	68da      	ldr	r2, [r3, #12]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	430a      	orrs	r2, r1
 8006e18:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	699b      	ldr	r3, [r3, #24]
 8006e1e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6a1b      	ldr	r3, [r3, #32]
 8006e24:	697a      	ldr	r2, [r7, #20]
 8006e26:	4313      	orrs	r3, r2
 8006e28:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	689b      	ldr	r3, [r3, #8]
 8006e30:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	697a      	ldr	r2, [r7, #20]
 8006e3a:	430a      	orrs	r2, r1
 8006e3c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4a78      	ldr	r2, [pc, #480]	@ (8007024 <UART_SetConfig+0x258>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d120      	bne.n	8006e8a <UART_SetConfig+0xbe>
 8006e48:	4b77      	ldr	r3, [pc, #476]	@ (8007028 <UART_SetConfig+0x25c>)
 8006e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e4c:	f003 0303 	and.w	r3, r3, #3
 8006e50:	2b03      	cmp	r3, #3
 8006e52:	d817      	bhi.n	8006e84 <UART_SetConfig+0xb8>
 8006e54:	a201      	add	r2, pc, #4	@ (adr r2, 8006e5c <UART_SetConfig+0x90>)
 8006e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e5a:	bf00      	nop
 8006e5c:	08006e6d 	.word	0x08006e6d
 8006e60:	08006e79 	.word	0x08006e79
 8006e64:	08006e7f 	.word	0x08006e7f
 8006e68:	08006e73 	.word	0x08006e73
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	77fb      	strb	r3, [r7, #31]
 8006e70:	e01d      	b.n	8006eae <UART_SetConfig+0xe2>
 8006e72:	2302      	movs	r3, #2
 8006e74:	77fb      	strb	r3, [r7, #31]
 8006e76:	e01a      	b.n	8006eae <UART_SetConfig+0xe2>
 8006e78:	2304      	movs	r3, #4
 8006e7a:	77fb      	strb	r3, [r7, #31]
 8006e7c:	e017      	b.n	8006eae <UART_SetConfig+0xe2>
 8006e7e:	2308      	movs	r3, #8
 8006e80:	77fb      	strb	r3, [r7, #31]
 8006e82:	e014      	b.n	8006eae <UART_SetConfig+0xe2>
 8006e84:	2310      	movs	r3, #16
 8006e86:	77fb      	strb	r3, [r7, #31]
 8006e88:	e011      	b.n	8006eae <UART_SetConfig+0xe2>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4a67      	ldr	r2, [pc, #412]	@ (800702c <UART_SetConfig+0x260>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d102      	bne.n	8006e9a <UART_SetConfig+0xce>
 8006e94:	2300      	movs	r3, #0
 8006e96:	77fb      	strb	r3, [r7, #31]
 8006e98:	e009      	b.n	8006eae <UART_SetConfig+0xe2>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a64      	ldr	r2, [pc, #400]	@ (8007030 <UART_SetConfig+0x264>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d102      	bne.n	8006eaa <UART_SetConfig+0xde>
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	77fb      	strb	r3, [r7, #31]
 8006ea8:	e001      	b.n	8006eae <UART_SetConfig+0xe2>
 8006eaa:	2310      	movs	r3, #16
 8006eac:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	69db      	ldr	r3, [r3, #28]
 8006eb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006eb6:	d15a      	bne.n	8006f6e <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8006eb8:	7ffb      	ldrb	r3, [r7, #31]
 8006eba:	2b08      	cmp	r3, #8
 8006ebc:	d827      	bhi.n	8006f0e <UART_SetConfig+0x142>
 8006ebe:	a201      	add	r2, pc, #4	@ (adr r2, 8006ec4 <UART_SetConfig+0xf8>)
 8006ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ec4:	08006ee9 	.word	0x08006ee9
 8006ec8:	08006ef1 	.word	0x08006ef1
 8006ecc:	08006ef9 	.word	0x08006ef9
 8006ed0:	08006f0f 	.word	0x08006f0f
 8006ed4:	08006eff 	.word	0x08006eff
 8006ed8:	08006f0f 	.word	0x08006f0f
 8006edc:	08006f0f 	.word	0x08006f0f
 8006ee0:	08006f0f 	.word	0x08006f0f
 8006ee4:	08006f07 	.word	0x08006f07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ee8:	f7fd fd82 	bl	80049f0 <HAL_RCC_GetPCLK1Freq>
 8006eec:	61b8      	str	r0, [r7, #24]
        break;
 8006eee:	e013      	b.n	8006f18 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ef0:	f7fd fda0 	bl	8004a34 <HAL_RCC_GetPCLK2Freq>
 8006ef4:	61b8      	str	r0, [r7, #24]
        break;
 8006ef6:	e00f      	b.n	8006f18 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ef8:	4b4e      	ldr	r3, [pc, #312]	@ (8007034 <UART_SetConfig+0x268>)
 8006efa:	61bb      	str	r3, [r7, #24]
        break;
 8006efc:	e00c      	b.n	8006f18 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006efe:	f7fd fd17 	bl	8004930 <HAL_RCC_GetSysClockFreq>
 8006f02:	61b8      	str	r0, [r7, #24]
        break;
 8006f04:	e008      	b.n	8006f18 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f0a:	61bb      	str	r3, [r7, #24]
        break;
 8006f0c:	e004      	b.n	8006f18 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	77bb      	strb	r3, [r7, #30]
        break;
 8006f16:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006f18:	69bb      	ldr	r3, [r7, #24]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d074      	beq.n	8007008 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006f1e:	69bb      	ldr	r3, [r7, #24]
 8006f20:	005a      	lsls	r2, r3, #1
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	685b      	ldr	r3, [r3, #4]
 8006f26:	085b      	lsrs	r3, r3, #1
 8006f28:	441a      	add	r2, r3
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f32:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	2b0f      	cmp	r3, #15
 8006f38:	d916      	bls.n	8006f68 <UART_SetConfig+0x19c>
 8006f3a:	693b      	ldr	r3, [r7, #16]
 8006f3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f40:	d212      	bcs.n	8006f68 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	f023 030f 	bic.w	r3, r3, #15
 8006f4a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	085b      	lsrs	r3, r3, #1
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	f003 0307 	and.w	r3, r3, #7
 8006f56:	b29a      	uxth	r2, r3
 8006f58:	89fb      	ldrh	r3, [r7, #14]
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	89fa      	ldrh	r2, [r7, #14]
 8006f64:	60da      	str	r2, [r3, #12]
 8006f66:	e04f      	b.n	8007008 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	77bb      	strb	r3, [r7, #30]
 8006f6c:	e04c      	b.n	8007008 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006f6e:	7ffb      	ldrb	r3, [r7, #31]
 8006f70:	2b08      	cmp	r3, #8
 8006f72:	d828      	bhi.n	8006fc6 <UART_SetConfig+0x1fa>
 8006f74:	a201      	add	r2, pc, #4	@ (adr r2, 8006f7c <UART_SetConfig+0x1b0>)
 8006f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f7a:	bf00      	nop
 8006f7c:	08006fa1 	.word	0x08006fa1
 8006f80:	08006fa9 	.word	0x08006fa9
 8006f84:	08006fb1 	.word	0x08006fb1
 8006f88:	08006fc7 	.word	0x08006fc7
 8006f8c:	08006fb7 	.word	0x08006fb7
 8006f90:	08006fc7 	.word	0x08006fc7
 8006f94:	08006fc7 	.word	0x08006fc7
 8006f98:	08006fc7 	.word	0x08006fc7
 8006f9c:	08006fbf 	.word	0x08006fbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fa0:	f7fd fd26 	bl	80049f0 <HAL_RCC_GetPCLK1Freq>
 8006fa4:	61b8      	str	r0, [r7, #24]
        break;
 8006fa6:	e013      	b.n	8006fd0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006fa8:	f7fd fd44 	bl	8004a34 <HAL_RCC_GetPCLK2Freq>
 8006fac:	61b8      	str	r0, [r7, #24]
        break;
 8006fae:	e00f      	b.n	8006fd0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006fb0:	4b20      	ldr	r3, [pc, #128]	@ (8007034 <UART_SetConfig+0x268>)
 8006fb2:	61bb      	str	r3, [r7, #24]
        break;
 8006fb4:	e00c      	b.n	8006fd0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006fb6:	f7fd fcbb 	bl	8004930 <HAL_RCC_GetSysClockFreq>
 8006fba:	61b8      	str	r0, [r7, #24]
        break;
 8006fbc:	e008      	b.n	8006fd0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006fbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006fc2:	61bb      	str	r3, [r7, #24]
        break;
 8006fc4:	e004      	b.n	8006fd0 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	77bb      	strb	r3, [r7, #30]
        break;
 8006fce:	bf00      	nop
    }

    if (pclk != 0U)
 8006fd0:	69bb      	ldr	r3, [r7, #24]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d018      	beq.n	8007008 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	085a      	lsrs	r2, r3, #1
 8006fdc:	69bb      	ldr	r3, [r7, #24]
 8006fde:	441a      	add	r2, r3
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	685b      	ldr	r3, [r3, #4]
 8006fe4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fe8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	2b0f      	cmp	r3, #15
 8006fee:	d909      	bls.n	8007004 <UART_SetConfig+0x238>
 8006ff0:	693b      	ldr	r3, [r7, #16]
 8006ff2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ff6:	d205      	bcs.n	8007004 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006ff8:	693b      	ldr	r3, [r7, #16]
 8006ffa:	b29a      	uxth	r2, r3
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	60da      	str	r2, [r3, #12]
 8007002:	e001      	b.n	8007008 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007004:	2301      	movs	r3, #1
 8007006:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2200      	movs	r2, #0
 800700c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2200      	movs	r2, #0
 8007012:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007014:	7fbb      	ldrb	r3, [r7, #30]
}
 8007016:	4618      	mov	r0, r3
 8007018:	3720      	adds	r7, #32
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}
 800701e:	bf00      	nop
 8007020:	efff69f3 	.word	0xefff69f3
 8007024:	40013800 	.word	0x40013800
 8007028:	40021000 	.word	0x40021000
 800702c:	40004400 	.word	0x40004400
 8007030:	40004800 	.word	0x40004800
 8007034:	007a1200 	.word	0x007a1200

08007038 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007038:	b480      	push	{r7}
 800703a:	b083      	sub	sp, #12
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007044:	f003 0308 	and.w	r3, r3, #8
 8007048:	2b00      	cmp	r3, #0
 800704a:	d00a      	beq.n	8007062 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	685b      	ldr	r3, [r3, #4]
 8007052:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	430a      	orrs	r2, r1
 8007060:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007066:	f003 0301 	and.w	r3, r3, #1
 800706a:	2b00      	cmp	r3, #0
 800706c:	d00a      	beq.n	8007084 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	685b      	ldr	r3, [r3, #4]
 8007074:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	430a      	orrs	r2, r1
 8007082:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007088:	f003 0302 	and.w	r3, r3, #2
 800708c:	2b00      	cmp	r3, #0
 800708e:	d00a      	beq.n	80070a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	430a      	orrs	r2, r1
 80070a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070aa:	f003 0304 	and.w	r3, r3, #4
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d00a      	beq.n	80070c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	430a      	orrs	r2, r1
 80070c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070cc:	f003 0310 	and.w	r3, r3, #16
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d00a      	beq.n	80070ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	689b      	ldr	r3, [r3, #8]
 80070da:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	430a      	orrs	r2, r1
 80070e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ee:	f003 0320 	and.w	r3, r3, #32
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d00a      	beq.n	800710c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	689b      	ldr	r3, [r3, #8]
 80070fc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	430a      	orrs	r2, r1
 800710a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007110:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007114:	2b00      	cmp	r3, #0
 8007116:	d01a      	beq.n	800714e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	430a      	orrs	r2, r1
 800712c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007132:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007136:	d10a      	bne.n	800714e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	430a      	orrs	r2, r1
 800714c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007152:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007156:	2b00      	cmp	r3, #0
 8007158:	d00a      	beq.n	8007170 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	430a      	orrs	r2, r1
 800716e:	605a      	str	r2, [r3, #4]
  }
}
 8007170:	bf00      	nop
 8007172:	370c      	adds	r7, #12
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr

0800717c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b098      	sub	sp, #96	@ 0x60
 8007180:	af02      	add	r7, sp, #8
 8007182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2200      	movs	r2, #0
 8007188:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800718c:	f7fb f8d0 	bl	8002330 <HAL_GetTick>
 8007190:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f003 0308 	and.w	r3, r3, #8
 800719c:	2b08      	cmp	r3, #8
 800719e:	d12e      	bne.n	80071fe <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80071a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80071a4:	9300      	str	r3, [sp, #0]
 80071a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80071a8:	2200      	movs	r2, #0
 80071aa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f000 f88c 	bl	80072cc <UART_WaitOnFlagUntilTimeout>
 80071b4:	4603      	mov	r3, r0
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d021      	beq.n	80071fe <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071c2:	e853 3f00 	ldrex	r3, [r3]
 80071c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80071c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80071ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	461a      	mov	r2, r3
 80071d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80071da:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80071de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071e0:	e841 2300 	strex	r3, r2, [r1]
 80071e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80071e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d1e6      	bne.n	80071ba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2220      	movs	r2, #32
 80071f0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2200      	movs	r2, #0
 80071f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80071fa:	2303      	movs	r3, #3
 80071fc:	e062      	b.n	80072c4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f003 0304 	and.w	r3, r3, #4
 8007208:	2b04      	cmp	r3, #4
 800720a:	d149      	bne.n	80072a0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800720c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007210:	9300      	str	r3, [sp, #0]
 8007212:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007214:	2200      	movs	r2, #0
 8007216:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f000 f856 	bl	80072cc <UART_WaitOnFlagUntilTimeout>
 8007220:	4603      	mov	r3, r0
 8007222:	2b00      	cmp	r3, #0
 8007224:	d03c      	beq.n	80072a0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800722c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800722e:	e853 3f00 	ldrex	r3, [r3]
 8007232:	623b      	str	r3, [r7, #32]
   return(result);
 8007234:	6a3b      	ldr	r3, [r7, #32]
 8007236:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800723a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	461a      	mov	r2, r3
 8007242:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007244:	633b      	str	r3, [r7, #48]	@ 0x30
 8007246:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007248:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800724a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800724c:	e841 2300 	strex	r3, r2, [r1]
 8007250:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007254:	2b00      	cmp	r3, #0
 8007256:	d1e6      	bne.n	8007226 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	3308      	adds	r3, #8
 800725e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	e853 3f00 	ldrex	r3, [r3]
 8007266:	60fb      	str	r3, [r7, #12]
   return(result);
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	f023 0301 	bic.w	r3, r3, #1
 800726e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	3308      	adds	r3, #8
 8007276:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007278:	61fa      	str	r2, [r7, #28]
 800727a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800727c:	69b9      	ldr	r1, [r7, #24]
 800727e:	69fa      	ldr	r2, [r7, #28]
 8007280:	e841 2300 	strex	r3, r2, [r1]
 8007284:	617b      	str	r3, [r7, #20]
   return(result);
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d1e5      	bne.n	8007258 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2220      	movs	r2, #32
 8007290:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2200      	movs	r2, #0
 8007298:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800729c:	2303      	movs	r3, #3
 800729e:	e011      	b.n	80072c4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2220      	movs	r2, #32
 80072a4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2220      	movs	r2, #32
 80072aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2200      	movs	r2, #0
 80072b2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2200      	movs	r2, #0
 80072b8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2200      	movs	r2, #0
 80072be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80072c2:	2300      	movs	r3, #0
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	3758      	adds	r7, #88	@ 0x58
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}

080072cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b084      	sub	sp, #16
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	60f8      	str	r0, [r7, #12]
 80072d4:	60b9      	str	r1, [r7, #8]
 80072d6:	603b      	str	r3, [r7, #0]
 80072d8:	4613      	mov	r3, r2
 80072da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072dc:	e04f      	b.n	800737e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072de:	69bb      	ldr	r3, [r7, #24]
 80072e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072e4:	d04b      	beq.n	800737e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072e6:	f7fb f823 	bl	8002330 <HAL_GetTick>
 80072ea:	4602      	mov	r2, r0
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	1ad3      	subs	r3, r2, r3
 80072f0:	69ba      	ldr	r2, [r7, #24]
 80072f2:	429a      	cmp	r2, r3
 80072f4:	d302      	bcc.n	80072fc <UART_WaitOnFlagUntilTimeout+0x30>
 80072f6:	69bb      	ldr	r3, [r7, #24]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d101      	bne.n	8007300 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80072fc:	2303      	movs	r3, #3
 80072fe:	e04e      	b.n	800739e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f003 0304 	and.w	r3, r3, #4
 800730a:	2b00      	cmp	r3, #0
 800730c:	d037      	beq.n	800737e <UART_WaitOnFlagUntilTimeout+0xb2>
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	2b80      	cmp	r3, #128	@ 0x80
 8007312:	d034      	beq.n	800737e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	2b40      	cmp	r3, #64	@ 0x40
 8007318:	d031      	beq.n	800737e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	69db      	ldr	r3, [r3, #28]
 8007320:	f003 0308 	and.w	r3, r3, #8
 8007324:	2b08      	cmp	r3, #8
 8007326:	d110      	bne.n	800734a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	2208      	movs	r2, #8
 800732e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007330:	68f8      	ldr	r0, [r7, #12]
 8007332:	f000 f8ff 	bl	8007534 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2208      	movs	r2, #8
 800733a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2200      	movs	r2, #0
 8007342:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007346:	2301      	movs	r3, #1
 8007348:	e029      	b.n	800739e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	69db      	ldr	r3, [r3, #28]
 8007350:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007354:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007358:	d111      	bne.n	800737e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007362:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007364:	68f8      	ldr	r0, [r7, #12]
 8007366:	f000 f8e5 	bl	8007534 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2220      	movs	r2, #32
 800736e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2200      	movs	r2, #0
 8007376:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800737a:	2303      	movs	r3, #3
 800737c:	e00f      	b.n	800739e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	69da      	ldr	r2, [r3, #28]
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	4013      	ands	r3, r2
 8007388:	68ba      	ldr	r2, [r7, #8]
 800738a:	429a      	cmp	r2, r3
 800738c:	bf0c      	ite	eq
 800738e:	2301      	moveq	r3, #1
 8007390:	2300      	movne	r3, #0
 8007392:	b2db      	uxtb	r3, r3
 8007394:	461a      	mov	r2, r3
 8007396:	79fb      	ldrb	r3, [r7, #7]
 8007398:	429a      	cmp	r2, r3
 800739a:	d0a0      	beq.n	80072de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800739c:	2300      	movs	r3, #0
}
 800739e:	4618      	mov	r0, r3
 80073a0:	3710      	adds	r7, #16
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
	...

080073a8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b097      	sub	sp, #92	@ 0x5c
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	60f8      	str	r0, [r7, #12]
 80073b0:	60b9      	str	r1, [r7, #8]
 80073b2:	4613      	mov	r3, r2
 80073b4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	68ba      	ldr	r2, [r7, #8]
 80073ba:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	88fa      	ldrh	r2, [r7, #6]
 80073c0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	88fa      	ldrh	r2, [r7, #6]
 80073c8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2200      	movs	r2, #0
 80073d0:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073da:	d10e      	bne.n	80073fa <UART_Start_Receive_IT+0x52>
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	691b      	ldr	r3, [r3, #16]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d105      	bne.n	80073f0 <UART_Start_Receive_IT+0x48>
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80073ea:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80073ee:	e02d      	b.n	800744c <UART_Start_Receive_IT+0xa4>
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	22ff      	movs	r2, #255	@ 0xff
 80073f4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80073f8:	e028      	b.n	800744c <UART_Start_Receive_IT+0xa4>
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	689b      	ldr	r3, [r3, #8]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d10d      	bne.n	800741e <UART_Start_Receive_IT+0x76>
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	691b      	ldr	r3, [r3, #16]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d104      	bne.n	8007414 <UART_Start_Receive_IT+0x6c>
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	22ff      	movs	r2, #255	@ 0xff
 800740e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007412:	e01b      	b.n	800744c <UART_Start_Receive_IT+0xa4>
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	227f      	movs	r2, #127	@ 0x7f
 8007418:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800741c:	e016      	b.n	800744c <UART_Start_Receive_IT+0xa4>
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	689b      	ldr	r3, [r3, #8]
 8007422:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007426:	d10d      	bne.n	8007444 <UART_Start_Receive_IT+0x9c>
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	691b      	ldr	r3, [r3, #16]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d104      	bne.n	800743a <UART_Start_Receive_IT+0x92>
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	227f      	movs	r2, #127	@ 0x7f
 8007434:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007438:	e008      	b.n	800744c <UART_Start_Receive_IT+0xa4>
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	223f      	movs	r2, #63	@ 0x3f
 800743e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007442:	e003      	b.n	800744c <UART_Start_Receive_IT+0xa4>
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	2200      	movs	r2, #0
 8007448:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2200      	movs	r2, #0
 8007450:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	2222      	movs	r2, #34	@ 0x22
 8007458:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	3308      	adds	r3, #8
 8007462:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007464:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007466:	e853 3f00 	ldrex	r3, [r3]
 800746a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800746c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800746e:	f043 0301 	orr.w	r3, r3, #1
 8007472:	657b      	str	r3, [r7, #84]	@ 0x54
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	3308      	adds	r3, #8
 800747a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800747c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800747e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007480:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007482:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007484:	e841 2300 	strex	r3, r2, [r1]
 8007488:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800748a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800748c:	2b00      	cmp	r3, #0
 800748e:	d1e5      	bne.n	800745c <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	689b      	ldr	r3, [r3, #8]
 8007494:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007498:	d107      	bne.n	80074aa <UART_Start_Receive_IT+0x102>
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	691b      	ldr	r3, [r3, #16]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d103      	bne.n	80074aa <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	4a21      	ldr	r2, [pc, #132]	@ (800752c <UART_Start_Receive_IT+0x184>)
 80074a6:	669a      	str	r2, [r3, #104]	@ 0x68
 80074a8:	e002      	b.n	80074b0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	4a20      	ldr	r2, [pc, #128]	@ (8007530 <UART_Start_Receive_IT+0x188>)
 80074ae:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	691b      	ldr	r3, [r3, #16]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d019      	beq.n	80074ec <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074c0:	e853 3f00 	ldrex	r3, [r3]
 80074c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80074c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80074cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	461a      	mov	r2, r3
 80074d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80074d8:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074da:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80074dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80074de:	e841 2300 	strex	r3, r2, [r1]
 80074e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80074e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d1e6      	bne.n	80074b8 <UART_Start_Receive_IT+0x110>
 80074ea:	e018      	b.n	800751e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	e853 3f00 	ldrex	r3, [r3]
 80074f8:	613b      	str	r3, [r7, #16]
   return(result);
 80074fa:	693b      	ldr	r3, [r7, #16]
 80074fc:	f043 0320 	orr.w	r3, r3, #32
 8007500:	653b      	str	r3, [r7, #80]	@ 0x50
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	461a      	mov	r2, r3
 8007508:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800750a:	623b      	str	r3, [r7, #32]
 800750c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800750e:	69f9      	ldr	r1, [r7, #28]
 8007510:	6a3a      	ldr	r2, [r7, #32]
 8007512:	e841 2300 	strex	r3, r2, [r1]
 8007516:	61bb      	str	r3, [r7, #24]
   return(result);
 8007518:	69bb      	ldr	r3, [r7, #24]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d1e6      	bne.n	80074ec <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800751e:	2300      	movs	r3, #0
}
 8007520:	4618      	mov	r0, r3
 8007522:	375c      	adds	r7, #92	@ 0x5c
 8007524:	46bd      	mov	sp, r7
 8007526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752a:	4770      	bx	lr
 800752c:	08007825 	.word	0x08007825
 8007530:	0800767d 	.word	0x0800767d

08007534 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007534:	b480      	push	{r7}
 8007536:	b095      	sub	sp, #84	@ 0x54
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007542:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007544:	e853 3f00 	ldrex	r3, [r3]
 8007548:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800754a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800754c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007550:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	461a      	mov	r2, r3
 8007558:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800755a:	643b      	str	r3, [r7, #64]	@ 0x40
 800755c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800755e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007560:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007562:	e841 2300 	strex	r3, r2, [r1]
 8007566:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800756a:	2b00      	cmp	r3, #0
 800756c:	d1e6      	bne.n	800753c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	3308      	adds	r3, #8
 8007574:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007576:	6a3b      	ldr	r3, [r7, #32]
 8007578:	e853 3f00 	ldrex	r3, [r3]
 800757c:	61fb      	str	r3, [r7, #28]
   return(result);
 800757e:	69fb      	ldr	r3, [r7, #28]
 8007580:	f023 0301 	bic.w	r3, r3, #1
 8007584:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	3308      	adds	r3, #8
 800758c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800758e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007590:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007592:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007594:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007596:	e841 2300 	strex	r3, r2, [r1]
 800759a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800759c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d1e5      	bne.n	800756e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075a6:	2b01      	cmp	r3, #1
 80075a8:	d118      	bne.n	80075dc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	e853 3f00 	ldrex	r3, [r3]
 80075b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	f023 0310 	bic.w	r3, r3, #16
 80075be:	647b      	str	r3, [r7, #68]	@ 0x44
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	461a      	mov	r2, r3
 80075c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075c8:	61bb      	str	r3, [r7, #24]
 80075ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075cc:	6979      	ldr	r1, [r7, #20]
 80075ce:	69ba      	ldr	r2, [r7, #24]
 80075d0:	e841 2300 	strex	r3, r2, [r1]
 80075d4:	613b      	str	r3, [r7, #16]
   return(result);
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d1e6      	bne.n	80075aa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2220      	movs	r2, #32
 80075e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2200      	movs	r2, #0
 80075e8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2200      	movs	r2, #0
 80075ee:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80075f0:	bf00      	nop
 80075f2:	3754      	adds	r7, #84	@ 0x54
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b084      	sub	sp, #16
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007608:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2200      	movs	r2, #0
 800760e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2200      	movs	r2, #0
 8007616:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800761a:	68f8      	ldr	r0, [r7, #12]
 800761c:	f7f8 fe76 	bl	800030c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007620:	bf00      	nop
 8007622:	3710      	adds	r7, #16
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}

08007628 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b088      	sub	sp, #32
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	e853 3f00 	ldrex	r3, [r3]
 800763c:	60bb      	str	r3, [r7, #8]
   return(result);
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007644:	61fb      	str	r3, [r7, #28]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	461a      	mov	r2, r3
 800764c:	69fb      	ldr	r3, [r7, #28]
 800764e:	61bb      	str	r3, [r7, #24]
 8007650:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007652:	6979      	ldr	r1, [r7, #20]
 8007654:	69ba      	ldr	r2, [r7, #24]
 8007656:	e841 2300 	strex	r3, r2, [r1]
 800765a:	613b      	str	r3, [r7, #16]
   return(result);
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d1e6      	bne.n	8007630 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2220      	movs	r2, #32
 8007666:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2200      	movs	r2, #0
 800766c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f7ff fb96 	bl	8006da0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007674:	bf00      	nop
 8007676:	3720      	adds	r7, #32
 8007678:	46bd      	mov	sp, r7
 800767a:	bd80      	pop	{r7, pc}

0800767c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b09c      	sub	sp, #112	@ 0x70
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800768a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007694:	2b22      	cmp	r3, #34	@ 0x22
 8007696:	f040 80b9 	bne.w	800780c <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80076a0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80076a4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80076a8:	b2d9      	uxtb	r1, r3
 80076aa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80076ae:	b2da      	uxtb	r2, r3
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076b4:	400a      	ands	r2, r1
 80076b6:	b2d2      	uxtb	r2, r2
 80076b8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076be:	1c5a      	adds	r2, r3, #1
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	3b01      	subs	r3, #1
 80076ce:	b29a      	uxth	r2, r3
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80076dc:	b29b      	uxth	r3, r3
 80076de:	2b00      	cmp	r3, #0
 80076e0:	f040 809c 	bne.w	800781c <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076ec:	e853 3f00 	ldrex	r3, [r3]
 80076f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80076f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	461a      	mov	r2, r3
 8007700:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007702:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007704:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007706:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007708:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800770a:	e841 2300 	strex	r3, r2, [r1]
 800770e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007710:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007712:	2b00      	cmp	r3, #0
 8007714:	d1e6      	bne.n	80076e4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	3308      	adds	r3, #8
 800771c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007720:	e853 3f00 	ldrex	r3, [r3]
 8007724:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007728:	f023 0301 	bic.w	r3, r3, #1
 800772c:	667b      	str	r3, [r7, #100]	@ 0x64
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	3308      	adds	r3, #8
 8007734:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007736:	647a      	str	r2, [r7, #68]	@ 0x44
 8007738:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800773c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800773e:	e841 2300 	strex	r3, r2, [r1]
 8007742:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007744:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007746:	2b00      	cmp	r3, #0
 8007748:	d1e5      	bne.n	8007716 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2220      	movs	r2, #32
 800774e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2200      	movs	r2, #0
 8007756:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2200      	movs	r2, #0
 800775c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007768:	2b00      	cmp	r3, #0
 800776a:	d018      	beq.n	800779e <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007774:	e853 3f00 	ldrex	r3, [r3]
 8007778:	623b      	str	r3, [r7, #32]
   return(result);
 800777a:	6a3b      	ldr	r3, [r7, #32]
 800777c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007780:	663b      	str	r3, [r7, #96]	@ 0x60
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	461a      	mov	r2, r3
 8007788:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800778a:	633b      	str	r3, [r7, #48]	@ 0x30
 800778c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800778e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007790:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007792:	e841 2300 	strex	r3, r2, [r1]
 8007796:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800779a:	2b00      	cmp	r3, #0
 800779c:	d1e6      	bne.n	800776c <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077a2:	2b01      	cmp	r3, #1
 80077a4:	d12e      	bne.n	8007804 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2200      	movs	r2, #0
 80077aa:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	e853 3f00 	ldrex	r3, [r3]
 80077b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	f023 0310 	bic.w	r3, r3, #16
 80077c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	461a      	mov	r2, r3
 80077c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80077ca:	61fb      	str	r3, [r7, #28]
 80077cc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ce:	69b9      	ldr	r1, [r7, #24]
 80077d0:	69fa      	ldr	r2, [r7, #28]
 80077d2:	e841 2300 	strex	r3, r2, [r1]
 80077d6:	617b      	str	r3, [r7, #20]
   return(result);
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d1e6      	bne.n	80077ac <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	69db      	ldr	r3, [r3, #28]
 80077e4:	f003 0310 	and.w	r3, r3, #16
 80077e8:	2b10      	cmp	r3, #16
 80077ea:	d103      	bne.n	80077f4 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	2210      	movs	r2, #16
 80077f2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80077fa:	4619      	mov	r1, r3
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f7ff fad9 	bl	8006db4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007802:	e00b      	b.n	800781c <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8007804:	6878      	ldr	r0, [r7, #4]
 8007806:	f7f8 fd1d 	bl	8000244 <HAL_UART_RxCpltCallback>
}
 800780a:	e007      	b.n	800781c <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	699a      	ldr	r2, [r3, #24]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f042 0208 	orr.w	r2, r2, #8
 800781a:	619a      	str	r2, [r3, #24]
}
 800781c:	bf00      	nop
 800781e:	3770      	adds	r7, #112	@ 0x70
 8007820:	46bd      	mov	sp, r7
 8007822:	bd80      	pop	{r7, pc}

08007824 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007824:	b580      	push	{r7, lr}
 8007826:	b09c      	sub	sp, #112	@ 0x70
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007832:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800783c:	2b22      	cmp	r3, #34	@ 0x22
 800783e:	f040 80b9 	bne.w	80079b4 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007848:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007850:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007852:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8007856:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800785a:	4013      	ands	r3, r2
 800785c:	b29a      	uxth	r2, r3
 800785e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007860:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007866:	1c9a      	adds	r2, r3, #2
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007872:	b29b      	uxth	r3, r3
 8007874:	3b01      	subs	r3, #1
 8007876:	b29a      	uxth	r2, r3
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007884:	b29b      	uxth	r3, r3
 8007886:	2b00      	cmp	r3, #0
 8007888:	f040 809c 	bne.w	80079c4 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007892:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007894:	e853 3f00 	ldrex	r3, [r3]
 8007898:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800789a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800789c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078a0:	667b      	str	r3, [r7, #100]	@ 0x64
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	461a      	mov	r2, r3
 80078a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80078ac:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80078b0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80078b2:	e841 2300 	strex	r3, r2, [r1]
 80078b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80078b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d1e6      	bne.n	800788c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	3308      	adds	r3, #8
 80078c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078c8:	e853 3f00 	ldrex	r3, [r3]
 80078cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80078ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078d0:	f023 0301 	bic.w	r3, r3, #1
 80078d4:	663b      	str	r3, [r7, #96]	@ 0x60
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	3308      	adds	r3, #8
 80078dc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80078de:	643a      	str	r2, [r7, #64]	@ 0x40
 80078e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80078e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80078e6:	e841 2300 	strex	r3, r2, [r1]
 80078ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d1e5      	bne.n	80078be <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2220      	movs	r2, #32
 80078f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2200      	movs	r2, #0
 80078fe:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	685b      	ldr	r3, [r3, #4]
 800790c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007910:	2b00      	cmp	r3, #0
 8007912:	d018      	beq.n	8007946 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800791a:	6a3b      	ldr	r3, [r7, #32]
 800791c:	e853 3f00 	ldrex	r3, [r3]
 8007920:	61fb      	str	r3, [r7, #28]
   return(result);
 8007922:	69fb      	ldr	r3, [r7, #28]
 8007924:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007928:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	461a      	mov	r2, r3
 8007930:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007932:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007934:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007936:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007938:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800793a:	e841 2300 	strex	r3, r2, [r1]
 800793e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007942:	2b00      	cmp	r3, #0
 8007944:	d1e6      	bne.n	8007914 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800794a:	2b01      	cmp	r3, #1
 800794c:	d12e      	bne.n	80079ac <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2200      	movs	r2, #0
 8007952:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	e853 3f00 	ldrex	r3, [r3]
 8007960:	60bb      	str	r3, [r7, #8]
   return(result);
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	f023 0310 	bic.w	r3, r3, #16
 8007968:	65bb      	str	r3, [r7, #88]	@ 0x58
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	461a      	mov	r2, r3
 8007970:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007972:	61bb      	str	r3, [r7, #24]
 8007974:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007976:	6979      	ldr	r1, [r7, #20]
 8007978:	69ba      	ldr	r2, [r7, #24]
 800797a:	e841 2300 	strex	r3, r2, [r1]
 800797e:	613b      	str	r3, [r7, #16]
   return(result);
 8007980:	693b      	ldr	r3, [r7, #16]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d1e6      	bne.n	8007954 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	69db      	ldr	r3, [r3, #28]
 800798c:	f003 0310 	and.w	r3, r3, #16
 8007990:	2b10      	cmp	r3, #16
 8007992:	d103      	bne.n	800799c <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	2210      	movs	r2, #16
 800799a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80079a2:	4619      	mov	r1, r3
 80079a4:	6878      	ldr	r0, [r7, #4]
 80079a6:	f7ff fa05 	bl	8006db4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80079aa:	e00b      	b.n	80079c4 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f7f8 fc49 	bl	8000244 <HAL_UART_RxCpltCallback>
}
 80079b2:	e007      	b.n	80079c4 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	699a      	ldr	r2, [r3, #24]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f042 0208 	orr.w	r2, r2, #8
 80079c2:	619a      	str	r2, [r3, #24]
}
 80079c4:	bf00      	nop
 80079c6:	3770      	adds	r7, #112	@ 0x70
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bd80      	pop	{r7, pc}

080079cc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b083      	sub	sp, #12
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80079d4:	bf00      	nop
 80079d6:	370c      	adds	r7, #12
 80079d8:	46bd      	mov	sp, r7
 80079da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079de:	4770      	bx	lr

080079e0 <memset>:
 80079e0:	4402      	add	r2, r0
 80079e2:	4603      	mov	r3, r0
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d100      	bne.n	80079ea <memset+0xa>
 80079e8:	4770      	bx	lr
 80079ea:	f803 1b01 	strb.w	r1, [r3], #1
 80079ee:	e7f9      	b.n	80079e4 <memset+0x4>

080079f0 <__libc_init_array>:
 80079f0:	b570      	push	{r4, r5, r6, lr}
 80079f2:	4d0d      	ldr	r5, [pc, #52]	@ (8007a28 <__libc_init_array+0x38>)
 80079f4:	4c0d      	ldr	r4, [pc, #52]	@ (8007a2c <__libc_init_array+0x3c>)
 80079f6:	1b64      	subs	r4, r4, r5
 80079f8:	10a4      	asrs	r4, r4, #2
 80079fa:	2600      	movs	r6, #0
 80079fc:	42a6      	cmp	r6, r4
 80079fe:	d109      	bne.n	8007a14 <__libc_init_array+0x24>
 8007a00:	4d0b      	ldr	r5, [pc, #44]	@ (8007a30 <__libc_init_array+0x40>)
 8007a02:	4c0c      	ldr	r4, [pc, #48]	@ (8007a34 <__libc_init_array+0x44>)
 8007a04:	f000 f826 	bl	8007a54 <_init>
 8007a08:	1b64      	subs	r4, r4, r5
 8007a0a:	10a4      	asrs	r4, r4, #2
 8007a0c:	2600      	movs	r6, #0
 8007a0e:	42a6      	cmp	r6, r4
 8007a10:	d105      	bne.n	8007a1e <__libc_init_array+0x2e>
 8007a12:	bd70      	pop	{r4, r5, r6, pc}
 8007a14:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a18:	4798      	blx	r3
 8007a1a:	3601      	adds	r6, #1
 8007a1c:	e7ee      	b.n	80079fc <__libc_init_array+0xc>
 8007a1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a22:	4798      	blx	r3
 8007a24:	3601      	adds	r6, #1
 8007a26:	e7f2      	b.n	8007a0e <__libc_init_array+0x1e>
 8007a28:	08007aa4 	.word	0x08007aa4
 8007a2c:	08007aa4 	.word	0x08007aa4
 8007a30:	08007aa4 	.word	0x08007aa4
 8007a34:	08007aa8 	.word	0x08007aa8

08007a38 <memcpy>:
 8007a38:	440a      	add	r2, r1
 8007a3a:	4291      	cmp	r1, r2
 8007a3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a40:	d100      	bne.n	8007a44 <memcpy+0xc>
 8007a42:	4770      	bx	lr
 8007a44:	b510      	push	{r4, lr}
 8007a46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a4a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a4e:	4291      	cmp	r1, r2
 8007a50:	d1f9      	bne.n	8007a46 <memcpy+0xe>
 8007a52:	bd10      	pop	{r4, pc}

08007a54 <_init>:
 8007a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a56:	bf00      	nop
 8007a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a5a:	bc08      	pop	{r3}
 8007a5c:	469e      	mov	lr, r3
 8007a5e:	4770      	bx	lr

08007a60 <_fini>:
 8007a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a62:	bf00      	nop
 8007a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a66:	bc08      	pop	{r3}
 8007a68:	469e      	mov	lr, r3
 8007a6a:	4770      	bx	lr
