{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 15:38:18 2013 " "Info: Processing started: Mon Oct 14 15:38:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off inv -c inv " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off inv -c inv" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register ILIMIT50US:inst18\|COUNT1\[4\] register ILIMIT50US:inst18\|COUNT1\[5\] 92.139 ns " "Info: Slack time is 92.139 ns for clock \"clk\" between source register \"ILIMIT50US:inst18\|COUNT1\[4\]\" and destination register \"ILIMIT50US:inst18\|COUNT1\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "127.21 MHz 7.861 ns " "Info: Fmax is 127.21 MHz (period= 7.861 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "99.291 ns + Largest register register " "Info: + Largest register to register requirement is 99.291 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "100.000 ns + " "Info: + Setup relationship between source and destination is 100.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 100.000 ns " "Info: + Latch edge is 100.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 129 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 129; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ILIMIT50US:inst18\|COUNT1\[5\] 2 REG LC_X5_Y3_N5 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y3_N5; Fanout = 4; REG Node = 'ILIMIT50US:inst18\|COUNT1\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ILIMIT50US:inst18|COUNT1[5] } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|COUNT1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|COUNT1[5] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 129 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 129; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ILIMIT50US:inst18\|COUNT1\[4\] 2 REG LC_X5_Y3_N4 3 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y3_N4; Fanout = 3; REG Node = 'ILIMIT50US:inst18\|COUNT1\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ILIMIT50US:inst18|COUNT1[4] } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|COUNT1[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|COUNT1[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|COUNT1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|COUNT1[5] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|COUNT1[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|COUNT1[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|COUNT1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|COUNT1[5] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|COUNT1[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|COUNT1[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.152 ns - Longest register register " "Info: - Longest register to register delay is 7.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ILIMIT50US:inst18\|COUNT1\[4\] 1 REG LC_X5_Y3_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N4; Fanout = 3; REG Node = 'ILIMIT50US:inst18\|COUNT1\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILIMIT50US:inst18|COUNT1[4] } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.832 ns) + CELL(0.511 ns) 2.343 ns ILIMIT50US:inst18\|LessThan0~105 2 COMB LC_X6_Y3_N7 1 " "Info: 2: + IC(1.832 ns) + CELL(0.511 ns) = 2.343 ns; Loc. = LC_X6_Y3_N7; Fanout = 1; COMB Node = 'ILIMIT50US:inst18\|LessThan0~105'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { ILIMIT50US:inst18|COUNT1[4] ILIMIT50US:inst18|LessThan0~105 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.200 ns) 3.677 ns ILIMIT50US:inst18\|LessThan0~106 3 COMB LC_X5_Y3_N9 5 " "Info: 3: + IC(1.134 ns) + CELL(0.200 ns) = 3.677 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'ILIMIT50US:inst18\|LessThan0~106'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { ILIMIT50US:inst18|LessThan0~105 ILIMIT50US:inst18|LessThan0~106 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.747 ns) 5.155 ns ILIMIT50US:inst18\|COUNT1\[0\]~155 4 COMB LC_X5_Y3_N0 2 " "Info: 4: + IC(0.731 ns) + CELL(0.747 ns) = 5.155 ns; Loc. = LC_X5_Y3_N0; Fanout = 2; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[0\]~155'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { ILIMIT50US:inst18|LessThan0~106 ILIMIT50US:inst18|COUNT1[0]~155 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.278 ns ILIMIT50US:inst18\|COUNT1\[1\]~153 5 COMB LC_X5_Y3_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 5.278 ns; Loc. = LC_X5_Y3_N1; Fanout = 2; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[1\]~153'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { ILIMIT50US:inst18|COUNT1[0]~155 ILIMIT50US:inst18|COUNT1[1]~153 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.401 ns ILIMIT50US:inst18\|COUNT1\[2\]~139 6 COMB LC_X5_Y3_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 5.401 ns; Loc. = LC_X5_Y3_N2; Fanout = 2; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[2\]~139'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { ILIMIT50US:inst18|COUNT1[1]~153 ILIMIT50US:inst18|COUNT1[2]~139 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.524 ns ILIMIT50US:inst18\|COUNT1\[3\]~141 7 COMB LC_X5_Y3_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 5.524 ns; Loc. = LC_X5_Y3_N3; Fanout = 2; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[3\]~141'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { ILIMIT50US:inst18|COUNT1[2]~139 ILIMIT50US:inst18|COUNT1[3]~141 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 5.785 ns ILIMIT50US:inst18\|COUNT1\[4\]~143 8 COMB LC_X5_Y3_N4 4 " "Info: 8: + IC(0.000 ns) + CELL(0.261 ns) = 5.785 ns; Loc. = LC_X5_Y3_N4; Fanout = 4; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[4\]~143'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { ILIMIT50US:inst18|COUNT1[3]~141 ILIMIT50US:inst18|COUNT1[4]~143 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.367 ns) 7.152 ns ILIMIT50US:inst18\|COUNT1\[5\] 9 REG LC_X5_Y3_N5 4 " "Info: 9: + IC(0.000 ns) + CELL(1.367 ns) = 7.152 ns; Loc. = LC_X5_Y3_N5; Fanout = 4; REG Node = 'ILIMIT50US:inst18\|COUNT1\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { ILIMIT50US:inst18|COUNT1[4]~143 ILIMIT50US:inst18|COUNT1[5] } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.455 ns ( 48.31 % ) " "Info: Total cell delay = 3.455 ns ( 48.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.697 ns ( 51.69 % ) " "Info: Total interconnect delay = 3.697 ns ( 51.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.152 ns" { ILIMIT50US:inst18|COUNT1[4] ILIMIT50US:inst18|LessThan0~105 ILIMIT50US:inst18|LessThan0~106 ILIMIT50US:inst18|COUNT1[0]~155 ILIMIT50US:inst18|COUNT1[1]~153 ILIMIT50US:inst18|COUNT1[2]~139 ILIMIT50US:inst18|COUNT1[3]~141 ILIMIT50US:inst18|COUNT1[4]~143 ILIMIT50US:inst18|COUNT1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.152 ns" { ILIMIT50US:inst18|COUNT1[4] {} ILIMIT50US:inst18|LessThan0~105 {} ILIMIT50US:inst18|LessThan0~106 {} ILIMIT50US:inst18|COUNT1[0]~155 {} ILIMIT50US:inst18|COUNT1[1]~153 {} ILIMIT50US:inst18|COUNT1[2]~139 {} ILIMIT50US:inst18|COUNT1[3]~141 {} ILIMIT50US:inst18|COUNT1[4]~143 {} ILIMIT50US:inst18|COUNT1[5] {} } { 0.000ns 1.832ns 1.134ns 0.731ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.511ns 0.200ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|COUNT1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|COUNT1[5] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|COUNT1[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|COUNT1[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.152 ns" { ILIMIT50US:inst18|COUNT1[4] ILIMIT50US:inst18|LessThan0~105 ILIMIT50US:inst18|LessThan0~106 ILIMIT50US:inst18|COUNT1[0]~155 ILIMIT50US:inst18|COUNT1[1]~153 ILIMIT50US:inst18|COUNT1[2]~139 ILIMIT50US:inst18|COUNT1[3]~141 ILIMIT50US:inst18|COUNT1[4]~143 ILIMIT50US:inst18|COUNT1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.152 ns" { ILIMIT50US:inst18|COUNT1[4] {} ILIMIT50US:inst18|LessThan0~105 {} ILIMIT50US:inst18|LessThan0~106 {} ILIMIT50US:inst18|COUNT1[0]~155 {} ILIMIT50US:inst18|COUNT1[1]~153 {} ILIMIT50US:inst18|COUNT1[2]~139 {} ILIMIT50US:inst18|COUNT1[3]~141 {} ILIMIT50US:inst18|COUNT1[4]~143 {} ILIMIT50US:inst18|COUNT1[5] {} } { 0.000ns 1.832ns 1.134ns 0.731ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.511ns 0.200ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register ILIMIT50US:inst18\|next_st register ILIMIT50US:inst18\|current_st 1.389 ns " "Info: Minimum slack time is 1.389 ns for clock \"clk\" between source register \"ILIMIT50US:inst18\|next_st\" and destination register \"ILIMIT50US:inst18\|current_st\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.234 ns + Shortest register register " "Info: + Shortest register to register delay is 1.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ILIMIT50US:inst18\|next_st 1 REG LC_X4_Y3_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y3_N0; Fanout = 1; REG Node = 'ILIMIT50US:inst18\|next_st'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILIMIT50US:inst18|next_st } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.280 ns) 1.234 ns ILIMIT50US:inst18\|current_st 2 REG LC_X4_Y3_N4 11 " "Info: 2: + IC(0.954 ns) + CELL(0.280 ns) = 1.234 ns; Loc. = LC_X4_Y3_N4; Fanout = 11; REG Node = 'ILIMIT50US:inst18\|current_st'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { ILIMIT50US:inst18|next_st ILIMIT50US:inst18|current_st } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 22.69 % ) " "Info: Total cell delay = 0.280 ns ( 22.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.954 ns ( 77.31 % ) " "Info: Total interconnect delay = 0.954 ns ( 77.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { ILIMIT50US:inst18|next_st ILIMIT50US:inst18|current_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.234 ns" { ILIMIT50US:inst18|next_st {} ILIMIT50US:inst18|current_st {} } { 0.000ns 0.954ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 129 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 129; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ILIMIT50US:inst18\|current_st 2 REG LC_X4_Y3_N4 11 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y3_N4; Fanout = 11; REG Node = 'ILIMIT50US:inst18\|current_st'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ILIMIT50US:inst18|current_st } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|current_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|current_st {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 129 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 129; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ILIMIT50US:inst18\|next_st 2 REG LC_X4_Y3_N0 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y3_N0; Fanout = 1; REG Node = 'ILIMIT50US:inst18\|next_st'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ILIMIT50US:inst18|next_st } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|next_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|next_st {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|current_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|current_st {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|next_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|next_st {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|current_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|current_st {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|next_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|next_st {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { ILIMIT50US:inst18|next_st ILIMIT50US:inst18|current_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.234 ns" { ILIMIT50US:inst18|next_st {} ILIMIT50US:inst18|current_st {} } { 0.000ns 0.954ns } { 0.000ns 0.280ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|current_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|current_st {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|next_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|next_st {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "ENINVPWM:inst3\|ENPWMIN_SG1 EPWM2B clk 4.357 ns register " "Info: tsu for register \"ENINVPWM:inst3\|ENPWMIN_SG1\" (data pin = \"EPWM2B\", clock pin = \"clk\") is 4.357 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.372 ns + Longest pin register " "Info: + Longest pin to register delay is 7.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns EPWM2B 1 PIN PIN_75 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_75; Fanout = 2; PIN Node = 'EPWM2B'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPWM2B } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 960 552 720 976 "EPWM2B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.436 ns) + CELL(0.804 ns) 7.372 ns ENINVPWM:inst3\|ENPWMIN_SG1 2 REG LC_X2_Y3_N8 2 " "Info: 2: + IC(5.436 ns) + CELL(0.804 ns) = 7.372 ns; Loc. = LC_X2_Y3_N8; Fanout = 2; REG Node = 'ENINVPWM:inst3\|ENPWMIN_SG1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.240 ns" { EPWM2B ENINVPWM:inst3|ENPWMIN_SG1 } "NODE_NAME" } } { "ENINVPWM.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ENINVPWM.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 26.26 % ) " "Info: Total cell delay = 1.936 ns ( 26.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.436 ns ( 73.74 % ) " "Info: Total interconnect delay = 5.436 ns ( 73.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.372 ns" { EPWM2B ENINVPWM:inst3|ENPWMIN_SG1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.372 ns" { EPWM2B {} EPWM2B~combout {} ENINVPWM:inst3|ENPWMIN_SG1 {} } { 0.000ns 0.000ns 5.436ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "ENINVPWM.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ENINVPWM.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 129 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 129; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ENINVPWM:inst3\|ENPWMIN_SG1 2 REG LC_X2_Y3_N8 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y3_N8; Fanout = 2; REG Node = 'ENINVPWM:inst3\|ENPWMIN_SG1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ENINVPWM:inst3|ENPWMIN_SG1 } "NODE_NAME" } } { "ENINVPWM.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ENINVPWM.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ENINVPWM:inst3|ENPWMIN_SG1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ENINVPWM:inst3|ENPWMIN_SG1 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.372 ns" { EPWM2B ENINVPWM:inst3|ENPWMIN_SG1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.372 ns" { EPWM2B {} EPWM2B~combout {} ENINVPWM:inst3|ENPWMIN_SG1 {} } { 0.000ns 0.000ns 5.436ns } { 0.000ns 1.132ns 0.804ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ENINVPWM:inst3|ENPWMIN_SG1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ENINVPWM:inst3|ENPWMIN_SG1 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk midPWM1BO ENINVPWM:inst1\|ENPWMOUT 8.205 ns register " "Info: tco from clock \"clk\" to destination pin \"midPWM1BO\" through register \"ENINVPWM:inst1\|ENPWMOUT\" is 8.205 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 129 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 129; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ENINVPWM:inst1\|ENPWMOUT 2 REG LC_X2_Y3_N9 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y3_N9; Fanout = 1; REG Node = 'ENINVPWM:inst1\|ENPWMOUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ENINVPWM:inst1|ENPWMOUT } "NODE_NAME" } } { "ENINVPWM.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ENINVPWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ENINVPWM:inst1|ENPWMOUT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ENINVPWM:inst1|ENPWMOUT {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "ENINVPWM.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ENINVPWM.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.481 ns + Longest register pin " "Info: + Longest register to pin delay is 4.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ENINVPWM:inst1\|ENPWMOUT 1 REG LC_X2_Y3_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N9; Fanout = 1; REG Node = 'ENINVPWM:inst1\|ENPWMOUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENINVPWM:inst1|ENPWMOUT } "NODE_NAME" } } { "ENINVPWM.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ENINVPWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.159 ns) + CELL(2.322 ns) 4.481 ns midPWM1BO 2 PIN PIN_21 0 " "Info: 2: + IC(2.159 ns) + CELL(2.322 ns) = 4.481 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'midPWM1BO'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.481 ns" { ENINVPWM:inst1|ENPWMOUT midPWM1BO } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 728 1016 1192 744 "midPWM1BO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 51.82 % ) " "Info: Total cell delay = 2.322 ns ( 51.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.159 ns ( 48.18 % ) " "Info: Total interconnect delay = 2.159 ns ( 48.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.481 ns" { ENINVPWM:inst1|ENPWMOUT midPWM1BO } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.481 ns" { ENINVPWM:inst1|ENPWMOUT {} midPWM1BO {} } { 0.000ns 2.159ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ENINVPWM:inst1|ENPWMOUT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ENINVPWM:inst1|ENPWMOUT {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.481 ns" { ENINVPWM:inst1|ENPWMOUT midPWM1BO } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.481 ns" { ENINVPWM:inst1|ENPWMOUT {} midPWM1BO {} } { 0.000ns 2.159ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "midMastRlyCtr MastRlyCtr 10.118 ns Longest " "Info: Longest tpd from source pin \"midMastRlyCtr\" to destination pin \"MastRlyCtr\" is 10.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns midMastRlyCtr 1 PIN PIN_6 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_6; Fanout = 1; PIN Node = 'midMastRlyCtr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { midMastRlyCtr } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { -512 1040 1208 -496 "midMastRlyCtr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.594 ns) + CELL(0.200 ns) 5.926 ns inst11 2 COMB LC_X6_Y3_N0 1 " "Info: 2: + IC(4.594 ns) + CELL(0.200 ns) = 5.926 ns; Loc. = LC_X6_Y3_N0; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.794 ns" { midMastRlyCtr inst11 } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { -568 848 912 -520 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(2.322 ns) 10.118 ns MastRlyCtr 3 PIN PIN_49 0 " "Info: 3: + IC(1.870 ns) + CELL(2.322 ns) = 10.118 ns; Loc. = PIN_49; Fanout = 0; PIN Node = 'MastRlyCtr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.192 ns" { inst11 MastRlyCtr } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { -552 544 720 -536 "MastRlyCtr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.654 ns ( 36.11 % ) " "Info: Total cell delay = 3.654 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.464 ns ( 63.89 % ) " "Info: Total interconnect delay = 6.464 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.118 ns" { midMastRlyCtr inst11 MastRlyCtr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.118 ns" { midMastRlyCtr {} midMastRlyCtr~combout {} inst11 {} MastRlyCtr {} } { 0.000ns 0.000ns 4.594ns 1.870ns } { 0.000ns 1.132ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "Filter10us:inst30\|Rshift\[0\] EmergnecyButtonSta clk -1.869 ns register " "Info: th for register \"Filter10us:inst30\|Rshift\[0\]\" (data pin = \"EmergnecyButtonSta\", clock pin = \"clk\") is -1.869 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 129 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 129; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns Filter10us:inst30\|Rshift\[0\] 2 REG LC_X6_Y1_N4 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X6_Y1_N4; Fanout = 2; REG Node = 'Filter10us:inst30\|Rshift\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk Filter10us:inst30|Rshift[0] } "NODE_NAME" } } { "Filter10us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter10us.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk Filter10us:inst30|Rshift[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} Filter10us:inst30|Rshift[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Filter10us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter10us.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.438 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns EmergnecyButtonSta 1 PIN PIN_43 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_43; Fanout = 1; PIN Node = 'EmergnecyButtonSta'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { EmergnecyButtonSta } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 1960 280 448 1976 "EmergnecyButtonSta" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.026 ns) + CELL(0.280 ns) 5.438 ns Filter10us:inst30\|Rshift\[0\] 2 REG LC_X6_Y1_N4 2 " "Info: 2: + IC(4.026 ns) + CELL(0.280 ns) = 5.438 ns; Loc. = LC_X6_Y1_N4; Fanout = 2; REG Node = 'Filter10us:inst30\|Rshift\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.306 ns" { EmergnecyButtonSta Filter10us:inst30|Rshift[0] } "NODE_NAME" } } { "Filter10us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter10us.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 25.97 % ) " "Info: Total cell delay = 1.412 ns ( 25.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.026 ns ( 74.03 % ) " "Info: Total interconnect delay = 4.026 ns ( 74.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.438 ns" { EmergnecyButtonSta Filter10us:inst30|Rshift[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.438 ns" { EmergnecyButtonSta {} EmergnecyButtonSta~combout {} Filter10us:inst30|Rshift[0] {} } { 0.000ns 0.000ns 4.026ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk Filter10us:inst30|Rshift[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} Filter10us:inst30|Rshift[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.438 ns" { EmergnecyButtonSta Filter10us:inst30|Rshift[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.438 ns" { EmergnecyButtonSta {} EmergnecyButtonSta~combout {} Filter10us:inst30|Rshift[0] {} } { 0.000ns 0.000ns 4.026ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 15:38:18 2013 " "Info: Processing ended: Mon Oct 14 15:38:18 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
