
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis

# Written on Wed Aug  4 21:06:47 2021

##### DESIGN INFO #######################################################

Top View:                "u8"
Constraint File(s):      "D:\820\igloo\soc\sdio25\designer\u8\synthesis.fdc"




##### SUMMARY ############################################################

Found 23 issues in 13 out of 19 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                      Ending                                                        |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mclk                                                          System                                                        |     8.000            |     No paths         |     No paths         |     No paths                         
mclk                                                          mclk                                                          |     8.000            |     No paths         |     No paths         |     No paths                         
sdclk_n                                                       sdclk_n                                                       |     16.000           |     No paths         |     No paths         |     No paths                         
sdclk_n                                                       mclk4549                                                      |     Diff grp         |     No paths         |     No paths         |     No paths                         
sdclk_n                                                       adc96|clkd16_inferred_clock                                   |     Diff grp         |     No paths         |     No paths         |     No paths                         
sdclk_n                                                       u8|sdclk                                                      |     Diff grp         |     No paths         |     No paths         |     No paths                         
mclk4549                                                      mclk                                                          |     Diff grp         |     No paths         |     No paths         |     No paths                         
mclk4549                                                      sdclk_n                                                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
mclk4549                                                      mclk4549                                                      |     16.000           |     No paths         |     No paths         |     No paths                         
mclk4549                                                      u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
mclk4549                                                      adc96|clkd16_inferred_clock                                   |     Diff grp         |     No paths         |     No paths         |     No paths                         
mclk4549                                                      wavegen|pclk_div2_inferred_clock                              |     Diff grp         |     No paths         |     No paths         |     No paths                         
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       mclk                                                          |     Diff grp         |     No paths         |     No paths         |     No paths                         
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       sdclk_n                                                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       mclk4549                                                      |     Diff grp         |     No paths         |     No paths         |     No paths                         
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       |     10.000           |     No paths         |     No paths         |     No paths                         
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       adc96|clkd16_inferred_clock                                   |     Diff grp         |     No paths         |     No paths         |     No paths                         
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       adc96|clkd2_inferred_clock                                    |     Diff grp         |     No paths         |     No paths         |     No paths                         
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       adc96|clkd4_inferred_clock                                    |     Diff grp         |     No paths         |     No paths         |     No paths                         
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       adc96|clkd8_inferred_clock                                    |     Diff grp         |     No paths         |     No paths         |     No paths                         
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       u8|sdclk                                                      |     Diff grp         |     No paths         |     No paths         |     No paths                         
u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
test|c1_inferred_clock                                        test|c1_inferred_clock                                        |     10.000           |     No paths         |     No paths         |     No paths                         
test|c2_inferred_clock                                        test|c2_inferred_clock                                        |     10.000           |     No paths         |     No paths         |     No paths                         
adc96|clkd16_inferred_clock                                   mclk4549                                                      |     Diff grp         |     No paths         |     No paths         |     No paths                         
adc96|clkd16_inferred_clock                                   adc96|clkd16_inferred_clock                                   |     10.000           |     No paths         |     No paths         |     No paths                         
adc96|clkd2_inferred_clock                                    adc96|clkd2_inferred_clock                                    |     10.000           |     No paths         |     No paths         |     No paths                         
adc96|clkd4_inferred_clock                                    adc96|clkd4_inferred_clock                                    |     10.000           |     No paths         |     No paths         |     No paths                         
adc96|clkd8_inferred_clock                                    mclk4549                                                      |     Diff grp         |     No paths         |     No paths         |     No paths                         
adc96|clkd8_inferred_clock                                    adc96|clkd8_inferred_clock                                    |     10.000           |     No paths         |     No paths         |     No paths                         
wavegen|pclk_div2_inferred_clock                              mclk4549                                                      |     Diff grp         |     No paths         |     No paths         |     No paths                         
wavegen|pclk_div2_inferred_clock                              wavegen|pclk_div2_inferred_clock                              |     10.000           |     No paths         |     No paths         |     No paths                         
u8|sdclk                                                      sdclk_n                                                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
=======================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:DEVRST_N
p:cmd (bidir end point)
p:dsd_ln0 (bidir end point)
p:dsd_ln1 (bidir end point)
p:dsd_ln2 (bidir end point)
p:dsd_ln3 (bidir end point)
p:dsd_ln4 (bidir end point)
p:dsd_ln5 (bidir end point)
p:dsd_ln6 (bidir end point)
p:dsd_ln7 (bidir end point)
p:dsd_lp0 (bidir end point)
p:dsd_lp1 (bidir end point)
p:dsd_lp2 (bidir end point)
p:dsd_lp3 (bidir end point)
p:dsd_lp4 (bidir end point)
p:dsd_lp5 (bidir end point)
p:dsd_lp6 (bidir end point)
p:dsd_lp7 (bidir end point)
p:dsd_rn0 (bidir end point)
p:dsd_rn1 (bidir end point)
p:dsd_rn2 (bidir end point)
p:dsd_rn3 (bidir end point)
p:dsd_rn4 (bidir end point)
p:dsd_rn5 (bidir end point)
p:dsd_rn6 (bidir end point)
p:dsd_rn7 (bidir end point)
p:dsd_rp0 (bidir end point)
p:dsd_rp1 (bidir end point)
p:dsd_rp2 (bidir end point)
p:dsd_rp3 (bidir end point)
p:dsd_rp4 (bidir end point)
p:dsd_rp5 (bidir end point)
p:dsd_rp6 (bidir end point)
p:dsd_rp7 (bidir end point)
p:en45
p:en49
p:led0
p:led1
p:led2
p:led3
p:led4
p:led5
p:led6
p:led7
p:obck (bidir end point)
p:obck (bidir start point)
p:odata (bidir end point)
p:odata (bidir start point)
p:olrck (bidir end point)
p:olrck (bidir start point)
p:sd_d0 (bidir end point)
p:sd_d1 (bidir end point)
p:sd_d2 (bidir end point)
p:sd_d3 (bidir end point)
p:spdif_en
p:spdif_tx
p:wstart


Inapplicable constraints
************************

create_clock -name gl0 -period 16 -waveform {0 8} [get_pins { u8_sb_0.CCC_0.GL0_INST.Y }]
	@E:MT548:"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":8:0:8:0|Source for clock gl0 not found in netlist.
set_clock_groups -name u8grps -asynchronous -group [get_clocks { gl0 }] -group [get_clocks { mclk }] -group [get_clocks { mclk4549 }] -group [get_clocks { sdclk_n }]
	@E::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":25:0:25:0|collection "[get_clocks { gl0 }]" is empty
set_false_path -from [get_clocks { gl0 }] -to test_0*
	@E::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":18:0:18:0|Timing constraint (from [get_clocks { gl0 }] to test_0*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design
	@E::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":18:0:18:0|collection "[get_clocks { gl0 }]" is empty
	@E::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":18:0:18:0|object "test_0*" is missing qualifier which may result in undesired results; "-to" objects must be of type clock (get_clocks), port (get_ports), cell (get_cells), or pin (get_pins)
set_false_path -from [get_clocks { mclk }] -to test_0.u100*
	@E::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":20:0:20:0|Timing constraint (from [get_clocks { mclk }] to test_0.u100*) (false path) was not applied to the design because the to list is incorrect: it contains no clock, primary output, sequential cell, or sequential cell data input pin
	@E::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":20:0:20:0|object "test_0.u100*" is missing qualifier which may result in undesired results; "-to" objects must be of type clock (get_clocks), port (get_ports), cell (get_cells), or pin (get_pins)
set_false_path -from [get_clocks { sdclk_n }] -to *uctrl*
	@E:MF896:"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":24:0:24:0|Object "*uctrl*" does not exist
	@E::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":24:0:24:0|Timing constraint (from [get_clocks { sdclk_n }] to *uctrl*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design
	@E::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":24:0:24:0|object "*uctrl*" is missing qualifier which may result in undesired results; "-to" objects must be of type clock (get_clocks), port (get_ports), cell (get_cells), or pin (get_pins)
set_false_path -from [get_clocks { sdclk_n }] -to *ufifo*
	@E:MF896:"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":22:0:22:0|Object "*ufifo*" does not exist
	@E::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":22:0:22:0|Timing constraint (from [get_clocks { sdclk_n }] to *ufifo*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design
	@E::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":22:0:22:0|object "*ufifo*" is missing qualifier which may result in undesired results; "-to" objects must be of type clock (get_clocks), port (get_ports), cell (get_cells), or pin (get_pins)

Applicable constraints with issues
**********************************

set_false_path -from [get_clocks { mclk4549 }] -to test_0.mclk_d2*
	@W::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":21:0:21:0|Timing constraint (from [get_clocks { mclk4549 }] to test_0.mclk_d2*) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
	@W::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":21:0:21:0|object "test_0.mclk_d2*" is missing qualifier which may result in undesired results; "-to" objects must be of type clock (get_clocks), port (get_ports), cell (get_cells), or pin (get_pins)
set_false_path -from [get_clocks { mclk4549 }] -to u8_sb*
	@W::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":19:0:19:0|Timing constraint (from [get_clocks { mclk4549 }] to u8_sb*) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
	@W::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":19:0:19:0|object "u8_sb*" is missing qualifier which may result in undesired results; "-to" objects must be of type clock (get_clocks), port (get_ports), cell (get_cells), or pin (get_pins)
set_false_path -from [get_clocks { sdclk_n }] -to u8_sb*
	@W::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":23:0:23:0|Timing constraint (from [get_clocks { sdclk_n }] to u8_sb*) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
	@W::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":23:0:23:0|object "u8_sb*" is missing qualifier which may result in undesired results; "-to" objects must be of type clock (get_clocks), port (get_ports), cell (get_cells), or pin (get_pins)
set_false_path -to [get_ports { en45* }]
	@W::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":14:0:14:0|Timing constraint (to [get_ports { en45* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_ports { en49* }]
	@W::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":15:0:15:0|Timing constraint (to [get_ports { en49* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_ports { led* }]
	@W::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":16:0:16:0|Timing constraint (to [get_ports { led* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_ports { spdif_en* }]
	@W::"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":17:0:17:0|Timing constraint (to [get_ports { spdif_en* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design

Constraints with matching wildcard expressions
**********************************************

set_false_path -from [get_clocks { mclk }] -to test_0.u100*
	@N:MF891:"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":20:0:20:0|expression "test_0.u100*" applies to objects:
		test_0.u100
set_false_path -from [get_clocks { mclk4549 }] -to test_0.mclk_d2*
	@N:MF891:"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":21:0:21:0|expression "test_0.mclk_d2*" applies to objects:
		test_0.mclk_d2
set_false_path -from [get_clocks { mclk4549 }] -to u8_sb*
	@N:MF891:"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":19:0:19:0|expression "u8_sb*" applies to objects:
		u8_sb_0
set_false_path -from [get_clocks { sdclk_n }] -to u8_sb*
	@N:MF891:"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":23:0:23:0|expression "u8_sb*" applies to objects:
		u8_sb_0
set_false_path -from [get_ports { DEVRST_N* }]
	@N:MF891:"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":13:0:13:0|expression "[get_ports { DEVRST_N* }]" applies to objects:
		DEVRST_N
set_false_path -to [get_ports { en45* }]
	@N:MF891:"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":14:0:14:0|expression "[get_ports { en45* }]" applies to objects:
		en45
set_false_path -to [get_ports { en49* }]
	@N:MF891:"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":15:0:15:0|expression "[get_ports { en49* }]" applies to objects:
		en49
set_false_path -to [get_ports { led* }]
	@N:MF891:"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":16:0:16:0|expression "[get_ports { led* }]" applies to objects:
		led0
		led1
		led2
		led3
		led4
		led5
		led6
		led7
set_false_path -to [get_ports { spdif_en* }]
	@N:MF891:"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":17:0:17:0|expression "[get_ports { spdif_en* }]" applies to objects:
		spdif_en
set_output_delay 3.7 -clock mclk [get_ports { *dsd_* }]
	@N:MF891:"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":11:0:11:0|expression "[get_ports { *dsd_* }]" applies to objects:
		dsd_ln0
		dsd_ln1
		dsd_ln2
		dsd_ln3
		dsd_ln4
		dsd_ln5
		dsd_ln6
		dsd_ln7
		dsd_lp0
		dsd_lp1
		dsd_lp2
		dsd_lp3
		dsd_lp4
		dsd_lp5
		dsd_lp6
		dsd_lp7
		dsd_rn0
		dsd_rn1
		dsd_rn2
		dsd_rn3
		dsd_rn4
		dsd_rn5
		dsd_rn6
		dsd_rn7
		dsd_rp0
		dsd_rp1
		dsd_rp2
		dsd_rp3
		dsd_rp4
		dsd_rp5
		dsd_rp6
		dsd_rp7

Library Report
**************


# End of Constraint Checker Report
