# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:45:23 on Oct 16,2025
# vlog -reportprogress 300 tb_asynch_fifo.v 
# -- Compiling module asynch_fifo
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:45:23 on Oct 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top "+test_name=EMPTY" 
# Start time: 13:45:23 on Oct 16,2025
# Loading work.top
# Loading work.asynch_fifo
# ** Warning: (vsim-PLI-3691) tb_asynch_fifo.v(40): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ps  Iteration: 0  Instance: /top File: tb_asynch_fifo.v
# ** Note: $finish    : tb_asynch_fifo.v(92)
#    Time: 577 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_asynch_fifo.v line 92
# End time: 17:35:07 on Oct 16,2025, Elapsed time: 3:49:44
# Errors: 0, Warnings: 1
