
*** Running vivado
    with args -log dbg_hub.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dbg_hub.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source dbg_hub.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/RGB_FULL_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/RGB_DRIVER_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/RGB_driver_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/RGB_driver_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/RGB_driver_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/RGB_driver_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVADO/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/AYUD_05.runs/impl_1/{D:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/AYUD_05.cache/ip} 
Command: synth_design -top dbg_hub -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33988
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1025.004 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbg_hub' [d:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/AYUD_05.runs/impl_1/.Xil/Vivado-46276-DESKTOP-A0CU7UE/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/synth/dbg_hub.v:58]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [D:/VIVADO/Vivado/2020.1/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (1#1) [D:/VIVADO/Vivado/2020.1/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/VIVADO/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [D:/VIVADO/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'dbg_hub' (51#1) [d:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/AYUD_05.runs/impl_1/.Xil/Vivado-46276-DESKTOP-A0CU7UE/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/synth/dbg_hub.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1100.164 ; gain = 75.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1100.164 ; gain = 75.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1100.164 ; gain = 75.160
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1100.164 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/AYUD_05.runs/impl_1/.Xil/Vivado-46276-DESKTOP-A0CU7UE/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/dbg_hub_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/AYUD_05.runs/impl_1/.Xil/Vivado-46276-DESKTOP-A0CU7UE/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/dbg_hub_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/AYUD_05.runs/impl_1/.Xil/Vivado-46276-DESKTOP-A0CU7UE/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/constraints/xsdbm_cc_early.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/AYUD_05.runs/impl_1/.Xil/Vivado-46276-DESKTOP-A0CU7UE/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/constraints/xsdbm_cc_early.xdc] for cell 'inst'
Parsing XDC File [d:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/AYUD_05.runs/impl_1/.Xil/Vivado-46276-DESKTOP-A0CU7UE/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/dont_touch.xdc]
Finished Parsing XDC File [d:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/AYUD_05.runs/impl_1/.Xil/Vivado-46276-DESKTOP-A0CU7UE/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/dont_touch.xdc]
Parsing XDC File [d:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/AYUD_05.runs/impl_1/.Xil/Vivado-46276-DESKTOP-A0CU7UE/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/constraints/xsdbm_cc_late.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/AYUD_05.runs/impl_1/.Xil/Vivado-46276-DESKTOP-A0CU7UE/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/constraints/xsdbm_cc_late.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/AYUD_05.runs/impl_1/.Xil/Vivado-46276-DESKTOP-A0CU7UE/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/constraints/xsdbm_cc_late.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dbg_hub_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dbg_hub_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/AYUD_05.runs/impl_1/.Xil/Vivado-46276-DESKTOP-A0CU7UE/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/constraints/xsdbm_gc_late.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Trabajos_UC/9 noveno semestre/SEP/Ayudantia 5/Arcchivos nuevos/AYUD_05/AYUD_05.runs/impl_1/.Xil/Vivado-46276-DESKTOP-A0CU7UE/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/constraints/xsdbm_gc_late.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1108.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1118.008 ; gain = 9.492
