# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Experiment04_SCPU_ctrl_Test.gen/sources_1/ip/Seg7_Dev_0/DisplaySync.v" \
"../../../../Experiment04_SCPU_ctrl_Test.gen/sources_1/ip/Seg7_Dev_0/MC_14495.v" \
"../../../../Experiment04_SCPU_ctrl_Test.gen/sources_1/ip/Seg7_Dev_0/Seg7_Dev.v" \
"../../../../Experiment04_SCPU_ctrl_Test.gen/sources_1/ip/Seg7_Dev_0/sim/Seg7_Dev_0.v" \
"../../../../Experiment04_SCPU_ctrl_Test.gen/sources_1/ip/ROM_D_0_5/sim/ROM_D_0.v" \
"../../../../DataPath/ADC_32.v" \
"../../../../DataPath/ALU.v" \
"../../../../DataPath/Add_32.v" \
"../../../../DataPath/And32.v" \
"../../../../CSSTE.v" \
"../../../../OExp02-IP2SOCReferrence/IP/Counter_x.v" \
"../../../../DataPath/DataPath.v" \
"../../../../OExp02-IP2SOCReferrence/IP/VGA/VGA.srcs/sources_1/new/Hex2Ascii.v" \
"../../../../DataPath/ImmGen.v" \
"../../../../OExp02-IP2SOCReferrence/IP/MIO_BUS.v" \
"../../../../DataPath/MUX2T1_32.v" \
"../../../../DataPath/MUX4T1_32.v" \
"../../../../DataPath/MUX8T1_32.v" \
"../../../../OExp02-IP2SOCReferrence/IP/Multi_8CH32.v" \
"../../../../DataPath/Nor_32.v" \
"../../../../DataPath/Or_32.v" \
"../../../../DataPath/Or_bit_32.v" \
"../../../../OExp02-IP2SOCReferrence/IP/RAM_B.v" \
"../../../../DataPath/REG_32.v" \
"../../../../DataPath/Register_32M32b.v" \
"../../../../OExp02-IP2SOCReferrence/IP/SAnti_jitter.v" \
"../../../../SCPU/SCPU.v" \
"../../../../ctrl/SCPU_ctrl.v" \
"../../../../OExp02-IP2SOCReferrence/IP/SPIO.v" \
"../../../../DataPath/SignalExt_1T32.v" \
"../../../../DataPath/Srl_32.v" \
"../../../../OExp02-IP2SOCReferrence/IP/VGA/VGA.srcs/sources_1/new/VGA.v" \
"../../../../OExp02-IP2SOCReferrence/IP/VGA/VGA.srcs/sources_1/new/VgaController.v" \
"../../../../OExp02-IP2SOCReferrence/IP/VGA/VGA.srcs/sources_1/new/VgaDebugger.v" \
"../../../../OExp02-IP2SOCReferrence/IP/VGA/VGA.srcs/sources_1/new/VgaDisplay.v" \
"../../../../DataPath/Xor_32.v" \
"../../../../OExp02-IP2SOCReferrence/IP/clk_div.v" \
"../../../../Experiment04_SCPU_ctrl_Test.srcs/sim_1/new/CSSTE_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
