{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 15:56:17 2015 " "Info: Processing started: Mon Nov 16 15:56:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AddSubtract -c AddSubtract --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AddSubtract -c AddSubtract --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sub out\[6\] 11.149 ns Longest " "Info: Longest tpd from source pin \"sub\" to destination pin \"out\[6\]\" is 11.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns sub 1 PIN PIN_C10 16 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 16; PIN Node = 'sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub } "NODE_NAME" } } { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/AddSubtract/AddSubtract.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.845 ns) + CELL(0.545 ns) 6.152 ns Add0~3 2 COMB LCCOMB_X22_Y1_N0 2 " "Info: 2: + IC(4.845 ns) + CELL(0.545 ns) = 6.152 ns; Loc. = LCCOMB_X22_Y1_N0; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.390 ns" { sub Add0~3 } "NODE_NAME" } } { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/AddSubtract/AddSubtract.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.187 ns Add0~7 3 COMB LCCOMB_X22_Y1_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.187 ns; Loc. = LCCOMB_X22_Y1_N2; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~3 Add0~7 } "NODE_NAME" } } { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/AddSubtract/AddSubtract.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.222 ns Add0~11 4 COMB LCCOMB_X22_Y1_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.222 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~7 Add0~11 } "NODE_NAME" } } { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/AddSubtract/AddSubtract.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.257 ns Add0~15 5 COMB LCCOMB_X22_Y1_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.257 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~11 Add0~15 } "NODE_NAME" } } { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/AddSubtract/AddSubtract.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.292 ns Add0~19 6 COMB LCCOMB_X22_Y1_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.292 ns; Loc. = LCCOMB_X22_Y1_N8; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~15 Add0~19 } "NODE_NAME" } } { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/AddSubtract/AddSubtract.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.327 ns Add0~23 7 COMB LCCOMB_X22_Y1_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.327 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~19 Add0~23 } "NODE_NAME" } } { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/AddSubtract/AddSubtract.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.362 ns Add0~27 8 COMB LCCOMB_X22_Y1_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 6.362 ns; Loc. = LCCOMB_X22_Y1_N12; Fanout = 2; COMB Node = 'Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~23 Add0~27 } "NODE_NAME" } } { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/AddSubtract/AddSubtract.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.487 ns Add0~30 9 COMB LCCOMB_X22_Y1_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 6.487 ns; Loc. = LCCOMB_X22_Y1_N14; Fanout = 1; COMB Node = 'Add0~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~27 Add0~30 } "NODE_NAME" } } { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/AddSubtract/AddSubtract.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.616 ns) + CELL(2.046 ns) 11.149 ns out\[6\] 10 PIN PIN_B10 0 " "Info: 10: + IC(2.616 ns) + CELL(2.046 ns) = 11.149 ns; Loc. = PIN_B10; Fanout = 0; PIN Node = 'out\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.662 ns" { Add0~30 out[6] } "NODE_NAME" } } { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/AddSubtract/AddSubtract.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.688 ns ( 33.08 % ) " "Info: Total cell delay = 3.688 ns ( 33.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.461 ns ( 66.92 % ) " "Info: Total interconnect delay = 7.461 ns ( 66.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.149 ns" { sub Add0~3 Add0~7 Add0~11 Add0~15 Add0~19 Add0~23 Add0~27 Add0~30 out[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.149 ns" { sub {} sub~combout {} Add0~3 {} Add0~7 {} Add0~11 {} Add0~15 {} Add0~19 {} Add0~23 {} Add0~27 {} Add0~30 {} out[6] {} } { 0.000ns 0.000ns 4.845ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.616ns } { 0.000ns 0.762ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 2.046ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 15:56:17 2015 " "Info: Processing ended: Mon Nov 16 15:56:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
