
*** Running vivado
    with args -log src.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source src.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source src.tcl -notrace
Command: synth_design -top src -part xc7z015clg485-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z015'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 404.742 ; gain = 100.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'src' [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/new/src.v:23]
INFO: [Synth 8-638] synthesizing module 'sys_clk' [D:/Xilinx/Projects/class_hdmi/class_hdmi.runs/synth_1/.Xil/Vivado-7312-HC-R7000/realtime/sys_clk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'sys_clk' (1#1) [D:/Xilinx/Projects/class_hdmi/class_hdmi.runs/synth_1/.Xil/Vivado-7312-HC-R7000/realtime/sys_clk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'src_gen' [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/new/src_gen.v:22]
	Parameter H_ACTIVE bound to: 16'b0000011110000000 
	Parameter H_FP bound to: 16'b0000000001011000 
	Parameter H_SYNC bound to: 16'b0000000000101100 
	Parameter H_BP bound to: 16'b0000000010010100 
	Parameter V_ACTIVE bound to: 16'b0000010000111000 
	Parameter V_FP bound to: 16'b0000000000000100 
	Parameter V_SYNC bound to: 16'b0000000000000101 
	Parameter V_BP bound to: 16'b0000000000100100 
	Parameter H_TOTAL bound to: 16'b0000100010011000 
	Parameter V_TOTAL bound to: 16'b0000010001100101 
	Parameter WHITE_R bound to: 8'b11111111 
	Parameter WHITE_G bound to: 8'b11111111 
	Parameter WHITE_B bound to: 8'b11111111 
	Parameter YELLOW_R bound to: 8'b11111111 
	Parameter YELLOW_G bound to: 8'b11111111 
	Parameter YELLOW_B bound to: 8'b00000000 
	Parameter CYAN_R bound to: 8'b00000000 
	Parameter CYAN_G bound to: 8'b11111111 
	Parameter CYAN_B bound to: 8'b11111111 
	Parameter GREEN_R bound to: 8'b00000000 
	Parameter GREEN_G bound to: 8'b11111111 
	Parameter GREEN_B bound to: 8'b00000000 
	Parameter MAGENTA_R bound to: 8'b11111111 
	Parameter MAGENTA_G bound to: 8'b00000000 
	Parameter MAGENTA_B bound to: 8'b11111111 
	Parameter RED_R bound to: 8'b11111111 
	Parameter RED_G bound to: 8'b00000000 
	Parameter RED_B bound to: 8'b00000000 
	Parameter BLUE_R bound to: 8'b00000000 
	Parameter BLUE_G bound to: 8'b00000000 
	Parameter BLUE_B bound to: 8'b11111111 
	Parameter BLACK_R bound to: 8'b00000000 
	Parameter BLACK_G bound to: 8'b00000000 
	Parameter BLACK_B bound to: 8'b00000000 
	Parameter WIDTH bound to: 4'b0001 
INFO: [Synth 8-4471] merging register 'rgb_g_reg[7:0]' into 'rgb_r_reg[7:0]' [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/new/src_gen.v:225]
INFO: [Synth 8-4471] merging register 'rgb_b_reg[7:0]' into 'rgb_r_reg[7:0]' [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/new/src_gen.v:226]
WARNING: [Synth 8-6014] Unused sequential element rgb_g_reg was removed.  [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/new/src_gen.v:225]
WARNING: [Synth 8-6014] Unused sequential element rgb_b_reg was removed.  [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/new/src_gen.v:226]
INFO: [Synth 8-256] done synthesizing module 'src_gen' (2#1) [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/new/src_gen.v:22]
INFO: [Synth 8-638] synthesizing module 'i2c_config' [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_config.v:30]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_I2C_CHECK bound to: 1 - type: integer 
	Parameter S_WR_I2C bound to: 2 - type: integer 
	Parameter S_WR_I2C_DONE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'i2c_master_top' [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_master_top.v:30]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_DEV_ADDR bound to: 1 - type: integer 
	Parameter S_WR_REG_ADDR bound to: 2 - type: integer 
	Parameter S_WR_DATA bound to: 3 - type: integer 
	Parameter S_WR_ACK bound to: 4 - type: integer 
	Parameter S_WR_ERR_NACK bound to: 5 - type: integer 
	Parameter S_RD_DEV_ADDR0 bound to: 6 - type: integer 
	Parameter S_RD_REG_ADDR bound to: 7 - type: integer 
	Parameter S_RD_DEV_ADDR1 bound to: 8 - type: integer 
	Parameter S_RD_DATA bound to: 9 - type: integer 
	Parameter S_RD_STOP bound to: 10 - type: integer 
	Parameter S_WR_STOP bound to: 11 - type: integer 
	Parameter S_WAIT bound to: 12 - type: integer 
	Parameter S_WR_REG_ADDR1 bound to: 13 - type: integer 
	Parameter S_RD_REG_ADDR1 bound to: 14 - type: integer 
	Parameter S_RD_ACK bound to: 15 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_master_top.v:96]
INFO: [Synth 8-638] synthesizing module 'i2c_master_byte_ctrl' [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_master_byte_ctrl.v:75]
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_READ bound to: 5'b00010 
	Parameter ST_WRITE bound to: 5'b00100 
	Parameter ST_ACK bound to: 5'b01000 
	Parameter ST_STOP bound to: 5'b10000 
INFO: [Synth 8-638] synthesizing module 'i2c_master_bit_ctrl' [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_master_bit_ctrl.v:143]
	Parameter idle bound to: 18'b000000000000000000 
	Parameter start_a bound to: 18'b000000000000000001 
	Parameter start_b bound to: 18'b000000000000000010 
	Parameter start_c bound to: 18'b000000000000000100 
	Parameter start_d bound to: 18'b000000000000001000 
	Parameter start_e bound to: 18'b000000000000010000 
	Parameter stop_a bound to: 18'b000000000000100000 
	Parameter stop_b bound to: 18'b000000000001000000 
	Parameter stop_c bound to: 18'b000000000010000000 
	Parameter stop_d bound to: 18'b000000000100000000 
	Parameter rd_a bound to: 18'b000000001000000000 
	Parameter rd_b bound to: 18'b000000010000000000 
	Parameter rd_c bound to: 18'b000000100000000000 
	Parameter rd_d bound to: 18'b000001000000000000 
	Parameter wr_a bound to: 18'b000010000000000000 
	Parameter wr_b bound to: 18'b000100000000000000 
	Parameter wr_c bound to: 18'b001000000000000000 
	Parameter wr_d bound to: 18'b010000000000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_master_bit_ctrl.v:406]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_master_bit_ctrl.v:406]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_master_bit_ctrl.v:410]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_master_bit_ctrl.v:410]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_bit_ctrl' (3#1) [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_master_byte_ctrl.v:230]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_master_byte_ctrl.v:230]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_byte_ctrl' (4#1) [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_top' (5#1) [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_master_top.v:30]
WARNING: [Synth 8-5788] Register i2c_write_req_reg in module i2c_config is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_config.v:101]
WARNING: [Synth 8-3848] Net i2c_read_req in module/entity i2c_config does not have driver. [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_config.v:57]
INFO: [Synth 8-256] done synthesizing module 'i2c_config' (6#1) [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_config.v:30]
INFO: [Synth 8-638] synthesizing module 'lut_sil9134' [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/lut_sil9134.v:30]
INFO: [Synth 8-256] done synthesizing module 'lut_sil9134' (7#1) [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/lut_sil9134.v:30]
INFO: [Synth 8-256] done synthesizing module 'src' (8#1) [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/new/src.v:23]
WARNING: [Synth 8-3331] design i2c_master_top has unconnected port i2c_slave_dev_addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 456.875 ; gain = 153.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i2c_master_top_m0:i2c_read_req to constant 0 [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_config.v:130]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 456.875 ; gain = 153.066
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z015clg485-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xilinx/Projects/class_hdmi/class_hdmi.runs/synth_1/.Xil/Vivado-7312-HC-R7000/dcp1/sys_clk_in_context.xdc] for cell 'sys_clk_u0'
Finished Parsing XDC File [D:/Xilinx/Projects/class_hdmi/class_hdmi.runs/synth_1/.Xil/Vivado-7312-HC-R7000/dcp1/sys_clk_in_context.xdc] for cell 'sys_clk_u0'
Parsing XDC File [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/constrs_1/new/src.xdc]
Finished Parsing XDC File [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/constrs_1/new/src.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/constrs_1/new/src.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/src_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/src_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 829.426 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 829.426 ; gain = 525.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z015clg485-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 829.426 ; gain = 525.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  D:/Xilinx/Projects/class_hdmi/class_hdmi.runs/synth_1/.Xil/Vivado-7312-HC-R7000/dcp1/sys_clk_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  D:/Xilinx/Projects/class_hdmi/class_hdmi.runs/synth_1/.Xil/Vivado-7312-HC-R7000/dcp1/sys_clk_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for sys_clk_u0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 829.426 ; gain = 525.617
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/new/src_gen.v:222]
INFO: [Synth 8-5546] ROM "hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_active" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element frame_v_cnt_reg was removed.  [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/new/src_gen.v:205]
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master_top'
INFO: [Synth 8-5544] ROM "read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_config'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "lut_data" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |               000000000000000000
                 start_a |                            00001 |               000000000000000001
                 start_b |                            00010 |               000000000000000010
                 start_c |                            00011 |               000000000000000100
                 start_d |                            00100 |               000000000000001000
                 start_e |                            00101 |               000000000000010000
                  stop_a |                            00110 |               000000000000100000
                  stop_b |                            00111 |               000000000001000000
                  stop_c |                            01000 |               000000000010000000
                  stop_d |                            01001 |               000000000100000000
                    wr_a |                            01010 |               000010000000000000
                    wr_b |                            01011 |               000100000000000000
                    wr_c |                            01100 |               001000000000000000
                    wr_d |                            01101 |               010000000000000000
                    rd_a |                            01110 |               000000001000000000
                    rd_b |                            01111 |               000000010000000000
                    rd_c |                            10000 |               000000100000000000
                    rd_d |                            10001 |               000001000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                            00000
                ST_START |                              001 |                            00001
                 ST_READ |                              010 |                            00010
                ST_WRITE |                              011 |                            00100
                  ST_ACK |                              100 |                            01000
                 ST_STOP |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                 0000000000000001 |                             0000
           S_WR_DEV_ADDR |                 0000000000000010 |                             0001
           S_WR_REG_ADDR |                 0000000000010000 |                             0010
          S_WR_REG_ADDR1 |                 0000000000100000 |                             1101
               S_WR_DATA |                 0000000001000000 |                             0011
          S_RD_DEV_ADDR0 |                 0000000000000100 |                             0110
           S_WR_ERR_NACK |                 0000000000001000 |                             0101
               S_WR_STOP |                 0000000010000000 |                             1011
                S_WR_ACK |                 0000010000000000 |                             0100
           S_RD_REG_ADDR |                 0000100000000000 |                             0111
          S_RD_REG_ADDR1 |                 0001000000000000 |                             1110
          S_RD_DEV_ADDR1 |                 0010000000000000 |                             1000
               S_RD_DATA |                 0100000000000000 |                             1001
               S_RD_STOP |                 1000000000000000 |                             1010
                S_RD_ACK |                 0000000100000000 |                             1111
                  S_WAIT |                 0000001000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              000
          S_WR_I2C_CHECK |                               01 |                              001
                S_WR_I2C |                               10 |                              010
           S_WR_I2C_DONE |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_config'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 829.426 ; gain = 525.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  32 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	  18 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module src_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module i2c_master_bit_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	  18 Input      1 Bit        Muxes := 6     
Module i2c_master_byte_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
Module i2c_master_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  32 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module i2c_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module lut_sil9134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:60)
BRAMs: 190 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'hdmi_image_gen/frame_h_cnt_reg[11:0]' into 'hdmi_image_gen/frame_h_cnt_reg[11:0]' [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/new/src_gen.v:196]
INFO: [Synth 8-4471] merging register 'hdmi_image_gen/h_cnt_reg[11:0]' into 'hdmi_image_gen/h_cnt_reg[11:0]' [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/new/src_gen.v:76]
INFO: [Synth 8-4471] merging register 'hdmi_image_gen/frame_h_cnt_reg[11:0]' into 'hdmi_image_gen/frame_h_cnt_reg[11:0]' [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/new/src_gen.v:196]
WARNING: [Synth 8-6014] Unused sequential element hdmi_image_gen/frame_h_cnt_reg was removed.  [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/new/src_gen.v:196]
WARNING: [Synth 8-6014] Unused sequential element hdmi_image_gen/h_cnt_reg was removed.  [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/new/src_gen.v:76]
WARNING: [Synth 8-6014] Unused sequential element hdmi_image_gen/frame_h_cnt_reg was removed.  [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/new/src_gen.v:196]
WARNING: [Synth 8-6014] Unused sequential element i2c_config_m0/i2c_master_top_m0/i2c_read_data_reg was removed.  [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_master_top.v:236]
WARNING: [Synth 8-6014] Unused sequential element i2c_config_m0/error_reg was removed.  [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/i2c_master/i2c_config.v:86]
INFO: [Synth 8-5546] ROM "hdmi_image_gen/hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdmi_image_gen/hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdmi_image_gen/h_active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdmi_image_gen/h_active" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element hdmi_image_gen/frame_v_cnt_reg was removed.  [D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sources_1/new/src_gen.v:205]
INFO: [Synth 8-3886] merging instance 'hdmi_image_gen/rgb_r_reg[0]' (FDS) to 'hdmi_image_gen/rgb_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'hdmi_image_gen/rgb_r_reg[1]' (FDS) to 'hdmi_image_gen/rgb_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'hdmi_image_gen/rgb_r_reg[2]' (FDS) to 'hdmi_image_gen/rgb_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'hdmi_image_gen/rgb_r_reg[3]' (FDS) to 'hdmi_image_gen/rgb_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'hdmi_image_gen/rgb_r_reg[4]' (FDS) to 'hdmi_image_gen/rgb_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'hdmi_image_gen/rgb_r_reg[5]' (FDS) to 'hdmi_image_gen/rgb_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'hdmi_image_gen/rgb_r_reg[6]' (FDS) to 'hdmi_image_gen/rgb_r_reg[7]'
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sta_condition_reg) is unused and will be removed from module src.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/busy_reg) is unused and will be removed from module src.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/error_reg) is unused and will be removed from module src.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 829.426 ; gain = 525.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'sys_clk_u0/clk_out1' to pin 'sys_clk_u0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sys_clk_u0/clk_out2' to pin 'sys_clk_u0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 829.426 ; gain = 525.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 860.512 ; gain = 556.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 868.207 ; gain = 564.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 868.207 ; gain = 564.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 868.207 ; gain = 564.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 868.207 ; gain = 564.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 868.207 ; gain = 564.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 868.207 ; gain = 564.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 868.207 ; gain = 564.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |sys_clk       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |sys_clk |     1|
|2     |BUFG    |     1|
|3     |CARRY4  |    60|
|4     |LUT1    |    67|
|5     |LUT2    |    81|
|6     |LUT3    |    34|
|7     |LUT4    |    64|
|8     |LUT5    |    58|
|9     |LUT6    |    71|
|10    |FDCE    |    40|
|11    |FDPE    |     1|
|12    |FDRE    |   137|
|13    |FDSE    |    13|
|14    |IOBUF   |     2|
|15    |OBUF    |    29|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     |   661|
|2     |  hdmi_image_gen       |src_gen              |   298|
|3     |  i2c_config_m0        |i2c_config           |   323|
|4     |    i2c_master_top_m0  |i2c_master_top       |   298|
|5     |      byte_controller  |i2c_master_byte_ctrl |   232|
|6     |        bit_controller |i2c_master_bit_ctrl  |   167|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 868.207 ; gain = 564.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 868.207 ; gain = 191.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 868.207 ; gain = 564.398
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 868.207 ; gain = 575.930
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Projects/class_hdmi/class_hdmi.runs/synth_1/src.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file src_utilization_synth.rpt -pb src_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 868.207 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 22 20:37:27 2022...
