m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex2/sim_ex3_bcd
T_opt
!s110 1748910734
Vem;F<da`88z4PRBXi@32Z3
04 16 4 work conversor_bcd_tf fast 0
=1-ac675dfda9e9-683e428c-2f8-5c6c
R0
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vconversor_bcd
2D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex2/conversor_bcd.v
!s110 1748910730
!i10b 1
!s100 kRb5DT1Wi=7g_FoH>BSX;0
INRXJ>TcdEU5PgQ>`eJeXC1
R1
w1748910250
8D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex2/conversor_bcd.v
FD:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex2/conversor_bcd.v
!i122 0
L0 1 39
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2024.2;79
r1
!s85 0
31
Z5 !s108 1748910730.000000
!s107 D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex2/conversor_bcd.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex2|-work|work|D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex2/conversor_bcd.v|
!i113 0
Z6 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 !s92 +incdir+D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex2 -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vconversor_bcd_tf
2D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex2/conversor_bcd_tf.v
!s110 1748910731
!i10b 1
!s100 ]E0VY0e]BTGN:zLJn[e3L1
IXPh_ki_]nlKO0A9O^1c0D2
R1
w1748910700
8D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex2/conversor_bcd_tf.v
FD:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex2/conversor_bcd_tf.v
!i122 1
L0 18 56
R3
R4
r1
!s85 0
31
R5
!s107 D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex2/conversor_bcd_tf.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex2|-work|work|D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex2/conversor_bcd_tf.v|
!i113 0
R6
R7
R2
