2022-06-01 12:53:06,957 INFO main discover_project **** Discovering CCS Project ****
2022-06-01 12:53:06,957 DEBUG main discover_project Project path: C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\ccs_workspace\test_C
2022-06-01 12:53:06,957 DEBUG main discover_project Project name: test_C
2022-06-01 12:53:06,958 DEBUG main discover_project Project src file: test_C.c
2022-06-01 12:53:06,958 DEBUG main discover_project Python Root dir: C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator
2022-06-01 12:53:06,958 INFO main discover_project **** Discovering CCS Project Finished ****
2022-06-01 12:53:06,958 INFO main generate **** Generating VHDL ****
2022-06-01 12:53:06,959 DEBUG detection_strategy __init__ DetectionStrategy object of type DetectionInC initialized
2022-06-01 12:53:06,959 DEBUG detection __init__ Detection object initialized
2022-06-01 12:53:06,960 DEBUG main detection Project Hash: 4158ae7fa0a852a925524546002136603c8bca7b17b8859ae02b24af77bc8ef7
2022-06-01 12:53:06,962 INFO main detection No malware found
2022-06-01 12:53:06,962 DEBUG vhdl_parser_generator __init__ VHDLParserGenerator object initialized
2022-06-01 12:53:06,963 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed baseline_memory.vhd
2022-06-01 12:53:06,963 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed baseline_package.vhd
2022-06-01 12:53:06,964 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed data_memory.vhd
2022-06-01 12:53:06,965 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed highroller_memory.vhd
2022-06-01 12:53:06,965 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed highroller_package.vhd
2022-06-01 12:53:06,966 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed lowlife_memory.vhd
2022-06-01 12:53:06,966 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed lowlife_package.vhd
2022-06-01 12:53:06,967 DEBUG disassembler __init__ Disassembler object initialized
2022-06-01 12:53:06,967 DEBUG disassembler disassemble Removed C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\generated_disassembly\generated_disassembly.txt
2022-06-01 12:53:07,002 DEBUG disassembler disassemble Disassembler exit status: 0
2022-06-01 12:53:07,002 DEBUG disassembler disassemble Generated generated_disassembly.txt at the directory C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\generated_disassembly
2022-06-01 12:53:07,005 DEBUG vhdl_parser_generator generate_vhdl_packages Generated baseline_package.vhd
2022-06-01 12:53:07,007 DEBUG vhdl_parser_generator generate_vhdl_packages Generated highroller_package.vhd
2022-06-01 12:53:07,009 DEBUG vhdl_parser_generator generate_vhdl_packages Generated lowlife_package.vhd
2022-06-01 12:53:07,012 DEBUG vhdl_parser_generator generate_vhdl_data_memory Generated data_memory.vhd. Note: No data memory found in binary
2022-06-01 12:53:07,013 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for baseline
2022-06-01 12:53:07,017 DEBUG vhdl_parser_generator generate_vhdl_memory Generated baseline_memory.vhd
2022-06-01 12:53:07,019 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for highroller
2022-06-01 12:53:07,024 DEBUG vhdl_parser_generator generate_vhdl_memory Generated highroller_memory.vhd
2022-06-01 12:53:07,025 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for lowlife
2022-06-01 12:53:07,030 DEBUG vhdl_parser_generator generate_vhdl_memory Generated lowlife_memory.vhd
2022-06-01 12:53:07,030 DEBUG package_zipper __init__ PackageZipper object initialized
2022-06-01 12:53:07,032 DEBUG package_zipper _zip_write Zipped baseline_memory.vhd
2022-06-01 12:53:07,034 DEBUG package_zipper _zip_write Zipped baseline_package.vhd
2022-06-01 12:53:07,034 DEBUG package_zipper _zip_write Zipped data_memory.vhd
2022-06-01 12:53:07,035 DEBUG package_zipper _zip_write Zipped highroller_memory.vhd
2022-06-01 12:53:07,035 DEBUG package_zipper _zip_write Zipped highroller_package.vhd
2022-06-01 12:53:07,036 DEBUG package_zipper _zip_write Zipped lowlife_memory.vhd
2022-06-01 12:53:07,036 DEBUG package_zipper _zip_write Zipped lowlife_package.vhd
2022-06-01 12:53:07,040 DEBUG package_zipper _zip_write Zipped generated_disassembly.txt
2022-06-01 12:53:07,056 INFO package_zipper zip_vhdl Created zip test_C - 2022-06-01.zip in C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\ccs_workspace\test_C containing 8 files
2022-06-01 12:53:07,058 INFO main generate **** Generating VHDL Finished ****
