// Seed: 1966723229
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  string id_9;
  logic [7:0] id_10;
  assign id_9 = "";
  assign id_10[-1] = 1;
  logic [-1 'b0 : ""] id_11;
  ;
endmodule
module module_1;
  bit  id_1;
  wire id_2;
  wire id_3, id_4;
  always @(*) id_1 = id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_2
  );
endmodule
