  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg
WARNING: [HLS 200-1921] Skipping unknown config ini [hls] entry 'ldflags=-lstdc++' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.file=defs.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/defs.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=aes.hpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=encrypt.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/encrypt.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=encrypt.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/encrypt.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=PRG.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/PRG.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=PRG.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/PRG.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=ggm_tree.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(19)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/ggm_tree.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=ggm_tree.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(20)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/ggm_tree.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=sha3.hpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(21)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=./shake.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(22)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/shake.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=./shake.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(23)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/shake.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=vole.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(24)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/vole.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=vole.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(25)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/vole.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=commit.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(26)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/commit.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=commit.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(27)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/commit.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=gatebygate.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(28)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/gatebygate.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=gatebygate.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(29)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/gatebygate.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=fiat_shamir.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(30)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/fiat_shamir.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=fiat_shamir.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(31)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/fiat_shamir.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=endtoend.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(32)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/endtoend.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=endtoend.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(33)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/endtoend.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=./tb_vole.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(34)
INFO: [HLS 200-10] Adding test bench file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/tb_vole.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=ggm_top' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(35)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcu250-figd2104-2LV-e' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2LV-e'
INFO: [HLS 200-1465] Applying config ini 'clock=5ns' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying config ini 'clock_uncertainty=0ns' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=0' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(8)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3.48 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.94 seconds; current allocated memory: 482.000 MB.
INFO: [HLS 200-10] Analyzing design file 'endtoend.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fiat_shamir.cpp' ... 
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:101:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:251:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:426:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:756:9)
INFO: [HLS 200-10] Analyzing design file 'gatebygate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'commit.cpp' ... 
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:101:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:251:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:426:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:756:9)
INFO: [HLS 200-10] Analyzing design file 'vole.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'shake.cpp' ... 
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:101:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:251:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:426:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:756:9)
INFO: [HLS 200-10] Analyzing design file 'ggm_tree.cpp' ... 
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:101:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:251:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:426:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:756:9)
INFO: [HLS 200-10] Analyzing design file 'PRG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'encrypt.cpp' ... 
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./aes.hpp:16:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./aes.hpp:17:9)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:57:31)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (./aes.hpp:58:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:58:53)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (./aes.hpp:58:78)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:126:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:303:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:429:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:523:31)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (./aes.hpp:531:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:531:54)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (./aes.hpp:531:79)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:624:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:786:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:935:56)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.35 seconds. CPU system time: 2.74 seconds. Elapsed time: 18.11 seconds; current allocated memory: 489.758 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 78,280 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,126 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,093 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,020 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,008 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 19,993 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,142 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,142 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,280 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,289 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,263 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,113 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,108 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,099 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,136 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,615 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesEnc<128>::aesEnc()' (./aes.hpp:386:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesEnc<128>::aesEnc()' into 'encrypt(ap_uint<128>, ap_uint<128>, ap_uint<128>&)' (encrypt.cpp:5:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTL<64u>(ap_uint<64u>, unsigned int)' into 'xf::security::internal::KECCAK_f(ap_uint<64>*)' (./sha3.hpp:154:33)
INFO: [HLS 214-131] Inlining function 'h0(ap_uint<128>&, ap_uint<128>&, ap_uint<128>&, ap_uint<128>&)' into 'ggm_small(ap_uint<128>&, ap_uint<128>&, ap_uint<128>*, ap_uint<128>*, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (ggm_tree.cpp:145:9)
INFO: [HLS 214-131] Inlining function 'H(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<256>, 0>&)' into 'ggm_tree(ap_uint<128>&, ap_uint<128>&, ap_uint<128> (*) [7], ap_uint<128> (*) [4], hls::stream<ap_uint<128>, 0>&, ap_uint<256>&)' (ggm_tree.cpp:207:5)
INFO: [HLS 214-131] Inlining function 'H_COM(hls::stream<ap_uint<256>, 0>&, ap_uint<256>&)' into 'ggm_tree(ap_uint<128>&, ap_uint<128>&, ap_uint<128> (*) [7], ap_uint<128> (*) [4], hls::stream<ap_uint<128>, 0>&, ap_uint<256>&)' (ggm_tree.cpp:208:5)
INFO: [HLS 214-377] Adding 'stateArray' into disaggregation list because there's array-partition pragma applied on the struct field (./sha3.hpp:432:12)
INFO: [HLS 214-377] Adding 'cipher' into disaggregation list because there's array-partition pragma applied on the struct field (./aes.hpp:388:9)
INFO: [HLS 214-377] Adding 'stateArray' into disaggregation list because there's array-partition pragma applied on the struct field (./sha3.hpp:433:9)
INFO: [HLS 214-210] Disaggregating variable 'cipher' (encrypt.cpp:5:28)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'stateArray' (./sha3.hpp:432:12)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-291] Loop 'LOOP_THETA_1' is marked as complete unroll implied by the pipeline pragma (./sha3.hpp:110:9)
INFO: [HLS 214-291] Loop 'LOOP_THETA_2' is marked as complete unroll implied by the pipeline pragma (./sha3.hpp:117:9)
INFO: [HLS 214-291] Loop 'LOOP_CALCULATE_THETA' is marked as complete unroll implied by the pipeline pragma (./sha3.hpp:121:13)
INFO: [HLS 214-291] Loop 'LOOP_CHI' is marked as complete unroll implied by the pipeline pragma (./sha3.hpp:186:9)
INFO: [HLS 214-291] Loop 'LOOP_INIT_STATEREG' is marked as complete unroll implied by the pipeline pragma (./sha3.hpp:191:13)
INFO: [HLS 214-291] Loop 'LOOP_CALCULATE_CHI' is marked as complete unroll implied by the pipeline pragma (./sha3.hpp:196:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_1' (fiat_shamir.cpp:41:22) in function 'chal1' completely with a factor of 64 (fiat_shamir.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_INIT_STATE_ARRAYS' (./sha3.hpp:435:9) in function 'xf::security::internal::shakeXOF<32u>' completely with a factor of 25 (./sha3.hpp:408:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA3_EMIT' (./sha3.hpp:541:9) in function 'xf::security::internal::shakeXOF<32u>' completely with a factor of 4 (./sha3.hpp:408:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_THETA_1' (./sha3.hpp:110:9) in function 'xf::security::internal::KECCAK_f' completely with a factor of 5 (./sha3.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_THETA_2' (./sha3.hpp:117:9) in function 'xf::security::internal::KECCAK_f' completely with a factor of 5 (./sha3.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_CALCULATE_THETA' (./sha3.hpp:121:13) in function 'xf::security::internal::KECCAK_f' completely with a factor of 5 (./sha3.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_CHI' (./sha3.hpp:186:9) in function 'xf::security::internal::KECCAK_f' completely with a factor of 5 (./sha3.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_CALCULATE_CHI' (./sha3.hpp:196:13) in function 'xf::security::internal::KECCAK_f' completely with a factor of 5 (./sha3.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_INIT_STATEREG' (./sha3.hpp:191:13) in function 'xf::security::internal::KECCAK_f' completely with a factor of 5 (./sha3.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_441_2' (./aes.hpp:441:31) in function 'xf::security::aesEnc<128>::process' completely with a factor of 16 (./aes.hpp:429:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_469_3' (./aes.hpp:469:31) in function 'xf::security::aesEnc<128>::process' completely with a factor of 16 (./aes.hpp:429:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_476_4' (./aes.hpp:476:35) in function 'xf::security::aesEnc<128>::process' completely with a factor of 4 (./aes.hpp:429:0)
WARNING: [HLS 214-366] Duplicating function 'PRG(ap_uint<128>&, ap_uint<128>, ap_uint<128>&, ap_uint<128>&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (ggm_tree.cpp:136:13)
INFO: [HLS 214-178] Inlining function 'xf::security::shake256(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&) (.7)' into 'ggm_small(ap_uint<128>&, ap_uint<128>&, ap_uint<128>*, ap_uint<128>*, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (ggm_tree.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'expand_roots(ap_uint<128>&, ap_uint<128>&, hls::stream<ap_uint<128>, 0>&)' into 'ggm_tree(ap_uint<128>&, ap_uint<128>&, ap_uint<128> (*) [7], ap_uint<128> (*) [4], hls::stream<ap_uint<128>, 0>&, ap_uint<256>&)' (ggm_tree.cpp:197:0)
INFO: [HLS 214-178] Inlining function 'ggm_build(hls::stream<ap_uint<128>, 0>&, ap_uint<128>&, ap_uint<128> (*) [7], ap_uint<128> (*) [4], hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' into 'ggm_tree(ap_uint<128>&, ap_uint<128>&, ap_uint<128> (*) [7], ap_uint<128> (*) [4], hls::stream<ap_uint<128>, 0>&, ap_uint<256>&)' (ggm_tree.cpp:197:0)
INFO: [HLS 214-178] Inlining function 'xf::security::shake256(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&) (.7)' into 'ggm_tree(ap_uint<128>&, ap_uint<128>&, ap_uint<128> (*) [7], ap_uint<128> (*) [4], hls::stream<ap_uint<128>, 0>&, ap_uint<256>&)' (ggm_tree.cpp:197:0)
INFO: [HLS 214-178] Inlining function 'xf::security::shake256(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' into 'chal1(ap_uint<256>&, ap_uint<128>&, ap_uint<2>*, ap_uint<128>&)' (fiat_shamir.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'VC_Open(ap_uint<2>*, ap_uint<128> (*) [7], ap_uint<128> (*) [4], hls::stream<ap_uint<128>, 0>&)' into 'ggm_top(ap_uint<128>&, ap_uint<128>&, hls::stream<ap_uint<128>, 0>&, ap_uint<256>&, hls::stream<ap_uint<128>, 0>&, ap_uint<128>&)' (ggm_tree.cpp:244:0)
INFO: [HLS 214-248] Applying array_partition to 'cipher.1': Complete partitioning on dimension 1. (encrypt.cpp:5:28)
INFO: [HLS 214-248] Applying array_partition to 'stateArray': Complete partitioning on dimension 1. (./sha3.hpp:432:12)
INFO: [HLS 214-248] Applying array_partition to 'seeds': Complete partitioning on dimension 1. (ggm_tree.cpp:110:18)
INFO: [HLS 214-248] Applying array_partition to 'ggm_keys': Complete partitioning on dimension 2. (ggm_tree.cpp:245:18)
INFO: [HLS 214-248] Applying array_partition to 'coms': Complete partitioning on dimension 2. (ggm_tree.cpp:246:18)
INFO: [HLS 214-248] Applying array_partition to 'chal': Complete partitioning on dimension 1. (ggm_tree.cpp:251:13)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (ggm_tree.cpp:231:29)
INFO: [HLS 214-248] Applying array_reshape to 'ggm_keys_0': Complete reshaping on dimension 1. (ggm_tree.cpp:245:18)
INFO: [HLS 214-248] Applying array_reshape to 'ggm_keys_1': Complete reshaping on dimension 1. (ggm_tree.cpp:245:18)
INFO: [HLS 214-248] Applying array_reshape to 'ggm_keys_2': Complete reshaping on dimension 1. (ggm_tree.cpp:245:18)
INFO: [HLS 214-248] Applying array_reshape to 'ggm_keys_3': Complete reshaping on dimension 1. (ggm_tree.cpp:245:18)
INFO: [HLS 214-248] Applying array_reshape to 'ggm_keys_4': Complete reshaping on dimension 1. (ggm_tree.cpp:245:18)
INFO: [HLS 214-248] Applying array_reshape to 'ggm_keys_5': Complete reshaping on dimension 1. (ggm_tree.cpp:245:18)
INFO: [HLS 214-248] Applying array_reshape to 'ggm_keys_6': Complete reshaping on dimension 1. (ggm_tree.cpp:245:18)
INFO: [HLS 214-248] Applying array_reshape to 'coms_0': Complete reshaping on dimension 1. (ggm_tree.cpp:246:18)
INFO: [HLS 214-248] Applying array_reshape to 'coms_1': Complete reshaping on dimension 1. (ggm_tree.cpp:246:18)
INFO: [HLS 214-248] Applying array_reshape to 'coms_2': Complete reshaping on dimension 1. (ggm_tree.cpp:246:18)
INFO: [HLS 214-248] Applying array_reshape to 'coms_3': Complete reshaping on dimension 1. (ggm_tree.cpp:246:18)
INFO: [HLS 214-376] automatically set the pipeline for Loop< DRAIN_ENDMSGLEN> at shake.cpp:41:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_439_1> at ./aes.hpp:439:27 
WARNING: [HLS 214-373] Impl=auto in bind_op is deprecated. Consider using a different operation implementation. (./sha3.hpp:426:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.38 seconds. Elapsed time: 7.16 seconds; current allocated memory: 493.922 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 493.922 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 499.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ggm_tree.cpp:222: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 502.926 MB.
INFO: [XFORM 203-602] Inlining function 'xf::security::aesEnc<128>::GFMul2' into 'xf::security::aesEnc<128>::process' (./aes.hpp:479) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./aes.hpp:430:22) to (./aes.hpp:439:27) in function 'xf::security::aesEnc<128>::process'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::KECCAK_f' (./sha3.hpp:76:5)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesEnc<128>::process' (./aes.hpp:420:27)...50 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 527.891 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 675.285 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ggm_top' ...
WARNING: [SYN 201-103] Legalizing function name 'PRG.1' to 'PRG_1'.
WARNING: [SYN 201-103] Legalizing function name 'shakeXOF<32u>_Pipeline_LOOP_GEN_LAST_BLK' to 'shakeXOF_32u_Pipeline_LOOP_GEN_LAST_BLK'.
WARNING: [SYN 201-103] Legalizing function name 'shakeXOF<32u>_Pipeline_LOOP_GEN_FULL_MESSAGE_BLK' to 'shakeXOF_32u_Pipeline_LOOP_GEN_FULL_MESSAGE_BLK'.
WARNING: [SYN 201-103] Legalizing function name 'shakeXOF<32u>' to 'shakeXOF_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'out2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'out1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'keys_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'keys_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'keys_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'keys_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'keys_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'keys_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'keys_0', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'coms_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'coms_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'coms_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'coms_0', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'coms_0', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'coms_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'coms_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'coms_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'ggm_keys_0', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'ggm_keys_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'ggm_keys_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'ggm_keys_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'ggm_keys_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'ggm_keys_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' on 'ggm_keys_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (ggm_tree.cpp:249) on 'ggm_keys_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (ggm_tree.cpp:249) on 'ggm_keys_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (ggm_tree.cpp:249) on 'ggm_keys_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (ggm_tree.cpp:249) on 'ggm_keys_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (ggm_tree.cpp:249) on 'ggm_keys_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (ggm_tree.cpp:249) on 'ggm_keys_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (ggm_tree.cpp:249) on 'ggm_keys', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (ggm_tree.cpp:250) on 'coms_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (ggm_tree.cpp:250) on 'coms_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (ggm_tree.cpp:250) on 'coms_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (ggm_tree.cpp:250) on 'coms', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_396_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_396_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 677.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 677.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_439_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_439_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 679.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 679.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 679.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 679.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PRG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 680.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 680.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PRG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 680.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 680.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shakeXOF_32u_Pipeline_LOOP_GEN_LAST_BLK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_GEN_LAST_BLK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_GEN_LAST_BLK'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 692.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 692.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shakeXOF_32u_Pipeline_LOOP_GEN_FULL_MESSAGE_BLK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_GEN_FULL_MESSAGE_BLK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_GEN_FULL_MESSAGE_BLK'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 692.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 692.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KECCAK_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5_STEP_MAPPING'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_5_STEP_MAPPING'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 692.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 692.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shakeXOF_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 692.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 692.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ggm_small_Pipeline_DRAIN_ENDMSGLEN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DRAIN_ENDMSGLEN'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'DRAIN_ENDMSGLEN'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 692.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 692.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ggm_small_Pipeline_VITIS_LOOP_149_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 692.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 692.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ggm_small' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 692.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 692.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ggm_tree_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5, loop 'VITIS_LOOP_108_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 692.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 692.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ggm_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 693.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 693.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chal1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 694.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 694.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ggm_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_217_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_217_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 696.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 696.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'updateKey' pipeline 'VITIS_LOOP_396_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateKey'.
INFO: [HLS 200-2168] Implementing memory 'ggm_top_updateKey_cipher_0_ssbox_ROM_NP_LUTRAM_1R' using distributed ROMs with 4 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-279] Implementing memory 'ggm_top_updateKey_Rcon_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 696.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_r' pipeline 'VITIS_LOOP_439_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_r'.
INFO: [HLS 200-2168] Implementing memory 'ggm_top_process_r_cipher_0_ssbox_ROM_NP_LUTRAM_1R' using distributed ROMs with 16 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 699.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 704.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PRG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PRG'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 704.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PRG_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'PRG_1' is 8193, found 2 HDL expressions with this fanout: ((grp_encrypt_fu_112_ap_done == 1'b1) & (icmp_ln13_reg_222 == 1'd0) & (1'b1 == ap_CS_fsm_state3)), ((grp_encrypt_fu_112_ap_done == 1'b1) & (icmp_ln13_reg_222 == 1'd1) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'partset_8192ns_8192ns_128ns_13ns_8192_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PRG_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 705.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shakeXOF_32u_Pipeline_LOOP_GEN_LAST_BLK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shakeXOF_32u_Pipeline_LOOP_GEN_LAST_BLK' pipeline 'LOOP_GEN_LAST_BLK' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_35_5_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shakeXOF_32u_Pipeline_LOOP_GEN_LAST_BLK'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 710.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shakeXOF_32u_Pipeline_LOOP_GEN_FULL_MESSAGE_BLK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shakeXOF_32u_Pipeline_LOOP_GEN_FULL_MESSAGE_BLK' pipeline 'LOOP_GEN_FULL_MESSAGE_BLK' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_35_5_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shakeXOF_32u_Pipeline_LOOP_GEN_FULL_MESSAGE_BLK'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 727.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KECCAK_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KECCAK_f' pipeline 'LOOP_5_STEP_MAPPING' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'KECCAK_f'.
INFO: [RTMG 210-279] Implementing memory 'ggm_top_KECCAK_f_roundIndex_ROM_2P_LUTRAM_1R' using distributed ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 727.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shakeXOF_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'udiv_128ns_9ns_128_132_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shakeXOF_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 739.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ggm_small_Pipeline_DRAIN_ENDMSGLEN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ggm_small_Pipeline_DRAIN_ENDMSGLEN'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 743.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ggm_small_Pipeline_VITIS_LOOP_149_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ggm_small_Pipeline_VITIS_LOOP_149_1' pipeline 'VITIS_LOOP_149_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_128_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ggm_small_Pipeline_VITIS_LOOP_149_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 744.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ggm_small' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'ggm_small' is 16386 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'partselect_128ns_8192ns_13ns_128_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'partset_8192ns_8192ns_128ns_13ns_8192_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ggm_small'.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_U(ggm_top_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_U(ggm_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'endMsgLenStrm_U(ggm_top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digestStrm_U(ggm_top_fifo_w256_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'endDigestStrm_U(ggm_top_fifo_w1_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 745.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ggm_tree_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ggm_tree_Pipeline_VITIS_LOOP_108_1' pipeline 'VITIS_LOOP_108_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ggm_tree_Pipeline_VITIS_LOOP_108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 749.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ggm_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_S' is changed to 'fifo_w1_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w256_d2_S' is changed to 'fifo_w256_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'ggm_tree' is 16384, found 11 HDL expressions with this fanout: ((1'b1 == ap_CS_fsm_state6) & (grp_ggm_small_fu_344_keys_0_o_ap_vld == 1'b1)), ((1'b1 == ap_CS_fsm_state6) & (grp_ggm_small_fu_344_keys_1_o_ap_vld == 1'b1)), ((1'b1 == ap_CS_fsm_state6) & (grp_ggm_small_fu_344_keys_2_o_ap_vld == 1'b1)), ((1'b1 == ap_CS_fsm_state6) & (grp_ggm_small_fu_344_keys_3_o_ap_vld == 1'b1)), ((1'b1 == ap_CS_fsm_state6) & (grp_ggm_small_fu_344_keys_4_o_ap_vld == 1'b1)), ((1'b1 == ap_CS_fsm_state6) & (grp_ggm_small_fu_344_keys_5_o_ap_vld == 1'b1)), ((1'b1 == ap_CS_fsm_state6) & (grp_ggm_small_fu_344_keys_6_o_ap_vld == 1'b1)), ((grp_ggm_small_fu_344_coms_0_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6)), ((grp_ggm_small_fu_344_coms_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6)), ((grp_ggm_small_fu_344_coms_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6)), ((grp_ggm_small_fu_344_coms_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))
INFO: [RTGEN 206-100] Finished creating RTL model for 'ggm_tree'.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_U(ggm_top_fifo_w64_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_U(ggm_top_fifo_w128_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'endMsgLenStrm_U(ggm_top_fifo_w1_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digestStrm_U(ggm_top_fifo_w256_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'endDigestStrm_U(ggm_top_fifo_w1_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_1_U(ggm_top_fifo_w64_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_1_U(ggm_top_fifo_w128_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'endMsgLenStrm_1_U(ggm_top_fifo_w1_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digestStrm_1_U(ggm_top_fifo_w256_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'endDigestStrm_1_U(ggm_top_fifo_w1_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'root_strm_U(ggm_top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'com_strm_U(ggm_top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_strm_U(ggm_top_fifo_w256_d4_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 751.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chal1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_S' is changed to 'fifo_w1_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w256_d2_S' is changed to 'fifo_w256_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'chal1'.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_U(ggm_top_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_U(ggm_top_fifo_w128_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'endMsgLenStrm_U(ggm_top_fifo_w1_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digestStrm_U(ggm_top_fifo_w256_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'endDigestStrm_U(ggm_top_fifo_w1_d2_S_x0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 767.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ggm_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ggm_top/root' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ggm_top/iv' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ggm_top/seed_strm' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ggm_top/hcom' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ggm_top/path_strm' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ggm_top/ch1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ggm_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'ggm_top' is 90240 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'partselect_128ns_8192ns_13ns_128_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ggm_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 775.723 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 779.727 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 792.852 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ggm_top.
INFO: [VLOG 209-307] Generating Verilog RTL for ggm_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 227.01 MHz
INFO: [HLS 200-112] Total CPU user time: 26.3 seconds. Total CPU system time: 3.76 seconds. Total elapsed time: 33.85 seconds; peak allocated memory: 792.852 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 37s
