Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Sep 29 21:50:49 2020

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   down_tl_IBUF
   left_tl_IBUF
   right_tl_IBUF
   up_tl_IBUF


