// Seed: 1790762241
module module_0 (
    output wand id_0,
    input wor id_1,
    input tri1 id_2,
    input tri1 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    output wand id_7,
    output wand id_8,
    input uwire id_9,
    input tri1 id_10,
    output wire id_11,
    input tri1 id_12,
    output supply1 id_13
);
  assign id_8 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output logic id_2#(.id_7(1)),
    output uwire id_3,
    input tri1 id_4,
    input uwire id_5
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_0,
      id_3,
      id_0,
      id_1,
      id_3,
      id_3,
      id_5,
      id_0,
      id_3,
      id_4,
      id_3
  );
  assign modCall_1.id_12 = 0;
  always forever id_2 <= id_4;
endmodule
