{"vcs1":{"timestamp_begin":1678938837.830480681, "rt":0.43, "ut":0.15, "st":0.12}}
{"vcselab":{"timestamp_begin":1678938838.320420380, "rt":0.75, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1678938839.128133217, "rt":0.22, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678938837.530016554}
{"VCS_COMP_START_TIME": 1678938837.530016554}
{"VCS_COMP_END_TIME": 1678938839.414194989}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338228}}
{"stitch_vcselab": {"peak_mem": 238956}}
