$date
	Tue Sep 23 10:26:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module circ1_behav_tb $end
$var wire 1 ! f_simplified $end
$var wire 1 " f_original $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var reg 1 " f_original $end
$var reg 1 ! f_simplified $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
0%
0$
0#
1"
1!
$end
#10
0!
0"
1%
b1 &
#20
1$
0%
b10 &
#30
1!
1"
1%
b11 &
#40
0!
0"
1#
0$
0%
b100 &
#50
1%
b101 &
#60
1"
1$
0%
b110 &
#70
1!
1%
b111 &
#80
b1000 &
