
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001187                       # Number of seconds simulated
sim_ticks                                  1186811000                       # Number of ticks simulated
final_tick                               2262464794000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               32896421                       # Simulator instruction rate (inst/s)
host_op_rate                                 32896350                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              331022660                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741904                       # Number of bytes of host memory used
host_seconds                                     3.59                       # Real time elapsed on the host
sim_insts                                   117942606                       # Number of instructions simulated
sim_ops                                     117942606                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       183360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       245696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        73856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       136064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       239360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       696384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1580160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       183360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        73856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       239360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        499968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       666368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          666368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         2126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         3740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        10881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10412                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10412                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    154498062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    207022011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     62230633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    114646730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2858079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      1725633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    201683335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    586769081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1331433564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    154498062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     62230633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2858079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    201683335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        421270110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       561477775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            561477775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       561477775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    154498062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    207022011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     62230633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    114646730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2858079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      1725633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    201683335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    586769081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1892911340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       24690                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10412                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24690                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10412                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1576320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  664320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1580160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               666368                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     60                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           57                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              957                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1186723500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 24690                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10412                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    241.196810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.505480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.548652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4473     48.21%     48.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2259     24.35%     72.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          727      7.84%     80.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          366      3.94%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          259      2.79%     87.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          166      1.79%     88.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          152      1.64%     90.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           90      0.97%     91.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          786      8.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9278                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.404688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.806391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.199672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             27      4.22%      4.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           211     32.97%     37.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            95     14.84%     52.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            69     10.78%     62.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            62      9.69%     72.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            55      8.59%     81.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            30      4.69%     85.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            27      4.22%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            13      2.03%     92.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            13      2.03%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             7      1.09%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            9      1.41%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            9      1.41%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.47%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            4      0.62%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           640                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.218750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.202012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.792546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              582     90.94%     90.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.78%     91.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               36      5.62%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      2.03%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.16%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.31%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           640                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    503099000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               964911500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  123150000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20426.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39176.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1328.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       559.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1331.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    561.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18324                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7397                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      33807.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 27397440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 14949000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                83530200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               22258800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             77301120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            782466075                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             23888250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1031790885                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            871.614321                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     34314750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      39520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1109949000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 42661080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 23277375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               108170400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               44899920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             77301120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            788501520                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             18594000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1103405415                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            932.111318                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     26216500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      39520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1118047250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               492362500     88.17%     88.17% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1418500      0.25%     88.43% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1596000      0.29%     88.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               63018000     11.29%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           558395000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         240842500     73.43%     73.43% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            87131000     26.57%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4857                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          504.305315                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              56813                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4857                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.697138                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    23.557186                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   480.748128                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.046010                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.938961                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984971                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           289340                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          289340                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        32867                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          32867                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        13614                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         13614                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          530                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          530                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          595                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          595                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        46481                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           46481                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        46481                       # number of overall hits
system.cpu0.dcache.overall_hits::total          46481                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         8832                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8832                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14487                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14487                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          161                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           24                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23319                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23319                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23319                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23319                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    530232484                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    530232484                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   1086716200                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1086716200                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     10694750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10694750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       195503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       195503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1616948684                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1616948684                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1616948684                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1616948684                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        41699                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        41699                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        69800                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        69800                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        69800                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        69800                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.211804                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.211804                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.515533                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.515533                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.232996                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.232996                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.038772                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038772                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.334083                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.334083                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.334083                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.334083                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 60035.380888                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60035.380888                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 75013.198040                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75013.198040                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 66427.018634                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 66427.018634                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  8145.958333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8145.958333                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 69340.395557                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69340.395557                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 69340.395557                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69340.395557                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        95330                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           19                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             2022                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.146390                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           19                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2797                       # number of writebacks
system.cpu0.dcache.writebacks::total             2797                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6045                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6045                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        12411                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        12411                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           58                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           58                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18456                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18456                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18456                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18456                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2787                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2787                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2076                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2076                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          103                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          103                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           24                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           24                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4863                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4863                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4863                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4863                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    197698014                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    197698014                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    172618290                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    172618290                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      6903750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6903750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       159497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       159497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    370316304                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    370316304                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    370316304                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    370316304                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       670500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       670500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       670500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       670500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.066836                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066836                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.073876                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.073876                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.149059                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.149059                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.038772                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038772                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.069670                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.069670                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.069670                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.069670                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 70935.778256                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70935.778256                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 83149.465318                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83149.465318                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 67026.699029                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67026.699029                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  6645.708333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6645.708333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 76149.764343                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 76149.764343                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 76149.764343                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 76149.764343                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data       223500                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3518                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.998942                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             261039                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3518                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            74.200966                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    19.956216                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   492.042726                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.038977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.961021                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          464                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            86551                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           86551                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        37204                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          37204                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        37204                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           37204                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        37204                       # number of overall hits
system.cpu0.icache.overall_hits::total          37204                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4312                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4312                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4312                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4312                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4312                       # number of overall misses
system.cpu0.icache.overall_misses::total         4312                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    311158885                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    311158885                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    311158885                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    311158885                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    311158885                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    311158885                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        41516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        41516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        41516                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        41516                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        41516                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        41516                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.103864                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.103864                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.103864                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.103864                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.103864                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.103864                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 72161.151438                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72161.151438                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 72161.151438                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72161.151438                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 72161.151438                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72161.151438                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1024                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.200000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          793                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          793                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          793                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          793                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          793                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          793                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3519                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3519                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3519                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3519                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3519                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3519                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    255547335                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    255547335                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    255547335                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    255547335                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    255547335                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    255547335                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.084763                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.084763                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.084763                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.084763                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.084763                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.084763                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72619.305200                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72619.305200                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 72619.305200                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72619.305200                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 72619.305200                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72619.305200                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       820                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     105     45.45%     45.45% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.43%     45.89% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.30%     47.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    122     52.81%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 231                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      105     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.47%     49.77% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.41%     51.17% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     104     48.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  213                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               726650500     94.95%     94.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 559000      0.07%     95.02% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2427500      0.32%     95.34% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               35699500      4.66%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           765336500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.852459                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.922078                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     18.95%     19.28% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.63%     20.92% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  158     51.63%     72.55% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      0.98%     73.53% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     22.88%     96.41% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.94%     99.35% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.65%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   306                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              124                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.548387                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         172178500     11.89%     11.89% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            49334000      3.41%     15.30% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1226247000     84.70%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             2845                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          460.167362                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36716                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2845                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.905448                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    99.106685                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   361.060677                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.193568                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.705197                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.898764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           208378                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          208378                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        26150                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          26150                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9507                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9507                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          480                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          480                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          469                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          469                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        35657                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           35657                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        35657                       # number of overall hits
system.cpu1.dcache.overall_hits::total          35657                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7142                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7142                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         7492                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         7492                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           77                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           77                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           31                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           31                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14634                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14634                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14634                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14634                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    364359468                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    364359468                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    571821861                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    571821861                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      5357997                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5357997                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       179502                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       179502                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    936181329                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    936181329                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    936181329                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    936181329                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        33292                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        33292                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        16999                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        16999                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          500                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          500                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        50291                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        50291                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        50291                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        50291                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.214526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.214526                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.440732                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.440732                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.138241                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.138241                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.062000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.062000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.290986                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.290986                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.290986                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.290986                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 51016.447494                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 51016.447494                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 76324.327416                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76324.327416                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 69584.376623                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 69584.376623                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5790.387097                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5790.387097                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 63973.030545                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63973.030545                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 63973.030545                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63973.030545                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        62544                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1589                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    39.360604                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1214                       # number of writebacks
system.cpu1.dcache.writebacks::total             1214                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5187                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5187                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         6464                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         6464                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           38                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           38                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11651                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11651                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11651                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11651                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1955                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1955                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         1028                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1028                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           39                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           31                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           31                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2983                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2983                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2983                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2983                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    117909764                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    117909764                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     90459702                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     90459702                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      1951003                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1951003                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       134498                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       134498                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    208369466                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    208369466                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    208369466                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    208369466                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       898000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       898000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       898000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       898000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.058723                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.058723                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.060474                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.060474                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.070018                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.070018                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.062000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.062000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.059315                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059315                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.059315                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059315                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 60311.899744                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 60311.899744                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 87995.819066                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87995.819066                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 50025.717949                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50025.717949                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4338.645161                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4338.645161                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 69852.318471                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69852.318471                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 69852.318471                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69852.318471                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       224500                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224500                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       224500                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       224500                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2312                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.478672                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38431                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2312                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            16.622405                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   158.401508                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   353.077164                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.309378                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.689604                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998982                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            70277                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           70277                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        31305                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          31305                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        31305                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           31305                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        31305                       # number of overall hits
system.cpu1.icache.overall_hits::total          31305                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2677                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2677                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2677                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2677                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2677                       # number of overall misses
system.cpu1.icache.overall_misses::total         2677                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    144554120                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    144554120                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    144554120                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    144554120                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    144554120                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    144554120                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        33982                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        33982                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        33982                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        33982                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        33982                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        33982                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.078777                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.078777                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.078777                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.078777                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.078777                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.078777                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53998.550616                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53998.550616                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53998.550616                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53998.550616                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53998.550616                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53998.550616                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          493                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.866667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          364                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          364                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          364                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          364                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          364                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          364                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2313                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2313                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2313                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2313                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2313                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2313                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    123021848                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    123021848                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    123021848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    123021848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    123021848                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    123021848                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.068065                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.068065                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.068065                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.068065                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.068065                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.068065                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53187.137051                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53187.137051                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53187.137051                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53187.137051                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53187.137051                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53187.137051                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               756205500     98.95%     98.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 738000      0.10%     99.05% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 832000      0.11%     99.16% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                6435000      0.84%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           764210500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                8                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          343.890491                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 47                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                8                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.875000                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   304.600258                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    39.290233                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.594922                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.076739                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.671661                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          292                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5695                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5695                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data          997                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            997                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           28                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1229                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1229                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1229                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1229                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          116                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          116                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data           12                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            7                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          124                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           124                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          124                       # number of overall misses
system.cpu2.dcache.overall_misses::total          124                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      7559205                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      7559205                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       480754                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       480754                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       372247                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       372247                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data        83502                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        83502                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      8039959                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      8039959                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      8039959                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      8039959                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data         1113                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1113                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1353                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1353                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1353                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1353                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.104223                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.104223                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.300000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.300000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.091648                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.091648                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.091648                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.091648                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 65165.560345                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 65165.560345                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 60094.250000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 60094.250000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 31020.583333                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 31020.583333                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 11928.857143                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11928.857143                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 64838.379032                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 64838.379032                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 64838.379032                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 64838.379032                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          526                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   175.333333                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           47                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            5                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           48                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           48                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           69                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            7                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           76                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           76                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      5669276                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      5669276                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       365246                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       365246                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       291253                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       291253                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data        74498                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        74498                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      6034522                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      6034522                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      6034522                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      6034522                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       454500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       454500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       454500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       454500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.061995                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.061995                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.175000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.175000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.056171                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.056171                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.056171                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.056171                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 82163.420290                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 82163.420290                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        52178                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        52178                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 41607.571429                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41607.571429                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 10642.571429                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10642.571429                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 79401.605263                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 79401.605263                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 79401.605263                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 79401.605263                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       227250                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       227250                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       227250                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       227250                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              165                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11779                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              165                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            71.387879                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   417.705235                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    94.294765                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.815831                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.184169                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          360                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2657                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2657                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst         1040                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           1040                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst         1040                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            1040                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst         1040                       # number of overall hits
system.cpu2.icache.overall_hits::total           1040                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          206                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          206                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          206                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           206                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          206                       # number of overall misses
system.cpu2.icache.overall_misses::total          206                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     13398615                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     13398615                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     13398615                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     13398615                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     13398615                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     13398615                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1246                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1246                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1246                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1246                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1246                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1246                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.165329                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.165329                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.165329                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.165329                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.165329                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.165329                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 65041.820388                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65041.820388                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 65041.820388                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65041.820388                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 65041.820388                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65041.820388                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           41                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           41                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           41                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          165                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          165                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          165                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          165                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          165                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          165                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     10982348                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10982348                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     10982348                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10982348                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     10982348                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10982348                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.132424                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.132424                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.132424                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.132424                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.132424                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.132424                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 66559.684848                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 66559.684848                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 66559.684848                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 66559.684848                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 66559.684848                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 66559.684848                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1223                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.32%     49.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    257     50.29%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 511                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1346032000     96.76%     96.76% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 725500      0.05%     96.81% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 599500      0.04%     96.86% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               43742500      3.14%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1391099500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.968872                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.980431                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.04%      9.56% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  408     69.62%     79.18% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.69% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.86% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.24%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   586                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1209464500     85.40%     85.40% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           206750500     14.60%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12269                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.510340                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             128697                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12269                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.489608                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   184.238883                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   305.271457                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.359842                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.596233                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956075                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           775328                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          775328                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84460                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84460                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35596                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1261                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1261                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1267                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1267                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       120056                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          120056                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       120056                       # number of overall hits
system.cpu3.dcache.overall_hits::total         120056                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16439                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16439                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51482                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51482                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          209                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           24                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        67921                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         67921                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        67921                       # number of overall misses
system.cpu3.dcache.overall_misses::total        67921                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1027651194                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1027651194                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3953315156                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3953315156                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     14774746                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     14774746                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       185503                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       185503                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        19500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        19500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4980966350                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4980966350                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4980966350                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4980966350                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       100899                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       100899                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87078                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87078                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1291                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1291                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       187977                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       187977                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       187977                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       187977                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.162925                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.162925                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.591217                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.591217                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.142177                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.142177                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.018590                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.018590                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.361326                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.361326                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.361326                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.361326                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 62512.999209                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 62512.999209                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 76790.240395                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76790.240395                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 70692.564593                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 70692.564593                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  7729.291667                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7729.291667                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 73334.702817                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73334.702817                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 73334.702817                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73334.702817                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       292954                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             5101                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    57.430700                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7603                       # number of writebacks
system.cpu3.dcache.writebacks::total             7603                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10910                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10910                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44698                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44698                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          102                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          102                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55608                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55608                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55608                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55608                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5529                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5529                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6784                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6784                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          107                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          107                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           24                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           24                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12313                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12313                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12313                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12313                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    394615527                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    394615527                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    610986627                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    610986627                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      7295002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      7295002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       152497                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       152497                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1005602154                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1005602154                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1005602154                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1005602154                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1126000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1126000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1126000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1126000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054797                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054797                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077907                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077907                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.072789                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.072789                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.018590                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.018590                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065503                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065503                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065503                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065503                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 71371.952794                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 71371.952794                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 90062.887235                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 90062.887235                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 68177.588785                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68177.588785                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  6354.041667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6354.041667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 81669.954844                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 81669.954844                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 81669.954844                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 81669.954844                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       225200                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       225200                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       225200                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       225200                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5833                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.245669                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             108475                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5833                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            18.596777                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   211.686984                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   299.558685                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.413451                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.585076                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998527                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          429                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           206100                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          206100                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        93033                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          93033                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        93033                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           93033                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        93033                       # number of overall hits
system.cpu3.icache.overall_hits::total          93033                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         7098                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7098                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         7098                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7098                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         7098                       # number of overall misses
system.cpu3.icache.overall_misses::total         7098                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    429922086                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    429922086                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    429922086                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    429922086                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    429922086                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    429922086                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       100131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       100131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       100131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       100131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       100131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       100131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.070887                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.070887                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.070887                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.070887                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.070887                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.070887                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 60569.468301                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60569.468301                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 60569.468301                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60569.468301                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 60569.468301                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60569.468301                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1060                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    36.551724                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1260                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1260                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1260                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1260                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1260                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1260                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         5838                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5838                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         5838                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5838                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         5838                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5838                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    346856358                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    346856358                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    346856358                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    346856358                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    346856358                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    346856358                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.058304                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.058304                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.058304                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.058304                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.058304                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.058304                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 59413.559096                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 59413.559096                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 59413.559096                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 59413.559096                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 59413.559096                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 59413.559096                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     25734                       # number of replacements
system.l2.tags.tagsinuse                  2503.241167                       # Cycle average of tags in use
system.l2.tags.total_refs                        7959                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25734                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.309280                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      953.130079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        51.981636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       158.550201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.578536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        22.415237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        18.442003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         8.333108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         9.243547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   228.746623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   163.006785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    93.952418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    99.967515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     4.753835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     4.833965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   318.252482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   367.053198                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.058174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.003173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.009677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.013962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.009949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.005734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.006102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.019425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.022403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.152786                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          707                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.134766                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    726982                       # Number of tag accesses
system.l2.tags.data_accesses                   726982                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          609                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          534                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1108                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          636                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           51                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           17                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         2020                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1110                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6085                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11619                       # number of Writeback hits
system.l2.Writeback_hits::total                 11619                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          187                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           40                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          249                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   476                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          609                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          721                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1108                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          676                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           51                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           17                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2020                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1359                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6561                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          609                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          721                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1108                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          676                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           51                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           17                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2020                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1359                       # number of overall hits
system.l2.overall_hits::total                    6561                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         2910                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2048                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1204                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1186                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst          114                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           49                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         3811                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4420                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15742                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks              1                       # number of Writeback misses
system.l2.Writeback_misses::total                   1                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data           16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1802                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          949                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6479                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9232                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         2910                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3850                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1204                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2135                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          114                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           51                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         3811                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10899                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24974                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2910                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3850                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1204                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2135                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          114                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           51                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         3811                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10899                       # number of overall misses
system.l2.overall_misses::total                 24974                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    245577250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    195099250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    109007000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    110632000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst     10245250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      5575000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    319718500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    383480750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1379335000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       155496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       125497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       156496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       437489                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        62498                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    167651749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     88328000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       198250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    600560747                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     856738746                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    245577250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    362750999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    109007000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    198960000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst     10245250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      5773250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    319718500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    984041497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2236073746                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    245577250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    362750999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    109007000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    198960000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst     10245250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      5773250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    319718500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    984041497                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2236073746                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3519                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2582                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2312                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1822                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          165                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           66                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         5831                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5530                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21827                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11620                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11620                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               52                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1989                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          989                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9708                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3519                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4571                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2312                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2811                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          165                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           68                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         5831                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12258                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31535                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3519                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4571                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2312                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2811                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          165                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           68                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         5831                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12258                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31535                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.826939                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.793184                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.520761                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.650933                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.690909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.742424                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.653576                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.799277                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.721217                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000086                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000086                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.941176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.826923                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.905983                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.959555                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.962990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.950968                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.826939                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.842266                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.520761                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.759516                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.690909                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.750000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.653576                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.889134                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.791945                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.826939                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.842266                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.520761                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.759516                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.690909                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.750000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.653576                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.889134                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.791945                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 84390.807560                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 95263.305664                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 90537.375415                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 93281.618887                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 89870.614035                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 113775.510204                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 83893.597481                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 86760.350679                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87621.331470                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  9718.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data 10458.083333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 15649.600000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10174.162791                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 15749.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data        10333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6249.800000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 93036.486681                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 93074.815595                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        99125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 92693.432165                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92800.990685                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 84390.807560                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 94221.038701                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 90537.375415                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 93189.695550                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 89870.614035                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 113200.980392                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 83893.597481                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 90287.319662                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89536.067350                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 84390.807560                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 94221.038701                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 90537.375415                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 93189.695550                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 89870.614035                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 113200.980392                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 83893.597481                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 90287.319662                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89536.067350                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10411                       # number of writebacks
system.l2.writebacks::total                     10411                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           45                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           50                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           61                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           71                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                279                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 279                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                279                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         2865                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2039                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1154                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1177                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           53                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         3740                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4405                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15463                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks            1                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total              1                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         1802                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          949                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         6479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9232                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         2865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         3740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24695                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         2865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         3740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24695                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    206359250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    168976250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     90770750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     95039750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      4631750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      3066750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    266995500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    326642250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1162482250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       286514                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       214511                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        93504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       182507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       777036                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        54503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        52503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       178010                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    145316751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     76544000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       173250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    520520253                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    742554254                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    206359250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    314293001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     90770750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    171583750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      4631750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      3240000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    266995500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    847162503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1905036504                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    206359250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    314293001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     90770750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    171583750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      4631750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      3240000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    266995500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    847162503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1905036504                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       631500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       846000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       427500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1061000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2966000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       631500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       846000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       427500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1061000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2966000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.814152                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.789698                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.499135                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.645993                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.321212                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.454545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.641399                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.796564                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.708435                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000086                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000086                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.941176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.826923                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.905983                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.959555                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.962990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.950968                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.814152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.840298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.499135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.756314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.321212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.470588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.641399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.887910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.783098                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.814152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.840298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.499135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.756314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.321212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.470588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.641399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.887910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.783098                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72027.661431                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82872.118686                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 78657.495667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80747.451147                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 87391.509434                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data       102225                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 71389.171123                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 74152.610670                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75178.312747                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17907.125000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17875.916667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18700.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18250.700000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18070.604651                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18167.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17801                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 80641.926193                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 80657.534247                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        86625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 80339.597623                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80432.653163                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 72027.661431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 81825.826868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 78657.495667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 80707.314205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 87391.509434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data       101250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 71389.171123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 77835.584620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77142.599879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 72027.661431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 81825.826868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 78657.495667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 80707.314205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 87391.509434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data       101250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 71389.171123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 77835.584620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77142.599879                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       213750                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       212200                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 211857.142857                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       213750                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       212200                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 211857.142857                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               15463                       # Transaction distribution
system.membus.trans_dist::ReadResp              15462                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback             10412                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              149                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             80                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              57                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9231                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9228                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        60081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        60111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  60111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2246528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2246640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2246640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              175                       # Total snoops (count)
system.membus.snoop_fanout::samples             35349                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   35349    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               35349                       # Request fanout histogram
system.membus.reqLayer0.occupancy               31000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            83424999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          131242950                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             11.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          63513                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        51040                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3959                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        50354                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          17250                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    34.257457                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           4145                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          195                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               54255                       # DTB read hits
system.switch_cpus0.dtb.read_misses               444                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11525                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31439                       # DTB write hits
system.switch_cpus0.dtb.write_misses               54                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  22                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5522                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               85694                       # DTB hits
system.switch_cpus0.dtb.data_misses               498                       # DTB misses
system.switch_cpus0.dtb.data_acv                   22                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           17047                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              13194                       # ITB hits
system.switch_cpus0.itb.fetch_misses              204                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  21                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          13398                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  703435                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       127248                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                312449                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              63513                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        21395                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               286950                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          10068                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          139                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         4482                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            41516                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2743                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       423957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.736983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.090511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          366695     86.49%     86.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4823      1.14%     87.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            5992      1.41%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3924      0.93%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9864      2.33%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2849      0.67%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3363      0.79%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1585      0.37%     94.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24862      5.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       423957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090290                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.444176                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           94443                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       278782                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            40210                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6120                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4401                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3721                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          643                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        264387                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2017                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4401                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           98382                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          75650                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       127452                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            42082                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        75989                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        250315                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          845                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          3945                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          8627                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         59782                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       170447                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       314118                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       313897                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          199                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       112979                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           57468                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5798                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          965                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40920                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        50821                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34381                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8065                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         4644                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            226470                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7120                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           216983                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          433                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        68377                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        34193                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4813                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       423957                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.511804                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.247829                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       337226     79.54%     79.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        33493      7.90%     87.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17212      4.06%     91.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        13204      3.11%     94.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        12148      2.87%     97.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5717      1.35%     98.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3076      0.73%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1227      0.29%     99.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          654      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       423957                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            406      5.19%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          5019     64.17%     69.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2396     30.64%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       124122     57.20%     57.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          188      0.09%     57.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     57.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           45      0.02%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        57078     26.31%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32229     14.85%     98.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.53%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        216983                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.308462                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7821                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.036044                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       865498                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       301899                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       199139                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          679                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          420                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          305                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        224438                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            366                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2328                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        16292                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          363                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5639                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        10999                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4401                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          20883                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        43470                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       237991                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1336                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        50821                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34381                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5566                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           204                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        43243                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          363                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          929                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3321                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4250                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       212859                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        54853                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         4124                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4401                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               86409                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           28823                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31556                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.302599                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                200824                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               199444                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            95057                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           122931                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.283529                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.773255                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        69302                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2307                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3923                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       411601                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.408371                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.362459                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       353159     85.80%     85.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26887      6.53%     92.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         9782      2.38%     94.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4677      1.14%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4266      1.04%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         2062      0.50%     97.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2168      0.53%     97.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1578      0.38%     98.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7022      1.71%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       411601                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       168086                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        168086                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63271                       # Number of memory references committed
system.switch_cpus0.commit.loads                34529                       # Number of loads committed
system.switch_cpus0.commit.membars                976                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             22855                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           162074                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2107                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2874      1.71%      1.71% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97167     57.81%     59.52% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35505     21.12%     80.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29024     17.27%     98.02% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.98%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       168086                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7022                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              639261                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             487222                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2563                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 279478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              412682                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             165212                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               165212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.257772                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.257772                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.234865                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.234865                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          275793                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         139907                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              163                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             105                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12612                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2907                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          53407                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        45149                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2407                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        36800                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          16568                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    45.021739                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3017                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          166                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               47947                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1059                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3541                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              18933                       # DTB write hits
system.switch_cpus1.dtb.write_misses              196                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1271                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               66880                       # DTB hits
system.switch_cpus1.dtb.data_misses              1255                       # DTB misses
system.switch_cpus1.dtb.data_acv                   39                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4812                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8248                       # ITB hits
system.switch_cpus1.itb.fetch_misses              341                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8589                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  454213                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        90404                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                267173                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              53407                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        19585                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               231877                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           7852                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          153                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         7000                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           30                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            33983                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1546                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       333463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.801207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.151281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          284390     85.28%     85.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2391      0.72%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            7354      2.21%     88.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2620      0.79%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            8583      2.57%     91.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1823      0.55%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5222      1.57%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1205      0.36%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           19875      5.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       333463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.117581                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.588211                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           67346                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       222940                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            34591                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         4988                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3597                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2092                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          337                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        217355                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1086                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3597                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           70816                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          50926                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       131169                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            36091                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        40863                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        202833                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           583                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          1583                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         28844                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       139181                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       243173                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       242929                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          168                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       103378                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           35803                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10143                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          829                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            39549                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        39687                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        20731                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         5954                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2489                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            182246                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6816                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           184464                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          480                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        44421                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        22959                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4768                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       333463                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.553177                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.247162                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       260229     78.04%     78.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        24663      7.40%     85.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        14818      4.44%     89.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        14469      4.34%     94.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        13673      4.10%     98.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2921      0.88%     99.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1744      0.52%     99.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          571      0.17%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          375      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       333463                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            123      1.51%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          5824     71.71%     73.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         2175     26.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       106414     57.69%     57.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          123      0.07%     57.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     57.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.01%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        51791     28.08%     85.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        19580     10.61%     96.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6521      3.54%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        184464                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.406118                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               8122                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.044030                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       710295                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       233365                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       164014                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          698                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          356                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          309                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        192207                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            373                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          760                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        11294                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3158                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        15033                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3597                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          10598                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        36205                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       193329                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1630                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        39687                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        20731                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5487                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           158                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        36035                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          699                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2479                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3178                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       181560                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        49586                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         2904                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4267                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               68916                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           24479                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             19330                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.399724                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                166334                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               164323                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            74232                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            91973                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.361775                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.807106                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        44060                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2048                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2898                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       325175                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.453513                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.437373                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       271852     83.60%     83.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        25535      7.85%     91.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11487      3.53%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2897      0.89%     95.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2081      0.64%     96.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1669      0.51%     97.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         1360      0.42%     97.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          910      0.28%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         7384      2.27%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       325175                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       147471                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        147471                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 45966                       # Number of memory references committed
system.switch_cpus1.commit.loads                28393                       # Number of loads committed
system.switch_cpus1.commit.membars               1087                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             20811                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           141634                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1430                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2837      1.92%      1.92% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        90910     61.65%     63.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          109      0.07%     63.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        29480     19.99%     83.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        17586     11.93%     95.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6521      4.42%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       147471                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         7384                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              502637                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             391473                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 120750                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              663656                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             144640                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               144640                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.140300                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.140300                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.318441                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.318441                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          226153                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         118677                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             167                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15765                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4454                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           2092                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1503                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          225                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1650                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            271                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    16.424242                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            210                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           21                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1205                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 5                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               5                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                345                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1550                       # DTB hits
system.switch_cpus2.dtb.data_misses                 5                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               5                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                149                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            151                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   19972                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         5137                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  9080                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               2092                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          481                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 3969                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            510                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1246                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          153                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         9428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.963089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.373503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            7843     83.19%     83.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              69      0.73%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2             186      1.97%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3             130      1.38%     87.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             217      2.30%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              96      1.02%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              77      0.82%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              41      0.43%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             769      8.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         9428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.104747                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.454636                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3315                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         4692                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles             1093                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          109                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           218                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved          121                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           38                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6821                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts          102                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           218                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3396                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            793                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3372                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles             1121                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          527                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          6262                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents             4                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents           383                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4631                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         7124                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         7122                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1521                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            3110                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          189                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              744                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1626                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          496                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          316                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           57                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              5357                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          298                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             4221                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           35                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         3514                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1860                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          236                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         9428                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.447709                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.123971                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         7531     79.88%     79.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          867      9.20%     89.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          411      4.36%     93.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          246      2.61%     96.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          201      2.13%     98.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           93      0.99%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           41      0.43%     99.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           25      0.27%     99.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8           13      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         9428                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              4      3.08%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            95     73.08%     76.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           31     23.85%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2430     57.57%     57.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            7      0.17%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1323     31.34%     89.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          367      8.69%     97.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          4221                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.211346                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                130                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.030798                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        18035                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         9180                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3737                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          4351                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           32                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads         1118                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          240                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           20                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           218                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            720                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles           46                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5707                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           66                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1626                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          496                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          241                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             8                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           39                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           34                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          197                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          231                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         3997                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1210                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          224                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   52                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1558                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             574                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               348                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.200130                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3817                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3737                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1710                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             2209                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.187112                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.774106                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         3558                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           62                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          209                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         8769                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.245524                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.932140                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         7813     89.10%     89.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          486      5.54%     94.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          208      2.37%     97.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           95      1.08%     98.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           46      0.52%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           39      0.44%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           25      0.29%     99.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           19      0.22%     99.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           38      0.43%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         8769                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2153                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2153                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   764                       # Number of memory references committed
system.switch_cpus2.commit.loads                  508                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               341                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             2051                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.60%      0.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1252     58.15%     58.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.23%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          533     24.76%     83.74% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          256     11.89%     95.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.37%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2153                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           38                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               14414                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              12083                       # The number of ROB writes
system.switch_cpus2.timesIdled                     99                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  10544                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             1095723                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2140                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2140                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      9.332710                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                9.332710                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.107150                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.107150                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4705                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2895                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads          10112                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            82                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         134402                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       109552                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7465                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        90642                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          53103                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    58.585424                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8466                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          242                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              123555                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1750                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    5                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           47077                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              94138                       # DTB write hits
system.switch_cpus3.dtb.write_misses              955                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18819                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              217693                       # DTB hits
system.switch_cpus3.dtb.data_misses              2705                       # DTB misses
system.switch_cpus3.dtb.data_acv                   14                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           65896                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              39163                       # ITB hits
system.switch_cpus3.itb.fetch_misses              555                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   9                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          39718                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1471983                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       247273                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                778070                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             134402                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        61569                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               819268                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          19446                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          185                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        24612                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines           100132                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4563                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      1101124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.706614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.013427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          953377     86.58%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10039      0.91%     87.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           17678      1.61%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           11953      1.09%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           30423      2.76%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6691      0.61%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10074      0.91%     94.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5887      0.53%     95.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           55002      5.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      1101124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.091307                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.528586                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          178561                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       799935                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            88630                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25079                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8918                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7620                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          824                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        675210                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2554                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8918                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          190828                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         374155                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       259024                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           100677                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       167521                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        644009                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          862                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         20713                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          9244                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        118777                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       428071                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       850151                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       847192                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2630                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       293994                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          134069                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15524                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2006                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           157248                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       121482                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       101189                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23341                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13681                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            592617                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12852                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           555663                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1212                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       161794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        98346                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8351                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      1101124                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.504633                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.234089                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       876997     79.65%     79.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        87622      7.96%     87.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        43877      3.98%     91.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36907      3.35%     94.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        27120      2.46%     97.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        16199      1.47%     98.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8174      0.74%     99.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2777      0.25%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1451      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      1101124                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            836      4.25%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         10485     53.33%     57.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8341     42.42%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       317180     57.08%     57.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          543      0.10%     57.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1191      0.21%     57.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       130840     23.55%     81.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        96164     17.31%     98.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9064      1.63%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        555663                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.377493                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19662                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035385                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      2225335                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       763695                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       517126                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         7988                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4096                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3818                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        570707                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4164                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         5073                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        37782                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          557                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12713                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        19768                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8918                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         136827                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       214043                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       617169                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2586                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       121482                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       101189                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9894                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1079                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       212536                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          557                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2310                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6422                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8732                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       547570                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       125813                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8092                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11700                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              221092                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           73015                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             95279                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.371995                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                525844                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               520944                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           256978                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           352654                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.353906                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.728697                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       157166                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4501                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7883                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      1074640                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.421479                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.339169                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       910969     84.77%     84.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        74078      6.89%     91.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        28820      2.68%     94.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13816      1.29%     95.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16392      1.53%     97.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         4953      0.46%     97.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5511      0.51%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4435      0.41%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15666      1.46%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      1074640                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       452938                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        452938                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172176                       # Number of memory references committed
system.switch_cpus3.commit.loads                83700                       # Number of loads committed
system.switch_cpus3.commit.membars               2351                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             58721                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435350                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4294                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9722      2.15%      2.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257641     56.88%     59.03% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          517      0.11%     59.14% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.40% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.40% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.40% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.40% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86051     19.00%     78.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88544     19.55%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9064      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       452938                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15666                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1660795                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1246961                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3935                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 370859                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              901639                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             443670                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               443670                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.317743                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.317743                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.301410                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.301410                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          739965                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         352141                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2547                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17938                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7532                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              22429                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             22428                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11620                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             154                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            82                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            236                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9744                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9744                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         7038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         7102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       225216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       471512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       147968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       257632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       373184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1271144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2761968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             814                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            44047                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  44047    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44047                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33651498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5843665                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7961751                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3692151                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4865495                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            275652                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            136227                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9515891                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          20193234                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.030550                       # Number of seconds simulated
sim_ticks                                 30550114000                       # Number of ticks simulated
final_tick                               2294181609000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7653693                       # Simulator instruction rate (inst/s)
host_op_rate                                  7653689                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1910406985                       # Simulator tick rate (ticks/s)
host_mem_usage                                 756240                       # Number of bytes of host memory used
host_seconds                                    15.99                       # Real time elapsed on the host
sim_insts                                   122393281                       # Number of instructions simulated
sim_ops                                     122393281                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        24128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        16192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       195072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       254144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      2457344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      1401728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        59648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        40000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4448384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        24128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       195072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      2457344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        59648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2736192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4477248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4477248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        38396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        21902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               69506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         69957                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              69957                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       789784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       530014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      6385312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      8318921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     80436492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     45882906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1952464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      1309324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            4190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             145609408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       789784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      6385312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     80436492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1952464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         89564052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       146554216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            146554216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       146554216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       789784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       530014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      6385312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      8318921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     80436492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     45882906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1952464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      1309324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           4190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            292163623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       69506                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     125573                       # Number of write requests accepted
system.mem_ctrls.readBursts                     69506                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   125573                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4419328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   29056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5608000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4448384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8036672                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    454                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 37943                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          607                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5634                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       149                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   30550115000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 69506                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               125573                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   45373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    519                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        38112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.163728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   147.086564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.729463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18169     47.67%     47.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9235     24.23%     71.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2786      7.31%     79.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1292      3.39%     82.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          678      1.78%     84.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          494      1.30%     85.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          362      0.95%     86.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          230      0.60%     87.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4866     12.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        38112                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.097201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.608576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1738     65.73%     65.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           116      4.39%     70.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           172      6.51%     76.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           156      5.90%     82.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           134      5.07%     87.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            90      3.40%     91.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           81      3.06%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           56      2.12%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           41      1.55%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           23      0.87%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           18      0.68%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           10      0.38%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            4      0.15%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            3      0.11%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2644                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      33.141074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.617400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     75.181698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          2420     91.53%     91.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            76      2.87%     94.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            14      0.53%     94.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             5      0.19%     95.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             3      0.11%     95.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            2      0.08%     95.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            4      0.15%     95.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            6      0.23%     95.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           16      0.61%     96.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            9      0.34%     96.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            4      0.15%     96.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            9      0.34%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            2      0.08%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            2      0.08%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            8      0.30%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            7      0.26%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            8      0.30%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            6      0.23%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            3      0.11%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            8      0.30%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            3      0.11%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            3      0.11%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            3      0.11%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.08%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.04%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            4      0.15%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.04%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            1      0.04%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-623            1      0.04%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-655            1      0.04%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            2      0.08%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            3      0.11%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            6      0.23%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2644                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1278030569                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2572755569                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  345260000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18508.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37258.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       144.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    145.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    263.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    42570                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   75995                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     156603.81                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                192749760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                105171000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               427034400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              343323360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           2148666000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           6210660150                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          14290352250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            23717956920                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            720.972644                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  23674108937                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1019980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5852183813                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                234745560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                128085375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               488568600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              355894560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           2148666000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6236614530                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          14267585250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            23860159875                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            725.295294                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  23646403750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1019980000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    5879075000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      35                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       999                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     295     31.62%     31.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.32%     31.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     32      3.43%     35.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.11%     35.48% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    602     64.52%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 933                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      295     47.20%     47.20% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.48%     47.68% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      32      5.12%     52.80% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.16%     52.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     294     47.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  625                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             31027647000     99.53%     99.53% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2383000      0.01%     99.54% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               11717500      0.04%     99.58% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1501000      0.00%     99.58% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              129756000      0.42%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         31173004500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.488372                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.669882                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  862     89.51%     89.51% # number of callpals executed
system.cpu0.kern.callpal::rdps                     66      6.85%     96.37% # number of callpals executed
system.cpu0.kern.callpal::rti                      35      3.63%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   963                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               36                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements              355                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          490.913499                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               5612                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              355                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.808451                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   490.913499                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.958815                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.958815                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           169204                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          169204                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        27820                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          27820                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        12108                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         12108                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          379                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          379                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          244                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          244                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        39928                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           39928                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        39928                       # number of overall hits
system.cpu0.dcache.overall_hits::total          39928                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1117                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1117                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          365                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          365                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           52                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           82                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           82                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1482                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1482                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1482                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1482                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     57906358                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     57906358                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     15749622                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     15749622                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      2457497                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2457497                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      1998549                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1998549                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     73655980                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     73655980                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     73655980                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     73655980                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        28937                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        28937                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        12473                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        12473                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          326                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          326                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        41410                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        41410                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        41410                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        41410                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038601                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038601                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.029263                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.029263                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.120650                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120650                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.251534                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.251534                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.035788                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.035788                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.035788                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.035788                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 51840.965085                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51840.965085                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 43149.649315                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43149.649315                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 47259.557692                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 47259.557692                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 24372.548780                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 24372.548780                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49700.391363                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49700.391363                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49700.391363                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49700.391363                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          770                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1521                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    38.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.050000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          153                       # number of writebacks
system.cpu0.dcache.writebacks::total              153                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          664                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          664                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          129                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           10                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          793                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          793                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          793                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          793                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          453                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          236                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          236                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           42                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           42                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           80                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           80                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          689                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          689                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          689                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          689                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          234                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          234                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          118                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          118                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          352                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          352                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     24461535                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     24461535                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9221633                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9221633                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      1750501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1750501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      1878451                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1878451                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     33683168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     33683168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     33683168                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     33683168                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     52426500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     52426500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     26400000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     26400000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     78826500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     78826500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.015655                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.015655                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.018921                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018921                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.097448                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.097448                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.245399                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.245399                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.016638                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.016638                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.016638                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.016638                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 53998.973510                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 53998.973510                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 39074.716102                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39074.716102                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 41678.595238                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41678.595238                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 23480.637500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 23480.637500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 48887.036284                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 48887.036284                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 48887.036284                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 48887.036284                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224044.871795                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224044.871795                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223728.813559                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223728.813559                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 223938.920455                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 223938.920455                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             1231                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               9493                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1231                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.711617                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            60587                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           60587                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        28267                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          28267                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        28267                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           28267                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        28267                       # number of overall hits
system.cpu0.icache.overall_hits::total          28267                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         1411                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1411                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         1411                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1411                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         1411                       # number of overall misses
system.cpu0.icache.overall_misses::total         1411                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     57860858                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     57860858                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     57860858                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     57860858                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     57860858                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     57860858                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        29678                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        29678                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        29678                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        29678                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        29678                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        29678                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.047544                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.047544                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.047544                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.047544                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.047544                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.047544                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 41006.986534                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 41006.986534                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 41006.986534                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 41006.986534                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 41006.986534                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 41006.986534                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          338                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    84.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          180                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          180                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          180                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          180                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          180                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          180                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         1231                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1231                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         1231                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1231                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         1231                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1231                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     49574116                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     49574116                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     49574116                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     49574116                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     49574116                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     49574116                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.041479                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.041479                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.041479                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.041479                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.041479                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.041479                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40271.418359                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 40271.418359                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 40271.418359                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 40271.418359                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 40271.418359                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 40271.418359                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      33                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1305                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     326     34.90%     34.90% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     32      3.43%     38.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.11%     38.44% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    575     61.56%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 934                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      326     47.66%     47.66% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      32      4.68%     52.34% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.15%     52.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     325     47.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  684                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             30207768000     99.64%     99.64% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               12082500      0.04%     99.68% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1288500      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               95539500      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         30316678500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.565217                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.732334                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.10%      0.10% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      1.41%      1.51% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.20%      1.71% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  848     85.40%     87.11% # number of callpals executed
system.cpu1.kern.callpal::rdps                     64      6.45%     93.55% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.10%     93.66% # number of callpals executed
system.cpu1.kern.callpal::rti                      53      5.34%     98.99% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.91%     99.90% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.10%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   993                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               35                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 33                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.600000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.030303                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.477273                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         252860500     67.31%     67.31% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           122820500     32.69%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             5006                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          496.911407                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              83161                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5006                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.612265                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   496.911407                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.970530                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.970530                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          487                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           486823                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          486823                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        63994                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          63994                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        31567                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         31567                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          667                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          667                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          670                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          670                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        95561                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           95561                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        95561                       # number of overall hits
system.cpu1.dcache.overall_hits::total          95561                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9427                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9427                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        13806                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        13806                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          195                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          195                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           78                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           78                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        23233                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         23233                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        23233                       # number of overall misses
system.cpu1.dcache.overall_misses::total        23233                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    582001859                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    582001859                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    961629866                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    961629866                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     13474248                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13474248                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      1481031                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1481031                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1543631725                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1543631725                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1543631725                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1543631725                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        73421                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        73421                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        45373                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        45373                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          862                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          862                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       118794                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       118794                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       118794                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       118794                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.128397                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.128397                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.304278                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.304278                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.226218                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.226218                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.104278                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.104278                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.195574                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.195574                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.195574                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.195574                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 61737.759521                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61737.759521                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 69653.039693                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69653.039693                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 69098.707692                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 69098.707692                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 18987.576923                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 18987.576923                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 66441.343133                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66441.343133                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 66441.343133                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66441.343133                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        85305                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1268                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1823                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    46.793747                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.736842                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2803                       # number of writebacks
system.cpu1.dcache.writebacks::total             2803                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6301                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6301                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        11708                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        11708                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           64                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           64                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        18009                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        18009                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        18009                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        18009                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3126                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3126                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2098                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2098                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          131                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          131                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           77                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           77                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5224                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5224                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5224                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5224                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           34                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           34                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           34                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           34                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    213929789                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    213929789                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    158741523                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    158741523                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      8385001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      8385001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      1368469                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1368469                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    372671312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    372671312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    372671312                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    372671312                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      7655500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      7655500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      7655500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      7655500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.042576                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.042576                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.046239                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046239                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.151972                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.151972                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.102941                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.102941                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.043975                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043975                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.043975                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043975                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 68435.633077                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68435.633077                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 75663.261678                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75663.261678                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 64007.641221                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64007.641221                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 17772.324675                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17772.324675                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 71338.306279                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71338.306279                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 71338.306279                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71338.306279                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225161.764706                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225161.764706                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225161.764706                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225161.764706                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             4316                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999172                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              88080                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4316                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            20.407785                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999172                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           138699                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          138699                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        62046                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          62046                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        62046                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           62046                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        62046                       # number of overall hits
system.cpu1.icache.overall_hits::total          62046                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         5144                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5144                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         5144                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5144                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         5144                       # number of overall misses
system.cpu1.icache.overall_misses::total         5144                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    336703067                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    336703067                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    336703067                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    336703067                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    336703067                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    336703067                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        67190                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        67190                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        67190                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        67190                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        67190                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        67190                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.076559                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.076559                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.076559                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.076559                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.076559                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.076559                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 65455.495140                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65455.495140                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 65455.495140                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65455.495140                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 65455.495140                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65455.495140                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          734                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.933333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          826                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          826                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          826                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          826                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          826                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          826                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         4318                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4318                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         4318                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4318                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         4318                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4318                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    281559655                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    281559655                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    281559655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    281559655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    281559655                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    281559655                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.064266                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.064266                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.064266                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.064266                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.064266                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.064266                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 65206.034044                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65206.034044                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 65206.034044                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65206.034044                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 65206.034044                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65206.034044                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     255                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     13625                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2761     36.06%     36.06% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     65      0.85%     36.91% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     32      0.42%     37.33% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     37.34% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4798     62.66%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                7657                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2758     49.14%     49.14% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      65      1.16%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      32      0.57%     50.86% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.02%     50.88% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2757     49.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 5613                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             29048740000     93.18%     93.18% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               59189500      0.19%     93.37% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               13597500      0.04%     93.41% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 584500      0.00%     93.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2052775500      6.58%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         31174887000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998913                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.574614                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.733055                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      8.33%      8.33% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      8.33%     16.67% # number of syscalls executed
system.cpu2.kern.syscall::6                         3      8.33%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     11.11%     36.11% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.78%     38.89% # number of syscalls executed
system.cpu2.kern.syscall::33                        5     13.89%     52.78% # number of syscalls executed
system.cpu2.kern.syscall::45                        8     22.22%     75.00% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      2.78%     77.78% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.78%     80.56% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      2.78%     83.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        2      5.56%     88.89% # number of syscalls executed
system.cpu2.kern.syscall::92                        1      2.78%     91.67% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.78%     94.44% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.78%     97.22% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.78%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    36                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  316      3.37%      3.42% # number of callpals executed
system.cpu2.kern.callpal::tbi                      10      0.11%      3.52% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 7109     75.89%     79.42% # number of callpals executed
system.cpu2.kern.callpal::rdps                    400      4.27%     83.69% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.01%     83.70% # number of callpals executed
system.cpu2.kern.callpal::rti                     450      4.80%     88.50% # number of callpals executed
system.cpu2.kern.callpal::callsys                  71      0.76%     89.26% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.03%     89.29% # number of callpals executed
system.cpu2.kern.callpal::rdunique               1002     10.70%     99.99% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  9367                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              765                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                349                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                348                      
system.cpu2.kern.mode_good::user                  349                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.454902                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.625673                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       32155271000     96.92%     96.92% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          1022904000      3.08%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     316                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            37303                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.343239                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             914916                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            37303                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            24.526606                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     4.584124                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   505.759116                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.008953                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.987811                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996764                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4201246                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4201246                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       610110                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         610110                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       300865                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        300865                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        12325                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        12325                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        12735                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        12735                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       910975                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          910975                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       910975                       # number of overall hits
system.cpu2.dcache.overall_hits::total         910975                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        48365                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        48365                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        54929                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        54929                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1468                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1468                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           79                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           79                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103294                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103294                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103294                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103294                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2572887124                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2572887124                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   3677417884                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3677417884                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     74745000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     74745000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       875513                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       875513                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data         6501                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         6501                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6250305008                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6250305008                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6250305008                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6250305008                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       658475                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       658475                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       355794                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       355794                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        13793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        13793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        12814                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        12814                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1014269                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1014269                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1014269                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1014269                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.073450                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.073450                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.154384                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.154384                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.106431                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.106431                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.006165                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.006165                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.101841                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.101841                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.101841                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.101841                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 53197.293994                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53197.293994                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 66948.567860                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 66948.567860                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 50916.212534                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 50916.212534                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 11082.443038                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11082.443038                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 60509.855442                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 60509.855442                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 60509.855442                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 60509.855442                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       274424                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             5429                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    50.547799                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    86.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17052                       # number of writebacks
system.cpu2.dcache.writebacks::total            17052                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        20663                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        20663                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        45735                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        45735                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          414                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          414                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        66398                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        66398                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        66398                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        66398                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        27702                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        27702                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         9194                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         9194                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1054                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1054                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           79                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           79                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36896                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36896                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36896                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36896                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          677                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          677                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         1163                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         1163                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         1840                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         1840                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1489743971                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1489743971                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    661588460                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    661588460                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     46557000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     46557000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       758487                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       758487                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data         4999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         4999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2151332431                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2151332431                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2151332431                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2151332431                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    111551000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    111551000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    192971000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    192971000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    304522000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    304522000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.042070                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.042070                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.025841                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.025841                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.076416                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.076416                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.006165                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.006165                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.036377                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.036377                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.036377                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.036377                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 53777.487943                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 53777.487943                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 71958.718730                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71958.718730                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 44171.726755                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44171.726755                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  9601.101266                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9601.101266                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 58308.012549                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 58308.012549                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 58308.012549                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 58308.012549                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 164772.525849                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 164772.525849                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 165925.193465                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 165925.193465                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 165501.086957                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 165501.086957                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            96796                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.556159                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             620539                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            96796                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             6.410792                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     3.617497                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   507.938662                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.007065                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.992068                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999133                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          377                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1493093                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1493093                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       592792                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         592792                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       592792                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          592792                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       592792                       # number of overall hits
system.cpu2.icache.overall_hits::total         592792                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       105321                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       105321                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       105321                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        105321                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       105321                       # number of overall misses
system.cpu2.icache.overall_misses::total       105321                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   4550756299                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   4550756299                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   4550756299                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   4550756299                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   4550756299                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   4550756299                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       698113                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       698113                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       698113                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       698113                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       698113                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       698113                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.150865                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.150865                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.150865                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.150865                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.150865                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.150865                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 43208.441802                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 43208.441802                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 43208.441802                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 43208.441802                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 43208.441802                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 43208.441802                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3502                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              110                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    31.836364                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         8452                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         8452                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         8452                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         8452                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         8452                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         8452                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        96869                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        96869                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        96869                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        96869                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        96869                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        96869                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   3998037215                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3998037215                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   3998037215                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3998037215                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   3998037215                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3998037215                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.138758                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.138758                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.138758                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.138758                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.138758                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.138758                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41272.617814                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 41272.617814                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 41272.617814                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 41272.617814                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 41272.617814                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 41272.617814                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      37                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       754                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     202     29.62%     29.62% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     32      4.69%     34.31% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.44%     34.75% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    445     65.25%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 682                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      202     46.12%     46.12% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      32      7.31%     53.42% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.68%     54.11% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     201     45.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  438                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             30852623500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               11558500      0.04%     99.76% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2270500      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               72242000      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         30938694500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.451685                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.642229                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.42%      0.42% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  614     85.52%     85.93% # number of callpals executed
system.cpu3.kern.callpal::rdps                     67      9.33%     95.26% # number of callpals executed
system.cpu3.kern.callpal::rti                      34      4.74%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   718                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               37                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements              741                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          445.717126                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               5118                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              741                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.906883                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   445.717126                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.870541                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.870541                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           122410                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          122410                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        18554                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          18554                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         8420                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          8420                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          180                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          180                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          106                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          106                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        26974                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           26974                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        26974                       # number of overall hits
system.cpu3.dcache.overall_hits::total          26974                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1377                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1377                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1583                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1583                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           50                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           50                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           69                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           69                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2960                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2960                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2960                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2960                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     69057154                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     69057154                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    100376759                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    100376759                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      2109747                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2109747                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      1448034                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1448034                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    169433913                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    169433913                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    169433913                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    169433913                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        19931                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        19931                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        10003                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        10003                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          175                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          175                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        29934                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        29934                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        29934                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        29934                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.069088                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.069088                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.158253                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.158253                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.217391                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.217391                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.394286                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.394286                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.098884                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.098884                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.098884                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.098884                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 50150.438635                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 50150.438635                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 63409.197094                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 63409.197094                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 42194.940000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 42194.940000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data        20986                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        20986                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 57241.186824                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 57241.186824                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 57241.186824                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 57241.186824                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6173                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          333                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               90                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    68.588889                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           37                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          404                       # number of writebacks
system.cpu3.dcache.writebacks::total              404                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          598                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          598                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1223                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1223                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           10                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1821                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1821                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1821                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1821                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          779                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          779                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          360                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          360                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           40                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           40                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           69                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           69                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         1139                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1139                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         1139                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1139                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           47                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           47                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           51                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           51                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     45285777                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     45285777                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     19682207                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     19682207                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1697251                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1697251                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      1344966                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1344966                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     64967984                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     64967984                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     64967984                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     64967984                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      9714500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      9714500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     10333500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     10333500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.039085                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.039085                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.035989                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.035989                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.173913                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.173913                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.394286                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.394286                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.038050                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.038050                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.038050                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.038050                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 58133.218228                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 58133.218228                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 54672.797222                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 54672.797222                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 42431.275000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42431.275000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 19492.260870                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 19492.260870                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 57039.494293                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 57039.494293                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 57039.494293                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 57039.494293                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 206691.489362                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 206691.489362                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 202617.647059                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 202617.647059                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1909                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              13202                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1909                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             6.915663                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          489                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            37983                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           37983                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        15822                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          15822                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        15822                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           15822                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        15822                       # number of overall hits
system.cpu3.icache.overall_hits::total          15822                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2215                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2215                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2215                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2215                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2215                       # number of overall misses
system.cpu3.icache.overall_misses::total         2215                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    121119321                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    121119321                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    121119321                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    121119321                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    121119321                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    121119321                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        18037                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        18037                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        18037                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        18037                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        18037                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        18037                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.122803                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.122803                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.122803                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.122803                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.122803                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.122803                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 54681.409029                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 54681.409029                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 54681.409029                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 54681.409029                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 54681.409029                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 54681.409029                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          296                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    22.769231                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          306                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          306                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          306                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          306                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          306                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          306                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         1909                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1909                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         1909                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1909                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         1909                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1909                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    101352899                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    101352899                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    101352899                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    101352899                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    101352899                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    101352899                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.105838                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.105838                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.105838                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.105838                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.105838                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.105838                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 53092.141959                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 53092.141959                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 53092.141959                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 53092.141959                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 53092.141959                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 53092.141959                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 427                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  3559424                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        442                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1054                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1054                       # Transaction distribution
system.iobus.trans_dist::WriteReq               56978                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1362                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        55616                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          672                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          614                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4552                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       111512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       111512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  116064                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          307                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1755                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5278                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      3560544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      3560544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3565822                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               604000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                93000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               19000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              387000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2535000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           324463361                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3190000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            55897151                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                55756                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                55756                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               501804                       # Number of tag accesses
system.iocache.tags.data_accesses              501804                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          140                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              140                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        55616                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        55616                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          140                       # number of demand (read+write) misses
system.iocache.demand_misses::total               140                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          140                       # number of overall misses
system.iocache.overall_misses::total              140                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     17603870                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     17603870                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  12024968340                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  12024968340                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     17603870                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     17603870                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     17603870                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     17603870                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          140                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            140                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        55616                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        55616                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          140                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             140                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          140                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            140                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 125741.928571                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 125741.928571                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 216214.189082                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 216214.189082                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 125741.928571                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 125741.928571                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 125741.928571                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 125741.928571                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        107208                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                15724                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.818112                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           55616                       # number of writebacks
system.iocache.writebacks::total                55616                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          140                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          140                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        55616                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        55616                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          140                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          140                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          140                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          140                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     10192000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     10192000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   9132764512                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   9132764512                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     10192000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     10192000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     10192000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     10192000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        72800                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        72800                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 164211.099540                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 164211.099540                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        72800                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        72800                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        72800                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        72800                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     72470                       # number of replacements
system.l2.tags.tagsinuse                  2906.087325                       # Cycle average of tags in use
system.l2.tags.total_refs                       77688                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     72470                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.072002                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      608.083509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    20.803896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    13.253716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    76.192232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    77.898094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1473.704518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   584.180609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    32.018993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    19.951757                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.037114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.004650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.004755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.089948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.035656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.001954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.001218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.177373                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          874                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          541                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1537                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           74                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.194641                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2774225                       # Number of tag accesses
system.l2.tags.data_accesses                  2774225                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          767                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          119                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1156                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          570                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        58336                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        13350                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst          861                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          152                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   75311                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            20412                       # number of Writeback hits
system.l2.Writeback_hits::total                 20412                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   29                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 23                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          199                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1478                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1694                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          767                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          124                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1156                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          769                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        58336                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        14828                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          861                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          164                       # number of demand (read+write) hits
system.l2.demand_hits::total                    77005                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          767                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          124                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1156                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          769                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        58336                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        14828                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          861                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          164                       # number of overall hits
system.l2.overall_hits::total                   77005                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst          464                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          246                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         3162                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2280                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        38444                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14508                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         1048                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          452                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 60604                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          179                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           88                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           95                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                446                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           39                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           38                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              147                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           29                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1724                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         7474                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9421                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst          464                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          275                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3162                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4004                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        38444                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        21982                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1048                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          646                       # number of demand (read+write) misses
system.l2.demand_misses::total                  70025                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          464                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          275                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3162                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4004                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        38444                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        21982                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1048                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          646                       # number of overall misses
system.l2.overall_misses::total                 70025                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     40185500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     23772500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    264999500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    211483000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   3287760665                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1363180912                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     90338750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     43867500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5325588327                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       248998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       155495                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       589484                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       124497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1118474                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       157496                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       219494                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       470987                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      3229000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    151257499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    632694570                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     16387750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     803568819                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     40185500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     27001500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    264999500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    362740499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   3287760665                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1995875482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     90338750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     60255250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6129157146                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     40185500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     27001500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    264999500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    362740499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   3287760665                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1995875482                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     90338750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     60255250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6129157146                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         1231                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          365                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         4318                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         2850                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        96780                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        27858                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         1909                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          604                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              135915                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        20412                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             20412                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          181                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          118                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              475                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           61                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            170                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           34                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         1923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         8952                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11115                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         1231                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          399                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         4318                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4773                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        96780                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36810                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1909                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          810                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               147030                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         1231                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          399                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         4318                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4773                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        96780                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36810                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1909                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          810                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              147030                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.376929                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.673973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.732283                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.800000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.397231                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.520784                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.548979                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.748344                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.445896                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.988950                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.977778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.805085                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.976744                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.938947                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.885246                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.951220                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.640000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.883721                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.864706                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.852941                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.896516                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.834897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.941748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.847593                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.376929                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.689223                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.732283                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.838885                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.397231                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.597175                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.548979                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.797531                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.476263                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.376929                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.689223                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.732283                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.838885                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.397231                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.597175                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.548979                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.797531                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.476263                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 86606.681034                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 96636.178862                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 83807.558507                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 92755.701754                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 85520.774763                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 93960.636339                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 86201.097328                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 97051.991150                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87875.195152                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1391.050279                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1766.988636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  6205.094737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1482.107143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2507.789238                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  2916.592593                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  1602.512821                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 13718.375000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data   828.921053                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3203.993197                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 111344.827586                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 87736.368329                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 84652.738828                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 84472.938144                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85295.490818                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 86606.681034                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 98187.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 83807.558507                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 90594.530220                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 85520.774763                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 90795.900373                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 86201.097328                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 93274.380805                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87528.127754                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 86606.681034                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 98187.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 83807.558507                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 90594.530220                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 85520.774763                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 90795.900373                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 86201.097328                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 93274.380805                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87528.127754                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14342                       # number of writebacks
system.l2.writebacks::total                     14342                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           87                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          114                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           31                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           41                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           47                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          116                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                477                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          114                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          116                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 477                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          114                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          116                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                477                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst          377                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          225                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         3048                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2249                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        38403                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14461                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          932                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          432                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            60127                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          179                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           446                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           39                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           38                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          147                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           29                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         1724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         7474                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9421                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         3048                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        38403                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        21935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             69548                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         3048                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        38403                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        21935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            69548                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          234                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          677                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          915                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          118                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           34                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         1163                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           47                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1362                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          352                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           34                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         1840                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           51                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2277                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     28496750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     19287750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    217940750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    180703750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   2802654085                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1177805088                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     68912000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     36675500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4532475673                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      3308117                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      1650050                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      1780575                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      1568544                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8307286                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       974049                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       705531                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       294513                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       678535                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2652628                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      2867000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    129881501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    540059930                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     13992750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    686801181                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     28496750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     22154750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    217940750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    310585251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   2802654085                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1717865018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     68912000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     50668250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5219276854                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     28496750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     22154750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    217940750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    310585251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   2802654085                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1717865018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     68912000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     50668250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5219276854                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     49162500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    102072000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       563000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    151797500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     24865000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      7181500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    177841500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      9042000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    218930000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     74027500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      7181500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    279913500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      9605000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    370727500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.306255                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.616438                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.705882                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.789123                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.396807                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.519097                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.488214                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.715232                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.442387                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.988950                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.977778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.805085                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.976744                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.938947                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.885246                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.951220                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.640000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.883721                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.864706                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.852941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.896516                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.834897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.941748                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.847593                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.306255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.636591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.705882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.832391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.396807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.595898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.488214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.772840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.473019                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.306255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.636591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.705882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.832391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.396807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.595898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.488214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.772840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.473019                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 75588.196286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85723.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 71502.870735                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80348.488217                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 72980.081895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 81447.001452                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 73939.914163                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 84896.990741                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75381.703278                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18481.100559                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18750.568182                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18742.894737                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18673.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18626.201794                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18037.944444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18090.538462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18407.062500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17856.184211                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18045.088435                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 98862.068966                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 75337.297564                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 72258.486754                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 72127.577320                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72901.091285                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 75588.196286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 87223.425197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 71502.870735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 78173.987163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 72980.081895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 78316.162207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 73939.914163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 80939.696486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75045.678582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 75588.196286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 87223.425197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 71502.870735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 78173.987163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 72980.081895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 78316.162207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 73939.914163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 80939.696486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75045.678582                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210096.153846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 150771.048744                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140750                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 165898.907104                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210720.338983                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211220.588235                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 152916.165090                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 192382.978723                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 160741.556535                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210305.397727                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211220.588235                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 152126.902174                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 188333.333333                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 162814.009662                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               61182                       # Transaction distribution
system.membus.trans_dist::ReadResp              61177                       # Transaction distribution
system.membus.trans_dist::WriteReq               1362                       # Transaction distribution
system.membus.trans_dist::WriteResp              1362                       # Transaction distribution
system.membus.trans_dist::Writeback             69957                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        55616                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        55616                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              664                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            278                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             607                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9418                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9407                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       166990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       166990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       154935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       159492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 326482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      7118976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      7118976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5278                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5365952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5371230                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12490206                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              512                       # Total snoops (count)
system.membus.snoop_fanout::samples            198626                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  198626    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              198626                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4230998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           717146632                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           56467849                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          377313232                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          73756                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        62374                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         1088                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        55874                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          15903                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    28.462254                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           4597                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect           79                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               31295                       # DTB read hits
system.switch_cpus0.dtb.read_misses               154                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses             154                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              14385                       # DTB write hits
system.switch_cpus0.dtb.write_misses               44                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses             44                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               45680                       # DTB hits
system.switch_cpus0.dtb.data_misses               198                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses             198                       # DTB accesses
system.switch_cpus0.itb.fetch_hits               6124                       # ITB hits
system.switch_cpus0.itb.fetch_misses                1                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses           6125                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  398212                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles        60862                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                224372                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              73756                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        20500                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               282250                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           4704                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          470                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles          816                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            29678                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes          792                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       346780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.647015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.946790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          303333     87.47%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            3185      0.92%     88.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            7836      2.26%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3637      1.05%     91.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            5488      1.58%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2362      0.68%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            2648      0.76%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1374      0.40%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           16917      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       346780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.185218                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.563449                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           45531                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       265857                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            29843                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         3290                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          2259                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         2850                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred           93                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        170701                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts          363                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          2259                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           47779                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          75841                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       180336                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            30906                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9659                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        158665                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2718                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          1418                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents            15                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       108852                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       184712                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       184677                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps        88386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           20443                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         6741                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          412                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            30674                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        33891                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        16162                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10545                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         5202                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            143538                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        10244                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           137578                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          499                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        32749                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        14572                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         7658                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       346780                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.396730                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.086888                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       285801     82.42%     82.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        27602      7.96%     90.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        14110      4.07%     94.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3         6692      1.93%     96.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4         6579      1.90%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         2746      0.79%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         1773      0.51%     99.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          820      0.24%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          657      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       346780                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            581     14.61%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          2059     51.79%     66.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1336     33.60%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu        85224     61.95%     61.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          325      0.24%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        33035     24.01%     86.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        14939     10.86%     97.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         4055      2.95%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        137578                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.345489                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3976                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028900                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       626411                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       186823                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       133541                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        141554                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1236                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads         6912                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          294                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         3207                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          235                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          242                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          2259                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          74478                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          656                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       155333                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          788                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        33891                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        16162                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         8668                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           268                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          298                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          294                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          547                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         1623                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         2170                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       135218                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        31461                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         2360                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 1551                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               45923                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           22784                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             14462                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.339563                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                134374                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               133541                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            67648                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers            89826                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.335352                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.753100                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        33644                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2584                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         1994                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       340948                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.356518                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.212121                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       294439     86.36%     86.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        21089      6.19%     92.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         9829      2.88%     95.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4974      1.46%     96.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         2649      0.78%     97.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1967      0.58%     98.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6          892      0.26%     98.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7          770      0.23%     98.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         4339      1.27%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       340948                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       121554                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        121554                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 39928                       # Number of memory references committed
system.switch_cpus0.commit.loads                26973                       # Number of loads committed
system.switch_cpus0.commit.membars               1122                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             20574                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           116815                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         3940                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass          550      0.45%      0.45% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        75567     62.17%     62.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          267      0.22%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        28095     23.11%     85.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        13020     10.71%     96.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         4055      3.34%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       121554                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         4339                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              491303                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             316224                       # The number of ROB writes
system.switch_cpus0.timesIdled                    811                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  51432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            61947902                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             121004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               121004                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      3.290899                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                3.290899                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.303868                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.303868                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          164914                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes          97928                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads          73462                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2970                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          87480                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        67790                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         4810                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        63952                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          37393                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    58.470415                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           6812                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          236                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               90771                       # DTB read hits
system.switch_cpus1.dtb.read_misses               720                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           33844                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              50131                       # DTB write hits
system.switch_cpus1.dtb.write_misses              124                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  32                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          18066                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              140902                       # DTB hits
system.switch_cpus1.dtb.data_misses               844                       # DTB misses
system.switch_cpus1.dtb.data_acv                   34                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           51910                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              29434                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1344                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  17                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          30778                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  890849                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       173821                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                486101                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              87480                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        44205                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               316865                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          13532                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles                17                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles          573                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        77915                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          744                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            67190                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         3144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       576776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.842790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.164101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          481612     83.50%     83.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            8748      1.52%     85.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           12813      2.22%     87.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            8153      1.41%     88.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           15316      2.66%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            6212      1.08%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6325      1.10%     93.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            3782      0.66%     94.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           33815      5.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       576776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.098198                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.545660                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          142034                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       345829                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            75677                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         7085                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          6151                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         5957                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          632                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        441505                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2165                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          6151                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          147250                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          78710                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       196754                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            77146                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        70765                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        423149                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          401                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          4217                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          8410                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         50188                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       289028                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       529893                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       529569                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          265                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       217581                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           71449                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10149                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1138                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            53334                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        87983                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        54549                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11629                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8634                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            387390                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        12718                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           373435                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          525                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        90827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        45924                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         9304                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       576776                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.647452                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.384265                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       430618     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        52541      9.11%     83.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        31492      5.46%     89.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        24082      4.18%     93.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        19101      3.31%     96.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         9416      1.63%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         5742      1.00%     99.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         2544      0.44%     99.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1240      0.21%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       576776                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            835      8.23%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          6221     61.33%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         3088     30.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       220597     59.07%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          409      0.11%     59.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           52      0.01%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        94429     25.29%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        51432     13.77%     98.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6507      1.74%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        373435                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.419190                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              10144                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.027164                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      1333384                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       490860                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       352356                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          932                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          545                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          405                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        383074                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            499                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         6075                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        20265                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          486                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         8339                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        11788                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          6151                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25990                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        43104                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       407523                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1823                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        87983                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        54549                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10829                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           162                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        42877                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          486                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         1959                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         4042                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         6001                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       368175                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        91675                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         5261                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 7415                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              142051                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           52968                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             50376                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.413286                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                354866                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               352761                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           175176                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           228540                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.395983                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.766500                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        92209                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3414                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         5500                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       560839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.560159                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.582575                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       453352     80.83%     80.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        49411      8.81%     89.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        16717      2.98%     92.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         9450      1.68%     94.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         7464      1.33%     95.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         4130      0.74%     96.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         3695      0.66%     97.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         2672      0.48%     97.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        13948      2.49%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       560839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       314159                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        314159                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                113928                       # Number of memory references committed
system.switch_cpus1.commit.loads                67718                       # Number of loads committed
system.switch_cpus1.commit.membars               1252                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             45332                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               349                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           303354                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         4446                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         4880      1.55%      1.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       186906     59.49%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          357      0.11%     61.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           46      0.01%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        68970     21.95%     83.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        46490     14.80%     97.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6507      2.07%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       314159                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        13948                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              949170                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             828727                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 314073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            59739150                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             309285                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               309285                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.880350                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.880350                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.347180                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.347180                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          477238                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         251356                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              231                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             158                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          74476                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4857                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups        1186543                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       961161                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        48891                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       832718                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         327388                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    39.315591                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS          90860                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         2923                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              726421                       # DTB read hits
system.switch_cpus2.dtb.read_misses              6834                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   49                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          141569                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             395894                       # DTB write hits
system.switch_cpus2.dtb.write_misses             1553                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  41                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          73180                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             1122315                       # DTB hits
system.switch_cpus2.dtb.data_misses              8387                       # DTB misses
system.switch_cpus2.dtb.data_acv                   90                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          214749                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             233103                       # ITB hits
system.switch_cpus2.itb.fetch_misses             4026                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 171                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         237129                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                10797452                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles      2928588                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               5283042                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1186543                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       418248                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3182581                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         139006                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                51                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles         3997                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       102972                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        30296                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          238                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines           698114                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        34676                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      6318226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.836159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.194986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5339996     84.52%     84.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           77832      1.23%     85.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          114583      1.81%     87.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           73410      1.16%     88.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          141508      2.24%     90.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           61450      0.97%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           76126      1.20%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           40792      0.65%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          392529      6.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      6318226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.109891                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.489286                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2453535                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      2996064                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           734666                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72445                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         61516                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        64427                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         8095                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       4445427                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        25693                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         61516                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2505960                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         684758                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1990321                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           753136                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       322535                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       4225506                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         6528                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         18047                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         32947                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        150532                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands      2955960                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      5195936                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      5185260                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         9501                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps      2336631                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          619321                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       126103                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16379                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           532050                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       770482                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       423371                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       138364                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        72621                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           3821265                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       155489                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          3662127                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         4221                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       790154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       376789                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       108489                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      6318226                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579613                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.323500                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      4843973     76.67%     76.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       588446      9.31%     85.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       296687      4.70%     90.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       219019      3.47%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       177971      2.82%     96.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        94319      1.49%     98.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        59462      0.94%     99.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        23793      0.38%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        14556      0.23%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      6318226                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           9718     11.12%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            17      0.02%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         48721     55.76%     66.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        28916     33.10%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass         1359      0.04%      0.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      2394813     65.39%     65.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        10173      0.28%     65.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     65.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd         4654      0.13%     65.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            6      0.00%     65.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt         1951      0.05%     65.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     65.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv          652      0.02%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       773856     21.13%     87.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       403728     11.02%     98.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        70934      1.94%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       3662127                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.339166                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              87372                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.023858                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     13700721                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      4752330                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      3524251                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        33352                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes        17689                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses        16190                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       3731051                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          17089                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        31022                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       161758                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          357                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         3166                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        53150                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          898                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        28810                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         61516                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         415177                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       215517                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      4079117                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        15232                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       770482                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       423371                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       127479                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3910                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents       211050                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         3166                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        18749                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        39584                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        58333                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      3609826                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       737338                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        52301                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               102363                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1135926                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          540478                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            398588                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.334322                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               3559316                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              3540441                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          1735995                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2269247                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.327896                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.765009                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts       811101                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        47000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        54529                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      6172626                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.527941                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.510996                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      5008474     81.14%     81.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       535700      8.68%     89.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       207896      3.37%     93.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       109958      1.78%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        72245      1.17%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        43468      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        30390      0.49%     97.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        27202      0.44%     97.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       137293      2.22%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      6172626                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      3258784                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       3258784                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                978943                       # Number of memory references committed
system.switch_cpus2.commit.loads               608722                       # Number of loads committed
system.switch_cpus2.commit.membars              22319                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            481587                       # Number of branches committed
system.switch_cpus2.commit.fp_insts             15935                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          3109368                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        59583                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass        73553      2.26%      2.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu      2094929     64.29%     66.54% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         9794      0.30%     66.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     66.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd         4553      0.14%     66.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            5      0.00%     66.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt         1949      0.06%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv          652      0.02%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead       631041     19.36%     86.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite       371373     11.40%     97.82% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        70934      2.18%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total      3258784                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       137293                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads            10049766                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            8285805                       # The number of ROB writes
system.switch_cpus2.timesIdled                  70432                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                4479226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            51552501                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts            3186590                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              3186590                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      3.388403                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.388403                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.295124                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.295124                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         4679169                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2612660                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             9263                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            8990                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads         189445                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         62894                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          25362                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        18722                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1738                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        19549                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits           9938                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    50.836360                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           2436                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          140                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               21132                       # DTB read hits
system.switch_cpus3.dtb.read_misses               191                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             209                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              11508                       # DTB write hits
system.switch_cpus3.dtb.write_misses               44                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses             44                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               32640                       # DTB hits
system.switch_cpus3.dtb.data_misses               235                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             253                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1547                       # ITB hits
system.switch_cpus3.itb.fetch_misses              808                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           2355                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  304290                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        62111                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                130214                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              25362                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        12374                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles                68486                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           5274                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          520                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        57305                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          827                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            18038                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1147                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       191891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.678583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.971881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          166636     86.84%     86.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            2065      1.08%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            3584      1.87%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            1874      0.98%     90.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            4236      2.21%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1664      0.87%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            1507      0.79%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            1547      0.81%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8            8778      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       191891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.083348                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.427927                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           53530                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       113540                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            21039                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1402                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          2380                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         1591                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        119248                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1060                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          2380                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           55226                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          19589                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        86537                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            20721                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         7438                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        113460                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           247                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           339                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          2499                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands        77721                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       136248                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       136146                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups           66                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps        56797                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           20924                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4488                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          277                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            17193                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        23457                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        13032                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         4126                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         2376                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            101353                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         6474                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued            95110                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          266                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        28949                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        13130                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       191891                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.495646                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.190271                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       150492     78.43%     78.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        18150      9.46%     87.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2         8899      4.64%     92.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3         5519      2.88%     95.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4         4573      2.38%     97.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         2304      1.20%     98.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         1172      0.61%     99.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          495      0.26%     99.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          287      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       191891                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            122      5.38%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1295     57.15%     62.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          849     37.47%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu        57507     60.46%     60.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          272      0.29%     60.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           16      0.02%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        22292     23.44%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        11939     12.55%     96.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         3084      3.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total         95110                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.312564                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2266                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.023825                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       384327                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       136798                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses        91344                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          316                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          157                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          146                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses         97206                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            170                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          858                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         6560                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2769                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          170                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          2380                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          13676                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5025                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       109202                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          777                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        23457                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        13032                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         5936                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            69                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         4942                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          189                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          678                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1737                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         2415                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts        93127                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        21342                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         1983                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 1375                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               32938                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           13577                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             11596                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.306047                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                 92078                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count                91490                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            42798                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            56853                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.300667                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.752783                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        29692                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1373                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         2235                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       186694                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.425182                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.278251                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       155098     83.08%     83.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        15305      8.20%     91.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2         5510      2.95%     94.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         3703      1.98%     96.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         2179      1.17%     97.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         1265      0.68%     98.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6          788      0.42%     98.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          592      0.32%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         2254      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       186694                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts        79379                       # Number of instructions committed
system.switch_cpus3.commit.committedOps         79379                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 27160                       # Number of memory references committed
system.switch_cpus3.commit.loads                16897                       # Number of loads committed
system.switch_cpus3.commit.membars                363                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             11499                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               141                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts            76275                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         1619                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass          501      0.63%      0.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        48017     60.49%     61.12% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          238      0.30%     61.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           11      0.01%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        17260     21.74%     83.18% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        10268     12.94%     96.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         3084      3.89%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total        79379                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         2254                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              293009                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             223334                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1353                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 112399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            61573099                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts              78878                       # Number of Instructions Simulated
system.switch_cpus3.committedOps                78878                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.857730                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.857730                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.259220                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.259220                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          117566                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes          66573                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               66                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes              68                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          72143                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          2050                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             138708                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            138564                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1362                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1362                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            20412                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        55708                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             679                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           301                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            980                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11211                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11211                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         2462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        13208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       193647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        95714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                322487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        78784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        35952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       276416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       485072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6193792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      3451194                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       122176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        77988                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10721374                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           58021                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           228385                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.244534                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.429812                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 172537     75.55%     75.55% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  55848     24.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             228385                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          107363496                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1942884                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1282129                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7113844                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8541792                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         152757030                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          61340048                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3076601                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1806799                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.989987                       # Number of seconds simulated
sim_ticks                                989987134000                       # Number of ticks simulated
final_tick                               3284168743000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 452363                       # Simulator instruction rate (inst/s)
host_op_rate                                   452363                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               88585043                       # Simulator tick rate (ticks/s)
host_mem_usage                                 787984                       # Number of bytes of host memory used
host_seconds                                 11175.56                       # Real time elapsed on the host
sim_insts                                  5055402718                       # Number of instructions simulated
sim_ops                                    5055402718                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst     21094528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    250191104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     23984896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    272476800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     32092736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    297330496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     27080576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data    286824064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1211076544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     21094528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     23984896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     32092736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     27080576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     104252736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    510142528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       510142528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       329602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3909236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       374764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      4257450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       501449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      4645789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       423134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      4481626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18923071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       7970977                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7970977                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     21307881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    252721571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     24227483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    275232668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     32417326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    300337738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     27354473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    289725042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1223325539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     21307881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     24227483                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     32417326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     27354473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        105307163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       515302180                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            515302180                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       515302180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     21307881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    252721571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     24227483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    275232668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     32417326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    300337738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     27354473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    289725042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           1358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1738627718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    18923071                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8088161                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18923071                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8088161                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1208518208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2558336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               511797120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1211076544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            517642304                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  39974                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 91328                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        39881                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1210078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1216275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1329705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1257321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1284184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1204520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1265018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1238353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1235039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1050782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1070283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1055352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1138721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1206517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1072770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1048179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            482693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            523739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            478916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            485273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            503699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            529642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            485631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            540057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            486296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            493979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           482816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           513905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           498279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           519677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           481013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           491215                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       985                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  989987130500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              18923071                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8088161                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5521646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4638670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3375356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2295154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1397921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  805859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  436741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  223231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  106974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   48149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  20346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  40318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  45834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 193163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 338911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 434332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 485846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 508816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 517351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 519972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 523568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 527763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 539347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 534998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 534553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 533475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 518333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 512745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 500270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  29735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4328                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     11245183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.982462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.587930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   179.408729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6491030     57.72%     57.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2929001     26.05%     83.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       805125      7.16%     90.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       366614      3.26%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       211421      1.88%     96.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       123712      1.10%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        82278      0.73%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        51189      0.46%     98.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       184813      1.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     11245183                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       491179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.444539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.494460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          16708      3.40%      3.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31        193673     39.43%     42.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47        164546     33.50%     76.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63         67922     13.83%     90.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79         26906      5.48%     95.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95         11382      2.32%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         5197      1.06%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         2442      0.50%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143         1171      0.24%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          572      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          300      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191          153      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           91      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           50      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           26      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           17      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        491179                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       491178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.280906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.230709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.856061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        491022     99.97%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            66      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             9      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           13      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-591            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::624-639            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        491178                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 627772079256                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            981830148006                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                94415485000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     33245.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51995.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1220.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       516.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1223.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    522.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 10833429                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4801320                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      36650.94                       # Average gap between requests
system.mem_ctrls.pageHitRate                    58.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              45282479760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              24707702250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             78469575600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            26455377600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          66810035760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         469447078905                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         201936942000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           913109191875                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            892.677841                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 309473348138                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   33057960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  647458420362                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              40158772920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              21912028875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             69734628600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            26063233920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          66810035760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         468720796590                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         202574031750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           895973528415                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            875.925598                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 310559135000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   33057960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  646373852500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    1870                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    200262                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   17168     34.42%     34.42% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   1013      2.03%     36.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                   1523      3.05%     39.50% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  30175     60.50%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               49879                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    17168     48.07%     48.07% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    1013      2.84%     50.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                    1523      4.26%     55.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   16014     44.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                35718                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            971520190500     98.17%     98.17% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              676156500      0.07%     98.24% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1239860000      0.13%     98.36% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            16214517500      1.64%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        989650724500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.530704                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.716093                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                        10      5.99%      5.99% # number of syscalls executed
system.cpu0.kern.syscall::4                         4      2.40%      8.38% # number of syscalls executed
system.cpu0.kern.syscall::17                        9      5.39%     13.77% # number of syscalls executed
system.cpu0.kern.syscall::74                      107     64.07%     77.84% # number of syscalls executed
system.cpu0.kern.syscall::75                       37     22.16%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   167                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  831      0.98%      0.98% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 2835      3.33%      4.30% # number of callpals executed
system.cpu0.kern.callpal::tbi                       5      0.01%      4.31% # number of callpals executed
system.cpu0.kern.callpal::swpipl                42415     49.78%     54.08% # number of callpals executed
system.cpu0.kern.callpal::rdps                   3184      3.74%     57.82% # number of callpals executed
system.cpu0.kern.callpal::rti                    5023      5.89%     63.71% # number of callpals executed
system.cpu0.kern.callpal::callsys                 994      1.17%     64.88% # number of callpals executed
system.cpu0.kern.callpal::imb                       5      0.01%     64.89% # number of callpals executed
system.cpu0.kern.callpal::rdunique              29921     35.11%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 85213                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             7857                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               3153                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               3153                      
system.cpu0.kern.mode_good::user                 3153                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.401298                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.572752                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      628596376000     61.57%     61.57% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        392324193500     38.43%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    2835                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements          4767291                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          500.298983                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          217800173                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4767291                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            45.686360                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   500.298983                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.977146                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.977146                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          433                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        975199042                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       975199042                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    173219254                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      173219254                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     44391237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      44391237                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        61991                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        61991                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        58294                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        58294                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    217610491                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       217610491                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    217610491                       # number of overall hits
system.cpu0.dcache.overall_hits::total      217610491                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     12087612                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12087612                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data     12747413                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12747413                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        18976                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        18976                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data        13378                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        13378                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     24835025                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      24835025                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     24835025                       # number of overall misses
system.cpu0.dcache.overall_misses::total     24835025                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 979535534428                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 979535534428                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data 1071655857073                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1071655857073                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    900862666                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    900862666                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data    128239578                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    128239578                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data      1016004                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1016004                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 2051191391501                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2051191391501                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 2051191391501                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2051191391501                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    185306866                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    185306866                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     57138650                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     57138650                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        80967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        80967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        71672                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        71672                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    242445516                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    242445516                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    242445516                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    242445516                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.065230                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065230                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.223096                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.223096                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.234367                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.234367                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.186656                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.186656                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.102435                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102435                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.102435                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102435                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 81036.315066                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81036.315066                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84068.497433                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84068.497433                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 47473.791421                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 47473.791421                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  9585.855733                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9585.855733                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 82592.684787                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82592.684787                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 82592.684787                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82592.684787                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     40099530                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       182813                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           711314                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2116                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.373880                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.395558                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      2031626                       # number of writebacks
system.cpu0.dcache.writebacks::total          2031626                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data      8492441                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8492441                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data     11531309                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     11531309                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         3601                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         3601                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     20023750                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     20023750                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     20023750                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     20023750                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      3595171                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3595171                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data      1216104                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1216104                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data        15375                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        15375                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data        13299                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        13299                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      4811275                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4811275                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      4811275                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4811275                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          123                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          123                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         3525                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         3525                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         3648                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         3648                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 296614744145                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 296614744145                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data 122734559605                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 122734559605                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data    643786783                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    643786783                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data    108408422                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    108408422                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       891496                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       891496                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 419349303750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 419349303750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 419349303750                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 419349303750                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     22884500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     22884500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    773968001                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    773968001                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    796852501                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    796852501                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.019401                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.019401                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.021283                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.021283                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.189892                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.189892                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.185554                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.185554                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.019845                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.019845                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.019845                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.019845                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82503.653969                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82503.653969                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 100924.394299                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 100924.394299                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 41872.311089                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41872.311089                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  8151.622077                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8151.622077                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87159.703769                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87159.703769                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87159.703769                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87159.703769                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 186052.845528                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 186052.845528                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 219565.390355                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 219565.390355                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 218435.444353                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 218435.444353                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           534995                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.616879                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          131534457                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           534995                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           245.861096                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.616879                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999252                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999252                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        264836496                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       264836496                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    131554171                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      131554171                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    131554171                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       131554171                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    131554171                       # number of overall hits
system.cpu0.icache.overall_hits::total      131554171                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       596388                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       596388                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       596388                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        596388                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       596388                       # number of overall misses
system.cpu0.icache.overall_misses::total       596388                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  42239919719                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  42239919719                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  42239919719                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  42239919719                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  42239919719                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  42239919719                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    132150559                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    132150559                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    132150559                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    132150559                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    132150559                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    132150559                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004513                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004513                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004513                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004513                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004513                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004513                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 70826.240164                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70826.240164                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 70826.240164                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70826.240164                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 70826.240164                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70826.240164                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        31607                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           76                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              500                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.214000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           76                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        61010                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        61010                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        61010                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        61010                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        61010                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        61010                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       535378                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       535378                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       535378                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       535378                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       535378                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       535378                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  37514040999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  37514040999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  37514040999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  37514040999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  37514040999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  37514040999                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.004051                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004051                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.004051                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004051                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.004051                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004051                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 70070.195262                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70070.195262                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 70070.195262                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70070.195262                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 70070.195262                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70070.195262                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    1845                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    233899                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   22608     37.59%     37.59% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   1013      1.68%     39.27% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   1640      2.73%     42.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  34886     58.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               60147                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    22608     48.39%     48.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    1013      2.17%     50.55% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    1640      3.51%     54.06% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   21464     45.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                46725                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            969818018000     97.99%     97.99% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              684918500      0.07%     98.06% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             1318682500      0.13%     98.19% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            17927176000      1.81%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        989748795000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.615261                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.776847                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         8      3.33%      3.33% # number of syscalls executed
system.cpu1.kern.syscall::4                         9      3.75%      7.08% # number of syscalls executed
system.cpu1.kern.syscall::17                        6      2.50%      9.58% # number of syscalls executed
system.cpu1.kern.syscall::74                      174     72.50%     82.08% # number of syscalls executed
system.cpu1.kern.syscall::75                       43     17.92%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   240                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                 1148      1.12%      1.12% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 3718      3.62%      4.73% # number of callpals executed
system.cpu1.kern.callpal::tbi                       7      0.01%      4.74% # number of callpals executed
system.cpu1.kern.callpal::swpipl                51365     49.94%     54.68% # number of callpals executed
system.cpu1.kern.callpal::rdps                   3890      3.78%     58.46% # number of callpals executed
system.cpu1.kern.callpal::rti                    6280      6.11%     64.57% # number of callpals executed
system.cpu1.kern.callpal::callsys                1664      1.62%     66.19% # number of callpals executed
system.cpu1.kern.callpal::imb                       7      0.01%     66.20% # number of callpals executed
system.cpu1.kern.callpal::rdunique              34767     33.80%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                102846                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             7263                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               4393                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               2735                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               4851                      
system.cpu1.kern.mode_good::user                 4393                      
system.cpu1.kern.mode_good::idle                  458                      
system.cpu1.kern.mode_switch_good::kernel     0.667906                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.167459                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.674171                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       40484771500      3.97%      3.97% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        413393057500     40.55%     44.52% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        565548436000     55.48%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    3718                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements          5170660                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          500.384281                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          228674419                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5170660                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            44.225383                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   500.384281                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.977313                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.977313                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1027995113                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1027995113                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    181289049                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      181289049                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     47180910                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      47180910                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        83129                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        83129                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        79217                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        79217                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    228469959                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       228469959                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    228469959                       # number of overall hits
system.cpu1.dcache.overall_hits::total      228469959                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     13055641                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     13055641                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data     13966511                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     13966511                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        23834                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        23834                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data        15674                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        15674                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     27022152                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      27022152                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     27022152                       # number of overall misses
system.cpu1.dcache.overall_misses::total     27022152                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 1058141021174                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1058141021174                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data 1168230509484                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1168230509484                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data   1146076865                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1146076865                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data    141839752                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    141839752                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data      1122504                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1122504                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 2226371530658                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2226371530658                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 2226371530658                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2226371530658                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    194344690                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    194344690                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     61147421                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     61147421                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       106963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       106963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        94891                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        94891                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    255492111                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    255492111                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    255492111                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    255492111                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.067178                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.067178                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.228407                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.228407                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.222825                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.222825                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.165179                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.165179                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.105765                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.105765                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.105765                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.105765                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 81048.569057                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81048.569057                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 83645.121497                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83645.121497                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 48085.796132                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48085.796132                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  9049.365318                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9049.365318                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 82390.607923                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82390.607923                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 82390.607923                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82390.607923                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     47017026                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       153898                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           836423                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2023                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.212020                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.074147                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      2204027                       # number of writebacks
system.cpu1.dcache.writebacks::total          2204027                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data      9194334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      9194334                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data     12604571                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     12604571                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         4740                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         4740                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data     21798905                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     21798905                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data     21798905                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     21798905                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      3861307                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      3861307                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data      1361940                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1361940                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data        19094                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        19094                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data        15580                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        15580                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      5223247                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5223247                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      5223247                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5223247                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data           76                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           76                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data         3897                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         3897                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         3973                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         3973                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data 318517769826                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 318517769826                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data 137019415651                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 137019415651                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data    782476270                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    782476270                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data    118583248                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    118583248                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data      1002496                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1002496                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 455537185477                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 455537185477                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 455537185477                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 455537185477                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     11792000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     11792000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    856900501                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    856900501                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data    868692501                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    868692501                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.019868                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.019868                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.022273                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.022273                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.178510                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.178510                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.164188                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.164188                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.020444                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.020444                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.020444                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.020444                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82489.625877                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82489.625877                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 100606.058748                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100606.058748                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 40980.217346                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40980.217346                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  7611.248267                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7611.248267                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87213.410638                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87213.410638                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87213.410638                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87213.410638                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 155157.894737                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 155157.894737                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 219887.221196                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 219887.221196                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 218649.006041                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 218649.006041                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           627986                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.743899                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          137818803                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           627986                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           219.461585                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.743899                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999500                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999500                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        277815828                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       277815828                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    137897324                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      137897324                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    137897324                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       137897324                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    137897324                       # number of overall hits
system.cpu1.icache.overall_hits::total      137897324                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       696347                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       696347                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       696347                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        696347                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       696347                       # number of overall misses
system.cpu1.icache.overall_misses::total       696347                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  48165062891                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  48165062891                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  48165062891                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  48165062891                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  48165062891                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  48165062891                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    138593671                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    138593671                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    138593671                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    138593671                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    138593671                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    138593671                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.005024                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005024                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.005024                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005024                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.005024                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005024                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 69168.191851                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69168.191851                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 69168.191851                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69168.191851                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 69168.191851                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69168.191851                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        31222                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              577                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    54.110919                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst        67861                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        67861                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst        67861                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        67861                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst        67861                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        67861                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       628486                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       628486                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       628486                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       628486                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       628486                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       628486                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  42845033989                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  42845033989                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  42845033989                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  42845033989                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  42845033989                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  42845033989                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.004535                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004535                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.004535                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004535                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.004535                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004535                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 68171.819243                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68171.819243                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 68171.819243                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68171.819243                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 68171.819243                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68171.819243                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    2018                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    769489                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   30205     36.82%     36.82% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    199      0.24%     37.07% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   1013      1.23%     38.30% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   1883      2.30%     40.60% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  48726     59.40%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               82026                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    30205     48.08%     48.08% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     199      0.32%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    1013      1.61%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    1883      3.00%     53.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   29522     46.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                62822                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            960203998000     96.99%     96.99% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              223521500      0.02%     97.02% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              702129500      0.07%     97.09% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             1530829500      0.15%     97.24% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            27294436000      2.76%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        989954914500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.605878                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.765879                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                        10      1.92%      1.92% # number of syscalls executed
system.cpu2.kern.syscall::4                         4      0.77%      2.69% # number of syscalls executed
system.cpu2.kern.syscall::17                       12      2.31%      5.00% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.19%      5.19% # number of syscalls executed
system.cpu2.kern.syscall::71                       40      7.69%     12.88% # number of syscalls executed
system.cpu2.kern.syscall::73                       16      3.08%     15.96% # number of syscalls executed
system.cpu2.kern.syscall::74                      321     61.73%     77.69% # number of syscalls executed
system.cpu2.kern.syscall::75                      116     22.31%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   520                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 2097      1.61%      1.61% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 5098      3.90%      5.51% # number of callpals executed
system.cpu2.kern.callpal::tbi                      10      0.01%      5.52% # number of callpals executed
system.cpu2.kern.callpal::swpipl                71999     55.14%     60.66% # number of callpals executed
system.cpu2.kern.callpal::rdps                   3561      2.73%     63.38% # number of callpals executed
system.cpu2.kern.callpal::rti                    7396      5.66%     69.05% # number of callpals executed
system.cpu2.kern.callpal::callsys                2067      1.58%     70.63% # number of callpals executed
system.cpu2.kern.callpal::imb                      10      0.01%     70.64% # number of callpals executed
system.cpu2.kern.callpal::rdunique              38341     29.36%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                130579                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            12494                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               5593                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               5593                      
system.cpu2.kern.mode_good::user                 5593                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.447655                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.618455                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      498283406000     50.33%     50.33% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        491671508500     49.67%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    5098                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          5767044                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          506.195480                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          246753836                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          5767044                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            42.786883                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   506.195480                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.988663                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988663                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          420                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1095509057                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1095509057                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    190867311                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      190867311                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     55618973                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      55618973                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       114051                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       114051                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       111008                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       111008                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    246486284                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       246486284                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    246486284                       # number of overall hits
system.cpu2.dcache.overall_hits::total      246486284                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     12989970                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     12989970                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     12663946                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     12663946                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        33507                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        33507                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data        20780                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        20780                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     25653916                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      25653916                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     25653916                       # number of overall misses
system.cpu2.dcache.overall_misses::total     25653916                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 1051524989921                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1051524989921                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 1072063238214                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 1072063238214                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   1524463367                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1524463367                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data    184708408                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    184708408                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data      1190502                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1190502                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 2123588228135                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2123588228135                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 2123588228135                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2123588228135                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    203857281                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    203857281                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     68282919                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     68282919                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       147558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       147558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       131788                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       131788                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    272140200                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    272140200                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    272140200                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    272140200                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.063721                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.063721                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.185463                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.185463                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.227077                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.227077                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.157677                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.157677                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.094267                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.094267                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.094267                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.094267                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 80948.992948                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 80948.992948                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84654.754388                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84654.754388                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 45496.862357                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 45496.862357                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  8888.758807                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8888.758807                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 82778.326246                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 82778.326246                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 82778.326246                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 82778.326246                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     43926387                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       211621                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           764451                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2605                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    57.461351                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    81.236468                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      2904402                       # number of writebacks
system.cpu2.dcache.writebacks::total          2904402                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      8451300                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8451300                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data     11365762                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     11365762                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         6029                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         6029                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     19817062                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     19817062                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     19817062                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     19817062                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      4538670                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      4538670                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      1298184                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1298184                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data        27478                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        27478                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data        20664                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        20664                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      5836854                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      5836854                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      5836854                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      5836854                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data         1891                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1891                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         7381                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         7381                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         9272                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         9272                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data 361555854831                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 361555854831                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 128877982442                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 128877982442                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data   1074169024                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   1074169024                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data    153832092                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    153832092                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data      1062998                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1062998                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 490433837273                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 490433837273                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 490433837273                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 490433837273                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    313823000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    313823000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data   1489342000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total   1489342000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data   1803165000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total   1803165000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.022264                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022264                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.019012                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.019012                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.186218                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.186218                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.156797                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.156797                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.021448                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.021448                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.021448                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.021448                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 79661.190356                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 79661.190356                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 99275.589933                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 99275.589933                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 39091.965354                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39091.965354                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  7444.448897                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7444.448897                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 84023.660224                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84023.660224                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 84023.660224                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84023.660224                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 165956.107879                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 165956.107879                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 201780.517545                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 201780.517545                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 194474.223469                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 194474.223469                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           873902                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.756780                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          155735511                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           873902                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           178.207066                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.756780                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999525                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999525                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          272                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        314528414                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       314528414                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    155864008                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      155864008                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    155864008                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       155864008                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    155864008                       # number of overall hits
system.cpu2.icache.overall_hits::total      155864008                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       962927                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       962927                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       962927                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        962927                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       962927                       # number of overall misses
system.cpu2.icache.overall_misses::total       962927                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  61845769408                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  61845769408                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  61845769408                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  61845769408                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  61845769408                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  61845769408                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    156826935                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    156826935                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    156826935                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    156826935                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    156826935                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    156826935                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.006140                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006140                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.006140                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006140                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.006140                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006140                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 64226.851473                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64226.851473                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 64226.851473                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64226.851473                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 64226.851473                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64226.851473                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        39977                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              765                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    52.257516                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        88385                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        88385                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        88385                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        88385                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        88385                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        88385                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       874542                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       874542                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       874542                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       874542                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       874542                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       874542                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  55160294157                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  55160294157                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  55160294157                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  55160294157                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  55160294157                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  55160294157                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.005576                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005576                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.005576                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005576                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.005576                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005576                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 63073.350573                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63073.350573                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 63073.350573                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63073.350573                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 63073.350573                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63073.350573                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1695                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    258708                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   24487     37.47%     37.47% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   1013      1.55%     39.02% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   1988      3.04%     42.07% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  37855     57.93%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               65343                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    24487     47.75%     47.75% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    1013      1.98%     49.73% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    1988      3.88%     53.61% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   23789     46.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                51277                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            967219032000     97.72%     97.72% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              698816500      0.07%     97.79% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             1500919500      0.15%     97.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            20330524500      2.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        989749292500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.628424                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.784736                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         6      1.37%      1.37% # number of syscalls executed
system.cpu3.kern.syscall::4                         3      0.68%      2.05% # number of syscalls executed
system.cpu3.kern.syscall::17                       17      3.88%      5.94% # number of syscalls executed
system.cpu3.kern.syscall::71                       11      2.51%      8.45% # number of syscalls executed
system.cpu3.kern.syscall::73                        9      2.05%     10.50% # number of syscalls executed
system.cpu3.kern.syscall::74                      367     83.79%     94.29% # number of syscalls executed
system.cpu3.kern.syscall::75                       25      5.71%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                   438                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                 1752      1.55%      1.55% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 5349      4.74%      6.30% # number of callpals executed
system.cpu3.kern.callpal::tbi                      10      0.01%      6.31% # number of callpals executed
system.cpu3.kern.callpal::swpipl                56084     49.74%     56.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                   3241      2.87%     58.92% # number of callpals executed
system.cpu3.kern.callpal::rti                    6759      5.99%     64.92% # number of callpals executed
system.cpu3.kern.callpal::callsys                1667      1.48%     66.40% # number of callpals executed
system.cpu3.kern.callpal::imb                      10      0.01%     66.41% # number of callpals executed
system.cpu3.kern.callpal::rdunique              37876     33.59%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                112748                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel            12108                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               4978                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               4978                      
system.cpu3.kern.mode_good::user                 4978                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.411133                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.582699                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      585136644000     57.43%     57.43% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        433705158000     42.57%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    5349                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements          5471940                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          500.539491                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          240686541                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5471940                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            43.985596                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   500.539491                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.977616                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.977616                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          432                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1079942028                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1079942028                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    190617017                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      190617017                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     49844928                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      49844928                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        84490                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        84490                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        80315                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        80315                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    240461945                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       240461945                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    240461945                       # number of overall hits
system.cpu3.dcache.overall_hits::total      240461945                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     13614253                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     13614253                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data     14315436                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     14315436                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        27729                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        27729                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data        19135                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        19135                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     27929689                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      27929689                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     27929689                       # number of overall misses
system.cpu3.dcache.overall_misses::total     27929689                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 1096081388968                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1096081388968                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data 1191401933455                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 1191401933455                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data   1227255860                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   1227255860                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data    173154777                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    173154777                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data      1331004                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1331004                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 2287483322423                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2287483322423                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 2287483322423                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2287483322423                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    204231270                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    204231270                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     64160364                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     64160364                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       112219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       112219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        99450                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        99450                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    268391634                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    268391634                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    268391634                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    268391634                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.066661                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.066661                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.223120                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.223120                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.247097                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.247097                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.192408                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.192408                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.104063                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.104063                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.104063                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.104063                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 80509.844276                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 80509.844276                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 83224.984098                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 83224.984098                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 44258.929640                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 44258.929640                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  9049.112987                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9049.112987                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 81901.496376                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 81901.496376                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 81901.496376                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 81901.496376                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     49923386                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       144322                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           885338                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2072                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    56.389069                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.653475                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      2336385                       # number of writebacks
system.cpu3.dcache.writebacks::total          2336385                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data      9505941                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      9505941                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data     12888135                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total     12888135                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         4968                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         4968                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data     22394076                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     22394076                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data     22394076                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     22394076                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      4108312                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      4108312                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data      1427301                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1427301                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data        22761                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        22761                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data        19030                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        19030                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      5535613                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5535613                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      5535613                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5535613                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data           44                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           44                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data         4395                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         4395                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data         4439                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         4439                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data 335704529211                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 335704529211                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data 141101047027                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 141101047027                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data    859600294                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    859600294                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data    144736723                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    144736723                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data      1194496                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1194496                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data 476805576238                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 476805576238                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data 476805576238                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 476805576238                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      6850500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      6850500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    976376500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    976376500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    983227000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    983227000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.020116                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.020116                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.022246                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.022246                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.202827                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.202827                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.191352                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.191352                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.020625                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.020625                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.020625                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.020625                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 81713.494304                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 81713.494304                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 98858.647914                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 98858.647914                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 37766.367646                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37766.367646                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  7605.713242                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7605.713242                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 86134.196202                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 86134.196202                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 86134.196202                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 86134.196202                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 155693.181818                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 155693.181818                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 222156.200228                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 222156.200228                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 221497.409326                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 221497.409326                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           740126                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.692620                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          144532919                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           740126                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           195.281505                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.692620                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999400                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999400                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          452                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        291526700                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       291526700                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    144575630                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      144575630                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    144575630                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       144575630                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    144575630                       # number of overall hits
system.cpu3.icache.overall_hits::total      144575630                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       817372                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       817372                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       817372                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        817372                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       817372                       # number of overall misses
system.cpu3.icache.overall_misses::total       817372                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst  52646148325                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  52646148325                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst  52646148325                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  52646148325                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst  52646148325                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  52646148325                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    145393002                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    145393002                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    145393002                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    145393002                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    145393002                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    145393002                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.005622                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005622                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.005622                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005622                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.005622                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005622                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 64409.043037                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64409.043037                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 64409.043037                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64409.043037                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 64409.043037                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64409.043037                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs        38130                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs              693                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    55.021645                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst        76676                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        76676                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst        76676                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        76676                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst        76676                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        76676                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       740696                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       740696                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       740696                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       740696                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       740696                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       740696                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst  46908566025                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  46908566025                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst  46908566025                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  46908566025                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst  46908566025                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  46908566025                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.005094                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005094                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.005094                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005094                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.005094                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005094                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 63330.389289                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63330.389289                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 63330.389289                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63330.389289                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 63330.389289                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63330.389289                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 913                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  7499776                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        918                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2443                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2443                       # Transaction distribution
system.iobus.trans_dist::WriteReq              136382                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19198                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       117184                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        32600                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          372                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         9552                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        42666                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       234984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       234984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  277650                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       130400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           70                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         5373                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       137332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      7502240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      7502240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  7639572                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             32401000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               279000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy               88000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             7761000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           682025177                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            23468000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           117807800                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements               117492                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               117492                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1057428                       # Number of tag accesses
system.iocache.tags.data_accesses             1057428                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          308                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              308                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       117184                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       117184                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          308                       # number of demand (read+write) misses
system.iocache.demand_misses::total               308                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          308                       # number of overall misses
system.iocache.overall_misses::total              308                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     40540878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     40540878                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  26617823499                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  26617823499                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     40540878                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     40540878                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     40540878                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     40540878                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          308                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            308                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       117184                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       117184                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          308                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             308                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          308                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            308                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 131626.227273                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 131626.227273                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 227145.544605                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 227145.544605                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 131626.227273                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 131626.227273                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 131626.227273                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 131626.227273                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        274677                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                41356                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.641769                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          117184                       # number of writebacks
system.iocache.writebacks::total               117184                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          308                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          308                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       117184                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       117184                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          308                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          308                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          308                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          308                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     24164724                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     24164724                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  20522503253                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  20522503253                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     24164724                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     24164724                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     24164724                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     24164724                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 78456.896104                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 78456.896104                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 175130.591659                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 175130.591659                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 78456.896104                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 78456.896104                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 78456.896104                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 78456.896104                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  21118269                       # number of replacements
system.l2.tags.tagsinuse                  3209.964652                       # Cycle average of tags in use
system.l2.tags.total_refs                     6996429                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21118269                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.331297                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1007.555351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    74.250192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   361.629322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    67.998736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   365.148223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   117.013114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   750.220104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    74.962129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   391.187481                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.061496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.004532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.022072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.004150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.022287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.007142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.045790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.004575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.023876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.195921                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2615                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          592                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1470                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          401                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.159607                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 561749201                       # Number of tag accesses
system.l2.tags.data_accesses                561749201                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst       188336                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       832944                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst       232151                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       879742                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       353920                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data      1074485                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       296547                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       951902                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 4810027                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          9476435                       # number of Writeback hits
system.l2.Writeback_hits::total               9476435                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data         1474                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data         1335                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data         1962                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data         1785                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6556                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          594                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          479                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          620                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          606                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2299                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        14018                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        20227                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        30295                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        22675                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 87215                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst       188336                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       846962                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       232151                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       899969                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       353920                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1104780                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       296547                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       974577                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4897242                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       188336                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       846962                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       232151                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       899969                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       353920                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1104780                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       296547                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       974577                       # number of overall hits
system.l2.overall_hits::total                 4897242                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst       346428                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data      2740196                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst       395645                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data      2954309                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst       519701                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data      3426004                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst       443291                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data      3122736                       # number of ReadReq misses
system.l2.ReadReq_misses::total              13948310                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks              2                       # number of Writeback misses
system.l2.Writeback_misses::total                   2                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data         6142                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         5937                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         8367                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         7915                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              28361                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data         2323                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data         2504                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         3211                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data         3055                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            11093                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data      1179022                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data      1315092                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data      1229578                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data      1370568                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5094260                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst       346428                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3919218                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       395645                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      4269401                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       519701                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      4655582                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       443291                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data      4493304                       # number of demand (read+write) misses
system.l2.demand_misses::total               19042570                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       346428                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3919218                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       395645                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      4269401                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       519701                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      4655582                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       443291                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data      4493304                       # number of overall misses
system.l2.overall_misses::total              19042570                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst  34978386375                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data 284534724141                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst  39752717611                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data 305750250530                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst  50540776588                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data 346270869978                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst  43026156014                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data 321946881130                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1426800762367                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data     41161662                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data     41329873                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data     59540134                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data     52828058                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    194859727                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data     13034622                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data     15345560                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data     20889894                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data     16639509                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     65909585                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data 121079921252                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data 135146518450                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data 126876792160                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data 139069846388                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  522173078250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  34978386375                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 405614645393                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst  39752717611                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data 440896768980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  50540776588                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 473147662138                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  43026156014                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data 461016727518                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1948973840617                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  34978386375                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 405614645393                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst  39752717611                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data 440896768980                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  50540776588                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 473147662138                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  43026156014                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data 461016727518                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1948973840617                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst       534764                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data      3573140                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       627796                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data      3834051                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       873621                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data      4500489                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       739838                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data      4074638                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            18758337                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      9476437                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           9476437                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         7616                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         7272                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data        10329                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         9700                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            34917                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         2917                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data         2983                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         3831                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data         3661                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          13392                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      1193040                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      1335319                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1259873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data      1393243                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5181475                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       534764                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      4766180                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       627796                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      5169370                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       873621                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      5760362                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       739838                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      5467881                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23939812                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       534764                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      4766180                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       627796                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      5169370                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       873621                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      5760362                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       739838                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      5467881                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23939812                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.647815                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.766887                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.630213                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.770545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.594882                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.761251                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.599173                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.766384                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.743579                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000000                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000000                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.806460                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.816419                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.810049                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.815979                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.812240                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.796366                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.839423                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.838162                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.834471                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.828330                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.988250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.984852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.975954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.983725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983168                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.647815                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.822298                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.630213                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.825904                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.594882                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.808210                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.599173                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.821763                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.795435                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.647815                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.822298                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.630213                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.825904                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.594882                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.808210                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.599173                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.821763                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.795435                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 100968.704536                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 103837.362050                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 100475.723467                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 103492.982802                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 97249.719720                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 101071.356011                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 97060.747938                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 103097.694179                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 102292.016909                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  6701.670791                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  6961.406940                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  7116.067169                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  6674.422994                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6870.693100                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  5611.115799                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  6128.418530                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  6505.728434                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  5446.647791                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5941.547372                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 102695.217945                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 102765.828132                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 103187.266005                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 101468.767976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102502.243358                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 100968.704536                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 103493.769776                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 100475.723467                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 103268.999323                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 97249.719720                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 101630.185472                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 97060.747938                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 102600.831708                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102348.256597                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 100968.704536                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 103493.769776                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 100475.723467                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 103268.999323                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 97249.719720                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 101630.185472                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 97060.747938                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 102600.831708                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102348.256597                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              7853790                       # number of writebacks
system.l2.writebacks::total                   7853790                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst        16826                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data         9669                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst        20881                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data        11676                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst        18247                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data         9398                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst        20157                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data        11338                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total             118192                       # number of ReadReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus2.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus3.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              12                       # number of UpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             5                       # number of SCUpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst        16826                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         9670                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst        20881                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data        11677                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst        18247                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         9398                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst        20157                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data        11340                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              118196                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst        16826                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         9670                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst        20881                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data        11677                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst        18247                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         9398                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst        20157                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data        11340                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             118196                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst       329602                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data      2730527                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst       374764                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data      2942633                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst       501454                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data      3416606                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst       423134                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data      3111398                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         13830118                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks            2                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total              2                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         6139                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         5935                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         8364                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         7911                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         28349                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data         2322                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data         2502                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data         3210                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data         3054                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        11088                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data      1179021                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data      1315091                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data      1229578                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data      1370566                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5094256                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       329602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      3909548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst       374764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data      4257724                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       501454                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data      4646184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst       423134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data      4481964                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          18924374                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       329602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      3909548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst       374764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data      4257724                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       501454                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data      4646184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst       423134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data      4481964                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18924374                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          123                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data           76                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data         1891                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data           44                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2134                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         3525                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data         3897                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         7381                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data         4395                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        19198                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         3648                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         3973                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         9272                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data         4439                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        21332                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst  29447751625                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data 249497147109                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst  33301142889                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data 267868915721                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst  42757107412                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data 302618402522                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst  36053666736                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data 281996895370                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 1243541029384                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data    112959402                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data    108475984                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data    152405220                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data    143728846                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    517569452                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data     42294070                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data     45592740                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data     58431398                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data     55418764                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    201736972                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data 106387889748                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data 118768293300                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data 111573991840                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data 121999934862                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 458730109750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  29447751625                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 355885036857                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst  33301142889                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data 386637209021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  42757107412                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data 414192394362                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  36053666736                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data 403996830232                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1702271139134                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  29447751625                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 355885036857                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst  33301142889                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data 386637209021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  42757107412                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data 414192394362                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  36053666736                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data 403996830232                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1702271139134                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     21148000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     10728000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    287327500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      6232500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    325436000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    727897000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    805634500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data   1392751000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    918157500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   3844440000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    749045000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data    816362500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data   1680078500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    924390000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   4169876000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.616350                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.764181                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.596952                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.767500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.573995                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.759163                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.571928                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.763601                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.737278                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000000                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000000                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.806066                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.816144                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.809759                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.815567                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.811897                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.796023                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.838753                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.837901                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.834198                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.827957                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.988249                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.984852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.975954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.983724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983167                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.616350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.820269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.596952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.823645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.573995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.806578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.571928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.819689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.790498                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.616350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.820269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.596952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.823645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.573995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.806578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.571928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.819689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.790498                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 89343.364497                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91373.257656                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88858.969616                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91030.351295                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 85266.260538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88572.812470                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 85206.262640                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90633.501522                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 89915.431624                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18400.293533                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18277.335131                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18221.571019                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18168.227278                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18257.062048                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18214.500431                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18222.517986                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18202.927726                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18146.288147                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18194.171356                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 90234.092309                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 90311.844047                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 90741.694988                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 89014.272105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90048.499673                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89343.364497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 91029.714140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 88858.969616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 90808.424647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 85266.260538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 89146.791079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 85206.262640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 90138.347883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89951.252239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89343.364497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 91029.714140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 88858.969616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 90808.424647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 85266.260538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 89146.791079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 85206.262640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 90138.347883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89951.252239                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 171934.959350                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 141157.894737                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 151944.738234                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 141647.727273                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 152500.468604                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 206495.602837                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 206731.973313                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 188694.079393                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 208909.556314                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 200252.109595                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 205330.317982                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 205477.598792                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 181199.147972                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 208242.847488                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 195475.154697                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq            13832556                       # Transaction distribution
system.membus.trans_dist::ReadResp           13832516                       # Transaction distribution
system.membus.trans_dist::WriteReq              19198                       # Transaction distribution
system.membus.trans_dist::WriteResp             19198                       # Transaction distribution
system.membus.trans_dist::Writeback           7970977                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       117184                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       117184                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           100805                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          65935                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           39881                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5094746                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5093831                       # Transaction distribution
system.membus.trans_dist::BadAddressError           43                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       351881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       351881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        42665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     45908283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           86                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     45951034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               46302915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     15000896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     15000896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       137332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1713718080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1713855412                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1728856308                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           128913                       # Total snoops (count)
system.membus.snoop_fanout::samples          27202386                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                27202386    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            27202386                       # Request fanout histogram
system.membus.reqLayer0.occupancy            45963877                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         65042031061                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               48999                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          119780200                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy       101285846091                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             10.2                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      118770636                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     96978246                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       529162                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     64919380                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       53711313                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    82.735407                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        1689047                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect        32796                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           217238663                       # DTB read hits
system.switch_cpus0.dtb.read_misses            291499                       # DTB read misses
system.switch_cpus0.dtb.read_acv                  345                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       213296437                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           57924340                       # DTB write hits
system.switch_cpus0.dtb.write_misses            70773                       # DTB write misses
system.switch_cpus0.dtb.write_acv                 197                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       55140966                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           275163003                       # DTB hits
system.switch_cpus0.dtb.data_misses            362272                       # DTB misses
system.switch_cpus0.dtb.data_acv                  542                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       268437403                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          129271071                       # ITB hits
system.switch_cpus0.itb.fetch_misses            34246                       # ITB misses
system.switch_cpus0.itb.fetch_acv               12484                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      129305317                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               854633624                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles    149278623                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts            1291534259                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          118770636                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     55400360                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            654689026                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1802576                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles              3742                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles       123724                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles      1589239                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        52808                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles         1015                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        132150568                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       339961                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes             11                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    806639465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.601130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.967277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       600017284     74.38%     74.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         8270932      1.03%     75.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        13861064      1.72%     77.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         9672649      1.20%     78.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        28681376      3.56%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         5279502      0.65%     82.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        17734018      2.20%     84.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         5984990      0.74%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       117137650     14.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    806639465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.138973                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.511214                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       105930893                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    514456961                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        152660494                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     32723033                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        868084                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     17384243                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        33590                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts    1276122659                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77663                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        868084                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117257355                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      245958252                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     90603079                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        171860184                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles    180092511                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts    1271978531                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents     15446141                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      30017454                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      85825427                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      38301834                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands   1011945158                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   1730167689                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups   1486361569                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups    243011344                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    996174404                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        15770777                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts      5189634                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       101772                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        174215181                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    216118597                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     58805849                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     33821083                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     23287394                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded        1185886497                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded      2012229                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued       1182933262                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       122586                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18816227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     10444234                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved      1687216                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    806639465                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.466496                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.115669                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    459937944     57.02%     57.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     70273822      8.71%     65.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     63759901      7.90%     73.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     59463349      7.37%     81.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     54293745      6.73%     87.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     41298507      5.12%     92.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     31868105      3.95%     96.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     14079290      1.75%     98.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     11664802      1.45%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    806639465                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4840402     11.49%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult       1328258      3.15%     14.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     14.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd       194573      0.46%     15.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp        36889      0.09%     15.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     15.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult     13788665     32.73%     47.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv     17655010     41.90%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3854479      9.15%     98.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       435304      1.03%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass      1575184      0.13%      0.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    746676054     63.12%     63.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult     24607599      2.08%     65.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     65.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     82639720      6.99%     72.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp      7620028      0.64%     72.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      2362903      0.20%     73.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     35493885      3.00%     76.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv      4471123      0.38%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    218020992     18.43%     94.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     58083280      4.91%     99.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess      1382494      0.12%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    1182933262                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.384141                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt           42133580                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.035618                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   2751150609                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    988944823                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    965051613                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads    463611546                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes    217833303                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    213418494                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     975695719                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses      247795939                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads     29387038                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3540722                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         5908                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        67279                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1586780                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          241                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      2862292                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        868084                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles      109042100                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles     30470299                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts   1268213797                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       459277                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    216118597                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     58805849                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts      1827887                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents       1305404                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents     28286197                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        67279                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       286957                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       447316                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       734273                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts   1182021816                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    217607675                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       911446                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop             80315071                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           275615233                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       109397808                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          58007558                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.383074                       # Inst execution rate
system.switch_cpus0.iew.wb_sent            1179015057                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count           1178470107                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        852076118                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers       1016076182                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.378918                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.838595                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts     18505076                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       325015                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       696220                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    803761840                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.553201                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.777395                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    532096022     66.20%     66.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     68357074      8.50%     74.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     36929864      4.59%     79.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     18563880      2.31%     81.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     13597693      1.69%     83.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     14607985      1.82%     85.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     12710297      1.58%     86.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      8389519      1.04%     87.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     98509506     12.26%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    803761840                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts   1248403602                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    1248403602                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             269796950                       # Number of memory references committed
system.switch_cpus0.commit.loads            212577881                       # Number of loads committed
system.switch_cpus0.commit.membars             148999                       # Number of memory barriers committed
system.switch_cpus0.commit.branches         108090670                       # Number of branches committed
system.switch_cpus0.commit.fp_insts         212326141                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts       1025321413                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1468253                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass     80896250      6.48%      6.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    739812671     59.26%     65.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult     24590503      1.97%     67.71% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     82085791      6.58%     74.29% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp      7550151      0.60%     74.89% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      2362867      0.19%     75.08% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     35354562      2.83%     77.91% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      4415404      0.35%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    212726880     17.04%     95.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     57226031      4.58%     99.89% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess      1382492      0.11%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   1248403602                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     98509506                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1970656311                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         2536695838                       # The number of ROB writes
system.switch_cpus0.timesIdled                 455285                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               47994159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles          1124668596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts         1169082528                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           1169082528                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.731029                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.731029                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.367934                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.367934                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads      1477316273                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      828894965                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads        240421645                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       174059742                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads      277246277                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes       1579533                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      122133606                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     99292859                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       605734                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     70092677                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       57039092                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    81.376678                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        1851695                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect        36591                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           228110538                       # DTB read hits
system.switch_cpus1.dtb.read_misses            336773                       # DTB read misses
system.switch_cpus1.dtb.read_acv                  336                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       223086807                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           62060352                       # DTB write hits
system.switch_cpus1.dtb.write_misses            79444                       # DTB write misses
system.switch_cpus1.dtb.write_acv                 170                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       58147630                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           290170890                       # DTB hits
system.switch_cpus1.dtb.data_misses            416217                       # DTB misses
system.switch_cpus1.dtb.data_acv                  506                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       281234437                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          134575450                       # ITB hits
system.switch_cpus1.itb.fetch_misses           146606                       # ITB misses
system.switch_cpus1.itb.fetch_acv               12640                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      134722056                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               914477389                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles    158404089                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1348423368                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          122133606                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     58890787                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            680228440                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        2060558                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles              9046                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles       127101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles     19315130                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        53824                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles         1289                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        138593680                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       352125                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes             29                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    859169198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.569450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.943402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       642861201     74.82%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         8699442      1.01%     75.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        14711964      1.71%     77.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        10306332      1.20%     78.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        30244021      3.52%     82.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5638576      0.66%     82.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        18535209      2.16%     85.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         6378840      0.74%     85.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       121793613     14.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    859169198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.133556                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.474529                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       113083615                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    550765623                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        159853371                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     34477792                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        988797                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     18151849                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41858                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1334782838                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        94157                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        988797                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       125024245                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles      257813358                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     99759436                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        180109293                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles    195474069                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1330660134                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents     15816885                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      32767036                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      91475566                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      44558839                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   1056975975                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   1809206596                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   1551349446                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups    257049657                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   1039703531                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        17272444                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      5503986                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       134228                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        183650185                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    226817184                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     63044923                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     35782454                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     24746942                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1241196150                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      2076495                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       1238076848                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       130187                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20526700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     11514864                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved      1665918                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    859169198                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.441016                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.101842                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    494252309     57.53%     57.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     75323183      8.77%     66.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     67619401      7.87%     74.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     62475721      7.27%     81.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     56499286      6.58%     88.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     42962586      5.00%     93.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     33215892      3.87%     96.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     14584286      1.70%     98.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     12236534      1.42%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    859169198                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        4999039     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult       1336262      3.01%     14.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     14.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd       217708      0.49%     14.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp        40906      0.09%     14.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     14.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult     14608426     32.88%     47.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv     18520486     41.69%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       4133667      9.30%     98.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       569041      1.28%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass      1596772      0.13%      0.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    778391293     62.87%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     25063312      2.02%     65.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     65.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     87106072      7.04%     72.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp      8088045      0.65%     72.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt      2395230      0.19%     72.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     37924654      3.06%     75.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv      4647819      0.38%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    229023270     18.50%     94.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     62241994      5.03%     99.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess      1598387      0.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1238076848                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.353863                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           44425535                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.035883                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   2889618947                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1033528796                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1007311568                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads    490259669                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes    230340525                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    225748283                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1018915110                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses      261990501                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads     30835859                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3955775                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         8019                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        74556                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1792196                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          527                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked      3310431                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        988797                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles      115705333                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles     33909416                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1326549615                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       505258                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    226817184                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     63044923                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts      1840375                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents       1429999                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents     31521785                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        74556                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       331898                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       511526                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       843424                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   1237106081                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    228540745                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       970767                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop             83276970                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           290695989                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       115307373                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          62155244                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.352801                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1233669694                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1233059851                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        887899623                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       1059228017                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.348377                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.838252                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts     20238367                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       410577                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       798151                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    856019821                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.524368                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.756761                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    570719749     66.67%     66.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     72441468      8.46%     75.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     39363356      4.60%     79.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     19340844      2.26%     81.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     14164438      1.65%     83.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     15268524      1.78%     85.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     13137340      1.53%     86.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      8798755      1.03%     87.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    102785347     12.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    856019821                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1304889185                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1304889185                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             284114136                       # Number of memory references committed
system.switch_cpus1.commit.loads            222861409                       # Number of loads committed
system.switch_cpus1.commit.membars             191005                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         113860122                       # Number of branches committed
system.switch_cpus1.commit.fp_insts         224607825                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1070898584                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1586977                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass     83740008      6.42%      6.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    770888077     59.08%     65.49% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     25044341      1.92%     67.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     86527404      6.63%     74.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp      8015719      0.61%     74.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt      2395212      0.18%     74.84% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     37776921      2.90%     77.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      4590841      0.35%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    223052414     17.09%     95.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     61259862      4.69%     99.88% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess      1598386      0.12%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1304889185                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events    102785347                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          2076651796                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         2653406576                       # The number of ROB writes
system.switch_cpus1.timesIdled                 534195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               55308191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles          1065020228                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1222745945                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1222745945                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.747888                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.747888                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.337098                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.337098                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      1541439784                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      863048915                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads        254387110                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       184132577                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads      293010802                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes       1746398                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      147648766                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted    118588882                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       788566                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     83808410                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       62957784                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    75.121082                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        4354865                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect        45534                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           248063771                       # DTB read hits
system.switch_cpus2.dtb.read_misses           1430178                       # DTB read misses
system.switch_cpus2.dtb.read_acv                  587                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       242708548                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           76104003                       # DTB write hits
system.switch_cpus2.dtb.write_misses           116903                       # DTB write misses
system.switch_cpus2.dtb.write_acv                 332                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       71221082                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           324167774                       # DTB hits
system.switch_cpus2.dtb.data_misses           1547081                       # DTB misses
system.switch_cpus2.dtb.data_acv                  919                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       313929630                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          152018322                       # ITB hits
system.switch_cpus2.itb.fetch_misses            59051                       # ITB misses
system.switch_cpus2.itb.fetch_acv               14354                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      152077373                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              1098781615                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles    183821318                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts            1516717960                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          147648766                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     67312649                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            840511116                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4524836                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles              4786                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles       177135                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles      2503280                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       117424                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles         1296                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        156826945                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       938192                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes             19                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples   1029398773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.473402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.873068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       784843154     76.24%     76.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        10040391      0.98%     77.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        19008937      1.85%     79.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        10799528      1.05%     80.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        31399034      3.05%     83.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         7963329      0.77%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        21874669      2.12%     86.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         8157532      0.79%     86.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       135312199     13.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   1029398773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.134375                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.380363                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       130394130                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    682692237                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        175544456                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     38561725                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2206225                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     20795504                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        56832                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts    1461094564                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts       128195                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2206225                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       144801899                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles      306237482                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    145645523                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        197534005                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    232973639                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts    1448214238                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents     15063641                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      34651173                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents     129035538                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      37162931                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands   1130715181                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   1942981115                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   1623325061                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups    318870722                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps   1061252680                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        69462504                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts     11909898                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       185596                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        208769136                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    250108228                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     79796906                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     40268822                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     26677100                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded        1339081510                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      7095451                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued       1323568025                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       151294                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     91130070                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     33574392                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      6510352                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples   1029398773                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.285768                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.012184                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    624508431     60.67%     60.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     95336584      9.26%     69.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     77615795      7.54%     77.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     65240645      6.34%     83.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     59846512      5.81%     89.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     44389470      4.31%     93.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     34068334      3.31%     97.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     15609502      1.52%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     12783500      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1029398773                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        4863364      9.69%      9.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult       1302416      2.60%     12.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd       240149      0.48%     12.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp        38063      0.08%     12.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt         4476      0.01%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult     14108795     28.12%     40.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv     23500184     46.84%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       5135026     10.23%     98.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       983812      1.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass      1548343      0.12%      0.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    798073971     60.30%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult     24470716      1.85%     62.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     62.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd    101993043      7.71%     69.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp     11286279      0.85%     70.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt      3067191      0.23%     71.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     42188661      3.19%     74.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv      7530776      0.57%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    250297997     18.91%     93.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     76352491      5.77%     99.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess      6758557      0.51%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    1323568025                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.204578                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           50176285                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.037910                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   3128170869                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes   1117193084                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   1040535952                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads    598691533                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes    320190400                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    276747065                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses    1053116060                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses      319079907                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     41787115                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     19050274                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         8925                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        81007                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores     11367173                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         3236                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      2778910                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2206225                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles      119383030                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles     83506066                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts   1438529813                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       551057                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    250108228                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     79796906                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      6731917                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents       1404147                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents     81356656                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        81007                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       438720                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1125355                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1564075                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts   1322176505                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    249655738                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1391520                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             92352852                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           325897730                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches       122173167                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          76241992                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.203311                       # Inst execution rate
system.switch_cpus2.iew.wb_sent            1319078008                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count           1317283017                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        918101808                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers       1103845914                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.198858                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.831730                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts     93586712                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       585099                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1501862                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples   1016101070                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.320184                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.602244                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    713958361     70.26%     70.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     83339588      8.20%     78.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     41564413      4.09%     82.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     19856906      1.95%     84.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     15573767      1.53%     86.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     15385293      1.51%     87.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     13252602      1.30%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      8696838      0.86%     89.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8    104473302     10.28%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   1016101070                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts   1341440559                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    1341440559                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             299487689                       # Number of memory references committed
system.switch_cpus2.commit.loads            231057956                       # Number of loads committed
system.switch_cpus2.commit.membars             294218                       # Number of memory barriers committed
system.switch_cpus2.commit.branches         116400583                       # Number of branches committed
system.switch_cpus2.commit.fp_insts         251373012                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts       1088570474                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      3129475                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     87942000      6.56%      6.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    768283334     57.27%     63.83% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult     24450510      1.82%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     65.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     94917144      7.08%     72.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp     10296319      0.77%     73.49% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt      3066594      0.23%     73.72% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     39818489      2.97%     76.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv      6114711      0.46%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    231352174     17.25%     94.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     68440734      5.10%     99.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess      6758550      0.50%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   1341440559                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events    104473302                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          2338342091                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         2883355663                       # The number of ROB writes
system.switch_cpus2.timesIdled                 716060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               69382842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles           881192671                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts         1255046895                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           1255046895                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.875490                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.875490                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.142217                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.142217                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads      1599062779                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      885578259                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads        306958068                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       224058271                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads      367714274                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes       3914496                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      128503957                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    104522869                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       658542                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     70966740                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       59778475                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    84.234495                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        1954250                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect        43775                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           239441682                       # DTB read hits
system.switch_cpus3.dtb.read_misses            356829                       # DTB read misses
system.switch_cpus3.dtb.read_acv                  327                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       233971627                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           65087083                       # DTB write hits
system.switch_cpus3.dtb.write_misses            81890                       # DTB write misses
system.switch_cpus3.dtb.write_acv                 161                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       60641673                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           304528765                       # DTB hits
system.switch_cpus3.dtb.data_misses            438719                       # DTB misses
system.switch_cpus3.dtb.data_acv                  488                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       294613300                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          141439603                       # ITB hits
system.switch_cpus3.itb.fetch_misses           162162                       # ITB misses
system.switch_cpus3.itb.fetch_acv               15049                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      141601765                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               961704670                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    168276065                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1419748248                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          128503957                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     61732725                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            712964437                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        2241402                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles             10560                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles       154353                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles     19583092                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles        49036                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles         1276                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        145393009                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       388518                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes             29                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    902159520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.573722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.947211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       674508541     74.77%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         9207411      1.02%     75.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        15589090      1.73%     77.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        10646483      1.18%     78.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        31764087      3.52%     82.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         5926196      0.66%     82.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6        19341464      2.14%     85.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         6722888      0.75%     85.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8       128453360     14.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    902159520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.133621                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.476283                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       120293417                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    576386352                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        168052128                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     36352963                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       1074660                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     19008027                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        46461                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1405035089                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts       102712                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       1074660                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       132901854                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles      272760052                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles    107494940                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        189358639                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles    198569375                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1400587515                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents     17175740                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      33826880                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      94451037                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      41591439                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1112350370                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   1904381330                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1638122777                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups    265392421                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1094119820                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        18230550                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      5983048                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts       143403                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        194030007                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    238294435                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     66115587                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     37404730                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     25802496                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1305544488                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      2299163                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1302053330                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       138390                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21709582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     12181931                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved      1829332                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    902159520                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.443263                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.102337                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    518663300     57.49%     57.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     78877411      8.74%     66.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     70889716      7.86%     74.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     65758883      7.29%     81.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     59506786      6.60%     87.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     45488728      5.04%     93.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     34921263      3.87%     96.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     15305988      1.70%     98.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     12747445      1.41%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    902159520                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        5295426     11.59%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult       1470426      3.22%     14.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     14.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd       227694      0.50%     15.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp        41156      0.09%     15.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     15.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult     14818570     32.43%     47.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv     18905093     41.38%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       4305328      9.42%     98.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       627183      1.37%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass      1710816      0.13%      0.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    821097517     63.06%     63.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult     26940112      2.07%     65.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     65.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     90173231      6.93%     72.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp      8421561      0.65%     72.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt      2565878      0.20%     73.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult     38868156      2.99%     76.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv      4784902      0.37%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    240445838     18.47%     94.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     65280589      5.01%     99.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess      1764730      0.14%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1302053330                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.353901                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           45690876                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035091                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   3046232459                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1091838056                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1063892012                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads    505862987                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes    237785016                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    233041819                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1075920901                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses      270112489                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads     32319789                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4171411                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6934                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        74619                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      1844412                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          141                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked      3288811                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       1074660                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles      120376188                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles     37067240                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1396196973                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       533431                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    238294435                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     66115587                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      2011995                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents       1479900                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents     34572902                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        74619                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       358112                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       560998                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       919110                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1301014832                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    239905608                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1038498                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop             88353322                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           305095534                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       120844862                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          65189926                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.352822                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1297572343                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1296933831                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        935142400                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1115537728                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.348578                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.838288                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts     21444462                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls       469831                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       871209                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    898803133                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.527902                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.757856                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    598240922     66.56%     66.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     76533825      8.52%     75.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     41209440      4.58%     79.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     20548574      2.29%     81.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     15087703      1.68%     83.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     16011527      1.78%     85.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     13886858      1.55%     86.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      9319198      1.04%     87.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8    107965086     12.01%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    898803133                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts   1373283096                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1373283096                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             298394199                       # Number of memory references committed
system.switch_cpus3.commit.loads            234123024                       # Number of loads committed
system.switch_cpus3.commit.membars             233877                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         119335580                       # Number of branches committed
system.switch_cpus3.commit.fp_insts         231863508                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts       1128997969                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1673833                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass     88859836      6.47%      6.47% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    813173293     59.21%     65.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult     26920205      1.96%     67.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     67.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     89572256      6.52%     74.17% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp      8346476      0.61%     74.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt      2565840      0.19%     74.96% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult     38717897      2.82%     77.78% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv      4726185      0.34%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    234356901     17.07%     95.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     64279478      4.68%     99.87% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess      1764729      0.13%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1373283096                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events    107965086                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          2183662470                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2792814242                       # The number of ROB writes
system.switch_cpus3.timesIdled                 615801                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               59545150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles          1017793936                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts         1286134069                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1286134069                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.747748                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.747748                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.337348                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.337348                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1627377108                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      911989859                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads        262630237                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       189961897                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads      302352620                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       1896521                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           18969157                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          18968813                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             19198                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            19198                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          9476437                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       117675                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          106934                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         68234                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         175168                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          339                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          339                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5197455                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5197455                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           43                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1070142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     11655616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1256282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     12649555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1748165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     14582595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      1480534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     13404018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              57846907                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     34224896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    435085935                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     40178944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    471925900                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     55911872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    554591037                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     47349632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    499506748                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2138774964                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          469544                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         33955429                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.003475                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.058844                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7               33837446     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 117983      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33955429                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        26405210595                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         863176243                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7827701188                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        1012325744                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8500033976                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1405490071                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        9465392015                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy        1191668457                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9007429306                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.9                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003507                       # Number of seconds simulated
sim_ticks                                  3506996000                       # Number of ticks simulated
final_tick                               3287675739000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              405093306                       # Simulator instruction rate (inst/s)
host_op_rate                                405093041                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              280817773                       # Simulator tick rate (ticks/s)
host_mem_usage                                 787984                       # Number of bytes of host memory used
host_seconds                                    12.49                       # Real time elapsed on the host
sim_insts                                  5059006203                       # Number of instructions simulated
sim_ops                                    5059006203                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       264448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       699520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       525120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      1565056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        79488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       144000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3283840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       264448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       525120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        79488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        873408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1626176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1626176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         4132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        10930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         8205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        24454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         2250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               51310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         25409                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25409                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     75405846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    199464157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1240948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       529228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    149734987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    446266833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     22665552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     41060783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             936368333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     75405846                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1240948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    149734987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     22665552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        249047333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       463694855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            463694855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       463694855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     75405846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    199464157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1240948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       529228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    149734987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    446266833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     22665552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     41060783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1400063188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       51310                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25409                       # Number of write requests accepted
system.mem_ctrls.readBursts                     51310                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25409                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                3268160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1625920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3283840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1626176                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    245                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          267                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1969                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3506997500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 51310                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25409                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   28692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        26398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.303735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.781628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.159543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13438     50.91%     50.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7213     27.32%     78.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2375      9.00%     87.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1092      4.14%     91.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          590      2.24%     93.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          353      1.34%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          287      1.09%     96.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          193      0.73%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          857      3.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        26398                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.087492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.957973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     22.650494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            190     12.31%     12.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           470     30.46%     42.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           308     19.96%     62.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           184     11.92%     74.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           128      8.30%     82.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            81      5.25%     88.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            46      2.98%     91.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            34      2.20%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            32      2.07%     95.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            18      1.17%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            11      0.71%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            9      0.58%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            9      0.58%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            5      0.32%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            5      0.32%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.19%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.19%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            3      0.19%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            2      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1543                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.458549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.429649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.018095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1243     80.51%     80.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      2.27%     82.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              169     10.95%     93.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               66      4.27%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      1.36%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.45%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1544                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    986644750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1944113500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  255325000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19321.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38071.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       931.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       463.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    936.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    463.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    35128                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   14937                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.79                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      45712.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              45373441680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              24757334250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             78658015800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            26534362320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          67038887760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         471775980915                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         201996333000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           916134355725                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            892.577868                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     84926000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     117000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3302107500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              40267183320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              21971181375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             69944152200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            26148627360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          67038887760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         471011450175                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         202666995750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           899048477940                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            875.931287                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    140943000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     117000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3245501000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1502                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     362     46.47%     46.47% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.39%     46.85% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      4      0.51%     47.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.13%     47.50% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    409     52.50%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 779                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      360     49.52%     49.52% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.41%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       4      0.55%     50.48% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.14%     50.62% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     359     49.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  727                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              3684700500     95.92%     95.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2684000      0.07%     95.99% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2374500      0.06%     96.05% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1397500      0.04%     96.09% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              150326000      3.91%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          3841482500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.994475                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.877751                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.933248                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.35%      0.35% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      6.17%      6.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.12%      6.64% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  664     77.30%     83.93% # number of callpals executed
system.cpu0.kern.callpal::rdps                     12      1.40%     85.33% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.12%     85.45% # number of callpals executed
system.cpu0.kern.callpal::rti                     107     12.46%     97.90% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      1.75%     99.65% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.35%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   859                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              159                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.603774                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.753906                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        3626421000     93.73%     93.73% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           242735000      6.27%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            12508                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          471.396773                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             168463                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            13020                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.938786                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.396773                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.920697                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.920697                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           839386                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          839386                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        94880                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94880                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        41444                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         41444                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1460                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1460                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1371                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1371                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       136324                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          136324                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       136324                       # number of overall hits
system.cpu0.dcache.overall_hits::total         136324                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15714                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15714                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        51531                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        51531                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          238                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          238                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           38                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67245                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67245                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67245                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67245                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1000450239                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1000450239                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   3989123702                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3989123702                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     15570250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     15570250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       343505                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       343505                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4989573941                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4989573941                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4989573941                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4989573941                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       110594                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       110594                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        92975                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        92975                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1409                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1409                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       203569                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       203569                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       203569                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       203569                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.142087                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.142087                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.554246                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.554246                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.140165                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.140165                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.026969                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026969                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.330330                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.330330                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.330330                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.330330                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 63666.172776                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 63666.172776                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 77412.115076                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77412.115076                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 65421.218487                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 65421.218487                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  9039.605263                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9039.605263                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 74199.924768                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74199.924768                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 74199.924768                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74199.924768                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       299884                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2553                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5134                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.411375                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   134.368421                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7807                       # number of writebacks
system.cpu0.dcache.writebacks::total             7807                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         9956                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9956                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        44670                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        44670                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          107                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        54626                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        54626                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        54626                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        54626                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5758                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5758                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         6861                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6861                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          131                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          131                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           37                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           37                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        12619                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        12619                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        12619                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        12619                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          112                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          112                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          397                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          397                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    402032021                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    402032021                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    619394353                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    619394353                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      8089250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      8089250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       289495                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       289495                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1021426374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1021426374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1021426374                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1021426374                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     64156500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     64156500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     25071000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     25071000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     89227500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     89227500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.052064                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.052064                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.073794                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.073794                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.077150                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.077150                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.026260                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026260                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.061989                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.061989                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.061989                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.061989                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 69821.469434                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69821.469434                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 90277.562017                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 90277.562017                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data        61750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        61750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  7824.189189                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7824.189189                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 80943.527538                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80943.527538                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 80943.527538                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80943.527538                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 225110.526316                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225110.526316                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223848.214286                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223848.214286                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224754.408060                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224754.408060                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             6503                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.206434                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             151296                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             7015                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            21.567498                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.206434                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.998450                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998450                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           235907                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          235907                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       107039                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         107039                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       107039                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          107039                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       107039                       # number of overall hits
system.cpu0.icache.overall_hits::total         107039                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         7661                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7661                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         7661                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7661                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         7661                       # number of overall misses
system.cpu0.icache.overall_misses::total         7661                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    455689652                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    455689652                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    455689652                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    455689652                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    455689652                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    455689652                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       114700                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       114700                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       114700                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       114700                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       114700                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       114700                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.066792                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.066792                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.066792                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.066792                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.066792                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.066792                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 59481.745464                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59481.745464                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 59481.745464                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59481.745464                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 59481.745464                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59481.745464                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1168                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.714286                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         1154                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1154                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         1154                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1154                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         1154                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1154                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         6507                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6507                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         6507                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6507                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         6507                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6507                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    382715085                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    382715085                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    382715085                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    382715085                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    382715085                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    382715085                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.056731                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.056731                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.056731                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.056731                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.056731                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.056731                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 58815.903642                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58815.903642                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 58815.903642                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58815.903642                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 58815.903642                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58815.903642                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                        76                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      17     25.00%     25.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      4      5.88%     30.88% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      1.47%     32.35% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     46     67.65%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  68                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       17     44.74%     44.74% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       4     10.53%     55.26% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      2.63%     57.89% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      16     42.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   38                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              3403988500     99.65%     99.65% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1902000      0.06%     99.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 640500      0.02%     99.72% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                9510500      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          3416041500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.347826                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.558824                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                   58     81.69%     81.69% # number of callpals executed
system.cpu1.kern.callpal::rdps                      8     11.27%     92.96% # number of callpals executed
system.cpu1.kern.callpal::rti                       5      7.04%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                    71                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements               21                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          419.608170                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36220                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              427                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            84.824356                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   419.608170                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.819547                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.819547                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          401                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            11565                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           11565                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data         1932                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           1932                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data          753                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           753                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           23                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           13                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data         2685                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            2685                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data         2685                       # number of overall hits
system.cpu1.dcache.overall_hits::total           2685                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          133                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          133                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            9                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            5                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            8                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          142                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           142                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          142                       # number of overall misses
system.cpu1.dcache.overall_misses::total          142                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data      5037974                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      5037974                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data       340503                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       340503                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data       126250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       126250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       118502                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       118502                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data      5378477                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      5378477                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data      5378477                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      5378477                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data         2065                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         2065                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data          762                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          762                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data         2827                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         2827                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data         2827                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         2827                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.064407                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.064407                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.011811                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.011811                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.178571                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.178571                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.380952                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.380952                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.050230                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.050230                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.050230                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.050230                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 37879.503759                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37879.503759                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 37833.666667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37833.666667                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data        25250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        25250                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 14812.750000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 14812.750000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37876.598592                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37876.598592                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37876.598592                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37876.598592                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           99                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           33                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu1.dcache.writebacks::total                7                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data           77                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data            1                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data           79                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data           79                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data           56                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data            7                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data           63                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data           63                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data      3442507                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      3442507                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       251247                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       251247                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data       116750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       116750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       107998                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       107998                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data      3693754                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      3693754                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data      3693754                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      3693754                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      1120000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1120000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      1120000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1120000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.027119                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.027119                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.009186                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.009186                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.022285                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.022285                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.022285                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.022285                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 61473.339286                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 61473.339286                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 35892.428571                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 35892.428571                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 29187.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29187.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 15428.285714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 15428.285714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 58631.015873                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 58631.015873                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 58631.015873                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 58631.015873                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       224000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       224000                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       224000                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              156                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 509                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              95619                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              665                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           143.787970                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          509                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.994141                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          412                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             3014                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            3014                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst         1252                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1252                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst         1252                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1252                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst         1252                       # number of overall hits
system.cpu1.icache.overall_hits::total           1252                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          177                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          177                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          177                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           177                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          177                       # number of overall misses
system.cpu1.icache.overall_misses::total          177                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     13361935                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     13361935                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     13361935                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     13361935                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     13361935                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     13361935                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst         1429                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1429                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst         1429                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1429                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst         1429                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1429                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.123863                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.123863                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.123863                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.123863                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.123863                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.123863                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 75491.158192                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75491.158192                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 75491.158192                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75491.158192                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 75491.158192                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75491.158192                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           21                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           21                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           21                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst          156                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          156                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst          156                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          156                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst          156                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          156                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     11384305                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     11384305                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     11384305                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     11384305                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     11384305                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     11384305                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.109167                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.109167                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.109167                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.109167                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.109167                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.109167                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 72976.314103                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72976.314103                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 72976.314103                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72976.314103                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 72976.314103                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72976.314103                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      8940                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    3191     49.34%     49.34% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      4      0.06%     49.40% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.02%     49.41% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   3272     50.59%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                6468                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     3191     49.97%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       4      0.06%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.02%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    3190     49.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 6386                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              2177560500     73.06%     73.06% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                2976500      0.10%     73.16% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1910000      0.06%     73.22% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              798180500     26.78%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          2980627500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.974939                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.987322                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      5.26%      5.26% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      5.26%     10.53% # number of syscalls executed
system.cpu2.kern.syscall::4                         5     26.32%     36.84% # number of syscalls executed
system.cpu2.kern.syscall::6                         2     10.53%     47.37% # number of syscalls executed
system.cpu2.kern.syscall::19                        2     10.53%     57.89% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      5.26%     63.16% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      5.26%     68.42% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      5.26%     73.68% # number of syscalls executed
system.cpu2.kern.syscall::73                        2     10.53%     84.21% # number of syscalls executed
system.cpu2.kern.syscall::75                        2     10.53%     94.74% # number of syscalls executed
system.cpu2.kern.syscall::130                       1      5.26%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    19                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   35      0.48%      0.49% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.03%      0.52% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 6404     86.99%     87.50% # number of callpals executed
system.cpu2.kern.callpal::rdps                      8      0.11%     87.61% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     87.63% # number of callpals executed
system.cpu2.kern.callpal::rti                      59      0.80%     88.43% # number of callpals executed
system.cpu2.kern.callpal::callsys                  31      0.42%     88.85% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.07%     88.92% # number of callpals executed
system.cpu2.kern.callpal::rdunique                816     11.08%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  7362                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               95                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 54                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 55                      
system.cpu2.kern.mode_good::user                   54                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.578947                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.731544                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1919228500     72.92%     72.92% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           712699000     27.08%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      35                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            36496                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          498.562979                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             812343                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            36937                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            21.992663                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   498.562979                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.973756                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.973756                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          3408420                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         3408420                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       494620                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         494620                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       230906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        230906                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10673                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10673                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        12165                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        12165                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       725526                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          725526                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       725526                       # number of overall hits
system.cpu2.dcache.overall_hits::total         725526                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        65142                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        65142                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        27381                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        27381                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         2006                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2006                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           54                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        92523                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         92523                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        92523                       # number of overall misses
system.cpu2.dcache.overall_misses::total        92523                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4404269600                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4404269600                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   1803435166                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1803435166                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    136859000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    136859000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       433505                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       433505                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6207704766                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6207704766                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6207704766                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6207704766                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       559762                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       559762                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       258287                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       258287                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        12679                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        12679                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        12219                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        12219                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       818049                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       818049                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       818049                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       818049                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.116374                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.116374                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.106010                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.106010                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.158214                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.158214                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.004419                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.004419                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.113102                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.113102                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.113102                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.113102                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 67610.291363                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 67610.291363                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 65864.474124                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65864.474124                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 68224.825523                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 68224.825523                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  8027.870370                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8027.870370                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 67093.639052                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 67093.639052                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 67093.639052                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 67093.639052                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       246992                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         3940                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             6750                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             23                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    36.591407                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   171.304348                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        27089                       # number of writebacks
system.cpu2.dcache.writebacks::total            27089                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        40988                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        40988                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        15909                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        15909                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          694                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          694                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        56897                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        56897                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        56897                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        56897                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        24154                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        24154                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        11472                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        11472                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1312                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1312                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           54                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           54                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35626                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35626                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35626                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35626                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            9                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            9                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            9                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            9                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1553951366                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1553951366                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    709829730                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    709829730                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     81626750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     81626750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       352495                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       352495                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2263781096                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2263781096                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2263781096                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2263781096                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      2031500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      2031500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data      2031500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      2031500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.043150                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.043150                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.044416                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.044416                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.103478                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.103478                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.004419                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.004419                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.043550                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043550                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.043550                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043550                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 64335.156330                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 64335.156330                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 61874.976464                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 61874.976464                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 62215.510671                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62215.510671                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  6527.685185                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6527.685185                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 63542.948858                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 63542.948858                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 63542.948858                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 63542.948858                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 225722.222222                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225722.222222                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 225722.222222                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 225722.222222                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            11302                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.934514                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             628939                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            11814                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            53.236753                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.934514                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999872                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999872                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1031113                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1031113                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       496567                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         496567                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       496567                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          496567                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       496567                       # number of overall hits
system.cpu2.icache.overall_hits::total         496567                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        13334                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        13334                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        13334                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         13334                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        13334                       # number of overall misses
system.cpu2.icache.overall_misses::total        13334                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    887565616                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    887565616                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    887565616                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    887565616                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    887565616                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    887565616                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       509901                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       509901                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       509901                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       509901                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       509901                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       509901                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.026150                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.026150                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.026150                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.026150                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.026150                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.026150                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 66564.092995                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 66564.092995                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 66564.092995                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 66564.092995                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 66564.092995                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 66564.092995                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3518                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    62.821429                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         2023                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2023                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         2023                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2023                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         2023                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2023                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        11311                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        11311                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        11311                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        11311                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        11311                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        11311                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    744906119                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    744906119                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    744906119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    744906119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    744906119                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    744906119                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.022183                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.022183                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.022183                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.022183                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.022183                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.022183                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 65856.787110                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65856.787110                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 65856.787110                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65856.787110                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 65856.787110                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65856.787110                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1078                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     219     45.06%     45.06% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      4      0.82%     45.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.62%     46.50% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    260     53.50%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 486                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      219     49.32%     49.32% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       4      0.90%     50.23% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.68%     50.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     218     49.10%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  444                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              3366086000     98.42%     98.42% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1810000      0.05%     98.48% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                3227500      0.09%     98.57% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               48831500      1.43%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          3419955000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.838462                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.913580                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.18%      0.18% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     10.32%     10.50% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.71%     11.21% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  407     72.42%     83.63% # number of callpals executed
system.cpu3.kern.callpal::rdps                      9      1.60%     85.23% # number of callpals executed
system.cpu3.kern.callpal::rti                      73     12.99%     98.22% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      1.60%     99.82% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.18%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   562                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              131                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.511450                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.676768                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        5174076500     99.01%     99.01% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            51723000      0.99%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             2425                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          471.637834                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              65693                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2895                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            22.691883                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   471.637834                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.921168                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.921168                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          465                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           213300                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          213300                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        27001                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          27001                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        11327                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         11327                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          521                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          521                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          498                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          498                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        38328                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           38328                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        38328                       # number of overall hits
system.cpu3.dcache.overall_hits::total          38328                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         6762                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6762                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6377                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6377                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          102                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          102                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           32                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           32                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13139                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13139                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13139                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13139                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    418586874                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    418586874                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    443835457                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    443835457                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      6630749                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6630749                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       217003                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       217003                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    862422331                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    862422331                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    862422331                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    862422331                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        33763                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        33763                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        17704                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        17704                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        51467                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        51467                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        51467                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        51467                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.200278                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.200278                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.360201                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.360201                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.163724                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.163724                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.060377                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.060377                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.255290                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.255290                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.255290                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.255290                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 61902.820763                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 61902.820763                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 69599.413047                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 69599.413047                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 65007.343137                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 65007.343137                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6781.343750                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6781.343750                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 65638.353832                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 65638.353832                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 65638.353832                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 65638.353832                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        59314                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          209                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1359                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    43.645327                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   104.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1259                       # number of writebacks
system.cpu3.dcache.writebacks::total             1259                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         4819                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4819                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5439                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5439                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           38                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           38                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10258                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10258                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10258                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10258                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         1943                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1943                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          938                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          938                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           64                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           32                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           32                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         2881                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         2881                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         2881                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         2881                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            7                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            7                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            7                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            7                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    145379539                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    145379539                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     74935697                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     74935697                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      3257501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3257501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       168997                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       168997                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    220315236                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    220315236                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    220315236                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    220315236                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1575500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1575500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1575500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1575500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.057548                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.057548                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.052982                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.052982                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.102729                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.102729                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.060377                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.060377                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.055978                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055978                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.055978                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055978                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 74822.202265                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 74822.202265                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 79888.802772                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 79888.802772                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 50898.453125                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50898.453125                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5281.156250                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5281.156250                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 76471.793127                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 76471.793127                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 76471.793127                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 76471.793127                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 225071.428571                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225071.428571                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 225071.428571                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 225071.428571                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2140                       # number of replacements
system.cpu3.icache.tags.tagsinuse          509.102965                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              87118                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2652                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            32.849925                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   509.102965                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.994342                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.994342                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          493                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            72494                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           72494                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        32734                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          32734                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        32734                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           32734                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        32734                       # number of overall hits
system.cpu3.icache.overall_hits::total          32734                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2441                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2441                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2441                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2441                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2441                       # number of overall misses
system.cpu3.icache.overall_misses::total         2441                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    144098201                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    144098201                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    144098201                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    144098201                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    144098201                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    144098201                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        35175                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        35175                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        35175                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        35175                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        35175                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        35175                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.069396                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.069396                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.069396                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.069396                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.069396                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.069396                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59032.446129                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59032.446129                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59032.446129                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59032.446129                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59032.446129                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59032.446129                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    31.200000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          297                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          297                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          297                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          297                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          297                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          297                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         2144                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2144                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         2144                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2144                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         2144                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2144                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    124566796                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    124566796                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    124566796                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    124566796                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    124566796                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    124566796                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.060952                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.060952                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.060952                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.060952                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.060952                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.060952                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 58100.184701                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58100.184701                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 58100.184701                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58100.184701                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 58100.184701                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58100.184701                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  285                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 285                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 133                       # Transaction distribution
system.iobus.trans_dist::WriteResp                133                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          836                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     836                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          377                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          642                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      642                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                55000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              475000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              703000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     57764                       # number of replacements
system.l2.tags.tagsinuse                  2646.230429                       # Cycle average of tags in use
system.l2.tags.total_refs                       33035                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     59979                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.550776                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      899.105991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   152.931723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   156.757243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    10.115610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    17.462563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   495.953751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   824.870090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    39.041221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    49.992237                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.054877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.009334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.009568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.001066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.030271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.050346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.003051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.161513                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          811                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.135193                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1812033                       # Number of tag accesses
system.l2.tags.data_accesses                  1812033                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         2308                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1295                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst           39                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data           13                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst         3019                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         7890                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst          864                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          386                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   15814                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            36162                       # number of Writeback hits
system.l2.Writeback_hits::total                 36162                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          132                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  145                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          329                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         4003                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           44                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4376                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         2308                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1624                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst           39                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           13                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         3019                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        11893                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          864                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          430                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20190                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2308                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1624                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst           39                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           13                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         3019                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        11893                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          864                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          430                       # number of overall hits
system.l2.overall_hits::total                   20190                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         4197                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4489                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          117                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         8289                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        17410                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         1280                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1516                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 37330                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data           27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          128                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                244                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6459                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         7160                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          765                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14385                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         4197                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10948                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          117                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         8289                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        24570                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1280                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2281                       # number of demand (read+write) misses
system.l2.demand_misses::total                  51715                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         4197                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10948                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          117                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           33                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         8289                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        24570                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1280                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2281                       # number of overall misses
system.l2.overall_misses::total                 51715                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    351895500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    389413500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     10799750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data      3260750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    701775000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1524337250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    113302000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    142098000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3236881750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       251493                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      1689948                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       288493                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2229934                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        62998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       187994                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    607636749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        69250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    648603748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     70571999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1326881746                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    351895500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    997050249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     10799750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data      3330000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    701775000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2172940998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    113302000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    212669999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4563763496                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    351895500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    997050249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     10799750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data      3330000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    701775000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2172940998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    113302000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    212669999                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4563763496                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         6505                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5784                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst          156                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        11308                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        25300                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         2144                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         1902                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               53144                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        36162                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             36162                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          260                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           92                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              389                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6788                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        11163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          809                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18761                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         6505                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12572                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          156                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        11308                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36463                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2144                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2711                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                71905                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         6505                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12572                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          156                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        11308                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36463                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2144                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2711                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               71905                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.645196                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.776107                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.750000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.711111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.733021                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.688142                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.597015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.797056                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.702431                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.870968                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.492308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.913043                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.627249                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.951532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.641405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.945612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.766750                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.645196                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.870824                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.750000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.717391                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.733021                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.673834                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.597015                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.841387                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.719213                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.645196                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.870824                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.750000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.717391                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.733021                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.673834                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.597015                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.841387                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.719213                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 83844.531808                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 86748.384941                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 92305.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 101898.437500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 84663.409338                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 87555.269960                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 88517.187500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 93732.189974                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86709.931690                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  9314.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 13202.718750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  3434.440476                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9139.073770                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 10499.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data 10499.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 10416.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data        10333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10444.111111                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 94075.979099                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        69250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 90587.115642                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 92250.979085                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92240.649705                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 83844.531808                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 91071.451315                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 92305.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 100909.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 84663.409338                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 88438.787057                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 88517.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 93235.422622                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88248.351465                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 83844.531808                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 91071.451315                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 92305.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 100909.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 84663.409338                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 88438.787057                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 88517.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 93235.422622                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88248.351465                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                25409                       # number of writebacks
system.l2.writebacks::total                     25409                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           65                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           49                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           84                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data          112                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           38                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           30                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                399                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data          112                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 399                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data          112                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                399                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         4132                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4472                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           68                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         8205                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        17298                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         1242                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1486                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            36931                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          128                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           244                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         6459                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         7160                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14385                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         4132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         8205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        24458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         1242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             51316                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         4132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         8205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        24458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         1242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            51316                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          285                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          112                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            9                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            7                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          133                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          397                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            9                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            7                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          418                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    294814500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    332098000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      5360250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      2638250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    591926500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1302017500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     94857750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    120928250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2744641000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       498021                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       100003                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      2316115                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      1556569                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4470708                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       110505                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        56002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       111005                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       330515                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    527769251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        56750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    559239752                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     61108001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1148173754                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    294814500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    859867251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      5360250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      2695000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    591926500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1861257252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     94857750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    182036251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3892814754                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    294814500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    859867251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      5360250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      2695000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    591926500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1861257252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     94857750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    182036251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3892814754                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     60166000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     60166000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     23614500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      1054000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      1913500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1483500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     28065500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     83780500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      1054000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data      1913500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1483500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     88231500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.635204                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.773167                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.435897                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.622222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.725593                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.683715                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.579291                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.781283                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.694923                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.870968                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.492308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.913043                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.627249                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.951532                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.641405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.945612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.766750                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.635204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.869472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.435897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.630435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.725593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.670762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.579291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.830321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.713664                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.635204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.869472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.435897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.630435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.725593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.670762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.579291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.830321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.713664                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 71349.104550                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 74261.627907                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 78827.205882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94223.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 72142.169409                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 75269.828882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        76375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 81378.364738                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74318.079662                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18445.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 20000.600000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18094.648438                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18530.583333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18322.573770                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18417.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18667.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18500.833333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18361.944444                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 81710.675182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        56750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 78106.110615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 79879.739869                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79817.431630                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 71349.104550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 78663.182783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 78827.205882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92931.034483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 72142.169409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 76100.141140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        76375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 80869.058641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75859.668602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 71349.104550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 78663.182783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 78827.205882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92931.034483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 72142.169409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 76100.141140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        76375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 80869.058641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75859.668602                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211108.771930                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 211108.771930                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210843.750000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       210800                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 212611.111111                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 211928.571429                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 211018.796992                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211034.005038                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       210800                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 212611.111111                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 211928.571429                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 211080.143541                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               37216                       # Transaction distribution
system.membus.trans_dist::ReadResp              37215                       # Transaction distribution
system.membus.trans_dist::WriteReq                133                       # Transaction distribution
system.membus.trans_dist::WriteResp               133                       # Transaction distribution
system.membus.trans_dist::Writeback             25409                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              365                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            123                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             267                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14381                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14380                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       128785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       129623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 129623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          642                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4910016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4910658                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4910658                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              222                       # Total snoops (count)
system.membus.snoop_fanout::samples             77627                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   77627    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               77627                       # Request fanout histogram
system.membus.reqLayer0.occupancy              652500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           193590999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          274623023                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         159212                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       128957                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         7234                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       122266                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          65838                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    53.848167                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          11149                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          210                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              133233                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1603                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   22                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           46426                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              99797                       # DTB write hits
system.switch_cpus0.dtb.write_misses              920                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          18655                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              233030                       # DTB hits
system.switch_cpus0.dtb.data_misses              2523                       # DTB misses
system.switch_cpus0.dtb.data_acv                   29                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           65081                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              42094                       # ITB hits
system.switch_cpus0.itb.fetch_misses              535                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   7                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          42629                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1847132                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       283392                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                853936                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             159212                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        76987                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              1114610                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          19808                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          290                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        18501                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles          141                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           114701                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         4646                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      1426917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.598448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.851342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1259086     88.24%     88.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           12104      0.85%     89.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           24298      1.70%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           14324      1.00%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           32861      2.30%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            8181      0.57%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           12016      0.84%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            6557      0.46%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           57490      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      1426917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086194                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462304                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          205622                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1084116                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           100876                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        27102                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          9201                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         8496                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          720                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        735505                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2098                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          9201                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          218495                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         506639                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       358915                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           114089                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       219578                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        700943                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          665                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         27674                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          8311                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        163310                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       467163                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       914923                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       911961                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         2627                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       338921                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          128234                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        17569                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2038                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           177106                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       132970                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       106557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        30793                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        17480                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            647017                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        16351                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           610484                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1145                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       158588                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        96833                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        10445                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      1426917                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.427834                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.142513                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1171971     82.13%     82.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       107808      7.56%     89.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        50013      3.50%     93.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        37748      2.65%     95.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        28273      1.98%     97.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        17188      1.20%     99.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         8909      0.62%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3136      0.22%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1871      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      1426917                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           1434      7.10%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         10531     52.14%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8233     40.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          455      0.07%      0.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       354544     58.08%     58.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          558      0.09%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         1181      0.19%     58.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv          227      0.04%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       141493     23.18%     81.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       101832     16.68%     98.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        10194      1.67%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        610484                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.330504                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              20198                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.033085                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      2661247                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       818545                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       573230                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         7980                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         4044                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         3811                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        626065                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           4162                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         5602                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        37138                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          658                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11954                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          288                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        18656                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          9201                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         297126                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       178777                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       675403                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         3046                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       132970                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       106557                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        12180                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1442                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       176785                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          658                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         3534                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         5297                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         8831                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       602033                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       135358                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         8450                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                12035                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              236276                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           83433                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            100918                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.325929                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                581937                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               577041                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           287775                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           393666                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.312398                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.731013                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       154374                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         5906                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         8033                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      1400746                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.367257                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.251740                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1211781     86.51%     86.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        87117      6.22%     92.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        32856      2.35%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        16877      1.20%     96.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        18290      1.31%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         6401      0.46%     98.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         4601      0.33%     98.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4381      0.31%     98.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        18442      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      1400746                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       514434                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        514434                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                190435                       # Number of memory references committed
system.switch_cpus0.commit.loads                95832                       # Number of loads committed
system.switch_cpus0.commit.membars               3342                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             70212                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           494476                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         7276                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass        10112      1.97%      1.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu       298340     57.99%     59.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          537      0.10%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd         1172      0.23%     60.29% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     60.29% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     60.29% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     60.29% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv          227      0.04%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        99174     19.28%     79.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        94678     18.40%     98.02% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        10194      1.98%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       514434                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events        18442                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             2042745                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            1364015                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4536                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 420215                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles             5838922                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             504776                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               504776                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      3.659310                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                3.659310                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.273276                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.273276                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          805626                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         393362                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2550                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          29010                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          8535                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups           2434                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted         1941                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect          117                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups         1912                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits           1354                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    70.815900                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS            171                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                2170                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               8                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                881                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                3051                       # DTB hits
system.switch_cpus1.dtb.data_misses                 8                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               8                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                182                       # ITB hits
system.switch_cpus1.itb.fetch_misses               76                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            258                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                   29491                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles         6311                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                 11079                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches               2434                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches         1525                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles                 5142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles            408                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles           65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         4512                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          115                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines             1429                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes           72                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples        16349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.677656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.887807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0           13840     84.65%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1             151      0.92%     85.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2             864      5.28%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3             144      0.88%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4             340      2.08%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5             108      0.66%     94.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6             109      0.67%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7             130      0.80%     95.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8             663      4.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total        16349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082534                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.375674                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles            4679                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles         9274                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles             2091                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          113                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles           192                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved          127                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred           12                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts         10163                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts           45                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles           192                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles            4829                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles            265                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles         8532                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles             2053                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles          478                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts          9681                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents             3                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents            31                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.RenamedOperands         6321                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups        11086                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups        11081                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps         5022                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps            1299                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          457                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           29                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts             1551                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads         2276                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores         1029                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          347                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores          204                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded              8632                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          629                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued             8284                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued           44                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined         2102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined          966                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          476                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples        16349                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.506698                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.137332                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0        12449     76.15%     76.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1         1748     10.69%     86.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2         1059      6.48%     93.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3          441      2.70%     96.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4          365      2.23%     98.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5          160      0.98%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6           69      0.42%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7           43      0.26%     99.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8           15      0.09%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total        16349                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu             15      6.79%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      6.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           126     57.01%     63.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite           80     36.20%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu         4745     57.28%     57.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult           23      0.28%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead         2269     27.39%     84.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite          930     11.23%     96.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess          317      3.83%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total          8284                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.280899                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt                221                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.026678                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads        33182                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes        11379                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses         7977                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses          8505                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads           48                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads          433                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores          235                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           29                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles           192                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles            253                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles            3                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts         9368                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           49                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts         2276                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts         1029                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          576                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents             3                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect           75                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect          123                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts          198                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts         8124                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts         2178                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts          160                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  107                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs                3064                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches            1449                       # Number of branches executed
system.switch_cpus1.iew.exec_stores               886                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.275474                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                  8028                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count                 7977                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers             3749                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers             4864                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.270489                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.770765                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts         2164                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          153                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts          181                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples        15977                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.449959                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.260168                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0        12912     80.82%     80.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1         1432      8.96%     89.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2          787      4.93%     94.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3          313      1.96%     96.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4          138      0.86%     97.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5          104      0.65%     98.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6           58      0.36%     98.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7           40      0.25%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8          193      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total        15977                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts         7189                       # Number of instructions committed
system.switch_cpus1.commit.committedOps          7189                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                  2637                       # Number of memory references committed
system.switch_cpus1.commit.loads                 1843                       # Number of loads committed
system.switch_cpus1.commit.membars                 44                       # Number of memory barriers committed
system.switch_cpus1.commit.branches              1284                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts             6895                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls          135                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass           30      0.42%      0.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu         4140     57.59%     58.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           20      0.28%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead         1887     26.25%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite          795     11.06%     95.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess          317      4.41%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total         7189                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events          193                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads               25067                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes              19073                       # The number of ROB writes
system.switch_cpus1.timesIdled                    130                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  13142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles             6802592                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts               7159                       # Number of Instructions Simulated
system.switch_cpus1.committedOps                 7159                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      4.119430                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                4.119430                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.242752                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.242752                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads            9739                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes           5644                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads          19841                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           222                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups         931011                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       797110                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        18267                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       539410                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         241340                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    44.741477                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS          48170                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect          402                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              626184                       # DTB read hits
system.switch_cpus2.dtb.read_misses              3182                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    3                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          123202                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             308633                       # DTB write hits
system.switch_cpus2.dtb.write_misses              660                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  52                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          70314                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              934817                       # DTB hits
system.switch_cpus2.dtb.data_misses              3842                       # DTB misses
system.switch_cpus2.dtb.data_acv                   55                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          193516                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             164324                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1285                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  64                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         165609                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 5239245                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles       795172                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               4462226                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             931011                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       289510                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3512788                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          64284                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                 9                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles          785                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        32119                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           48                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines           509904                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        13051                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      4373151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.020369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.433349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         3588733     82.06%     82.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           58197      1.33%     83.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           78747      1.80%     85.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           52823      1.21%     86.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           97398      2.23%     88.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           51644      1.18%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           49791      1.14%     90.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           25036      0.57%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          370782      8.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      4373151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.177699                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.851693                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles          591709                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3110716                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           573729                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        66687                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         30310                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        52500                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1872                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       3896164                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         5586                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         30310                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles          632932                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         558806                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2251286                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           596031                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       303786                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       3768330                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        15901                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         29739                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         25707                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        159339                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands      2789889                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      4895210                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      4886167                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         8217                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps      2250925                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          538969                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        78744                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        14113                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           441655                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       635566                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       338642                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       101021                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        38509                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           3517621                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       110590                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          3382021                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         5354                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       693205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       341647                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        71723                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      4373151                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.773360                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.637394                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3223881     73.72%     73.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       365480      8.36%     82.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       229879      5.26%     87.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       161421      3.69%     91.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       149525      3.42%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        91591      2.09%     96.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        75102      1.72%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        44323      1.01%     99.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        31949      0.73%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      4373151                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          34751     42.70%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         30323     37.26%     79.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16316     20.05%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass         1530      0.05%      0.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      2350088     69.49%     69.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         8796      0.26%     69.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     69.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd         3867      0.11%     69.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            2      0.00%     69.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt         2250      0.07%     69.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     69.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv          764      0.02%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       659321     19.49%     89.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       314524      9.30%     98.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        40878      1.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       3382021                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.645517                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              81390                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.024065                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     11199326                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      4312575                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      3278057                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        24611                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes        12582                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses        12158                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       3449519                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          12362                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        19316                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       115696                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          204                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         3811                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        68068                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         2321                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        36925                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         30310                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         234664                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        80373                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      3675203                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6623                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       635566                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       338642                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        90197                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3297                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        76221                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         3811                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         7933                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        19273                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        27206                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      3346885                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       630783                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        35136                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                46992                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              940265                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          471478                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            309482                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.638811                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               3298647                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              3290215                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          1984225                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2562987                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.627994                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.774185                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts       700961                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        38867                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        25375                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      4262052                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.696108                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.876860                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3384795     79.42%     79.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       380657      8.93%     88.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       129602      3.04%     91.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        49015      1.15%     92.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        50707      1.19%     93.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        32859      0.77%     94.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        20418      0.48%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        21681      0.51%     95.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       192318      4.51%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      4262052                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      2966848                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       2966848                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                790444                       # Number of memory references committed
system.switch_cpus2.commit.loads               519870                       # Number of loads committed
system.switch_cpus2.commit.membars              18874                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            420950                       # Number of branches committed
system.switch_cpus2.commit.fp_insts             12016                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          2876674                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        37513                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass        33366      1.12%      1.12% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu      2067858     69.70%     70.82% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         8262      0.28%     71.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     71.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd         3860      0.13%     71.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            1      0.00%     71.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt         2249      0.08%     71.31% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     71.31% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv          764      0.03%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead       538744     18.16%     89.49% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite       270865      9.13%     98.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        40878      1.38%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total      2966848                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       192318                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads             7717024                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            7447265                       # The number of ROB writes
system.switch_cpus2.timesIdled                   8866                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 866094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              657392                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts            2935012                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              2935012                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.785085                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.785085                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.560198                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.560198                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         4459476                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2520771                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             8095                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            7884                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads          91116                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         45313                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          49621                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        41498                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         2069                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        34365                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          19959                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    58.079441                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           2946                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          138                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               47109                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1049                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            3448                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              19483                       # DTB write hits
system.switch_cpus3.dtb.write_misses              171                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  25                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses           1260                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               66592                       # DTB hits
system.switch_cpus3.dtb.data_misses              1220                       # DTB misses
system.switch_cpus3.dtb.data_acv                   43                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            4708                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               8041                       # ITB hits
system.switch_cpus3.itb.fetch_misses              833                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   5                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           8874                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  506494                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        90792                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                262785                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              49621                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        22905                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               221241                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           7676                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                30                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          225                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        57570                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          134                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.CacheLines            35175                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1296                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       373830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.702953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.000206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          323273     86.48%     86.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            2872      0.77%     87.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            8683      2.32%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            2830      0.76%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            9018      2.41%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            2095      0.56%     93.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5633      1.51%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            1696      0.45%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           17730      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       373830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.097970                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.518831                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           71147                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       257584                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            36810                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         4666                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          3623                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         1984                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        221049                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          642                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          3623                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           74583                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          46445                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       174058                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            38022                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        37099                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        207333                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           496                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           800                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         24729                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       141201                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       246066                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       245824                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          163                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       112656                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           28545                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        11427                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          832                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            40331                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        39090                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        21110                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         6120                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         2409                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            186496                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         8514                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           190259                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          323                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        38472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        18913                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       373830                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.508945                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.188721                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       296034     79.19%     79.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        27480      7.35%     86.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        16151      4.32%     90.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        15440      4.13%     94.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        13298      3.56%     98.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         2927      0.78%     99.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         1568      0.42%     99.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          534      0.14%     99.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          398      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       373830                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            103      1.39%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          5251     70.68%     72.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         2075     27.93%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       111723     58.72%     58.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          128      0.07%     58.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     58.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           25      0.01%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            3      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        50710     26.65%     85.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        20110     10.57%     96.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         7554      3.97%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        190259                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.375639                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               7429                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.039047                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       761436                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       233396                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       171988                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          664                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          311                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          296                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        197328                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            354                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          741                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         8897                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          230                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2796                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        13520                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          3623                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           9651                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        30972                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       199416                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1356                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        39090                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        21110                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         7165                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           162                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        30770                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          230                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         1070                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         2125                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         3195                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       187760                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        48732                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         2499                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 4406                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               68594                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           25260                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             19862                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.370705                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                174133                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               172284                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            77926                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            97139                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.340150                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.802211                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        38339                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         2409                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         2932                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       366649                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.434699                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.395008                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       307851     83.96%     83.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        28669      7.82%     91.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        12211      3.33%     95.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         3574      0.97%     96.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         2410      0.66%     96.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         1772      0.48%     97.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         1648      0.45%     97.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          931      0.25%     97.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         7583      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       366649                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       159382                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        159382                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 48507                       # Number of memory references committed
system.switch_cpus3.commit.loads                30193                       # Number of loads committed
system.switch_cpus3.commit.membars               1153                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             22361                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               295                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           152874                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         1721                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         2850      1.79%      1.79% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        99162     62.22%     64.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          117      0.07%     64.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     64.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           24      0.02%     64.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     64.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     64.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            3      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        31346     19.67%     83.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        18326     11.50%     95.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         7554      4.74%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       159382                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         7583                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              550073                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             402709                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1348                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 132664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             6333416                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             156538                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               156538                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.235598                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.235598                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.309062                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.309062                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          233558                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         124818                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             155                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          26612                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          5037                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              53816                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             53815                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               133                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              133                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            36162                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             505                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           129                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            634                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18782                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18782                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        13012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        33999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        22619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       100832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         7056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                182264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       416320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1304751                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         3432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       723712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      4067315                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       137216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       254136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6916866                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             630                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           109528                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 109528    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             109528                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           90992999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10588915                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          21091756                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            261195                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            106998                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          18604881                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          59216255                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3463204                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4657533                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
