// Seed: 555837107
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = id_1;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output supply1 id_2
    , id_26,
    input supply0 id_3
    , id_27,
    output supply0 void id_4,
    output wand id_5,
    output supply0 id_6,
    output wor id_7,
    output wand id_8,
    input supply1 id_9,
    input tri1 id_10,
    output uwire id_11,
    input wand id_12,
    input tri id_13,
    output supply0 id_14,
    output tri1 id_15,
    output supply1 id_16,
    input tri1 id_17,
    output uwire id_18,
    output supply1 id_19,
    output tri0 id_20,
    output supply0 id_21,
    input wire id_22,
    input tri1 id_23,
    input wand id_24
);
  wire id_28;
  tranif0 (1);
  assign id_26 = 1;
  module_0(
      id_28
  ); id_29(
      id_7, id_16, id_6, 1'b0, 1, id_17
  );
  wire id_30;
  wire id_31;
  assign id_21 = id_1 | id_26;
  assign id_4  = 1'b0 == ~1;
  wire id_32;
  assign id_11 = id_22;
  wire id_33;
endmodule
