INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sin
