-include $WORKAREA/src/val/tof/hqm_cfg_with_intermediate_primrst_test/hqm_cfg_with_intermediate_primrst_test.to
-dirtag warmrst_1_with_hcw
-simv_args
  +LDB_PP0_HCW_DELAY=48
  +LDB_PP0_CQ_POLL=1
  +LDB_PP0_DIR_CREDIT=16
  +LDB_PP0_LDB_CREDIT=0
  +LDB_PP0_DSI=256
  +LDB_PP1_HCW_DELAY=48
  +LDB_PP1_CQ_POLL=1
  +LDB_PP1_DIR_CREDIT=16
  +LDB_PP1_LDB_CREDIT=0
  +LDB_PP1_DSI=257 
  +HQM_PRIMRST_TYPE=warm
  +HQM_SEQ_CFG3=$WORKAREA/src/val/tb/hqm/tests/hcw_perf_dir_ldb_test1_cfg.cft
  +HQM_SEQ_CFG4=$WORKAREA/src/val/tb/hqm/tests/hqm_cfg_intermediate_flr.cft
  +HQM_PF_PRIMRST_COUNT=1 +HQM_PF_PRIMRST_WITH_HCW_PROCESS_ON=1  
  +HQM_PF_FLR_WITH_HCW_PROCESS_ON=1  
  +HQM_PF_PRIMRST_WAITNUM=200 
  +bme_enable	
  +hqm_cfg_bgwr_access_ena
  +has_pcie_reg_rst_resetup
  +IOSF_SB_FILE=$WORKAREA/src/val/tb/hqm/tests/iosf_sb_setidvalue.cft										  			
  +HQM_SEQ_BG_CFG=$WORKAREA/src/val/tb/hqm/tests/hqm_bg_rdwr_hqmfeature_t0.cft
  +HQM_BG_CFG_NUM=10
  +HQM_BG_CFG_DELAY_MIN=0
  +HQM_BG_CFG_DELAY_MAX=63
  +HQM_BG_PRIMARY_ID=sideband					  
  +LDB_PP0_Q0_NUM_HCW=50
  +LDB_PP1_Q0_NUM_HCW=50 
  +LDB_PP0_PKT_SIZE_MIN=500
  +LDB_PP0_PKT_SIZE_MAX=500 
  +LDB_PP1_PKT_SIZE_MIN=500
  +LDB_PP1_PKT_SIZE_MAX=500					   
-simv_args-
