From: Dave Martin <dave.martin-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
Subject: Re: [PATCH v2 2/4] ARM: vexpress: Add DT support in v2m
Date: Fri, 25 Nov 2011 16:18:08 +0000
Message-ID: <20111125161808.GE2098@localhost.localdomain>
References: <1322060508-11298-1-git-send-email-pawel.moll@arm.com>
 <1322060508-11298-3-git-send-email-pawel.moll@arm.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Return-path: <devicetree-discuss-bounces+gldd-devicetree-discuss=m.gmane.org-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org>
Content-Disposition: inline
In-Reply-To: <1322060508-11298-3-git-send-email-pawel.moll-5wv7dgnIgG8@public.gmane.org>
List-Unsubscribe: <https://lists.ozlabs.org/options/devicetree-discuss>,
 <mailto:devicetree-discuss-request-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org?subject=unsubscribe>
List-Archive: <http://lists.ozlabs.org/pipermail/devicetree-discuss>
List-Post: <mailto:devicetree-discuss-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org>
List-Help: <mailto:devicetree-discuss-request-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org?subject=help>
List-Subscribe: <https://lists.ozlabs.org/listinfo/devicetree-discuss>,
 <mailto:devicetree-discuss-request-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org?subject=subscribe>
Errors-To: devicetree-discuss-bounces+gldd-devicetree-discuss=m.gmane.org-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org
Sender: devicetree-discuss-bounces+gldd-devicetree-discuss=m.gmane.org-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org
To: Pawel Moll <pawel.moll-5wv7dgnIgG8@public.gmane.org>
Cc: devicetree-discuss-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
List-Id: devicetree@vger.kernel.org

On Wed, Nov 23, 2011 at 03:01:46PM +0000, Pawel Moll wrote:
> This patch provides hooks for DT-based tile machine implementations
> and adds Device Tree description for the motherboard.
> 
> Signed-off-by: Pawel Moll <pawel.moll-5wv7dgnIgG8@public.gmane.org>
> ---
>  Documentation/devicetree/bindings/arm/vexpress    |  101 +++++++++++
>  arch/arm/boot/dts/vexpress-v2m.dtsi               |  191 +++++++++++++++++++++
>  arch/arm/mach-vexpress/Kconfig                    |    6 +
>  arch/arm/mach-vexpress/core.h                     |   10 +
>  arch/arm/mach-vexpress/include/mach/motherboard.h |    6 +
>  arch/arm/mach-vexpress/v2m.c                      |  141 ++++++++++++++-
>  6 files changed, 447 insertions(+), 8 deletions(-)
>  create mode 100644 Documentation/devicetree/bindings/arm/vexpress
>  create mode 100644 arch/arm/boot/dts/vexpress-v2m.dtsi
> 
> diff --git a/Documentation/devicetree/bindings/arm/vexpress b/Documentation/devicetree/bindings/arm/vexpress
> new file mode 100644
> index 0000000..4b2c3bf
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/arm/vexpress
> @@ -0,0 +1,101 @@
> +ARM Versatile Express boards family
> +-----------------------------------
> +
> +ARM's Versatile Express platform consists of a motherboard
> +and one or more daughterboards (tiles). The motherboard provides
> +set of peripherals. Processor and RAM "live" on the tiles.

[Since this text is now stable enough to be proofread, I'll list minor
pedantic nits along with the other comments -- they aren't vital to the
meaning though, and the documentation still "works" if they aren't
acted on.]

s/set of/a set of/
 
> +Both parts of the system should be described in two separate
> +Device Tree source files, with the tile's description including

The motherboard and each core tile should be described by a separate Device Tree source file, with [...]

> +motherboard's file. As the motherboard can be initialized in one

[...] including the motherboard file using a /include directive. [...]

> +of different configurations ("memory maps"), care must be taken

s/of different/of two different/

> +to include the correct one.
> +
> +Required properties in the root node:
> +- compatible value:
> +	compatible = "arm,vexpress-<model>";
> +  where <model> is the full tile model name (as used in the tiles's
> +  Technical Reference Manual), eg:
> +  - for Coretile Express A5x2 (V2P-CA5s):
> +	compatible = "arm,vexpress-v2p-ca5s";
> +  - Coretile Express A9x4 (V2P-CA9):
> +	compatible = "arm,vexpress-v2p-ca9";

Should the bindings for the tiles be formally documented here?  If this
is the only place they are mentioned, this is the real list and not just
examples, so lose the "eg".

I suspect that we won't see enough platforms getting added to lead to
non-trivial merge conflicts in this file, but if that's a concern we
could split those bindings out.

> +
> +Current Linux implementation requires a "timer" alias pointing
> +at one of the SP804 timer blocks to be used when tile is not using
> +local timer source.

"local timer source" might be confusing terminology.

Is this supposed to encompass sp804 or other timer blocks which may
be present on the coretile, or just the architected timers?  Or is
this supposed to identify a fallback timer used by the motherboard
code in case the coretile code doesn't set up its own timer source?

> +
> +Optional properties in the root node:
> +- tile model name (use the same names as in the tile's Technical
> +  Reference Manuals, eg. "V2P-CA5s")
> +	model = "<model>";
> +- tile's HBI number (unique ARM's board model ID, visible on the
> +  PCB's silkscreen) in hexadecimal transcription:
> +	arm,hbi = <0xhbi>

> +  eg:
> +  - for Coretile Express A5x2 (V2P-CA5s) HBI-0191:
> +	arm,hbi = <0x191>;
> +  - Coretile Express A9x4 (V2P-CA9) HBI-0225:
> +	arm,hbi = <0x225>;
> +
> +The motherboard description file provides single "motherboard" node

s/provides single/provides a single/

> +using 2 address cells corresponding to the Static Memory Bus used
> +between the motherboard and the tile. First cell defines Chip Select

s/First/The first/
s/Chip Select/the Chip Select/

> +(CS) line number, the second cell address offset within the CS.
> +All interrupts lines between the motherboard and the tile are active

s/interrupts/interrupt/

> +high and are described using single cell.
> +
> +Optional properties of the "motherboard" node:
> +- motherboard's memory map variant:
> +	arm,v2m-memory-map = "<name>";
> +  where name is one of:
> +  - "rs1" - for RS1 map (i.a. peripherals on CS3); this map is also
> +            referred to as "ARM Cortex-A Series memory map":
> +	arm,v2m-memory-map = "rs1";
> +  When this property is missing, the motherboard is using original
> +  memory map (also known as "Legacy memory map") with peripherals
> +  on CS7.

It could be helpful to clarify where the original memory map applies:

"This memory map is primarily used by the original CoreTile Express A9x4."

> +
> +Motherboard .dtsi files provide set of phandles to peripherals that

s/provide set/provide a set/

I think strictly speaking, those .dtsi files define labels, not phandles.
A phandle is a numerical identifier for a node (also derivable symbolically
from a label using the &label syntax in the DT source.

> +can be used in the tile's aliases node:
> +- UARTs:
> +	mb_serial0, mb_serial1, mb_serial2 and mb_serial3
> +- I2C controllers:
> +	mb_i2c_dvi and mb_i2c_pcie
> +- SP804 timers:
> +	mb_timer01 and mb_timer23

For the UARTs, it may be worth adding a comment that the numbers
correspond to the labelled physical UARTs on the motherboard.

The I2C and timer names are probably sufficiently obvious, though.

> +
> +The tile description must define "ranges", "interrupt-map-mask" and
> +"interrupt-map" properties to translate the motherboard's address
> +and interrupt space into one used by the tile's processor.
> +
> +Abbreviated example:
> +
> +/dts-v1/;
> +
> +/include/ "skeleton.dtsi"
> +
> +/ {
> +	model = "V2P-CA5s";
> +	arm,hbi = <0x225>;
> +	compatible = "arm,vexpress-v2p-ca5s";
> +	interrupt-parent = <&gic>;
> +
> +	aliases {
> +		serial0 = &mb_serial0;
> +		timer = &mb_timer01;
> +	};
> +
> +	gic: interrupt-controller@2c001000 {
> +		compatible = "arm,cortex-a9-gic";
> +	};
> +
> +	motherboard {
> +		/* CS0 is visible at 0x08000000 */
> +		ranges = <0 0 0x08000000 0x04000000>;
> +		interrupt-map-mask = <0 0 63>;
> +		/* Active high IRQ 0 is connected to GIC's SPI0 */
> +		interrupt-map = <0 0  0 &gic 0  0 4>;
> +	};
> +}
> +
> +/include/ "vexpress-v2m-rs1.dtsi"
> diff --git a/arch/arm/boot/dts/vexpress-v2m.dtsi b/arch/arm/boot/dts/vexpress-v2m.dtsi
> new file mode 100644
> index 0000000..364e44c
> --- /dev/null
> +++ b/arch/arm/boot/dts/vexpress-v2m.dtsi
> @@ -0,0 +1,191 @@
> +/*
> + * ARM Ltd. Versatile Express
> + *
> + * Motherboard Express uATX
> + * V2M-P1
> + *
> + * HBI-0190D
> + *
> + * Original memory map ("Legacy memory map" in the board's
> + * Technical Reference Manual)
> + *
> + * WARNING! The hardware described in this file is independent from the
> + * RS1 variant (vexpress-v2m-rs1.dtsi), but there is a strong
> + * correspondence between the two configurations.
> + *
> + * TAKE CARE WHEN MAINTAINING THIS FILE TO PROPAGATE ANY RELEVANT
> + * CHANGES TO vexpress-v2m-rs1.dtsi!
> + */
> +
> +/ {
> +	motherboard {
> +		compatible = "simple-bus";
> +		#address-cells = <2>; /* SMB chipselect number and offset */
> +		#size-cells = <1>;
> +		#interrupt-cells = <1>;
> +
> +		flash@0,00000000 {
> +			compatible = "arm,vexpress-flash", "cfi-flash";
> +			reg = <0 0x00000000 0x04000000>,
> +			      <1 0x00000000 0x04000000>;
> +			bank-width = <4>;
> +		};
> +
> +		psram@2,00000000 {
> +			compatible = "mtd-ram";
> +			reg = <2 0x00000000 0x02000000>;
> +			bank-width = <4>;
> +		};
> +
> +		ethernet@3,02000000 {
> +			compatible = "smsc,lan9118", "smsc,lan9115";
> +			reg = <3 0x02000000 0x10000>;
> +			interrupts = <15>;
> +			phy-mode = "mii";
> +			reg-io-width = <4>;
> +			smsc,irq-active-high;
> +			smsc,irq-push-pull;
> +		};
> +
> +		usb@3,03000000 {
> +			compatible = "nxp,usb-isp1761";
> +			reg = <3 0x03000000 0x20000>;
> +			interrupts = <16>;
> +			port1-otg;
> +		};
> +
> +		iofpga@7,00000000 {
> +			compatible = "arm,amba-bus", "simple-bus";
> +			#address-cells = <1>;
> +			#size-cells = <1>;
> +			ranges = <0 7 0 0x20000>;
> +
> +			sysreg@00000 {
> +				compatible = "arm,vexpress-sysreg";
> +				reg = <0x00000 0x1000>;
> +			};
> +
> +			sysctl@01000 {
> +				compatible = "arm,sp810", "arm,primecell";
> +				reg = <0x01000 0x1000>;
> +			};
> +
> +			/* PCI-E I2C bus */
> +			mb_i2c_pcie: i2c@02000 {
> +				compatible = "arm,versatile-i2c";
> +				reg = <0x02000 0x1000>;
> +
> +				#address-cells = <1>;
> +				#size-cells = <0>;
> +
> +				pcie-switch@60 {
> +					compatible = "idt,89hpes32h8";
> +					reg = <0x60>;
> +				};
> +			};
> +
> +			aaci@04000 {
> +				compatible = "arm,pl041", "arm,primecell";
> +				reg = <0x04000 0x1000>;
> +				interrupts = <11>;
> +			};
> +
> +			mmci@05000 {
> +				compatible = "arm,pl180", "arm,primecell";
> +				reg = <0x05000 0x1000>;
> +				interrupts = <9 10>;
> +			};
> +
> +			kmi@06000 {
> +				compatible = "arm,pl050", "arm,primecell";
> +				reg = <0x06000 0x1000>;
> +				interrupts = <12>;
> +			};
> +
> +			kmi@07000 {
> +				compatible = "arm,pl050", "arm,primecell";
> +				reg = <0x07000 0x1000>;
> +				interrupts = <13>;
> +			};
> +
> +			mb_serial0: uart@09000 {
> +				compatible = "arm,pl011", "arm,primecell";
> +				reg = <0x09000 0x1000>;
> +				interrupts = <5>;
> +			};
> +
> +			mb_serial1: uart@0a000 {
> +				compatible = "arm,pl011", "arm,primecell";
> +				reg = <0x0a000 0x1000>;
> +				interrupts = <6>;
> +			};
> +
> +			mb_serial2: uart@0b000 {
> +				compatible = "arm,pl011", "arm,primecell";
> +				reg = <0x0b000 0x1000>;
> +				interrupts = <7>;
> +			};
> +
> +			mb_serial3: uart@0c000 {
> +				compatible = "arm,pl011", "arm,primecell";
> +				reg = <0x0c000 0x1000>;
> +				interrupts = <8>;
> +			};
> +
> +			wdt@0f000 {
> +				compatible = "arm,sp805", "arm,primecell";
> +				reg = <0x0f000 0x1000>;
> +				interrupts = <0>;
> +			};
> +
> +			mb_timer01: timer@11000 {
> +				compatible = "arm,sp804", "arm,primecell";
> +				reg = <0x11000 0x1000>;
> +				interrupts = <2>;
> +			};
> +
> +			mb_timer23: timer@12000 {
> +				compatible = "arm,sp804", "arm,primecell";
> +				reg = <0x12000 0x1000>;
> +			};
> +
> +			/* DVI I2C bus */
> +			mb_i2c_dvi: i2c@16000 {
> +				compatible = "arm,versatile-i2c";
> +				reg = <0x16000 0x1000>;
> +
> +				#address-cells = <1>;
> +				#size-cells = <0>;
> +
> +				dvi-transmitter@39 {
> +					compatible = "sil,sii9022-tpi", "sil,sii9022";
> +					reg = <0x39>;
> +				};
> +
> +				dvi-transmitter@60 {
> +					compatible = "sil,sii9022-cpi", "sil,sii9022";
> +					reg = <0x60>;
> +				};
> +			};
> +
> +			rtc@17000 {
> +				compatible = "arm,pl031", "arm,primecell";
> +				reg = <0x17000 0x1000>;
> +				interrupts = <4>;
> +			};
> +
> +			compact-flash@1a000 {
> +				compatible = "ata-generic";
> +				reg = <0x1a000 0x100
> +				       0x1a100 0xf00>;
> +				reg-shift = <2>;
> +			};
> +
> +			clcd@1f000 {
> +				compatible = "arm,pl111", "arm,primecell";
> +				reg = <0x1f000 0x1000>;
> +				interrupts = <14>;
> +			};
> +		};
> +	};
> +};
> diff --git a/arch/arm/mach-vexpress/Kconfig b/arch/arm/mach-vexpress/Kconfig
> index 9311484..6a6fa22 100644
> --- a/arch/arm/mach-vexpress/Kconfig
> +++ b/arch/arm/mach-vexpress/Kconfig
> @@ -9,4 +9,10 @@ config ARCH_VEXPRESS_CA9X4
>  	select ARM_ERRATA_751472
>  	select ARM_ERRATA_753970
>  
> +config ARCH_VEXPRESS_DT
> +	bool
> +	select OF
> +	help
> +	  VE platform *requiring* Flattened Device Tree to boot.
> +
>  endmenu
> diff --git a/arch/arm/mach-vexpress/core.h b/arch/arm/mach-vexpress/core.h
> index d3dd491..21cc48b 100644
> --- a/arch/arm/mach-vexpress/core.h
> +++ b/arch/arm/mach-vexpress/core.h
> @@ -22,3 +22,13 @@ struct amba_device name##_device = {		\
>  /* Tile's peripherals static mappings should start here */
>  #define V2T_PERIPH 0xf8200000
>  #define V2T_PERIPH_P2V(offset) ((void __iomem *)(V2T_PERIPH | (offset)))
> +
> +#if defined(CONFIG_ARCH_VEXPRESS_DT)
> +
> +extern struct sys_timer v2m_timer;
> +
> +void __init v2m_dt_map_io(void);
> +void __init v2m_dt_init_early(void);
> +struct of_dev_auxdata * __init v2m_dt_get_auxdata(void);
> +
> +#endif
> diff --git a/arch/arm/mach-vexpress/include/mach/motherboard.h b/arch/arm/mach-vexpress/include/mach/motherboard.h
> index b4c498c..31a9289 100644
> --- a/arch/arm/mach-vexpress/include/mach/motherboard.h
> +++ b/arch/arm/mach-vexpress/include/mach/motherboard.h
> @@ -117,6 +117,12 @@ int v2m_cfg_read(u32 devfn, u32 *data);
>  void v2m_flags_set(u32 data);
>  
>  /*
> + * Miscellaneous
> + */
> +#define SYS_MISC_MASTERSITE	(1 << 14)
> +#define SYS_PROCIDx_HBI_MASK	0xfff
> +
> +/*
>   * Core tile IDs
>   */
>  #define V2M_CT_ID_CA9		0x0c000191
> diff --git a/arch/arm/mach-vexpress/v2m.c b/arch/arm/mach-vexpress/v2m.c
> index ee52b35..fd7ee1f 100644
> --- a/arch/arm/mach-vexpress/v2m.c
> +++ b/arch/arm/mach-vexpress/v2m.c
> @@ -6,6 +6,10 @@
>  #include <linux/amba/mmci.h>
>  #include <linux/io.h>
>  #include <linux/init.h>
> +#include <linux/of_address.h>
> +#include <linux/of_fdt.h>
> +#include <linux/of_irq.h>
> +#include <linux/of_platform.h>
>  #include <linux/platform_device.h>
>  #include <linux/ata_platform.h>
>  #include <linux/smsc911x.h>
> @@ -17,6 +21,7 @@
>  
>  #include <asm/mach-types.h>
>  #include <asm/sizes.h>
> +#include <asm/system.h>
>  #include <asm/mach/arch.h>
>  #include <asm/mach/map.h>
>  #include <asm/mach/time.h>
> @@ -50,10 +55,34 @@ static void __iomem *v2m_sysreg_base;
>  
>  static void __init v2m_timer_init(void)
>  {
> -	void __iomem *sysctl_base;
> -	void __iomem *timer01_base;
> +	void __iomem *sysctl_base = NULL;
> +	void __iomem *timer01_base = NULL;
> +	unsigned int timer01_irq = NO_IRQ;
> +
> +	if (of_have_populated_dt()) {
> +#if defined(CONFIG_ARCH_VEXPRESS_DT)
> +		int err;
> +		const char *path;
> +		struct device_node *node;
> +
> +		node = of_find_compatible_node(NULL, NULL, "arm,sp810");
> +		if (node)
> +			sysctl_base = of_iomap(node, 0);
> +
> +		err = of_property_read_string(of_aliases, "timer", &path);
> +		if (!err)
> +			node = of_find_node_by_path(path);
> +		if (node) {
> +			timer01_base = of_iomap(node, 0);
> +			timer01_irq = irq_of_parse_and_map(node, 0);
> +		}
> +#endif
> +	} else {
> +		sysctl_base = ioremap(V2M_SYSCTL, SZ_4K);
> +		timer01_base = ioremap(V2M_TIMER01, SZ_4K);
> +		timer01_irq = IRQ_V2M_TIMER0;
> +	}

Do we even have of_have_populated_dt() in a non-DT kernel?

Maybe change this to

#if defined(CONFIG_ARCH_VEXPRESS_DT)
	if (of_have_populated_dt()) {
		/* ... */
	} else
#endif
	/* follow on from previous else */
	{
		/* ... */
	}

...or if that feels a little unclear, maybe do this:
	
#if defined(CONFIG_ARCH_VEXPRESS_DT)
	if (of_have_populated_dt()) {
		/* ... */
	} else {
#else
	{
#endif
		/* ... */
	}

>  
> -	sysctl_base = ioremap(V2M_SYSCTL, SZ_4K);
>  	WARN_ON(!sysctl_base);
>  	if (sysctl_base) {
>  		/* Select 1MHz TIMCLK as the reference clock for SP804 timers */
> @@ -63,20 +92,20 @@ static void __init v2m_timer_init(void)
>  		writel(scctrl, sysctl_base + SCCTRL);
>  	}
>  
> -	timer01_base = ioremap(V2M_TIMER01, SZ_4K);
> -	WARN_ON(!timer01_base);
> -	if (timer01_base) {
> +	WARN_ON(!timer01_base || timer01_irq != NO_IRQ);

Is that supposed to be !timer01_base || timer01_irq == NO_IRQ ?

If so, is might be better to write

WARN_ON(!(expr));
if (expr) {
	...

so that the conditions are clear inverses.

> +	if (timer01_base && timer01_irq != NO_IRQ) {
>  		writel(0, timer01_base + TIMER_1_BASE + TIMER_CTRL);
>  		writel(0, timer01_base + TIMER_2_BASE + TIMER_CTRL);
>  
>  		sp804_clocksource_init(timer01_base + TIMER_2_BASE,
>  				"v2m-timer1");
>  		sp804_clockevents_init(timer01_base + TIMER_1_BASE,
> -				IRQ_V2M_TIMER0, "v2m-timer0");
> +				timer01_irq, "v2m-timer0");
>  	}
>  }
>  
> -static struct sys_timer v2m_timer = {
> +/* Used also by DT-powered core tiles */
> +struct sys_timer v2m_timer = {
>  	.init	= v2m_timer_init,
>  };
>  
> @@ -470,3 +499,99 @@ MACHINE_START(VEXPRESS, "ARM-Versatile Express")
>  	.timer		= &v2m_timer,
>  	.init_machine	= v2m_init,
>  MACHINE_END

It would be useful to have a comment somewhere indicating that the
DT_MACHINE_START() entries live in the corresponding ct-*.c files for
DT-enabled coretiles.

Not essential, though ... most people do know how to use grep.

> +
> +
> +#if defined(CONFIG_ARCH_VEXPRESS_DT)
> +
> +void __init v2m_dt_map_io(void)
> +{
> +		iotable_init(v2m_rs1_io_desc, ARRAY_SIZE(v2m_rs1_io_desc));
> +}
> +
> +static struct clk_lookup v2m_dt_lookups[] = {
> +	{	/* AMBA bus clock */
> +		.con_id		= "apb_pclk",
> +		.clk		= &dummy_apb_pclk,
> +	}, {	/* SP804 timers */
> +		.dev_id		= "sp804",
> +		.con_id		= "v2m-timer0",
> +		.clk		= &v2m_sp804_clk,
> +	}, {	/* SP804 timers */
> +		.dev_id		= "sp804",
> +		.con_id		= "v2m-timer1",
> +		.clk		= &v2m_sp804_clk,
> +	}, {	/* PL180 MMCI */
> +		.dev_id		= "mb:mmci", /* 10005000.mmci */
> +		.clk		= &osc2_clk,
> +	}, {	/* PL050 KMI0 */
> +		.dev_id		= "10006000.kmi",
> +		.clk		= &osc2_clk,
> +	}, {	/* PL050 KMI1 */
> +		.dev_id		= "10007000.kmi",
> +		.clk		= &osc2_clk,
> +	}, {	/* PL011 UART0 */
> +		.dev_id		= "10009000.uart",
> +		.clk		= &osc2_clk,
> +	}, {	/* PL011 UART1 */
> +		.dev_id		= "1000a000.uart",
> +		.clk		= &osc2_clk,
> +	}, {	/* PL011 UART2 */
> +		.dev_id		= "1000b000.uart",
> +		.clk		= &osc2_clk,
> +	}, {	/* PL011 UART3 */
> +		.dev_id		= "1000c000.uart",
> +		.clk		= &osc2_clk,
> +	}, {	/* SP805 WDT */
> +		.dev_id		= "1000f000.wdt",
> +		.clk		= &v2m_ref_clk,
> +	}, {	/* PL111 CLCD */
> +		.dev_id		= "1001f000.clcd",
> +		.clk		= &osc1_clk,
> +	},
> +};
> +
> +void __init v2m_dt_init_early(void)
> +{
> +	struct device_node *node;
> +	const __be32 *reg;
> +	u32 dt_hbi;
> +
> +	node = of_find_compatible_node(NULL, NULL, "arm,vexpress-sysreg");
> +	reg = of_get_property(node, "reg", NULL);
> +	if (WARN_ON(!reg))
> +		return;
> +
> +	v2m_sysreg_base = V2M_PERIPH_P2V(be32_to_cpup(reg));
> +
> +	/* Confirm board type against DT property, if available */
> +	if (of_property_read_u32(allnodes, "arm,hbi", &dt_hbi) == 0) {
> +		u32 misc = readl(v2m_sysreg_base + V2M_SYS_MISC);
> +		u32 id = readl(v2m_sysreg_base + (misc & SYS_MISC_MASTERSITE ?
> +				V2M_SYS_PROCID1 : V2M_SYS_PROCID0));
> +		u32 hbi = id & SYS_PROCIDx_HBI_MASK;
> +
> +		if (WARN_ON(dt_hbi != hbi))
> +			pr_warning("vexpress: DT HBI (%x) is not matching "
> +					"hardware (%x)!\n", dt_hbi, hbi);
> +	}
> +
> +	clkdev_add_table(v2m_dt_lookups, ARRAY_SIZE(v2m_dt_lookups));
> +	versatile_sched_clock_init(v2m_sysreg_base + V2M_SYS_24MHZ, 24000000);
> +
> +	pm_power_off = v2m_power_off;
> +	arm_pm_restart = v2m_restart;
> +}
> +
> +static struct of_dev_auxdata v2m_dt_auxdata_lookup[] __initdata = {
> +	OF_DEV_AUXDATA("arm,vexpress-flash", V2M_NOR0, "physmap-flash",
> +			&v2m_flash_data),
> +	OF_DEV_AUXDATA("arm,primecell", V2M_MMCI, "mb:mmci", &v2m_mmci_data),
> +	{}
> +};
> +
> +struct of_dev_auxdata * __init v2m_dt_get_auxdata(void)
> +{
> +	return v2m_dt_auxdata_lookup;
> +}
> +
> +#endif
> -- 
> 1.6.3.3
> 
> 
> 
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
