
---------- Begin Simulation Statistics ----------
final_tick                               807358657117250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  26031                       # Simulator instruction rate (inst/s)
host_mem_usage                               17083320                       # Number of bytes of host memory used
host_op_rate                                    43300                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3841.51                       # Real time elapsed on the host
host_tick_rate                               23428758                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166336227                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.090002                       # Number of seconds simulated
sim_ticks                                 90001898000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.dcache.DataMeta::0                       0                       # Distribution of access
system.cpu.dcache.DataMeta::1                       0                       # Distribution of access
system.cpu.dcache.DataMeta::2                       0                       # Distribution of access
system.cpu.dcache.DataMeta::3                       0                       # Distribution of access
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53945.045092                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 53945.045092                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher 168997742582                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total 168997742582                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      3132776                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      3132776                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13468826                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13468826                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 56455.154702                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56455.154702                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 28934.545125                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28934.545125                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11147033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11147033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 131077183000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 131077183000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.172383                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.172383                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2321793                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2321793                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2150614                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2150614                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4952986500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4952986500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012709                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012709                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       171179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       171179                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        93500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        93500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data           11                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            11                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.788462                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.788462                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      3833500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3833500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.788462                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.788462                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           41                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           41                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     37964030                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     37964030                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39221.033306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39221.033306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13907.279169                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13907.279169                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     36712049                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       36712049                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  49103988500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  49103988500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1251981                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1251981                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       505323                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       505323                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10383981250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10383981250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019668                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019668                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       746658                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       746658                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.switch_cpus.data           90                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           90                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.avg_blocked_cycles::no_mshrs           57                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   589.600000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs          855                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2948                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.switch_cpus.data     51432856                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51432856                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 50417.617762                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50417.617762                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 16709.903556                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16709.903556                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.switch_cpus.data     47859082                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47859082                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 180181171500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 180181171500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.069484                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.069484                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.switch_cpus.data      3573774                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3573774                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2655937                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2655937                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  15336967750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15336967750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.017845                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017845                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       917837                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       917837                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.switch_cpus.data     51432908                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51432908                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 50417.039354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50417.039354                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53945.045092                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16713.333635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45508.341081                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.switch_cpus.data     47859093                       # number of overall hits
system.cpu.dcache.overall_hits::total        47859093                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 180181171500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 180181171500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.069485                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.069485                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.switch_cpus.data      3573815                       # number of overall misses
system.cpu.dcache.overall_misses::total       3573815                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2655937                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2 655 937                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 168997742582                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  15340801250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 184338543832                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.017846                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.078756                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      3 132 776                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       917878                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4 050 654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.switch_cpus.data           90                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           90                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetcher.num_hwpf_issued      6381230                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit       385558                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified      6968264                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        179284                       # number of prefetches that crossed the page
system.cpu.dcache.replacements                4048788                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          449                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::1          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             12.367375                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        415513076                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   779.684214                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   244.206542                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.761410                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.238483                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          679                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1025          345                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.663086                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1025     0.336914                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.sampled_refs           4048788                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         415513076                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.890756                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50072881                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      807268655855000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.dcache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.dcache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.dcache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.dcache.unused_prefetches            157052                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks      3218451                       # number of writebacks
system.cpu.dcache.writebacks::total           3218451                       # number of writebacks
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.dtb_walker_cache.ReadReq_accesses::.switch_cpus.dtb.walker        20924                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total        20924                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.dtb.walker 19939.389266                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 19939.389266                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 19439.389266                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 19439.389266                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_hits::.switch_cpus.dtb.walker        16061                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total        16061                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_miss_latency::.switch_cpus.dtb.walker     96965250                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total     96965250                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.switch_cpus.dtb.walker     0.232413                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.232413                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_misses::.switch_cpus.dtb.walker         4863                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total         4863                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.dtb.walker     94533750                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     94533750                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.232413                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.232413                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::.switch_cpus.dtb.walker         4863                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         4863                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.demand_accesses::.switch_cpus.dtb.walker        20924                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total        20924                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 19939.389266                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 19939.389266                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 19439.389266                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 19439.389266                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_hits::.switch_cpus.dtb.walker        16061                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total        16061                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_miss_latency::.switch_cpus.dtb.walker     96965250                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total     96965250                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_rate::.switch_cpus.dtb.walker     0.232413                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.232413                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_misses::.switch_cpus.dtb.walker         4863                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total         4863                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker     94533750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     94533750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.232413                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.232413                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_misses::.switch_cpus.dtb.walker         4863                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total         4863                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_accesses::.switch_cpus.dtb.walker        20924                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total        20924                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 19939.389266                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 19939.389266                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 19439.389266                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 19439.389266                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_hits::.switch_cpus.dtb.walker        16061                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total        16061                       # number of overall hits
system.cpu.dtb_walker_cache.overall_miss_latency::.switch_cpus.dtb.walker     96965250                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total     96965250                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_rate::.switch_cpus.dtb.walker     0.232413                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.232413                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_misses::.switch_cpus.dtb.walker         4863                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total         4863                       # number of overall misses
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker     94533750                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     94533750                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.232413                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.232413                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_misses::.switch_cpus.dtb.walker         4863                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total         4863                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.replacements         4802                       # number of replacements
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::2            2                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::3            7                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::4            7                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.avg_refs     4.208170                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses        46711                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker    15.814217                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker     0.988389                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.988389                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.sampled_refs         4847                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses        46711                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse    15.814217                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs        20397                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle 807268655679000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.dtb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.dtb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.dtb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.icache.DataMeta::0                       0                       # Distribution of access
system.cpu.icache.DataMeta::1                       0                       # Distribution of access
system.cpu.icache.DataMeta::2                       0                       # Distribution of access
system.cpu.icache.DataMeta::3                       0                       # Distribution of access
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      8744146                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8744146                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 49389.429713                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49389.429713                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 49192.145577                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49192.145577                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      8730381                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8730381                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    679845500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    679845500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001574                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001574                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        13765                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         13765                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         2733                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2733                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    542687750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    542687750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001262                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001262                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        11032                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11032                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.switch_cpus.inst      8744146                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8744146                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 49389.429713                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49389.429713                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 49192.145577                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49192.145577                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst      8730381                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8730381                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    679845500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    679845500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001574                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001574                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.switch_cpus.inst        13765                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          13765                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         2733                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2733                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    542687750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    542687750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001262                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001262                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        11032                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11032                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.switch_cpus.inst      8744146                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8744146                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 49389.429713                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49389.429713                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 49192.145577                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49192.145577                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst      8730381                       # number of overall hits
system.cpu.icache.overall_hits::total         8730381                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    679845500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    679845500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001574                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001574                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.switch_cpus.inst        13765                       # number of overall misses
system.cpu.icache.overall_misses::total         13765                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         2733                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2733                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    542687750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    542687750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001262                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001262                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        11032                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11032                       # number of overall MSHR misses
system.cpu.icache.replacements                  10520                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1025::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::3          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::4          352                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            223.348764                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         34987616                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   484.109999                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.945527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.945527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1025          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.sampled_refs             10520                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          34987616                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           484.109999                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2349629                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      807268655673000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.icache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.icache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.icache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.icache.writebacks::.writebacks        10520                       # number of writebacks
system.cpu.icache.writebacks::total             10520                       # number of writebacks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.itb_walker_cache.ReadReq_accesses::.switch_cpus.itb.walker          336                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total          336                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.itb.walker 44395.569620                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 44395.569620                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 43895.569620                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 43895.569620                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_hits::.switch_cpus.itb.walker          257                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total          257                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_miss_latency::.switch_cpus.itb.walker      3507250                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total      3507250                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_rate::.switch_cpus.itb.walker     0.235119                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.235119                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_misses::.switch_cpus.itb.walker           79                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.itb.walker      3467750                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      3467750                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.itb.walker     0.235119                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.235119                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::.switch_cpus.itb.walker           79                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total           79                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.demand_accesses::.switch_cpus.itb.walker          336                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total          336                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_avg_miss_latency::.switch_cpus.itb.walker 44395.569620                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 44395.569620                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 43895.569620                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 43895.569620                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_hits::.switch_cpus.itb.walker          257                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total          257                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_miss_latency::.switch_cpus.itb.walker      3507250                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total      3507250                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_rate::.switch_cpus.itb.walker     0.235119                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.235119                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_misses::.switch_cpus.itb.walker           79                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total           79                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_mshr_miss_latency::.switch_cpus.itb.walker      3467750                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total      3467750                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.235119                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.235119                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_misses::.switch_cpus.itb.walker           79                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_accesses::.switch_cpus.itb.walker          336                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total          336                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_avg_miss_latency::.switch_cpus.itb.walker 44395.569620                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 44395.569620                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 43895.569620                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 43895.569620                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_hits::.switch_cpus.itb.walker          257                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total          257                       # number of overall hits
system.cpu.itb_walker_cache.overall_miss_latency::.switch_cpus.itb.walker      3507250                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total      3507250                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_rate::.switch_cpus.itb.walker     0.235119                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.235119                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_misses::.switch_cpus.itb.walker           79                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total           79                       # number of overall misses
system.cpu.itb_walker_cache.overall_mshr_miss_latency::.switch_cpus.itb.walker      3467750                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total      3467750                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.235119                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.235119                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_misses::.switch_cpus.itb.walker           79                       # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total           79                       # number of overall MSHR misses
system.cpu.itb_walker_cache.replacements           63                       # number of replacements
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1025::4           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.avg_refs     4.634921                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses          751                       # Number of data accesses
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker    13.547864                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker     0.846741                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.846741                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.sampled_refs           63                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses          751                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse    13.547864                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs          292                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle 807268655327000                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.itb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.itb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.itb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_misses::.writebacks         1144                       # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total         1144                       # number of CleanEvict MSHR misses
system.cpu.l2cache.DataMeta::0                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::1                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::2                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::3                      0                       # Distribution of access
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 68156.581732                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 68156.581732                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_mshr_miss_latency::.cpu.l2cache.prefetcher 205348828786                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 205348828786                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_misses::.cpu.l2cache.prefetcher      3012898                       # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::total      3012898                       # number of HardPFReq MSHR misses
system.cpu.l2cache.ReadCleanReq_accesses::.switch_cpus.inst        11032                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total        11032                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 109554.208829                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 109554.208829                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 112377.572483                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 112377.572483                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_hits::.switch_cpus.inst         6411                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total         6411                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_miss_latency::.switch_cpus.inst    506249999                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total    506249999                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_rate::.switch_cpus.inst     0.418872                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.418872                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_misses::.switch_cpus.inst         4621                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total         4621                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_mshr_hits::.switch_cpus.inst          151                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_hits::total          151                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    502327749                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    502327749                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.405185                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.405185                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_misses::.switch_cpus.inst         4470                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total         4470                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data       745819                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       745819                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 119876.815596                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 119876.815596                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 120426.023382                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 120426.023382                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data       686059                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       686059                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data   7163838500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total   7163838500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.080127                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.080127                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data        59760                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total        59760                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_hits::.switch_cpus.data          569                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_hits::total          569                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data   7128136750                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   7128136750                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.079364                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.079364                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data        59191                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total        59191                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher      3132776                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.dtb.walker         4816                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.itb.walker           79                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data       171217                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      3308888                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 89016.424804                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 82096.723044                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.itb.walker 83557.692308                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 125073.111251                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 89674.340458                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 105905.264676                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 82096.723044                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 83557.692308                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 129689.812805                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 106661.555279                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher      1300910                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.dtb.walker         3870                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.itb.walker           40                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data       136961                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total      1441781                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher 163066162040                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker     77663500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.itb.walker      3258750                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data   4284504499                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 167431588789                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.584742                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.196429                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.493671                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.200074                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.564270                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher      1831866                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.dtb.walker          946                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.itb.walker           39                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data        34256                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total      1867107                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher       866520                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.switch_cpus.data         1504                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total       868024                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher 102235223634                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker     77663500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.itb.walker      3258750                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4247600749                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 106563746633                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.308144                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.196429                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.itb.walker     0.493671                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.191289                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.301939                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       965346                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker          946                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.itb.walker           39                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data        32752                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total       999083                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data          859                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total          859                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus.data 15427.272727                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 15427.272727                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 18140.909091                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18140.909091                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data          804                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total          804                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_miss_latency::.switch_cpus.data       848500                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total       848500                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_rate::.switch_cpus.data     0.064028                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.064028                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_misses::.switch_cpus.data           55                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total           55                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus.data       997750                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total       997750                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.064028                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.064028                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses::.switch_cpus.data           55                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total           55                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.WriteReq_mshr_uncacheable::.switch_cpus.data           90                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::total           90                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WritebackClean_accesses::.writebacks        10520                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total        10520                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks        10520                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total        10520                       # number of WritebackClean hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks      3218451                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      3218451                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_hits::.writebacks      3218451                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      3218451                       # number of WritebackDirty hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs    26.166667                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs          157                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.demand_accesses::.cpu.dcache.prefetcher      3132776                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.dtb.walker         4816                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.itb.walker           79                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst        11032                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data       917036                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      4065739                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 89016.424804                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 82096.723044                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.itb.walker 83557.692308                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 109554.208829                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 121770.156133                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 90656.363015                       # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 105905.264676                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 82096.723044                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 83557.692308                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 112377.572483                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 123725.976953                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 107452.228507                       # average overall mshr miss latency
system.cpu.l2cache.demand_hits::.cpu.dcache.prefetcher      1300910                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.dtb.walker         3870                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.itb.walker           40                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.inst         6411                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data       823020                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         2134251                       # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency::.cpu.dcache.prefetcher 163066162040                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.dtb.walker     77663500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.itb.walker      3258750                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst    506249999                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data  11448342999                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 175101677288                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.584742                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.dtb.walker     0.196429                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.itb.walker     0.493671                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst     0.418872                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.102522                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.475064                       # miss rate for demand accesses
system.cpu.l2cache.demand_misses::.cpu.dcache.prefetcher      1831866                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.dtb.walker          946                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.itb.walker           39                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst         4621                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data        94016                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total       1931488                       # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher       866520                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.inst          151                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.data         2073                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total       868744                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher 102235223634                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker     77663500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.itb.walker      3258750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst    502327749                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data  11375737499                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 114194211132                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.308144                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.196429                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.493671                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst     0.405185                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.100261                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.261390                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher       965346                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.dtb.walker          946                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.itb.walker           39                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst         4470                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data        91943                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total      1062744                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_accesses::.cpu.dcache.prefetcher      3132776                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.dtb.walker         4816                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.itb.walker           79                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst        11032                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data       917036                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      4065739                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 89016.424804                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 82096.723044                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.itb.walker 83557.692308                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 109554.208829                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 121770.156133                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 90656.363015                       # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 105905.264676                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 68156.581732                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 82096.723044                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 83557.692308                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 112377.572483                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 123725.976953                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 78403.117820                       # average overall mshr miss latency
system.cpu.l2cache.overall_hits::.cpu.dcache.prefetcher      1300910                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.dtb.walker         3870                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.itb.walker           40                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.inst         6411                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data       823020                       # number of overall hits
system.cpu.l2cache.overall_hits::total        2134251                       # number of overall hits
system.cpu.l2cache.overall_miss_latency::.cpu.dcache.prefetcher 163066162040                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.dtb.walker     77663500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.itb.walker      3258750                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst    506249999                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data  11448342999                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 175101677288                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.584742                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.dtb.walker     0.196429                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.itb.walker     0.493671                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst     0.418872                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.102522                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.475064                       # miss rate for overall accesses
system.cpu.l2cache.overall_misses::.cpu.dcache.prefetcher      1831866                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.dtb.walker          946                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.itb.walker           39                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst         4621                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data        94016                       # number of overall misses
system.cpu.l2cache.overall_misses::total      1931488                       # number of overall misses
system.cpu.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher       866520                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.inst          151                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.data         2073                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total       868744                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 102235223634                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.l2cache.prefetcher 205348828786                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker     77663500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.itb.walker      3258750                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst    502327749                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data  11375737499                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 319543039918                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.308144                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.196429                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.493671                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst     0.405185                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.100261                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     1.002436                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher       965346                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.l2cache.prefetcher      3012898                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.dtb.walker          946                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.itb.walker           39                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst         4470                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data        91943                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total      4075642                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::.switch_cpus.data           90                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::total           90                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.prefetcher.num_hwpf_issued      3392934                       # number of hwpf issued
system.cpu.l2cache.prefetcher.pfBufferHit         9173                       # number of redundant prefetches already in prefetch queue
system.cpu.l2cache.prefetcher.pfIdentified      3782766                       # number of prefetch candidates identified
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l2cache.prefetcher.pfSpanPage        80210                       # number of prefetches that crossed the page
system.cpu.l2cache.replacements               4079370                       # number of replacements
system.cpu.l2cache.tags.age_task_id_blocks_1022::0          339                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1         3003                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2          686                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::0            6                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::1           48                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::2           14                       # Occupied blocks per task id
system.cpu.l2cache.tags.avg_refs             2.515398                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.data_accesses        69123786                       # Number of data accesses
system.cpu.l2cache.tags.occ_blocks::.writebacks     6.866044                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1003.977523                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.l2cache.prefetcher  2990.168933                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.dtb.walker     0.720691                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.itb.walker     0.029247                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst     3.008224                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data    89.673024                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.001676                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.245112                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.l2cache.prefetcher     0.730022                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.dtb.walker     0.000176                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.itb.walker     0.000007                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.000734                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.021893                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.999620                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022         4028                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1025           68                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022     0.983398                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1025     0.016602                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.sampled_refs          4079370                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.tag_accesses         69123786                       # Number of tag accesses
system.cpu.l2cache.tags.tagsinuse         4094.443685                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs           10261241                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     807268655316500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tlbTagged.rdAccesses             0                       # TLB accesses on read requests
system.cpu.l2cache.tlbTagged.rdMisses               0                       # TLB misses on read requests
system.cpu.l2cache.tlbTagged.wrAccesses             0                       # TLB accesses on write requests
system.cpu.l2cache.tlbTagged.wrMisses               0                       # TLB misses on write requests
system.cpu.l2cache.unused_prefetches            21112                       # number of HardPF blocks evicted w/o reference
system.cpu.l2cache.writebacks::.writebacks      3218284                       # number of writebacks
system.cpu.l2cache.writebacks::total          3218284                       # number of writebacks
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests
system.cpu.numCycles                           168040                       # number of cpu cycles simulated
system.cpu.numExitSignal                            1                       # exits due to signal delivery
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions
system.cpu.numHypercalls                            0                       # number of hypercalls
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO
system.cpu.numInterrupts                            0                       # number of interrupts delivered
system.cpu.numMMIO                                  0                       # number of VM exits due to memory mapped IO
system.cpu.numVMExits                               1                       # total number of KVM exits
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        32584                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     12150310                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side          221                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side        14481                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total          12197596                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1379328                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    465169192                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side         5056                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side       308224                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total          466861800                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy     3709512491                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          4.1                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy       9431601                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy    3504028528                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          3.9                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer2.occupancy         68961                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer3.occupancy       3889527                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.snoopTraffic             205975936                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples     12674034                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        0.001872                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.043753                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0           12650594     99.82%     99.82% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1              23151      0.18%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                289      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total       12674034                       # Request fanout histogram
system.cpu.toL2Bus.snoop_filter.hit_multi_requests          906                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops          245                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_requests      4064947                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops        22331                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_requests      8130821                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.tot_snoops        22576                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoops                     8607345                       # Total snoops (count)
system.cpu.toL2Bus.trans_dist::ReadResp       3319967                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq            90                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp           90                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty      6436778                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean        10520                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict      1702027                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFReq      4522146                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq          859                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp          859                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq       745819                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp       745819                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq        11032                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq      3308935                       # Transaction distribution
system.iocache.DataMeta::0                          0                       # Distribution of access
system.iocache.DataMeta::1                          0                       # Distribution of access
system.iocache.DataMeta::2                          0                       # Distribution of access
system.iocache.DataMeta::3                          0                       # Distribution of access
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tlbTagged.rdAccesses                 0                       # TLB accesses on read requests
system.iocache.tlbTagged.rdMisses                   0                       # TLB misses on read requests
system.iocache.tlbTagged.wrAccesses                 0                       # TLB accesses on write requests
system.iocache.tlbTagged.wrMisses                   0                       # TLB misses on write requests
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_misses::.writebacks         4914                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          4914                       # number of CleanEvict MSHR misses
system.l3.DataMeta::0                          301582                       # Distribution of access
system.l3.DataMeta::1                          690662                       # Distribution of access
system.l3.DataMeta::2                            3496                       # Distribution of access
system.l3.DataMeta::3                           66214                       # Distribution of access
system.l3.HardPFReq_avg_mshr_miss_latency::.l3.prefetcher 98390.730421                       # average HardPFReq mshr miss latency
system.l3.HardPFReq_avg_mshr_miss_latency::total 98390.730421                       # average HardPFReq mshr miss latency
system.l3.HardPFReq_mshr_miss_latency::.l3.prefetcher 284463147382                       # number of HardPFReq MSHR miss cycles
system.l3.HardPFReq_mshr_miss_latency::total 284463147382                       # number of HardPFReq MSHR miss cycles
system.l3.HardPFReq_mshr_miss_rate::.l3.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l3.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l3.HardPFReq_mshr_misses::.l3.prefetcher      2891158                       # number of HardPFReq MSHR misses
system.l3.HardPFReq_mshr_misses::total        2891158                       # number of HardPFReq MSHR misses
system.l3.MetaReq_accesses::.cpu.dcache.prefetcher       965572                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_accesses::.switch_cpus.inst         4470                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_accesses::.switch_cpus.data        91912                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_accesses::total             1061954                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 108232.767132                       # average MetaReq mshr miss latency
system.l3.MetaReq_avg_mshr_miss_latency::.switch_cpus.inst 103168.214958                       # average MetaReq mshr miss latency
system.l3.MetaReq_avg_mshr_miss_latency::.switch_cpus.data 119088.655597                       # average MetaReq mshr miss latency
system.l3.MetaReq_avg_mshr_miss_latency::total 108294.486798                       # average MetaReq mshr miss latency
system.l3.MetaReq_hits::.cpu.dcache.prefetcher        65298                       # number of MetaReq hits
system.l3.MetaReq_hits::.switch_cpus.inst          315                       # number of MetaReq hits
system.l3.MetaReq_hits::.switch_cpus.data         4097                       # number of MetaReq hits
system.l3.MetaReq_hits::total                   69710                       # number of MetaReq hits
system.l3.MetaReq_miss_rate::.cpu.dcache.prefetcher     0.932374                       # miss rate for MetaReq accesses
system.l3.MetaReq_miss_rate::.switch_cpus.inst     0.929530                       # miss rate for MetaReq accesses
system.l3.MetaReq_miss_rate::.switch_cpus.data     0.955425                       # miss rate for MetaReq accesses
system.l3.MetaReq_miss_rate::total           0.934357                       # miss rate for MetaReq accesses
system.l3.MetaReq_misses::.cpu.dcache.prefetcher       900274                       # number of MetaReq misses
system.l3.MetaReq_misses::.switch_cpus.inst         4155                       # number of MetaReq misses
system.l3.MetaReq_misses::.switch_cpus.data        87815                       # number of MetaReq misses
system.l3.MetaReq_misses::total                992244                       # number of MetaReq misses
system.l3.MetaReq_mshr_hits::.cpu.dcache.prefetcher        80652                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_hits::.switch_cpus.inst           10                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_hits::.switch_cpus.data        81160                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_hits::total             161822                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_miss_latency::.cpu.dcache.prefetcher  88709957062                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_latency::.switch_cpus.inst    427632251                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_latency::.switch_cpus.data    792535003                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_latency::total  89930124316                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.848846                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_miss_rate::.switch_cpus.inst     0.927293                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_miss_rate::.switch_cpus.data     0.072406                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_miss_rate::total      0.781975                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_misses::.cpu.dcache.prefetcher       819622                       # number of MetaReq MSHR misses
system.l3.MetaReq_mshr_misses::.switch_cpus.inst         4145                       # number of MetaReq MSHR misses
system.l3.MetaReq_mshr_misses::.switch_cpus.data         6655                       # number of MetaReq MSHR misses
system.l3.MetaReq_mshr_misses::total           830422                       # number of MetaReq MSHR misses
system.l3.ReadExReq_accesses::.switch_cpus.data        59191                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             59191                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 120494.730809                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 120494.730809                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 120537.283923                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 120537.283923                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus.data         9468                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  9468                       # number of ReadExReq hits
system.l3.ReadExReq_miss_latency::.switch_cpus.data   5991359500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    5991359500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.840043                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.840043                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_misses::.switch_cpus.data        49723                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               49723                       # number of ReadExReq misses
system.l3.ReadExReq_mshr_hits::.switch_cpus.data           30                       # number of ReadExReq MSHR hits
system.l3.ReadExReq_mshr_hits::total               30                       # number of ReadExReq MSHR hits
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data   5989859250                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   5989859250                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.839536                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.839536                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_misses::.switch_cpus.data        49693                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          49693                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_accesses::.cpu.dcache.prefetcher       965572                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.cpu.l2cache.prefetcher      3010641                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.dtb.walker          946                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.itb.walker           39                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst         4470                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data        32754                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       4014422                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 93514.819067                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.cpu.l2cache.prefetcher 84240.406898                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 114830.683625                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.itb.walker 97179.687500                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 102134.336890                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.data 115007.406418                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 85400.207720                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 117817.620883                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 108085.552542                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 114830.683625                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 97179.687500                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 102610.726456                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 129404.915322                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 109857.559459                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_hits::.cpu.dcache.prefetcher       740483                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.cpu.l2cache.prefetcher       689752                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.dtb.walker          317                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.itb.walker            7                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.inst          534                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.data         6392                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1437485                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  21049157109                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.cpu.l2cache.prefetcher 195512633724                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker     72228500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.itb.walker      3109750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.inst    402000750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.data   3031825248                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 220070955081                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.233115                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.cpu.l2cache.prefetcher     0.770895                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.664905                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.820513                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst     0.880537                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data     0.804848                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.641920                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_misses::.cpu.dcache.prefetcher       225089                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.cpu.l2cache.prefetcher      2320889                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.dtb.walker          629                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.itb.walker           32                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst         3936                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data        26362                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         2576937                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher        68425                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::.cpu.l2cache.prefetcher      1376595                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::.switch_cpus.inst           39                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::.switch_cpus.data         3251                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::total      1448310                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  18457779758                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.l2cache.prefetcher 102064538752                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker     72228500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.itb.walker      3109750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst    399874001                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   2990676998                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 123988207759                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.162250                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.l2cache.prefetcher     0.313652                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.664905                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.itb.walker     0.820513                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.871812                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.705593                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.281143                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       156664                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.cpu.l2cache.prefetcher       944294                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker          629                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.itb.walker           32                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.inst         3897                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.data        23111                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1128627                       # number of ReadSharedReq MSHR misses
system.l3.UpgradeReq_accesses::.switch_cpus.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               55                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus.data 15301.020408                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 15301.020408                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 17188.734694                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 17188.734694                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_hits::.switch_cpus.data            6                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l3.UpgradeReq_miss_latency::.switch_cpus.data       749750                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total       749750                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_rate::.switch_cpus.data     0.890909                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.890909                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_misses::.switch_cpus.data           49                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 49                       # number of UpgradeReq misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus.data       842248                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       842248                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.890909                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.890909                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus.data           49                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            49                       # number of UpgradeReq MSHR misses
system.l3.WriteReq_mshr_uncacheable::.switch_cpus.data           90                       # number of WriteReq MSHR uncacheable
system.l3.WriteReq_mshr_uncacheable::total           90                       # number of WriteReq MSHR uncacheable
system.l3.WritebackDirty_accesses::.writebacks      3218284                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      3218284                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_hits::.writebacks      3218284                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          3218284                       # number of WritebackDirty hits
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.demand_accesses::.cpu.dcache.prefetcher       965572                       # number of demand (read+write) accesses
system.l3.demand_accesses::.cpu.l2cache.prefetcher      3010641                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.dtb.walker          946                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.itb.walker           39                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst         4470                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data        91945                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4073613                       # number of demand (read+write) accesses
system.l3.demand_avg_miss_latency::.cpu.dcache.prefetcher 93514.819067                       # average overall miss latency
system.l3.demand_avg_miss_latency::.cpu.l2cache.prefetcher 84240.406898                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.dtb.walker 114830.683625                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.itb.walker 97179.687500                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.inst 102134.336890                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 118593.477663                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 86064.551400                       # average overall miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 117817.620883                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 108085.552542                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 114830.683625                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 97179.687500                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.inst 102610.726456                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 123352.236800                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 110307.952856                       # average overall mshr miss latency
system.l3.demand_hits::.cpu.dcache.prefetcher       740483                       # number of demand (read+write) hits
system.l3.demand_hits::.cpu.l2cache.prefetcher       689752                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.dtb.walker          317                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.itb.walker            7                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.inst          534                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.data        15860                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1446953                       # number of demand (read+write) hits
system.l3.demand_miss_latency::.cpu.dcache.prefetcher  21049157109                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.cpu.l2cache.prefetcher 195512633724                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.dtb.walker     72228500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.itb.walker      3109750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.inst    402000750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data   9023184748                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     226062314581                       # number of demand (read+write) miss cycles
system.l3.demand_miss_rate::.cpu.dcache.prefetcher     0.233115                       # miss rate for demand accesses
system.l3.demand_miss_rate::.cpu.l2cache.prefetcher     0.770895                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.dtb.walker     0.664905                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.itb.walker     0.820513                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst     0.880537                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.827506                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.644799                       # miss rate for demand accesses
system.l3.demand_misses::.cpu.dcache.prefetcher       225089                       # number of demand (read+write) misses
system.l3.demand_misses::.cpu.l2cache.prefetcher      2320889                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.dtb.walker          629                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.itb.walker           32                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst         3936                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data        76085                       # number of demand (read+write) misses
system.l3.demand_misses::total                2626660                       # number of demand (read+write) misses
system.l3.demand_mshr_hits::.cpu.dcache.prefetcher        68425                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::.cpu.l2cache.prefetcher      1376595                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::.switch_cpus.inst           39                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::.switch_cpus.data         3281                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::total             1448340                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_miss_latency::.cpu.dcache.prefetcher  18457779758                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.cpu.l2cache.prefetcher 102064538752                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.dtb.walker     72228500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.itb.walker      3109750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.inst    399874001                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data   8980536248                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 129978067009                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.162250                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.cpu.l2cache.prefetcher     0.313652                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.664905                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.820513                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.inst     0.871812                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data     0.791821                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.289257                       # mshr miss rate for demand accesses
system.l3.demand_mshr_misses::.cpu.dcache.prefetcher       156664                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.cpu.l2cache.prefetcher       944294                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.dtb.walker          629                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.itb.walker           32                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.inst         3897                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data        72804                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1178320                       # number of demand (read+write) MSHR misses
system.l3.overall_accesses::.cpu.dcache.prefetcher       965572                       # number of overall (read+write) accesses
system.l3.overall_accesses::.cpu.l2cache.prefetcher      3010641                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.dtb.walker          946                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.itb.walker           39                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst         4470                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data        91945                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4073613                       # number of overall (read+write) accesses
system.l3.overall_avg_miss_latency::.cpu.dcache.prefetcher 93514.819067                       # average overall miss latency
system.l3.overall_avg_miss_latency::.cpu.l2cache.prefetcher 84240.406898                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.dtb.walker 114830.683625                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.itb.walker 97179.687500                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.inst 102134.336890                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 118593.477663                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 86064.551400                       # average overall miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 117817.620883                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 108085.552542                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.l3.prefetcher 98390.730421                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 114830.683625                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 97179.687500                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.inst 102610.726456                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 123352.236800                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 101841.369923                       # average overall mshr miss latency
system.l3.overall_hits::.cpu.dcache.prefetcher       740483                       # number of overall hits
system.l3.overall_hits::.cpu.l2cache.prefetcher       689752                       # number of overall hits
system.l3.overall_hits::.switch_cpus.dtb.walker          317                       # number of overall hits
system.l3.overall_hits::.switch_cpus.itb.walker            7                       # number of overall hits
system.l3.overall_hits::.switch_cpus.inst          534                       # number of overall hits
system.l3.overall_hits::.switch_cpus.data        15860                       # number of overall hits
system.l3.overall_hits::total                 1446953                       # number of overall hits
system.l3.overall_miss_latency::.cpu.dcache.prefetcher  21049157109                       # number of overall miss cycles
system.l3.overall_miss_latency::.cpu.l2cache.prefetcher 195512633724                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.dtb.walker     72228500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.itb.walker      3109750                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.inst    402000750                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data   9023184748                       # number of overall miss cycles
system.l3.overall_miss_latency::total    226062314581                       # number of overall miss cycles
system.l3.overall_miss_rate::.cpu.dcache.prefetcher     0.233115                       # miss rate for overall accesses
system.l3.overall_miss_rate::.cpu.l2cache.prefetcher     0.770895                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.dtb.walker     0.664905                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.itb.walker     0.820513                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst     0.880537                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.827506                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.644799                       # miss rate for overall accesses
system.l3.overall_misses::.cpu.dcache.prefetcher       225089                       # number of overall misses
system.l3.overall_misses::.cpu.l2cache.prefetcher      2320889                       # number of overall misses
system.l3.overall_misses::.switch_cpus.dtb.walker          629                       # number of overall misses
system.l3.overall_misses::.switch_cpus.itb.walker           32                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst         3936                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data        76085                       # number of overall misses
system.l3.overall_misses::total               2626660                       # number of overall misses
system.l3.overall_mshr_hits::.cpu.dcache.prefetcher        68425                       # number of overall MSHR hits
system.l3.overall_mshr_hits::.cpu.l2cache.prefetcher      1376595                       # number of overall MSHR hits
system.l3.overall_mshr_hits::.switch_cpus.inst           39                       # number of overall MSHR hits
system.l3.overall_mshr_hits::.switch_cpus.data         3281                       # number of overall MSHR hits
system.l3.overall_mshr_hits::total            1448340                       # number of overall MSHR hits
system.l3.overall_mshr_miss_latency::.cpu.dcache.prefetcher  18457779758                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.cpu.l2cache.prefetcher 102064538752                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.l3.prefetcher 284463147382                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.dtb.walker     72228500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.itb.walker      3109750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.inst    399874001                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data   8980536248                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 414441214391                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.162250                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.cpu.l2cache.prefetcher     0.313652                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.l3.prefetcher          inf                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.664905                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.820513                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.inst     0.871812                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data     0.791821                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.998985                       # mshr miss rate for overall accesses
system.l3.overall_mshr_misses::.cpu.dcache.prefetcher       156664                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.cpu.l2cache.prefetcher       944294                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.l3.prefetcher      2891158                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.dtb.walker          629                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.itb.walker           32                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.inst         3897                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data        72804                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          4069478                       # number of overall MSHR misses
system.l3.overall_mshr_uncacheable_misses::.switch_cpus.data           90                       # number of overall MSHR uncacheable misses
system.l3.overall_mshr_uncacheable_misses::total           90                       # number of overall MSHR uncacheable misses
system.l3.prefetcher.num_hwpf_issued          3546789                       # number of hwpf issued
system.l3.prefetcher.pfBufferHit                32400                       # number of redundant prefetches already in prefetch queue
system.l3.prefetcher.pfIdentified             5130559                       # number of prefetch candidates identified
system.l3.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l3.prefetcher.pfRemovedFull                  9                       # number of prefetches dropped due to prefetch queue size
system.l3.prefetcher.pfSpanPage                122761                       # number of prefetches that crossed the page
system.l3.replacements                        4863892                       # number of replacements
system.l3.tags.age_task_id_blocks_1022::0          338                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::1         3003                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::2        23335                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          763                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         4804                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::0            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::1           45                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::2          388                       # Occupied blocks per task id
system.l3.tags.avg_refs                      2.138892                       # Average number of references to valid blocks.
system.l3.tags.data_accesses                152167140                       # Number of data accesses
system.l3.tags.occ_blocks::.writebacks       0.854479                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.dcache.prefetcher  5884.458307                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.l2cache.prefetcher  6731.046382                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.l3.prefetcher 19494.445163                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.dtb.walker     4.804064                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.itb.walker     0.189399                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst    50.800806                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   521.591359                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000026                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.dcache.prefetcher     0.179579                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.l2cache.prefetcher     0.205415                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.l3.prefetcher     0.594923                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.dtb.walker     0.000147                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.itb.walker     0.000006                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.001550                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.015918                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.997564                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1022         26676                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1024          5653                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1025           439                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1022     0.814087                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1024     0.172516                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1025     0.013397                       # Percentage of cache occupancy per task id
system.l3.tags.sampled_refs                   4863892                       # Sample count of references to valid blocks.
system.l3.tags.tag_accesses                 152167140                       # Number of tag accesses
system.l3.tags.tagsinuse                 32688.189960                       # Cycle average of tags in use
system.l3.tags.total_refs                    10403340                       # Total number of references to valid blocks.
system.l3.tags.warmup_cycle              807268655306000                       # Cycle when the warmup percentage was hit.
system.l3.tlbTagged.rdAccesses                      0                       # TLB accesses on read requests
system.l3.tlbTagged.rdMisses                        0                       # TLB misses on read requests
system.l3.tlbTagged.wrAccesses                      0                       # TLB accesses on write requests
system.l3.tlbTagged.wrMisses                        0                       # TLB misses on write requests
system.l3.unused_prefetches                     17436                       # number of HardPF blocks evicted w/o reference
system.l3.writebacks::.writebacks             3176088                       # number of writebacks
system.l3.writebacks::total                   3176088                       # number of writebacks
system.mem_ctrls0.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   2099738.70                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               50513.72                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.writebacks::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.dcache.prefetcher::samples      6063.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.l2cache.prefetcher::samples     12087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l3.prefetcher::samples     11740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.dtb.walker::samples       123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.itb.walker::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples      3748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples      3407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    33021.72                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       26.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    28.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      5.84                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     1.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     42.72                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.14                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst      2665188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         2665188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu.dcache.prefetcher      4998295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu.l2cache.prefetcher      9008877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.l3.prefetcher      8604263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.dtb.walker        87465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.itb.walker          711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.inst      2665188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data      3217710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             28582508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       1776318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.dcache.prefetcher      4998295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.l2cache.prefetcher      9008877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.l3.prefetcher      8604263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.dtb.walker        87465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.itb.walker          711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst      2665188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data      3217710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            30358826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       1776318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             1776318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples         6056                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   392.803170                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   311.351843                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   243.328224                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          706     11.66%     11.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          724     11.96%     23.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         1729     28.55%     52.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1496     24.70%     76.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          416      6.87%     83.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          347      5.73%     89.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          164      2.71%     92.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          207      3.42%     95.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          267      4.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         6056                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               2378816                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                2572480                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                 193664                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys              159872                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst       239872                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       239872                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu.dcache.prefetcher       449856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu.l2cache.prefetcher       810816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.l3.prefetcher       774400                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.dtb.walker         7872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.inst       239872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data       289600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           2572480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks       159872                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         159872                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.cpu.dcache.prefetcher         7029                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.cpu.l2cache.prefetcher        12669                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.l3.prefetcher        12100                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.dtb.walker          123                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.itb.walker            1                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst         3748                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data         4525                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.cpu.dcache.prefetcher     48978.43                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.cpu.l2cache.prefetcher     47533.92                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.l3.prefetcher     43633.31                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.dtb.walker     43766.26                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.itb.walker     28492.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     51693.75                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     45070.69                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.cpu.dcache.prefetcher       388032                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.cpu.l2cache.prefetcher       773568                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.l3.prefetcher       751360                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.dtb.walker         7872                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.itb.walker           64                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst       239872                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data       218048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.cpu.dcache.prefetcher 4311375.744542632252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.cpu.l2cache.prefetcher 8595018.740604782477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.l3.prefetcher 8348268.388739979826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.dtb.walker 87464.822130751068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.itb.walker 711.096114884155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2665188.238585812971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 2422704.463410316035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.cpu.dcache.prefetcher    344269416                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.cpu.l2cache.prefetcher    602207267                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.l3.prefetcher    527963076                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.dtb.walker      5383250                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.itb.walker        28492                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst    193748178                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data    203944851                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.writebacks         2498                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls0.mergedWrBursts                 2445                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState              84792                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.cpu.dcache.prefetcher         7029                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.cpu.l2cache.prefetcher        12669                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.l3.prefetcher        12100                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.dtb.walker          123                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst         3748                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data         4525                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              40195                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks         2498                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2498                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   83.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0             2352                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               35                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             1413                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              214                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              710                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             1928                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              682                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             1241                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              836                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             2009                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            1217                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            2597                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            2035                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            2311                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             787                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            1495                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16             828                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17              25                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18              12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19             686                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20            1183                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21             923                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22             321                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23            1728                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24             526                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25            1054                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26            2211                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27            1821                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28            1466                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29            1161                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30            1188                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31             174                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000000903932                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.rdQLenPdf::0                   5443                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   4925                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   4519                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   4203                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   3835                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   2703                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                   2431                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                   1728                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                   1373                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                   1245                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                  1100                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                   851                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                   677                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                   587                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                   343                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                   261                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                   216                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                   180                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                   150                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                   130                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                    92                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                    56                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                    35                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                    25                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                    14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                    15                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                    10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                    40195                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                40195                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                      40195                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                83.71                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                   31113                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                  3026                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                 123847108                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                  89644144500                       # Total gap between requests
system.mem_ctrls0.totMemAccLat             1877544530                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                  1227384382                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                    2498                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                2498                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                      2498                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy        2686632952.785599                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy            5038343.856000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           423.236512                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE  84157934554                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF   4045650000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   1798303446                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy        27519343825.609264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy            8894614.730400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy           59965332.268800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        7812214297.824787                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          38092089367.074402                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        2686638072.736796                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy            4405237.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           423.017306                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE  84157684667                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF   4045650000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   1798553333                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy        27519340291.023659                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy            7776937.980000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy           41985607.036800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        7812214297.824787                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          38072360443.801628                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                     11208.28                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               67263.92                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.writebacks::samples   3173590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.dcache.prefetcher::samples    969493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.l2cache.prefetcher::samples    944523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l3.prefetcher::samples   2862360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.dtb.walker::samples       506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.itb.walker::samples        31.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples      4296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples     75014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    49771.92                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                     3453.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  3453.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      7.60                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                     2256.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  2256.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     57.74                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                       29.73                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   17.98                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  11.75                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst       107376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          107376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.dcache.prefetcher    689424750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.l2cache.prefetcher    671679346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.l3.prefetcher   2035445075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.dtb.walker       359815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.itb.walker        22044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.inst      3054869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     53342875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           3453328773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    2256727519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.dcache.prefetcher    689424750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.l2cache.prefetcher    671679346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.l3.prefetcher   2035445075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.dtb.walker       359815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.itb.walker        22044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst      3054869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     53342875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          5710056292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    2256727519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2256727519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples      1498751                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   342.885146                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   213.748114                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   325.007930                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       465076     31.03%     31.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       327999     21.88%     52.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       193480     12.91%     65.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       149959     10.01%     75.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        64477      4.30%     80.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        51182      3.41%     83.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        33644      2.24%     85.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        32595      2.17%     87.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       180339     12.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1498751                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM             310798272                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys              310806528                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                   8256                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              203105664                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys           203109760                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         9664                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         9664                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.dcache.prefetcher     62049536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.l2cache.prefetcher     60452416                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.l3.prefetcher    183193920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.dtb.walker        32384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.itb.walker         1984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.inst       274944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data      4800960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         310806144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    203109760                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      203109760                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.cpu.dcache.prefetcher       969524                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu.l2cache.prefetcher       944571                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.l3.prefetcher      2862409                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.dtb.walker          506                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.itb.walker           31                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst         4296                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data        75015                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.cpu.dcache.prefetcher     69728.26                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu.l2cache.prefetcher     67356.84                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.l3.prefetcher     66101.45                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.dtb.walker     75056.03                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.itb.walker     57590.06                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     54928.90                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     79143.49                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.cpu.dcache.prefetcher     62047552                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu.l2cache.prefetcher     60449472                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.l3.prefetcher    183191040                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.dtb.walker        32384                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.itb.walker         1984                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst       274944                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data      4800896                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu.dcache.prefetcher 689402705.707384109497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu.l2cache.prefetcher 671646635.718726754189                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.l3.prefetcher 2035413075.399810075760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.dtb.walker 359814.634131382452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.itb.walker 22043.979561408807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3054868.909542330075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 53342163.961920008063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.cpu.dcache.prefetcher  67603223933                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu.l2cache.prefetcher  63623315305                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.l3.prefetcher 189209374801                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.dtb.walker     37978352                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.itb.walker      1785292                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst    235974537                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data   5936948927                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.writebacks      3173590                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1619993.89                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.writebacks    203105664                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.writebacks 2256682009.083852767944                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.writebacks 5141196415642                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds       176963                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState            9362489                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3009266                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds       176963                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.cpu.dcache.prefetcher       969524                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu.l2cache.prefetcher       944569                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.l3.prefetcher      2862405                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.dtb.walker          506                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.itb.walker           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst         4296                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data        75015                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            4856346                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      3173590                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           3173590                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   81.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0           152818                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           153049                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           154683                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           151321                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           151293                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           152456                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           153891                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           152156                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           153150                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           154180                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          154405                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          152189                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          150627                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          151084                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          151310                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          150782                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16          150845                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17          151154                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18          150793                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19          152378                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20          151030                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21          151041                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22          151497                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23          150763                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24          150871                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25          152071                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26          150805                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27          152686                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28          150238                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29          149837                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30          149988                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31          150832                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            98873                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            99730                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            99263                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            99273                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            99118                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            99117                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            99187                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            99159                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            99535                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            99839                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          100401                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           99014                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           99059                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           98909                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           98580                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           98758                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16           99016                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17           99094                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18           99158                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19          100072                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20           99284                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21           99434                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22           99274                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23           99119                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24           99384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25           99285                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26           98919                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27           98896                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28           98577                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29           98673                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30           98628                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31           98898                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000097813152                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.rdPerTurnAround::samples       176963                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     27.441844                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    24.817754                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    77.030193                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511       176961    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::31744-32255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       176963                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                 560318                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 578381                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 616893                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 750566                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                 537634                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                 396566                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                 307000                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                 341176                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                 215145                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                 185289                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                146508                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                114838                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                 41830                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                 30692                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                 16486                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                  7394                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                  3121                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                  1683                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                   924                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                   697                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                   602                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                   425                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                   250                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                   246                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                   233                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                   212                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                   205                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                   170                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                   144                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                   120                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                   103                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                   109                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                    70                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                    58                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                    46                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                    26                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                    17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                    12                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                    11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                    10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                  4856352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4856352                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                    4856352                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                80.26                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                 3897542                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   129                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat               16180935036                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                  90001867500                       # Total gap between requests
system.mem_ctrls1.totMemAccLat           326648601147                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                241703548431                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples       176963                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.933274                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.727020                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     2.926637                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          102667     58.02%     58.02% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            7457      4.21%     62.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           11585      6.55%     68.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19           11250      6.36%     75.13% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20           11895      6.72%     81.86% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21            8425      4.76%     86.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22            7802      4.41%     91.03% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23            4884      2.76%     93.79% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24            4076      2.30%     96.09% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25            2433      1.37%     97.46% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26            1702      0.96%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27            1172      0.66%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28             665      0.38%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29             318      0.18%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::30             185      0.10%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31             147      0.08%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::32              74      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::33              56      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::34              31      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::35              43      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::36              23      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::37              21      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::38              10      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::39              10      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::40              11      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::41               6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::42               4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::43               2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::44               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::45               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::47               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::48               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::58               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       176963                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                 48549                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                 61091                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                 91550                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                120401                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                145897                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                166030                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                183959                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                202053                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                205206                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                220246                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                235604                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                238817                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                219088                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                201340                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                191730                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                190353                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                189159                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                185619                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                 21891                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                 14979                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                 10534                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                  7363                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                  5214                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                  3963                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                  2897                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                  2178                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                  1680                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                  1263                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                   966                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                   804                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                   610                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                   485                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                   380                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                   332                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                   268                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                   212                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                   163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                   132                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                   120                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                    88                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                    71                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                    49                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                    28                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                    31                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                    29                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                    21                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                    17                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                 3173590                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3173590                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                   3173590                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               82.98                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                2633449                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy        41667192763.476822                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy            1177617364.560005                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           708.697665                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE   1288051674                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF   4045650000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT  84668186326                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy        611415336.000038                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy            2078936566.610434                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy           6691014171.340776                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        7812214297.824787                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          63784135002.453438                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy          3745744502.640006                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        41704926016.135696                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy            1159509890.448000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           707.528724                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE   1212335287                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF   4045650000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT  84743902713                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy        585398067.072038                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy            2046972663.288036                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy           6629126064.489542                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        7812214297.824787                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          63678928048.075340                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy          3740781048.816006                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l3.mem_side::system.cpu.interrupts.pio          180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port       120040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port     14536164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     14656384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14656384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.cpu.interrupts.pio          360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls0.port      2732352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port    513915904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    516648616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               516648616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.reqLayer1.occupancy              239202                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy           125400807                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer4.occupancy         24830359367                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              27.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy        25105383831                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             27.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4896686                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4896686    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4896686                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4863321                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9759663                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            4846848                       # Transaction distribution
system.membus.trans_dist::WriteReq                 90                       # Transaction distribution
system.membus.trans_dist::WriteResp                90                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3176088                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1686979                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               49                       # Transaction distribution
system.membus.trans_dist::ReadExReq             49693                       # Transaction distribution
system.membus.trans_dist::ReadExResp            49693                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4846854                       # Transaction distribution
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     15410022                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect          122                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        86321                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     18801332                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      5040436                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     15410022                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     10369586                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        19037328                       # Number of BP lookups
system.switch_cpus.branchPred.loop_predictor.loopPredictorCorrect      5559046                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.loop_predictor.loopPredictorWrong     12976421                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.statistical_corrector.scPredictorCorrect      3509173                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.statistical_corrector.scPredictorWrong     15026294                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect          640                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong           58                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageAltMatchProvider::0       219460                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::2       434037                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::6       346977                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::9       409008                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::10       600071                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::11       203668                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::12         3771                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::13       410636                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::14         6207                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::15         4276                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::16        40726                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::17         7036                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::18         1723                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::19         4086                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::20         8886                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::21         4278                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::22         4027                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::24         3424                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::26        20222                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::28        28113                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::31            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::32        42401                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::33            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::34            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::35            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::36            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProviderCorrect        36096                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWouldHaveHit         3824                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWrong        35045                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageBimodalProviderCorrect     15721049                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.tageBimodalProviderWrong          683                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::2       213068                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::6       436065                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::9       312109                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::10        35524                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::11       314371                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::12         2783                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::13       852184                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::14        42877                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::15         2779                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::16       412745                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::17        38449                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::18         8134                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::19         4335                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::20         3996                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::21         5751                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::22         4344                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::24         8550                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::26         7843                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::28        23358                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::31            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::32        30497                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::33            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::34            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::35            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::36        43271                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProviderCorrect      2721892                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWouldHaveHit        32432                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWrong        10000                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.usedRAS          110617                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        34375                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          96637763                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         52810595                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        86748                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           18664531                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1680187                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         7608                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1177225                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      166336227                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    358723855                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.463689                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.242414                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    290809494     81.07%     81.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     33510494      9.34%     90.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8818689      2.46%     92.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      5424911      1.51%     94.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      9215150      2.57%     96.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      7722647      2.15%     99.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       797690      0.22%     99.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       744593      0.21%     99.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1680187      0.47%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    358723855                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                176                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        64530                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         166254715                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              19728275                       # Number of loads committed
system.switch_cpus.commit.membars                1348                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        41601      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    108560579     65.27%     65.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        36668      0.02%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         4871      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           16      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           32      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     19728211     11.86%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     37964121     22.82%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           64      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           64      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    166336227                       # Class of committed instruction
system.switch_cpus.commit.refs               57692460                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             166336227                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.600075                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.600075                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     329543288                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      168164765                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7914677                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2413329                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          90795                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      18985537                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            19858918                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  3801                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            38013498                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3544                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            19037328                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8744146                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             332057959                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         25574                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts              101906134                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes               7                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles        36808                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        49064                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          181590                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               4664                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.052880                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     26708340                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      5151053                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.283067                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    358947630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.474011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.758343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        330094665     91.96%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2671515      0.74%     92.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1898838      0.53%     93.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2504381      0.70%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1245669      0.35%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2789056      0.78%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1543029      0.43%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1627293      0.45%     95.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         14573184      4.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    358947630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                96                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              136                       # number of floating regfile writes
system.switch_cpus.idleCycles                 1059922                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        97061                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         18720094                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.464021                       # Inst execution rate
system.switch_cpus.iew.exec_refs             57866107                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           38010912                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         4257374                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      19908373                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        39599                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        72390                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     38071766                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    167514483                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      19855195                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        68152                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     167051168                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          40090                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     106325224                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          90795                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     106451578                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      6383832                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2314                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4339                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2152                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       180096                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       107580                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         4339                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        54585                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        42476                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         103486992                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             166972109                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.770133                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          79698778                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.463802                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              167007541                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        248853820                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       110210073                       # number of integer regfile writes
system.switch_cpus.ipc                       0.277772                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.277772                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        50111      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     109128582     65.30%     65.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        38756      0.02%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          7532      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           16      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           32      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     19869916     11.89%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     38031593     22.76%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           64      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           64      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      167126666                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             211                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          402                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          176                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          208                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              321456                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.001923                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           88496     27.53%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          30204      9.40%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        202721     63.06%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           16      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           19      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      167397800                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    693526999                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    166971933                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    168696844                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          167471907                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         167126666                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        42576                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1178251                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4987                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        34968                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1529905                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    358947630                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.465602                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.141270                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    288158004     80.28%     80.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     28083814      7.82%     88.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     15042059      4.19%     92.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     11543672      3.22%     95.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8760400      2.44%     97.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      5469837      1.52%     99.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1531391      0.43%     99.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       119037      0.03%     99.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       239416      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    358947630                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.464231                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8744893                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   113                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.memDep0.conflictingLoads       176021                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        19504                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     19908373                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     38071766                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        95346694                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           6730                       # number of misc regfile writes
system.switch_cpus.numCycles                360007552                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       112485086                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     162380477                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         865680                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         14750582                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents         42877                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     443080582                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      167808227                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    164033933                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          14539130                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      209447013                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          90795                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     214116908                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1653445                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          116                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    250186819                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles      2965125                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        38395                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         118527201                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        68025                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            524554933                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           335252093                       # The number of ROB writes
system.switch_cpus.timesIdled                    5482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol3bus.pkt_count_system.cpu.l2cache.mem_side::system.l3.cpu_side     12216297                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2cache.mem_side::system.l3.cpu_side    466681640                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.reqLayer0.occupancy         3692550224                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        3809370563                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol3bus.snoopTraffic                 203269632                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         13724692                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.001634                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.040394                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               13702261     99.84%     99.84% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  22431      0.16%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           13724692                       # Request fanout histogram
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4069086                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        22431                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      8142451                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          22431                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoops                         9650934                       # Total snoops (count)
system.tol3bus.trans_dist::ReadResp           4014420                       # Transaction distribution
system.tol3bus.trans_dist::WriteReq                90                       # Transaction distribution
system.tol3bus.trans_dist::WriteResp               90                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      6394372                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         2538303                       # Transaction distribution
system.tol3bus.trans_dist::HardPFReq          4787042                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              55                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             55                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            59191                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           59191                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      4014422                       # Transaction distribution
system.bridge.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.membus.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF  90001898000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.iocache.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.iocache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.l3.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.l3.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.l3.prefetcher.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    90001888000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 807358657117250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
