# compile vhdl design source files
vhdl xil_defaultlib  \
"LUTY_tb_func_synth.vhd" \
"../../../../../TIMING-MADD.srcs/sim_1/new/LUTY_tb.vhd" \

# Do not sort compile order
nosort
