0ade2a5f67032d5b71164f5b68fb194d07e7d303
fmcomms5: Updated project to vivado 2014.2. Updated interrupt system. Fixed constraints
diff --git a/projects/fmcomms5/zc706/system_top.v b/projects/fmcomms5/zc706/system_top.v
index 44225dd8..6851598a 100644
--- a/projects/fmcomms5/zc706/system_top.v
+++ b/projects/fmcomms5/zc706/system_top.v
@@ -1,9 +1,9 @@
 // ***************************************************************************
 // ***************************************************************************
 // Copyright 2011(c) Analog Devices, Inc.
-// 
+//
 // All rights reserved.
-// 
+//
 // Redistribution and use in source and binary forms, with or without modification,
 // are permitted provided that the following conditions are met:
 //     - Redistributions of source code must retain the above copyright
@@ -21,16 +21,16 @@
 //       patent holders to use this software.
 //     - Use of the software either in source or binary form, must be run
 //       on or directly connected to an Analog Devices Inc. component.
-//    
+//
 // THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 // INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A
 // PARTICULAR PURPOSE ARE DISCLAIMED.
 //
 // IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 // EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY
-// RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR 
+// RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
 // BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
-// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF 
+// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
 // THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 // ***************************************************************************
 // ***************************************************************************
@@ -65,7 +65,7 @@ module system_top (
   FIXED_IO_ps_srstb,
 
   gpio_bd,
-  
+
   hdmi_out_clk,
   hdmi_vsync,
   hdmi_hsync,
@@ -73,7 +73,7 @@ module system_top (
   hdmi_data,
 
   spdif,
-  
+
   iic_scl,
   iic_sda,
 
@@ -114,8 +114,8 @@ module system_top (
   tx_frame_out_1_p,
   tx_frame_out_1_n,
   tx_data_out_1_p,
-  tx_data_out_1_n,  
-  gpio_status_1,  
+  tx_data_out_1_n,
+  gpio_status_1,
   gpio_ctl_1,
   gpio_en_agc_1,
   gpio_resetb_1,
@@ -187,7 +187,7 @@ module system_top (
   inout   [  7:0] gpio_status_0;
   inout   [  3:0] gpio_ctl_0;
   inout           gpio_en_agc_0;
-  output          mcs_sync;  
+  output          mcs_sync;
   inout           gpio_resetb_0;
   inout           gpio_enable_0;
   inout           gpio_txnrx_0;
@@ -209,7 +209,7 @@ module system_top (
   output          tx_frame_out_1_p;
   output          tx_frame_out_1_n;
   output  [  5:0] tx_data_out_1_p;
-  output  [  5:0] tx_data_out_1_n;  
+  output  [  5:0] tx_data_out_1_n;
   inout   [  7:0] gpio_status_1;
   inout   [  3:0] gpio_ctl_1;
   inout           gpio_en_agc_1;
@@ -226,10 +226,10 @@ module system_top (
   output          spi_ad5355;
   output          spi_clk;
   output          spi_mosi;
-  input           spi_miso;  
+  input           spi_miso;
 
   input           ref_clk_p;
-  input           ref_clk_n;  
+  input           ref_clk_n;
 
   // internal registers
 
@@ -248,6 +248,7 @@ module system_top (
   wire            gpio_open_45_45;
   wire            gpio_open_44_44;
   wire            gpio_open_15_15;
+  wire    [15:0]  ps_intrs;
 
   // multi-chip synchronization
 
@@ -337,6 +338,24 @@ module system_top (
     .hdmi_vsync (hdmi_vsync),
     .iic_main_scl_io (iic_scl),
     .iic_main_sda_io (iic_sda),
+    .ps_intr_0 (ps_intrs[0]),
+    .ps_intr_1 (ps_intrs[1]),
+    .ps_intr_10 (ps_intrs[10]),
+    .ps_intr_11 (ps_intrs[11]),
+    .ps_intr_12 (ps_intrs[12]),
+    .ps_intr_13 (ps_intrs[13]),
+    .ps_intr_2 (ps_intrs[2]),
+    .ps_intr_3 (ps_intrs[3]),
+    .ps_intr_4 (ps_intrs[4]),
+    .ps_intr_5 (ps_intrs[5]),
+    .ps_intr_6 (ps_intrs[6]),
+    .ps_intr_7 (ps_intrs[7]),
+    .ps_intr_8 (ps_intrs[8]),
+    .ps_intr_9 (ps_intrs[9]),
+    .ad9361_dac_dma_irq (ps_intrs[12]),
+    .ad9361_adc_dma_irq (ps_intrs[13]),
+    .fmcomms5_gpio_irq(),
+    .fmcomms5_spi_irq(),
     .rx_clk_in_0_n (rx_clk_in_0_n),
     .rx_clk_in_0_p (rx_clk_in_0_p),
     .rx_clk_in_1_n (rx_clk_in_1_n),
@@ -348,12 +367,12 @@ module system_top (
     .rx_frame_in_0_n (rx_frame_in_0_n),
     .rx_frame_in_0_p (rx_frame_in_0_p),
     .rx_frame_in_1_n (rx_frame_in_1_n),
-    .rx_frame_in_1_p (rx_frame_in_1_p),   
+    .rx_frame_in_1_p (rx_frame_in_1_p),
     .spdif (spdif),
     .spi_csn_0_i (1'b1),
-    .spi_csn_0_o (spi_ad9361_0),    
+    .spi_csn_0_o (spi_ad9361_0),
     .spi_csn_1_o (spi_ad9361_1),
-    .spi_csn_2_o (spi_ad5355),    
+    .spi_csn_2_o (spi_ad5355),
     .spi_miso_i (spi_miso),
     .spi_mosi_i (1'b0),
     .spi_mosi_o (spi_mosi),