# Micro-architecture of a multiplier

* Approach: Karatsuba [algorithm] (https://en.wikipedia.org/wiki/Karatsuba_algorithm)

* Language: SystemVerilog

* Inputs: 328-bit, unsigned int

* Output: 656-bit, unsigned int

* Target FPGA board: Nexys A7 100T
