git clone --depth 1 --no-tags https://github.com/chiehwun/RISC-V_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/477537455
git clone --depth 1 --no-tags https://github.com/Kimihiro-Ogawa/ece5745-tut8-sram.git f:/verilog_sva_gh_scraper/data/full_repos/478782508
git clone --depth 1 --no-tags https://github.com/rudyorre/cs152a.git f:/verilog_sva_gh_scraper/data/full_repos/480548118
git clone --depth 1 --no-tags https://github.com/SebaVillegas/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/476068682
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/Half-substractor.git f:/verilog_sva_gh_scraper/data/full_repos/476563146
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Assignment-2.git f:/verilog_sva_gh_scraper/data/full_repos/477814685
git clone --depth 1 --no-tags https://github.com/usmanshaikh251/ADLD-01FE19BEC196.git f:/verilog_sva_gh_scraper/data/full_repos/477816325
git clone --depth 1 --no-tags https://github.com/charan8095181918/or-gate-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/477589396
git clone --depth 1 --no-tags https://github.com/charan8095181918/Full-adder-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/477587332
git clone --depth 1 --no-tags https://github.com/tejsudarshan/RippleAdder.git f:/verilog_sva_gh_scraper/data/full_repos/477687498
git clone --depth 1 --no-tags https://github.com/01fe20bec403/JK-Flipflop.git f:/verilog_sva_gh_scraper/data/full_repos/477754197
git clone --depth 1 --no-tags https://github.com/TheShortDuck/patmos_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/477779721
git clone --depth 1 --no-tags https://github.com/tejsudarshan/GCD_fsm.git f:/verilog_sva_gh_scraper/data/full_repos/477702008
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/Assignment-1.git f:/verilog_sva_gh_scraper/data/full_repos/477763698
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/JK-flipflop.git f:/verilog_sva_gh_scraper/data/full_repos/477769879
git clone --depth 1 --no-tags https://github.com/leloc0609/HCMUT_LSI_LAB_Bound_flasher.git f:/verilog_sva_gh_scraper/data/full_repos/480632221
git clone --depth 1 --no-tags https://github.com/AyaRedaOsman/SPI_Master.git f:/verilog_sva_gh_scraper/data/full_repos/476513685
git clone --depth 1 --no-tags https://github.com/rajeshkrmeena/BRAM_TESTBENCH.git f:/verilog_sva_gh_scraper/data/full_repos/476261808
git clone --depth 1 --no-tags https://github.com/charlotte-mu/ICC2021_univ.git f:/verilog_sva_gh_scraper/data/full_repos/476240333
git clone --depth 1 --no-tags https://github.com/jackbondy/CPUHold.git f:/verilog_sva_gh_scraper/data/full_repos/476400733
git clone --depth 1 --no-tags https://github.com/SPAR-Public/SPAR-Online_Training.git f:/verilog_sva_gh_scraper/data/full_repos/476411248
git clone --depth 1 --no-tags https://github.com/inabaurora/50.002-1D-Tap-Diz.git f:/verilog_sva_gh_scraper/data/full_repos/476165823
git clone --depth 1 --no-tags https://github.com/clwe/SMC22-FPGA-accelerated-PD.git f:/verilog_sva_gh_scraper/data/full_repos/481747695
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/Multiplication-fsm.git f:/verilog_sva_gh_scraper/data/full_repos/477771731
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/ip-sm1.git f:/verilog_sva_gh_scraper/data/full_repos/477705111
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/OR_GATE.git f:/verilog_sva_gh_scraper/data/full_repos/477778407
git clone --depth 1 --no-tags https://github.com/mehmetsakiraslan/SPI-interface.git f:/verilog_sva_gh_scraper/data/full_repos/480089272
git clone --depth 1 --no-tags https://github.com/james5044/SoC_cisc.git f:/verilog_sva_gh_scraper/data/full_repos/479254412
git clone --depth 1 --no-tags https://github.com/danbev/learning-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/481064516
git clone --depth 1 --no-tags https://github.com/denisemayo/CapstoneProject2021-2022.git f:/verilog_sva_gh_scraper/data/full_repos/481065740
git clone --depth 1 --no-tags https://github.com/01fe20bec413/ping_pong_ball.git f:/verilog_sva_gh_scraper/data/full_repos/481114981
git clone --depth 1 --no-tags https://github.com/CHINTHA-AKHIL/DESIGN-A-4TO1-MUX-USING-2TO1-MUX.git f:/verilog_sva_gh_scraper/data/full_repos/481173204
git clone --depth 1 --no-tags https://github.com/hnkfyzh/Ultrasonic-suspension.git f:/verilog_sva_gh_scraper/data/full_repos/481518268
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/mux2_1.git f:/verilog_sva_gh_scraper/data/full_repos/477751726
git clone --depth 1 --no-tags https://github.com/01fe20bec427/SR_FF.git f:/verilog_sva_gh_scraper/data/full_repos/477787259
git clone --depth 1 --no-tags https://github.com/Arkmorrow/Simple_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/477979821
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/OR_GATE.git f:/verilog_sva_gh_scraper/data/full_repos/477999866
git clone --depth 1 --no-tags https://github.com/shreerakshas09/01fe19bec114_.git f:/verilog_sva_gh_scraper/data/full_repos/477805333
git clone --depth 1 --no-tags https://github.com/pallavi3t/riscv-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/475720631
git clone --depth 1 --no-tags https://github.com/YinChian/Homework-2.git f:/verilog_sva_gh_scraper/data/full_repos/478511043
git clone --depth 1 --no-tags https://github.com/NikitaS2612/NIC.git f:/verilog_sva_gh_scraper/data/full_repos/478604035
git clone --depth 1 --no-tags https://github.com/NikitaS2612/MICH.git f:/verilog_sva_gh_scraper/data/full_repos/478603259
git clone --depth 1 --no-tags https://github.com/Li-shuang-1369/Newboy.git f:/verilog_sva_gh_scraper/data/full_repos/479720409
git clone --depth 1 --no-tags https://github.com/hibana2077/verilog-class.git f:/verilog_sva_gh_scraper/data/full_repos/479686356
git clone --depth 1 --no-tags https://github.com/chtsao8/372_caravel_test.git f:/verilog_sva_gh_scraper/data/full_repos/480573442
git clone --depth 1 --no-tags https://github.com/akmiyata/Terasic-DE10-Lite.git f:/verilog_sva_gh_scraper/data/full_repos/480500772
git clone --depth 1 --no-tags https://github.com/ttheshreeyasingh/Y86-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/480601253
git clone --depth 1 --no-tags https://github.com/7w1k1/DDS_software.git f:/verilog_sva_gh_scraper/data/full_repos/481103523
git clone --depth 1 --no-tags https://github.com/01fe20bec426/jkff.git f:/verilog_sva_gh_scraper/data/full_repos/477639234
git clone --depth 1 --no-tags https://github.com/01fe20bec426/OR_gate.git f:/verilog_sva_gh_scraper/data/full_repos/477642636
git clone --depth 1 --no-tags https://github.com/ANUPBENNI/senior_examples.git f:/verilog_sva_gh_scraper/data/full_repos/477631164
git clone --depth 1 --no-tags https://github.com/bg-1902/fp_alu.git f:/verilog_sva_gh_scraper/data/full_repos/476824391
git clone --depth 1 --no-tags https://github.com/GRitt3r/ComparchLab6.git f:/verilog_sva_gh_scraper/data/full_repos/475996134
git clone --depth 1 --no-tags https://github.com/danxtran/TMZ-181.git f:/verilog_sva_gh_scraper/data/full_repos/476096310
git clone --depth 1 --no-tags https://github.com/donghan-park/fpga-vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/476142228
git clone --depth 1 --no-tags https://github.com/tarush-s/FPGA_NEXYS4.git f:/verilog_sva_gh_scraper/data/full_repos/476421425
git clone --depth 1 --no-tags https://github.com/gildidi/synchronous-fifo-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/476376559
git clone --depth 1 --no-tags https://github.com/Goshisanniichi/ROM.git f:/verilog_sva_gh_scraper/data/full_repos/476481368
git clone --depth 1 --no-tags https://github.com/Rowson3D/COMPE470.git f:/verilog_sva_gh_scraper/data/full_repos/476518134
git clone --depth 1 --no-tags https://github.com/Kev-rana/Verilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/478151629
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/478212900
git clone --depth 1 --no-tags https://github.com/WillyChennnn/E_ICC2022_priliminary_univ_cell.git f:/verilog_sva_gh_scraper/data/full_repos/477355670
git clone --depth 1 --no-tags https://github.com/SushmitaHubballi/SR-flipflop.git f:/verilog_sva_gh_scraper/data/full_repos/477375912
git clone --depth 1 --no-tags https://github.com/Jeoren/Asynchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/477279413
git clone --depth 1 --no-tags https://github.com/yangfan2001/CPU-34.git f:/verilog_sva_gh_scraper/data/full_repos/476701632
git clone --depth 1 --no-tags https://github.com/sprout-uci/vrased-plus.git f:/verilog_sva_gh_scraper/data/full_repos/481020129
git clone --depth 1 --no-tags https://github.com/sheng-kao/iccontest2022.git f:/verilog_sva_gh_scraper/data/full_repos/476222680
git clone --depth 1 --no-tags https://github.com/alexblue0329/Blocking-v.s.-non-Blocking.git f:/verilog_sva_gh_scraper/data/full_repos/476229657
git clone --depth 1 --no-tags https://github.com/afinor98/uart.git f:/verilog_sva_gh_scraper/data/full_repos/478249745
git clone --depth 1 --no-tags https://github.com/JerryXRQ/CE392_Project.git f:/verilog_sva_gh_scraper/data/full_repos/478320756
git clone --depth 1 --no-tags https://github.com/jkieltyka15/DE2-Logic-Gates-Example.git f:/verilog_sva_gh_scraper/data/full_repos/480938146
git clone --depth 1 --no-tags https://github.com/gowinsemi/USB-Video-Class.git f:/verilog_sva_gh_scraper/data/full_repos/481266793
git clone --depth 1 --no-tags https://github.com/akshaya-2612/AkshayaAdlakha.git f:/verilog_sva_gh_scraper/data/full_repos/475804401
git clone --depth 1 --no-tags https://github.com/matteobusi/LIS22-materials.git f:/verilog_sva_gh_scraper/data/full_repos/475450458
git clone --depth 1 --no-tags https://github.com/jiangaihui75/Riffa_PCIE2.0X2_Share_desktop.git f:/verilog_sva_gh_scraper/data/full_repos/475398505
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/Half-adder.git f:/verilog_sva_gh_scraper/data/full_repos/476962350
git clone --depth 1 --no-tags https://github.com/21madanputlekar/Upcounter.git f:/verilog_sva_gh_scraper/data/full_repos/477670060
git clone --depth 1 --no-tags https://github.com/SushmitaHubballi/vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/477451338
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/477417470
git clone --depth 1 --no-tags https://github.com/nik0809/full.adder.verilog.git f:/verilog_sva_gh_scraper/data/full_repos/477587630
git clone --depth 1 --no-tags https://github.com/charan8095181918/Ripple-carry-Adder-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/477579345
git clone --depth 1 --no-tags https://github.com/nik0809/parking.system.verilog.git f:/verilog_sva_gh_scraper/data/full_repos/477590416
git clone --depth 1 --no-tags https://github.com/kh1104/Advanced-DIgital-Logic-Design-01fe19bec283.git f:/verilog_sva_gh_scraper/data/full_repos/477460120
git clone --depth 1 --no-tags https://github.com/nik0809/tictakto_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/477552991
git clone --depth 1 --no-tags https://github.com/01fe20bec427/Assignment2_4stage_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/477772175
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/Pipeline-1.git f:/verilog_sva_gh_scraper/data/full_repos/477772664
git clone --depth 1 --no-tags https://github.com/01fe19bec115/ADLD_Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/477769103
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/JK_FLIP_FLOP.git f:/verilog_sva_gh_scraper/data/full_repos/477773638
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/Half-Substractor.git f:/verilog_sva_gh_scraper/data/full_repos/478042038
git clone --depth 1 --no-tags https://github.com/silas-silva/Circuitos_Digitais_PlacarJogoBasquete_PBL01.git f:/verilog_sva_gh_scraper/data/full_repos/477720846
git clone --depth 1 --no-tags https://github.com/Rafae1130/7_segment_HEXdecoder_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/477029100
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/RAM-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/477737883
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/S_R-Flipflop.git f:/verilog_sva_gh_scraper/data/full_repos/477754176
git clone --depth 1 --no-tags https://github.com/Victoria-Rodrigues/TP01-ISL.git f:/verilog_sva_gh_scraper/data/full_repos/479878232
git clone --depth 1 --no-tags https://github.com/alex0652/HW3.git f:/verilog_sva_gh_scraper/data/full_repos/479288774
git clone --depth 1 --no-tags https://github.com/VoltsBD/FPGAMARIEImplementation.git f:/verilog_sva_gh_scraper/data/full_repos/479308240
git clone --depth 1 --no-tags https://github.com/zuwarka/PLD.git f:/verilog_sva_gh_scraper/data/full_repos/478899931
git clone --depth 1 --no-tags https://github.com/weitze97/FPGA_Whack_A_Mole.git f:/verilog_sva_gh_scraper/data/full_repos/478895964
git clone --depth 1 --no-tags https://github.com/thugiang13/I2C.git f:/verilog_sva_gh_scraper/data/full_repos/478884800
git clone --depth 1 --no-tags https://github.com/CostantinoTaranto/AME_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/475381988
