# VSD-TCL WORKSHOP

**DAY 1 OUTPUT:**

<img width="400" alt="Output" src="https://github.com/shreyas0770/TCL/assets/107952725/27480afd-9f16-4af0-a7ec-05454013a5de">



**DAY 2 OUTPUT:**

1. Create Variables
2. Check if directories and files mentioned exist or not
3. Read constraints file and covert to SDC format

<img width="600" alt="day_2_final_output" src="https://github.com/shreyas0770/TCL/assets/107952725/2c2e42f7-a9aa-4d7e-a7f1-9a11131fb562">


**DAY 3 OUTPUT:**

SDC file for Clock:

<img width="400" alt="SDC_FILE" src="https://github.com/shreyas0770/TCL/assets/107952725/d295b9fa-67e6-4375-811f-e036e855d4b0">



FINAL SDC:

<img width="400" alt="FINAL_SDC_OUTPUT" src="https://github.com/shreyas0770/TCL/assets/107952725/07827c8f-9308-4402-bd2f-082285ae5ada">


OUTPUT:

<img width="600" alt="final_output" src="https://github.com/shreyas0770/TCL/assets/107952725/9eeafce8-92b7-442d-873b-4d1f3fd1d9c1">



**DAY 4:**

Synthesis on yosys for the following RTL code:

<img width="400" alt="memory_rtl" src="https://github.com/shreyas0770/TCL/assets/107952725/72c776e3-bf92-4b16-a614-8323db2a93af">



Synthesis output:

<img width="600" alt="yosys_proof" src="https://github.com/shreyas0770/TCL/assets/107952725/2967b484-b1dc-433e-a08d-03b77673f16c">


<img width="600" alt="synthesized_output" src="https://github.com/shreyas0770/TCL/assets/107952725/ba822def-2bfe-4488-b371-25900a71de18">



Netlist:

<img width="400" alt="memory_synth1" src="https://github.com/shreyas0770/TCL/assets/107952725/792838a2-4eac-47be-9c63-c5f214063f64">

<img width="285" alt="memory_synth2" src="https://github.com/shreyas0770/TCL/assets/107952725/fda31473-8d94-4aa2-9900-2212883c7414">




**Hierarchy Check**

Hierarchy file:

<img width="400" alt="heirarchy_file" src="https://github.com/shreyas0770/TCL/assets/107952725/bf69fc1a-f2ae-441c-be17-72c598329682">


When all the modules called in the top module exist:

<img width="600" alt="after_check_pass" src="https://github.com/shreyas0770/TCL/assets/107952725/a3bcdf42-ad72-4a37-9d4e-9a035c0d5e23">


Forcing an error by changing the module name:

<img width="400" alt="making_error" src="https://github.com/shreyas0770/TCL/assets/107952725/407ceb95-2639-4ed0-a1df-6a8eaa0363a0">


Error spotted, i.e Hierarchy check fail:

<img width="600" alt="final_error_day4" src="https://github.com/shreyas0770/TCL/assets/107952725/39445b17-9620-4829-bd4f-4e975785e4da">












