// Seed: 3735638192
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(1, negedge id_2++
  )
  begin
    id_1 = id_2;
  end
endmodule
module module_1 (
    output logic id_0,
    output wor id_1,
    output logic id_2,
    input tri id_3,
    output tri1 id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri1 id_7,
    output uwire id_8,
    input supply1 id_9
);
  tri1 id_11;
  tri1 id_12 = 1'b0;
  always @(negedge 1)
    if (id_11) id_4 = id_12;
    else if ({id_11, (1)}) id_0 = #id_13 1 | 1;
    else id_2 <= id_5 - id_12 != 1'b0;
  module_0(
      id_11, id_11, id_11
  ); id_14(
      .id_0(id_12), .id_1(1), .id_2((1))
  );
endmodule
