<module name="SIMCOP_CONTROL_L3Interconnect" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="SIMCOP_HL_REVISION" acronym="SIMCOP_HL_REVISION" offset="0x0" width="32" description="MODULE REVISION This register contains the IP revision code in binary coded digital. For example, we have: 0x01 = revision 0.1 and 0x21 = revision 2.1">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="-" description="Revision ID" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_HL_HWINFO" acronym="SIMCOP_HL_HWINFO" offset="0x4" width="32" description="Information about the IP module's hardware configuration. It provides information about the generic parameters.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="LDCR_RESP_FIFO" width="3" begin="12" end="10" resetval="0x4" description="Defines the size of the LDC read master response FIFO in words of 128-bits." range="" rwaccess="R">
      <bitenum value="2" id="2" token="LDCR_RESP_FIFO_2_r" description="8x128 bits"/>
      <bitenum value="3" id="3" token="LDCR_RESP_FIFO_3_r" description="16x128 bits"/>
      <bitenum value="4" id="4" token="LDCR_RESP_FIFO_4_r" description="32x128 bits"/>
      <bitenum value="5" id="5" token="LDCR_RESP_FIFO_5_r" description="64x128 bits"/>
      <bitenum value="6" id="6" token="LDCR_RESP_FIFO_6_r" description="128x128 bits"/>
      <bitenum value="7" id="7" token="LDCR_RESP_FIFO_7_r" description="256x256 bits"/>
    </bitfield>
    <bitfield id="IMAGE_BUFFERS" width="2" begin="9" end="8" resetval="0x1" description="This parameter defines the image buffer count." range="" rwaccess="R">
      <bitenum value="0" id="0" token="IMAGE_BUFFERS_0_r" description="4 Image buffers (e, f, g, h)"/>
      <bitenum value="1" id="1" token="IMAGE_BUFFERS_1_r" description="8 Image buffers"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ROT_A_ENABLE" width="1" begin="6" end="6" resetval="1" description="The ROT a is present when this parameter is set." range="" rwaccess="R">
      <bitenum value="0" id="0" token="ROT_A_ENABLE_0_r" description="Disabled at design time"/>
      <bitenum value="1" id="1" token="ROT_A_ENABLE_1_r" description="Enabled at design time"/>
    </bitfield>
    <bitfield id="IMX_B_ENABLE" width="1" begin="5" end="5" resetval="1" description="The iMX B module and the CMD b, COEFF b memories are present when this parameter is set." range="" rwaccess="R">
      <bitenum value="0" id="0" token="IMX_B_ENABLE_0_r" description="Disabled at design time"/>
      <bitenum value="1" id="1" token="IMX_B_ENABLE_1_r" description="Enabled at design time"/>
    </bitfield>
    <bitfield id="IMX_A_ENABLE" width="1" begin="4" end="4" resetval="1" description="The iMX A module and the CMD a, COEFF a memories are present when this parameter is set." range="" rwaccess="R">
      <bitenum value="0" id="0" token="IMX_A_ENABLE_0_r" description="Disabled at design time"/>
      <bitenum value="1" id="1" token="IMX_A_ENABLE_1_r" description="Enabled at design time"/>
    </bitfield>
    <bitfield id="NSF_ENABLE" width="1" begin="3" end="3" resetval="1" description="The NSF2 is present when this parameter is set." range="" rwaccess="R">
      <bitenum value="0" id="0" token="NSF_ENABLE_0_r" description="Disabled at design time"/>
      <bitenum value="1" id="1" token="NSF_ENABLE_1_r" description="Enabled at design time"/>
    </bitfield>
    <bitfield id="VLCDJ_ENABLE" width="1" begin="2" end="2" resetval="1" description="The VLCD module and the QUANT, HUFFMAN, BITSTREAM memories are present when this parameter is set." range="" rwaccess="R">
      <bitenum value="0" id="0" token="VLCDJ_ENABLE_0_r" description="Disabled at design time"/>
      <bitenum value="1" id="1" token="VLCDJ_ENABLE_1_r" description="Enabled at design time"/>
    </bitfield>
    <bitfield id="DCT_ENABLE" width="1" begin="1" end="1" resetval="1" description="The DCT module is present when this parameter is set." range="" rwaccess="R">
      <bitenum value="0" id="0" token="DCT_ENABLE_0_r" description="Disabled at design time"/>
      <bitenum value="1" id="1" token="DCT_ENABLE_1_r" description="Enabled at design time"/>
    </bitfield>
    <bitfield id="LDC_ENABLE" width="1" begin="0" end="0" resetval="1" description="The LDC module and the LDC LUT are present when this parameter is set." range="" rwaccess="R">
      <bitenum value="0" id="0" token="LDC_ENABLE_0_r" description="Disabled at design time"/>
      <bitenum value="1" id="1" token="LDC_ENABLE_1_r" description="Enabled at design time"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HL_SYSCONFIG" acronym="SIMCOP_HL_SYSCONFIG" offset="0x10" width="32" description="This register controls the various parameters of the OCP interface">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="STANDBYMODE" width="2" begin="5" end="4" resetval="0x0" description="Configuration of the local initiator state management mode. By definition, initiator may generate read/write transaction as long as it is out of STANDBY state." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="STANDBYMODE_0" description="Force-standby mode: local initiator is unconditionally placed in standby state. Backup mode, for debug only."/>
      <bitenum value="1" id="1" token="STANDBYMODE_1" description="No-standby mode: local initiator is unconditionally placed out of standby state. Backup mode, for debug only."/>
      <bitenum value="2" id="2" token="STANDBYMODE_2" description="Smart-standby mode: local initiator standby status depends on local conditions, that is, the module's functional requirement from the initiator."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="SOFTRESET" width="1" begin="0" end="0" resetval="0" description="Software reset" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SOFTRESET_0_r" description="Reset done, no pending action"/>
      <bitenum value="0" id="0" token="SOFTRESET_0_w" description="No action"/>
      <bitenum value="1" id="1" token="SOFTRESET_1_w" description="Initiate software reset"/>
      <bitenum value="1" id="1" token="SOFTRESET_1_r" description="Reset (software or other) ongoing"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HL_IRQSTATUS_RAW_i_0" acronym="SIMCOP_HL_IRQSTATUS_RAW_i_0" offset="0x20" width="32" description="Per-event raw interrupt status vector Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CPU_PROC_START_IRQ" width="1" begin="19" end="19" resetval="0" description="Event triggered by the hardware sequencer to instruct the CPU to process a macroblock" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ1" width="1" begin="18" end="18" resetval="0" description="Event triggered by the SIMCOP DMA. This event is automatically cleared at SIMCOP level when it is cleared at SIMCOP DMA level. Check SIMCOP DMA IRQ registers." range="" rwaccess="R">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="LDC2BRIDGE_ERR_IRQ" width="1" begin="17" end="17" resetval="0" description="The LDC2 bridge has generated an error." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="ICNT_ERR_IRQ" width="1" begin="16" end="16" resetval="0" description="An error has been received on the SIMCOP master port." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="VLCDJ_DECODE_ERR_IRQ" width="1" begin="15" end="15" resetval="0" description="A decode error has been signaled by the VLCDJ module" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="DONE_IRQ" width="1" begin="14" end="14" resetval="0" description="Event triggered when the hardware sequencer finishes the sequence: - the sequence step counter has reached the limit - all accelerator and DMA events for the last sequence step have been received." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="STEP3_IRQ" width="1" begin="13" end="13" resetval="0" description="Event triggered when Step 3 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP3_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP3_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="STEP2_IRQ" width="1" begin="12" end="12" resetval="0" description="Event triggered when Step 2 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP2_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP2_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="STEP1_IRQ" width="1" begin="11" end="11" resetval="0" description="Event triggered when Step 1 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP1_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP1_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="STEP0_IRQ" width="1" begin="10" end="10" resetval="0" description="Event triggered when Step 0 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP0_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP0_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="LDC_BLOCK_IRQ" width="1" begin="9" end="9" resetval="0" description="This event is triggered by LDC when a macroblock has been processed" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ROT_A" width="1" begin="7" end="7" resetval="0" description="Event triggered by the ROT a engine" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ROT_A_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ROT_A_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="ROT_A_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="ROT_A_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="IMX_B_IRQ" width="1" begin="6" end="6" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="IMX_A_IRQ" width="1" begin="5" end="5" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="NSF_IRQ_IRQ" width="1" begin="4" end="4" resetval="0" description="Event triggered by the NSF2 imaging accelerator when processing of a block is done." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="VLCDJ_BLOC_IRQ" width="1" begin="3" end="3" resetval="0" description="This event is triggered by VLCDJ when a macroblock has been processed (encode/decode)" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="DCT_IRQ" width="1" begin="2" end="2" resetval="0" description="Event triggered when a block has been processed by the DCT module and the filter outcome has been stored to an image buffer." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DCT_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DCT_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="LDC_FRAME_IRQ" width="1" begin="1" end="1" resetval="0" description="This event is triggered by LDC when a full frame has been processed" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ0" width="1" begin="0" end="0" resetval="0" description="Event triggered by the SIMCOP DMA. This event is automatically cleared at SIMCOP level when it is cleared at SIMCOP DMA level. Check SIMCOP DMA IRQ registers." range="" rwaccess="R">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_r" description="Event pending"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HL_IRQSTATUS_RAW_i_1" acronym="SIMCOP_HL_IRQSTATUS_RAW_i_1" offset="0x30" width="32" description="Per-event raw interrupt status vector Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CPU_PROC_START_IRQ" width="1" begin="19" end="19" resetval="0" description="Event triggered by the hardware sequencer to instruct the CPU to process a macroblock" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ1" width="1" begin="18" end="18" resetval="0" description="Event triggered by the SIMCOP DMA. This event is automatically cleared at SIMCOP level when it is cleared at SIMCOP DMA level. Check SIMCOP DMA IRQ registers." range="" rwaccess="R">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="LDC2BRIDGE_ERR_IRQ" width="1" begin="17" end="17" resetval="0" description="The LDC2 bridge has generated an error." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="ICNT_ERR_IRQ" width="1" begin="16" end="16" resetval="0" description="An error has been received on the SIMCOP master port." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="VLCDJ_DECODE_ERR_IRQ" width="1" begin="15" end="15" resetval="0" description="A decode error has been signaled by the VLCDJ module" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="DONE_IRQ" width="1" begin="14" end="14" resetval="0" description="Event triggered when the hardware sequencer finishes the sequence: - the sequence step counter has reached the limit - all accelerator and DMA events for the last sequence step have been received." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="STEP3_IRQ" width="1" begin="13" end="13" resetval="0" description="Event triggered when Step 3 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP3_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP3_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="STEP2_IRQ" width="1" begin="12" end="12" resetval="0" description="Event triggered when Step 2 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP2_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP2_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="STEP1_IRQ" width="1" begin="11" end="11" resetval="0" description="Event triggered when Step 1 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP1_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP1_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="STEP0_IRQ" width="1" begin="10" end="10" resetval="0" description="Event triggered when Step 0 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP0_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP0_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="LDC_BLOCK_IRQ" width="1" begin="9" end="9" resetval="0" description="This event is triggered by LDC when a macroblock has been processed" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ROT_A" width="1" begin="7" end="7" resetval="0" description="Event triggered by the ROT a engine" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ROT_A_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ROT_A_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="ROT_A_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="ROT_A_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="IMX_B_IRQ" width="1" begin="6" end="6" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="IMX_A_IRQ" width="1" begin="5" end="5" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="NSF_IRQ_IRQ" width="1" begin="4" end="4" resetval="0" description="Event triggered by the NSF2 imaging accelerator when processing of a block is done." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="VLCDJ_BLOC_IRQ" width="1" begin="3" end="3" resetval="0" description="This event is triggered by VLCDJ when a macroblock has been processed (encode/decode)" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="DCT_IRQ" width="1" begin="2" end="2" resetval="0" description="Event triggered when a block has been processed by the DCT module and the filter outcome has been stored to an image buffer." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DCT_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DCT_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="LDC_FRAME_IRQ" width="1" begin="1" end="1" resetval="0" description="This event is triggered by LDC when a full frame has been processed" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ0" width="1" begin="0" end="0" resetval="0" description="Event triggered by the SIMCOP DMA. This event is automatically cleared at SIMCOP level when it is cleared at SIMCOP DMA level. Check SIMCOP DMA IRQ registers." range="" rwaccess="R">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_r" description="Event pending"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HL_IRQSTATUS_RAW_i_2" acronym="SIMCOP_HL_IRQSTATUS_RAW_i_2" offset="0x40" width="32" description="Per-event raw interrupt status vector Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CPU_PROC_START_IRQ" width="1" begin="19" end="19" resetval="0" description="Event triggered by the hardware sequencer to instruct the CPU to process a macroblock" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ1" width="1" begin="18" end="18" resetval="0" description="Event triggered by the SIMCOP DMA. This event is automatically cleared at SIMCOP level when it is cleared at SIMCOP DMA level. Check SIMCOP DMA IRQ registers." range="" rwaccess="R">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="LDC2BRIDGE_ERR_IRQ" width="1" begin="17" end="17" resetval="0" description="The LDC2 bridge has generated an error." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="ICNT_ERR_IRQ" width="1" begin="16" end="16" resetval="0" description="An error has been received on the SIMCOP master port." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="VLCDJ_DECODE_ERR_IRQ" width="1" begin="15" end="15" resetval="0" description="A decode error has been signaled by the VLCDJ module" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="DONE_IRQ" width="1" begin="14" end="14" resetval="0" description="Event triggered when the hardware sequencer finishes the sequence: - the sequence step counter has reached the limit - all accelerator and DMA events for the last sequence step have been received." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="STEP3_IRQ" width="1" begin="13" end="13" resetval="0" description="Event triggered when Step 3 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP3_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP3_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="STEP2_IRQ" width="1" begin="12" end="12" resetval="0" description="Event triggered when Step 2 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP2_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP2_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="STEP1_IRQ" width="1" begin="11" end="11" resetval="0" description="Event triggered when Step 1 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP1_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP1_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="STEP0_IRQ" width="1" begin="10" end="10" resetval="0" description="Event triggered when Step 0 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP0_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP0_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="LDC_BLOCK_IRQ" width="1" begin="9" end="9" resetval="0" description="This event is triggered by LDC when a macroblock has been processed" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ROT_A" width="1" begin="7" end="7" resetval="0" description="Event triggered by the ROT a engine" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ROT_A_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ROT_A_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="ROT_A_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="ROT_A_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="IMX_B_IRQ" width="1" begin="6" end="6" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="IMX_A_IRQ" width="1" begin="5" end="5" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="NSF_IRQ_IRQ" width="1" begin="4" end="4" resetval="0" description="Event triggered by the NSF2 imaging accelerator when processing of a block is done." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="VLCDJ_BLOC_IRQ" width="1" begin="3" end="3" resetval="0" description="This event is triggered by VLCDJ when a macroblock has been processed (encode/decode)" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="DCT_IRQ" width="1" begin="2" end="2" resetval="0" description="Event triggered when a block has been processed by the DCT module and the filter outcome has been stored to an image buffer." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DCT_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DCT_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="LDC_FRAME_IRQ" width="1" begin="1" end="1" resetval="0" description="This event is triggered by LDC when a full frame has been processed" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ0" width="1" begin="0" end="0" resetval="0" description="Event triggered by the SIMCOP DMA. This event is automatically cleared at SIMCOP level when it is cleared at SIMCOP DMA level. Check SIMCOP DMA IRQ registers." range="" rwaccess="R">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_r" description="Event pending"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HL_IRQSTATUS_RAW_i_3" acronym="SIMCOP_HL_IRQSTATUS_RAW_i_3" offset="0x50" width="32" description="Per-event raw interrupt status vector Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CPU_PROC_START_IRQ" width="1" begin="19" end="19" resetval="0" description="Event triggered by the hardware sequencer to instruct the CPU to process a macroblock" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ1" width="1" begin="18" end="18" resetval="0" description="Event triggered by the SIMCOP DMA. This event is automatically cleared at SIMCOP level when it is cleared at SIMCOP DMA level. Check SIMCOP DMA IRQ registers." range="" rwaccess="R">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="LDC2BRIDGE_ERR_IRQ" width="1" begin="17" end="17" resetval="0" description="The LDC2 bridge has generated an error." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="ICNT_ERR_IRQ" width="1" begin="16" end="16" resetval="0" description="An error has been received on the SIMCOP master port." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="VLCDJ_DECODE_ERR_IRQ" width="1" begin="15" end="15" resetval="0" description="A decode error has been signaled by the VLCDJ module" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="DONE_IRQ" width="1" begin="14" end="14" resetval="0" description="Event triggered when the hardware sequencer finishes the sequence: - the sequence step counter has reached the limit - all accelerator and DMA events for the last sequence step have been received." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="STEP3_IRQ" width="1" begin="13" end="13" resetval="0" description="Event triggered when Step 3 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP3_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP3_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="STEP2_IRQ" width="1" begin="12" end="12" resetval="0" description="Event triggered when Step 2 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP2_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP2_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="STEP1_IRQ" width="1" begin="11" end="11" resetval="0" description="Event triggered when Step 1 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP1_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP1_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="STEP0_IRQ" width="1" begin="10" end="10" resetval="0" description="Event triggered when Step 0 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP0_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP0_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="LDC_BLOCK_IRQ" width="1" begin="9" end="9" resetval="0" description="This event is triggered by LDC when a macroblock has been processed" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ROT_A" width="1" begin="7" end="7" resetval="0" description="Event triggered by the ROT a engine" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ROT_A_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ROT_A_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="ROT_A_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="ROT_A_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="IMX_B_IRQ" width="1" begin="6" end="6" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="IMX_A_IRQ" width="1" begin="5" end="5" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="NSF_IRQ_IRQ" width="1" begin="4" end="4" resetval="0" description="Event triggered by the NSF2 imaging accelerator when processing of a block is done." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="VLCDJ_BLOC_IRQ" width="1" begin="3" end="3" resetval="0" description="This event is triggered by VLCDJ when a macroblock has been processed (encode/decode)" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="DCT_IRQ" width="1" begin="2" end="2" resetval="0" description="Event triggered when a block has been processed by the DCT module and the filter outcome has been stored to an image buffer." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DCT_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DCT_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="LDC_FRAME_IRQ" width="1" begin="1" end="1" resetval="0" description="This event is triggered by LDC when a full frame has been processed" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ0" width="1" begin="0" end="0" resetval="0" description="Event triggered by the SIMCOP DMA. This event is automatically cleared at SIMCOP level when it is cleared at SIMCOP DMA level. Check SIMCOP DMA IRQ registers." range="" rwaccess="R">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_r" description="Event pending"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HL_IRQSTATUS_i_0" acronym="SIMCOP_HL_IRQSTATUS_i_0" offset="0x24" width="32" description="Per-event 'enabled' interrupt status vector. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CPU_PROC_START_IRQ" width="1" begin="19" end="19" resetval="0" description="Event triggered by the hardware sequencer to instruct the CPU to process a macroblock" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ1" width="1" begin="18" end="18" resetval="0" description="Event triggered by the SIMCOP DMA. This event is automatically cleared at SIMCOP level when it is cleared at SIMCOP DMA level. Check SIMCOP DMA IRQ registers." range="" rwaccess="R">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="LDC2BRIDGE_ERR_IRQ" width="1" begin="17" end="17" resetval="0" description="The LDC2 bridge has generated an error." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="ICNT_ERR_IRQ" width="1" begin="16" end="16" resetval="0" description="An error has been received on the SIMCOP master port." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="VLCDJ_DECODE_ERR_IRQ" width="1" begin="15" end="15" resetval="0" description="A decode error has been signaled by the VLCDJ module" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="DONE_IRQ" width="1" begin="14" end="14" resetval="0" description="Event triggered when the hardware sequencer finishes the sequence: -The sequence step counter has reached the limit. All accelerator and DMA events for the last sequence step have been received." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="STEP3_IRQ" width="1" begin="13" end="13" resetval="0" description="Event triggered when Step 3 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP3_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP3_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="STEP2_IRQ" width="1" begin="12" end="12" resetval="0" description="Event triggered when Step 2 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP2_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP2_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="STEP1_IRQ" width="1" begin="11" end="11" resetval="0" description="Event triggered when Step 1 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP1_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP1_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="STEP0_IRQ" width="1" begin="10" end="10" resetval="0" description="Event triggered when Step 0 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP0_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP0_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="LDC_BLOCK_IRQ" width="1" begin="9" end="9" resetval="0" description="This event is triggered by LDC when a macroblock has been processed" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ROT_A" width="1" begin="7" end="7" resetval="0" description="Event triggered by the ROT a engine" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ROT_A_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ROT_A_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="ROT_A_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="ROT_A_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="IMX_B_IRQ" width="1" begin="6" end="6" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="IMX_A_IRQ" width="1" begin="5" end="5" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="NSF_IRQ_IRQ" width="1" begin="4" end="4" resetval="0" description="Event triggered by the NSF2 imaging accelerator when processing of a block is done." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="VLCDJ_BLOC_IRQ" width="1" begin="3" end="3" resetval="0" description="This event is triggered by VLCDJ when a macroblock has been processed (encode/decode)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="DCT_IRQ" width="1" begin="2" end="2" resetval="0" description="Event triggered when a block has been processed by the DCT module and the filter outcome has been stored to an image buffer." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DCT_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DCT_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="LDC_FRAME_IRQ" width="1" begin="1" end="1" resetval="0" description="This event is triggered by LDC when a full frame has been processed" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ0" width="1" begin="0" end="0" resetval="0" description="Event triggered by the SIMCOP DMA. This event is automatically cleared at SIMCOP level when it is cleared at SIMCOP DMA level. Check SIMCOP DMA IRQ registers." range="" rwaccess="R">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_r" description="Event pending"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HL_IRQSTATUS_i_1" acronym="SIMCOP_HL_IRQSTATUS_i_1" offset="0x34" width="32" description="Per-event 'enabled' interrupt status vector. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CPU_PROC_START_IRQ" width="1" begin="19" end="19" resetval="0" description="Event triggered by the hardware sequencer to instruct the CPU to process a macroblock" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ1" width="1" begin="18" end="18" resetval="0" description="Event triggered by the SIMCOP DMA. This event is automatically cleared at SIMCOP level when it is cleared at SIMCOP DMA level. Check SIMCOP DMA IRQ registers." range="" rwaccess="R">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="LDC2BRIDGE_ERR_IRQ" width="1" begin="17" end="17" resetval="0" description="The LDC2 bridge has generated an error." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="ICNT_ERR_IRQ" width="1" begin="16" end="16" resetval="0" description="An error has been received on the SIMCOP master port." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="VLCDJ_DECODE_ERR_IRQ" width="1" begin="15" end="15" resetval="0" description="A decode error has been signaled by the VLCDJ module" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="DONE_IRQ" width="1" begin="14" end="14" resetval="0" description="Event triggered when the hardware sequencer finishes the sequence: -The sequence step counter has reached the limit. All accelerator and DMA events for the last sequence step have been received." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="STEP3_IRQ" width="1" begin="13" end="13" resetval="0" description="Event triggered when Step 3 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP3_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP3_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="STEP2_IRQ" width="1" begin="12" end="12" resetval="0" description="Event triggered when Step 2 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP2_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP2_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="STEP1_IRQ" width="1" begin="11" end="11" resetval="0" description="Event triggered when Step 1 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP1_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP1_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="STEP0_IRQ" width="1" begin="10" end="10" resetval="0" description="Event triggered when Step 0 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP0_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP0_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="LDC_BLOCK_IRQ" width="1" begin="9" end="9" resetval="0" description="This event is triggered by LDC when a macroblock has been processed" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ROT_A" width="1" begin="7" end="7" resetval="0" description="Event triggered by the ROT a engine" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ROT_A_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ROT_A_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="ROT_A_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="ROT_A_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="IMX_B_IRQ" width="1" begin="6" end="6" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="IMX_A_IRQ" width="1" begin="5" end="5" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="NSF_IRQ_IRQ" width="1" begin="4" end="4" resetval="0" description="Event triggered by the NSF2 imaging accelerator when processing of a block is done." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="VLCDJ_BLOC_IRQ" width="1" begin="3" end="3" resetval="0" description="This event is triggered by VLCDJ when a macroblock has been processed (encode/decode)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="DCT_IRQ" width="1" begin="2" end="2" resetval="0" description="Event triggered when a block has been processed by the DCT module and the filter outcome has been stored to an image buffer." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DCT_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DCT_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="LDC_FRAME_IRQ" width="1" begin="1" end="1" resetval="0" description="This event is triggered by LDC when a full frame has been processed" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ0" width="1" begin="0" end="0" resetval="0" description="Event triggered by the SIMCOP DMA. This event is automatically cleared at SIMCOP level when it is cleared at SIMCOP DMA level. Check SIMCOP DMA IRQ registers." range="" rwaccess="R">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_r" description="Event pending"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HL_IRQSTATUS_i_2" acronym="SIMCOP_HL_IRQSTATUS_i_2" offset="0x44" width="32" description="Per-event 'enabled' interrupt status vector. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CPU_PROC_START_IRQ" width="1" begin="19" end="19" resetval="0" description="Event triggered by the hardware sequencer to instruct the CPU to process a macroblock" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ1" width="1" begin="18" end="18" resetval="0" description="Event triggered by the SIMCOP DMA. This event is automatically cleared at SIMCOP level when it is cleared at SIMCOP DMA level. Check SIMCOP DMA IRQ registers." range="" rwaccess="R">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="LDC2BRIDGE_ERR_IRQ" width="1" begin="17" end="17" resetval="0" description="The LDC2 bridge has generated an error." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="ICNT_ERR_IRQ" width="1" begin="16" end="16" resetval="0" description="An error has been received on the SIMCOP master port." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="VLCDJ_DECODE_ERR_IRQ" width="1" begin="15" end="15" resetval="0" description="A decode error has been signaled by the VLCDJ module" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="DONE_IRQ" width="1" begin="14" end="14" resetval="0" description="Event triggered when the hardware sequencer finishes the sequence: -The sequence step counter has reached the limit. All accelerator and DMA events for the last sequence step have been received." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="STEP3_IRQ" width="1" begin="13" end="13" resetval="0" description="Event triggered when Step 3 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP3_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP3_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="STEP2_IRQ" width="1" begin="12" end="12" resetval="0" description="Event triggered when Step 2 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP2_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP2_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="STEP1_IRQ" width="1" begin="11" end="11" resetval="0" description="Event triggered when Step 1 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP1_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP1_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="STEP0_IRQ" width="1" begin="10" end="10" resetval="0" description="Event triggered when Step 0 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP0_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP0_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="LDC_BLOCK_IRQ" width="1" begin="9" end="9" resetval="0" description="This event is triggered by LDC when a macroblock has been processed" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ROT_A" width="1" begin="7" end="7" resetval="0" description="Event triggered by the ROT a engine" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ROT_A_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ROT_A_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="ROT_A_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="ROT_A_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="IMX_B_IRQ" width="1" begin="6" end="6" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="IMX_A_IRQ" width="1" begin="5" end="5" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="NSF_IRQ_IRQ" width="1" begin="4" end="4" resetval="0" description="Event triggered by the NSF2 imaging accelerator when processing of a block is done." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="VLCDJ_BLOC_IRQ" width="1" begin="3" end="3" resetval="0" description="This event is triggered by VLCDJ when a macroblock has been processed (encode/decode)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="DCT_IRQ" width="1" begin="2" end="2" resetval="0" description="Event triggered when a block has been processed by the DCT module and the filter outcome has been stored to an image buffer." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DCT_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DCT_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="LDC_FRAME_IRQ" width="1" begin="1" end="1" resetval="0" description="This event is triggered by LDC when a full frame has been processed" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ0" width="1" begin="0" end="0" resetval="0" description="Event triggered by the SIMCOP DMA. This event is automatically cleared at SIMCOP level when it is cleared at SIMCOP DMA level. Check SIMCOP DMA IRQ registers." range="" rwaccess="R">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_r" description="Event pending"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HL_IRQSTATUS_i_3" acronym="SIMCOP_HL_IRQSTATUS_i_3" offset="0x54" width="32" description="Per-event 'enabled' interrupt status vector. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CPU_PROC_START_IRQ" width="1" begin="19" end="19" resetval="0" description="Event triggered by the hardware sequencer to instruct the CPU to process a macroblock" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ1" width="1" begin="18" end="18" resetval="0" description="Event triggered by the SIMCOP DMA. This event is automatically cleared at SIMCOP level when it is cleared at SIMCOP DMA level. Check SIMCOP DMA IRQ registers." range="" rwaccess="R">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="LDC2BRIDGE_ERR_IRQ" width="1" begin="17" end="17" resetval="0" description="The LDC2 bridge has generated an error." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="ICNT_ERR_IRQ" width="1" begin="16" end="16" resetval="0" description="An error has been received on the SIMCOP master port." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="VLCDJ_DECODE_ERR_IRQ" width="1" begin="15" end="15" resetval="0" description="A decode error has been signaled by the VLCDJ module" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="DONE_IRQ" width="1" begin="14" end="14" resetval="0" description="Event triggered when the hardware sequencer finishes the sequence: -The sequence step counter has reached the limit. All accelerator and DMA events for the last sequence step have been received." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="STEP3_IRQ" width="1" begin="13" end="13" resetval="0" description="Event triggered when Step 3 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP3_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP3_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="STEP2_IRQ" width="1" begin="12" end="12" resetval="0" description="Event triggered when Step 2 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP2_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP2_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="STEP1_IRQ" width="1" begin="11" end="11" resetval="0" description="Event triggered when Step 1 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP1_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP1_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="STEP0_IRQ" width="1" begin="10" end="10" resetval="0" description="Event triggered when Step 0 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP0_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP0_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="LDC_BLOCK_IRQ" width="1" begin="9" end="9" resetval="0" description="This event is triggered by LDC when a macroblock has been processed" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ROT_A" width="1" begin="7" end="7" resetval="0" description="Event triggered by the ROT a engine" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ROT_A_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ROT_A_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="ROT_A_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="ROT_A_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="IMX_B_IRQ" width="1" begin="6" end="6" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="IMX_A_IRQ" width="1" begin="5" end="5" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="NSF_IRQ_IRQ" width="1" begin="4" end="4" resetval="0" description="Event triggered by the NSF2 imaging accelerator when processing of a block is done." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="VLCDJ_BLOC_IRQ" width="1" begin="3" end="3" resetval="0" description="This event is triggered by VLCDJ when a macroblock has been processed (encode/decode)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="DCT_IRQ" width="1" begin="2" end="2" resetval="0" description="Event triggered when a block has been processed by the DCT module and the filter outcome has been stored to an image buffer." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DCT_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DCT_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="LDC_FRAME_IRQ" width="1" begin="1" end="1" resetval="0" description="This event is triggered by LDC when a full frame has been processed" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ0" width="1" begin="0" end="0" resetval="0" description="Event triggered by the SIMCOP DMA. This event is automatically cleared at SIMCOP level when it is cleared at SIMCOP DMA level. Check SIMCOP DMA IRQ registers." range="" rwaccess="R">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_r" description="Event pending"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HL_IRQENABLE_SET_i_0" acronym="SIMCOP_HL_IRQENABLE_SET_i_0" offset="0x28" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CPU_PROC_START_IRQ" width="1" begin="19" end="19" resetval="0" description="Event triggered by the hardware sequencer to instruct the CPU to process a macroblock" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ1" width="1" begin="18" end="18" resetval="0" description="Event triggered by the SIMCOP DMA. Check SIMCOP DMA IRQ registers." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_w" description="No action"/>
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="LDC2BRIDGE_ERR_IRQ" width="1" begin="17" end="17" resetval="0" description="The LDC2 bridge has generated an error." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ICNT_ERR_IRQ" width="1" begin="16" end="16" resetval="0" description="An error has been received on the SIMCOP master port." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="VLCDJ_DECODE_ERR_IRQ" width="1" begin="15" end="15" resetval="0" description="A decode error has been signaled by the VLCDJ module" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="DONE_IRQ" width="1" begin="14" end="14" resetval="0" description="Event triggered when the hardware sequencer finishes the sequence: The sequence step counter has reached the limit. All accelerator and DMA events for the last sequence step have been received." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="STEP3_IRQ" width="1" begin="13" end="13" resetval="0" description="Event triggered when Step 3 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP3_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP3_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="STEP2_IRQ" width="1" begin="12" end="12" resetval="0" description="Event triggered when Step 2 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP2_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP2_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="STEP1_IRQ" width="1" begin="11" end="11" resetval="0" description="Event triggered when Step 1 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP1_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP1_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="STEP0_IRQ" width="1" begin="10" end="10" resetval="0" description="Event triggered when Step 0 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP0_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP0_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="LDC_BLOCK_IRQ" width="1" begin="9" end="9" resetval="0" description="This event is triggered by LDC when a macroblock has been processed" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ROT_A" width="1" begin="7" end="7" resetval="0" description="Event triggered by the ROT a engine" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ROT_A_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ROT_A_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="ROT_A_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="ROT_A_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="IMX_B_IRQ" width="1" begin="6" end="6" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="IMX_A_IRQ" width="1" begin="5" end="5" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="NSF_IRQ_IRQ" width="1" begin="4" end="4" resetval="0" description="Event triggered by the NSF2 imaging accelerator when processing of a block is done." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="VLCDJ_BLOC_IRQ" width="1" begin="3" end="3" resetval="0" description="This event is triggered by VLCDJ when a macroblock has been processed (encode/decode)" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="DCT_IRQ" width="1" begin="2" end="2" resetval="0" description="Event triggered when a block has been processed by the DCT module and the filter outcome has been stored to an image buffer." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DCT_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DCT_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="LDC_FRAME_IRQ" width="1" begin="1" end="1" resetval="0" description="This event is triggered by LDC when a full frame has been processed" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ0" width="1" begin="0" end="0" resetval="0" description="Event triggered by the SIMCOP DMA. Check SIMCOP DMA IRQ registers." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_w" description="No action"/>
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_w" description="Enable interrupt"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HL_IRQENABLE_SET_i_1" acronym="SIMCOP_HL_IRQENABLE_SET_i_1" offset="0x38" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CPU_PROC_START_IRQ" width="1" begin="19" end="19" resetval="0" description="Event triggered by the hardware sequencer to instruct the CPU to process a macroblock" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ1" width="1" begin="18" end="18" resetval="0" description="Event triggered by the SIMCOP DMA. Check SIMCOP DMA IRQ registers." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_w" description="No action"/>
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="LDC2BRIDGE_ERR_IRQ" width="1" begin="17" end="17" resetval="0" description="The LDC2 bridge has generated an error." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ICNT_ERR_IRQ" width="1" begin="16" end="16" resetval="0" description="An error has been received on the SIMCOP master port." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="VLCDJ_DECODE_ERR_IRQ" width="1" begin="15" end="15" resetval="0" description="A decode error has been signaled by the VLCDJ module" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="DONE_IRQ" width="1" begin="14" end="14" resetval="0" description="Event triggered when the hardware sequencer finishes the sequence: The sequence step counter has reached the limit. All accelerator and DMA events for the last sequence step have been received." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="STEP3_IRQ" width="1" begin="13" end="13" resetval="0" description="Event triggered when Step 3 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP3_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP3_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="STEP2_IRQ" width="1" begin="12" end="12" resetval="0" description="Event triggered when Step 2 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP2_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP2_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="STEP1_IRQ" width="1" begin="11" end="11" resetval="0" description="Event triggered when Step 1 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP1_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP1_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="STEP0_IRQ" width="1" begin="10" end="10" resetval="0" description="Event triggered when Step 0 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP0_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP0_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="LDC_BLOCK_IRQ" width="1" begin="9" end="9" resetval="0" description="This event is triggered by LDC when a macroblock has been processed" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ROT_A" width="1" begin="7" end="7" resetval="0" description="Event triggered by the ROT a engine" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ROT_A_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ROT_A_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="ROT_A_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="ROT_A_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="IMX_B_IRQ" width="1" begin="6" end="6" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="IMX_A_IRQ" width="1" begin="5" end="5" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="NSF_IRQ_IRQ" width="1" begin="4" end="4" resetval="0" description="Event triggered by the NSF2 imaging accelerator when processing of a block is done." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="VLCDJ_BLOC_IRQ" width="1" begin="3" end="3" resetval="0" description="This event is triggered by VLCDJ when a macroblock has been processed (encode/decode)" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="DCT_IRQ" width="1" begin="2" end="2" resetval="0" description="Event triggered when a block has been processed by the DCT module and the filter outcome has been stored to an image buffer." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DCT_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DCT_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="LDC_FRAME_IRQ" width="1" begin="1" end="1" resetval="0" description="This event is triggered by LDC when a full frame has been processed" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ0" width="1" begin="0" end="0" resetval="0" description="Event triggered by the SIMCOP DMA. Check SIMCOP DMA IRQ registers." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_w" description="No action"/>
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_w" description="Enable interrupt"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HL_IRQENABLE_SET_i_2" acronym="SIMCOP_HL_IRQENABLE_SET_i_2" offset="0x48" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CPU_PROC_START_IRQ" width="1" begin="19" end="19" resetval="0" description="Event triggered by the hardware sequencer to instruct the CPU to process a macroblock" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ1" width="1" begin="18" end="18" resetval="0" description="Event triggered by the SIMCOP DMA. Check SIMCOP DMA IRQ registers." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_w" description="No action"/>
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="LDC2BRIDGE_ERR_IRQ" width="1" begin="17" end="17" resetval="0" description="The LDC2 bridge has generated an error." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ICNT_ERR_IRQ" width="1" begin="16" end="16" resetval="0" description="An error has been received on the SIMCOP master port." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="VLCDJ_DECODE_ERR_IRQ" width="1" begin="15" end="15" resetval="0" description="A decode error has been signaled by the VLCDJ module" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="DONE_IRQ" width="1" begin="14" end="14" resetval="0" description="Event triggered when the hardware sequencer finishes the sequence: The sequence step counter has reached the limit. All accelerator and DMA events for the last sequence step have been received." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="STEP3_IRQ" width="1" begin="13" end="13" resetval="0" description="Event triggered when Step 3 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP3_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP3_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="STEP2_IRQ" width="1" begin="12" end="12" resetval="0" description="Event triggered when Step 2 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP2_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP2_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="STEP1_IRQ" width="1" begin="11" end="11" resetval="0" description="Event triggered when Step 1 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP1_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP1_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="STEP0_IRQ" width="1" begin="10" end="10" resetval="0" description="Event triggered when Step 0 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP0_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP0_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="LDC_BLOCK_IRQ" width="1" begin="9" end="9" resetval="0" description="This event is triggered by LDC when a macroblock has been processed" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ROT_A" width="1" begin="7" end="7" resetval="0" description="Event triggered by the ROT a engine" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ROT_A_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ROT_A_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="ROT_A_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="ROT_A_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="IMX_B_IRQ" width="1" begin="6" end="6" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="IMX_A_IRQ" width="1" begin="5" end="5" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="NSF_IRQ_IRQ" width="1" begin="4" end="4" resetval="0" description="Event triggered by the NSF2 imaging accelerator when processing of a block is done." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="VLCDJ_BLOC_IRQ" width="1" begin="3" end="3" resetval="0" description="This event is triggered by VLCDJ when a macroblock has been processed (encode/decode)" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="DCT_IRQ" width="1" begin="2" end="2" resetval="0" description="Event triggered when a block has been processed by the DCT module and the filter outcome has been stored to an image buffer." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DCT_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DCT_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="LDC_FRAME_IRQ" width="1" begin="1" end="1" resetval="0" description="This event is triggered by LDC when a full frame has been processed" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ0" width="1" begin="0" end="0" resetval="0" description="Event triggered by the SIMCOP DMA. Check SIMCOP DMA IRQ registers." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_w" description="No action"/>
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_w" description="Enable interrupt"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HL_IRQENABLE_SET_i_3" acronym="SIMCOP_HL_IRQENABLE_SET_i_3" offset="0x58" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CPU_PROC_START_IRQ" width="1" begin="19" end="19" resetval="0" description="Event triggered by the hardware sequencer to instruct the CPU to process a macroblock" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ1" width="1" begin="18" end="18" resetval="0" description="Event triggered by the SIMCOP DMA. Check SIMCOP DMA IRQ registers." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_w" description="No action"/>
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="LDC2BRIDGE_ERR_IRQ" width="1" begin="17" end="17" resetval="0" description="The LDC2 bridge has generated an error." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ICNT_ERR_IRQ" width="1" begin="16" end="16" resetval="0" description="An error has been received on the SIMCOP master port." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="VLCDJ_DECODE_ERR_IRQ" width="1" begin="15" end="15" resetval="0" description="A decode error has been signaled by the VLCDJ module" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="DONE_IRQ" width="1" begin="14" end="14" resetval="0" description="Event triggered when the hardware sequencer finishes the sequence: The sequence step counter has reached the limit. All accelerator and DMA events for the last sequence step have been received." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="STEP3_IRQ" width="1" begin="13" end="13" resetval="0" description="Event triggered when Step 3 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP3_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP3_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="STEP2_IRQ" width="1" begin="12" end="12" resetval="0" description="Event triggered when Step 2 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP2_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP2_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="STEP1_IRQ" width="1" begin="11" end="11" resetval="0" description="Event triggered when Step 1 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP1_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP1_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="STEP0_IRQ" width="1" begin="10" end="10" resetval="0" description="Event triggered when Step 0 is activated by the hardware sequencer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="STEP0_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP0_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="LDC_BLOCK_IRQ" width="1" begin="9" end="9" resetval="0" description="This event is triggered by LDC when a macroblock has been processed" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ROT_A" width="1" begin="7" end="7" resetval="0" description="Event triggered by the ROT a engine" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ROT_A_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ROT_A_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="ROT_A_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="ROT_A_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="IMX_B_IRQ" width="1" begin="6" end="6" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="IMX_A_IRQ" width="1" begin="5" end="5" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="NSF_IRQ_IRQ" width="1" begin="4" end="4" resetval="0" description="Event triggered by the NSF2 imaging accelerator when processing of a block is done." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="VLCDJ_BLOC_IRQ" width="1" begin="3" end="3" resetval="0" description="This event is triggered by VLCDJ when a macroblock has been processed (encode/decode)" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="DCT_IRQ" width="1" begin="2" end="2" resetval="0" description="Event triggered when a block has been processed by the DCT module and the filter outcome has been stored to an image buffer." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DCT_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DCT_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="LDC_FRAME_IRQ" width="1" begin="1" end="1" resetval="0" description="This event is triggered by LDC when a full frame has been processed" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ0" width="1" begin="0" end="0" resetval="0" description="Event triggered by the SIMCOP DMA. Check SIMCOP DMA IRQ registers." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_w" description="No action"/>
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_w" description="Enable interrupt"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HL_IRQENABLE_CLR_i_0" acronym="SIMCOP_HL_IRQENABLE_CLR_i_0" offset="0x2C" width="32" description="Per-event interrupt enable bit vector. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CPU_PROC_START_IRQ" width="1" begin="19" end="19" resetval="0" description="Event triggered by the hardware sequencer to instruct the CPU to process a macroblock" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ1" width="1" begin="18" end="18" resetval="0" description="Event triggered by the SIMCOP DMA. Check SIMCOP DMA IRQ registers." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_w" description="No action"/>
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="LDC2BRIDGE_ERR_IRQ" width="1" begin="17" end="17" resetval="0" description="The LDC2 bridge has generated an error." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ICNT_ERR_IRQ" width="1" begin="16" end="16" resetval="0" description="An error has been received on the SIMCOP master port." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="VLCDJ_DECODE_ERR_IRQ" width="1" begin="15" end="15" resetval="0" description="A decode error has been signaled by the VLCDJ module" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="DONE_IRQ" width="1" begin="14" end="14" resetval="0" description="Event triggered when the hardware sequencer finishes the sequence: The sequence step counter has reached the limit. All accelerator and DMA events for the last sequence step have been received." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="STEP3_IRQ" width="1" begin="13" end="13" resetval="0" description="Event triggered when Step 3 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP3_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP3_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="STEP2_IRQ" width="1" begin="12" end="12" resetval="0" description="Event triggered when Step 2 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP2_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP2_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="STEP1_IRQ" width="1" begin="11" end="11" resetval="0" description="Event triggered when Step 1 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP1_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP1_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="STEP0_IRQ" width="1" begin="10" end="10" resetval="0" description="Event triggered when Step 0 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP0_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP0_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="LDC_BLOCK_IRQ" width="1" begin="9" end="9" resetval="0" description="This event is triggered by LDC when a macroblock has been processed" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ROT_A" width="1" begin="7" end="7" resetval="0" description="Event triggered by the ROT a engine" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ROT_A_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ROT_A_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="ROT_A_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="ROT_A_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="IMX_B_IRQ" width="1" begin="6" end="6" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="IMX_A_IRQ" width="1" begin="5" end="5" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="NSF_IRQ_IRQ" width="1" begin="4" end="4" resetval="0" description="Event triggered by the NSF2 imaging accelerator when processing of a block is done." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="VLCDJ_BLOC_IRQ" width="1" begin="3" end="3" resetval="0" description="This event is triggered by VLCDJ when a macroblock has been processed (encode/decode)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="DCT_IRQ" width="1" begin="2" end="2" resetval="0" description="Event triggered when a block has been processed by the DCT module and the filter outcome has been stored to an image buffer." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DCT_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DCT_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="LDC_FRAME_IRQ" width="1" begin="1" end="1" resetval="0" description="This event is triggered by LDC when a full frame has been processed" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ0" width="1" begin="0" end="0" resetval="0" description="Event triggered by the SIMCOP DMA. Check SIMCOP DMA IRQ registers." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_w" description="No action"/>
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_w" description="Disable interrupt"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HL_IRQENABLE_CLR_i_1" acronym="SIMCOP_HL_IRQENABLE_CLR_i_1" offset="0x3C" width="32" description="Per-event interrupt enable bit vector. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CPU_PROC_START_IRQ" width="1" begin="19" end="19" resetval="0" description="Event triggered by the hardware sequencer to instruct the CPU to process a macroblock" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ1" width="1" begin="18" end="18" resetval="0" description="Event triggered by the SIMCOP DMA. Check SIMCOP DMA IRQ registers." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_w" description="No action"/>
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="LDC2BRIDGE_ERR_IRQ" width="1" begin="17" end="17" resetval="0" description="The LDC2 bridge has generated an error." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ICNT_ERR_IRQ" width="1" begin="16" end="16" resetval="0" description="An error has been received on the SIMCOP master port." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="VLCDJ_DECODE_ERR_IRQ" width="1" begin="15" end="15" resetval="0" description="A decode error has been signaled by the VLCDJ module" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="DONE_IRQ" width="1" begin="14" end="14" resetval="0" description="Event triggered when the hardware sequencer finishes the sequence: The sequence step counter has reached the limit. All accelerator and DMA events for the last sequence step have been received." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="STEP3_IRQ" width="1" begin="13" end="13" resetval="0" description="Event triggered when Step 3 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP3_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP3_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="STEP2_IRQ" width="1" begin="12" end="12" resetval="0" description="Event triggered when Step 2 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP2_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP2_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="STEP1_IRQ" width="1" begin="11" end="11" resetval="0" description="Event triggered when Step 1 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP1_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP1_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="STEP0_IRQ" width="1" begin="10" end="10" resetval="0" description="Event triggered when Step 0 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP0_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP0_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="LDC_BLOCK_IRQ" width="1" begin="9" end="9" resetval="0" description="This event is triggered by LDC when a macroblock has been processed" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ROT_A" width="1" begin="7" end="7" resetval="0" description="Event triggered by the ROT a engine" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ROT_A_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ROT_A_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="ROT_A_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="ROT_A_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="IMX_B_IRQ" width="1" begin="6" end="6" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="IMX_A_IRQ" width="1" begin="5" end="5" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="NSF_IRQ_IRQ" width="1" begin="4" end="4" resetval="0" description="Event triggered by the NSF2 imaging accelerator when processing of a block is done." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="VLCDJ_BLOC_IRQ" width="1" begin="3" end="3" resetval="0" description="This event is triggered by VLCDJ when a macroblock has been processed (encode/decode)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="DCT_IRQ" width="1" begin="2" end="2" resetval="0" description="Event triggered when a block has been processed by the DCT module and the filter outcome has been stored to an image buffer." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DCT_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DCT_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="LDC_FRAME_IRQ" width="1" begin="1" end="1" resetval="0" description="This event is triggered by LDC when a full frame has been processed" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ0" width="1" begin="0" end="0" resetval="0" description="Event triggered by the SIMCOP DMA. Check SIMCOP DMA IRQ registers." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_w" description="No action"/>
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_w" description="Disable interrupt"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HL_IRQENABLE_CLR_i_2" acronym="SIMCOP_HL_IRQENABLE_CLR_i_2" offset="0x4C" width="32" description="Per-event interrupt enable bit vector. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CPU_PROC_START_IRQ" width="1" begin="19" end="19" resetval="0" description="Event triggered by the hardware sequencer to instruct the CPU to process a macroblock" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ1" width="1" begin="18" end="18" resetval="0" description="Event triggered by the SIMCOP DMA. Check SIMCOP DMA IRQ registers." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_w" description="No action"/>
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="LDC2BRIDGE_ERR_IRQ" width="1" begin="17" end="17" resetval="0" description="The LDC2 bridge has generated an error." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ICNT_ERR_IRQ" width="1" begin="16" end="16" resetval="0" description="An error has been received on the SIMCOP master port." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="VLCDJ_DECODE_ERR_IRQ" width="1" begin="15" end="15" resetval="0" description="A decode error has been signaled by the VLCDJ module" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="DONE_IRQ" width="1" begin="14" end="14" resetval="0" description="Event triggered when the hardware sequencer finishes the sequence: The sequence step counter has reached the limit. All accelerator and DMA events for the last sequence step have been received." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="STEP3_IRQ" width="1" begin="13" end="13" resetval="0" description="Event triggered when Step 3 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP3_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP3_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="STEP2_IRQ" width="1" begin="12" end="12" resetval="0" description="Event triggered when Step 2 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP2_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP2_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="STEP1_IRQ" width="1" begin="11" end="11" resetval="0" description="Event triggered when Step 1 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP1_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP1_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="STEP0_IRQ" width="1" begin="10" end="10" resetval="0" description="Event triggered when Step 0 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP0_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP0_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="LDC_BLOCK_IRQ" width="1" begin="9" end="9" resetval="0" description="This event is triggered by LDC when a macroblock has been processed" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ROT_A" width="1" begin="7" end="7" resetval="0" description="Event triggered by the ROT a engine" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ROT_A_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ROT_A_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="ROT_A_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="ROT_A_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="IMX_B_IRQ" width="1" begin="6" end="6" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="IMX_A_IRQ" width="1" begin="5" end="5" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="NSF_IRQ_IRQ" width="1" begin="4" end="4" resetval="0" description="Event triggered by the NSF2 imaging accelerator when processing of a block is done." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="VLCDJ_BLOC_IRQ" width="1" begin="3" end="3" resetval="0" description="This event is triggered by VLCDJ when a macroblock has been processed (encode/decode)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="DCT_IRQ" width="1" begin="2" end="2" resetval="0" description="Event triggered when a block has been processed by the DCT module and the filter outcome has been stored to an image buffer." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DCT_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DCT_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="LDC_FRAME_IRQ" width="1" begin="1" end="1" resetval="0" description="This event is triggered by LDC when a full frame has been processed" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ0" width="1" begin="0" end="0" resetval="0" description="Event triggered by the SIMCOP DMA. Check SIMCOP DMA IRQ registers." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_w" description="No action"/>
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_w" description="Disable interrupt"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HL_IRQENABLE_CLR_i_3" acronym="SIMCOP_HL_IRQENABLE_CLR_i_3" offset="0x5C" width="32" description="Per-event interrupt enable bit vector. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CPU_PROC_START_IRQ" width="1" begin="19" end="19" resetval="0" description="Event triggered by the hardware sequencer to instruct the CPU to process a macroblock" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CPU_PROC_START_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CPU_PROC_START_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ1" width="1" begin="18" end="18" resetval="0" description="Event triggered by the SIMCOP DMA. Check SIMCOP DMA IRQ registers." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_w" description="No action"/>
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ1_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ1_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="LDC2BRIDGE_ERR_IRQ" width="1" begin="17" end="17" resetval="0" description="The LDC2 bridge has generated an error." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC2BRIDGE_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC2BRIDGE_ERR_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ICNT_ERR_IRQ" width="1" begin="16" end="16" resetval="0" description="An error has been received on the SIMCOP master port." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ICNT_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="ICNT_ERR_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="VLCDJ_DECODE_ERR_IRQ" width="1" begin="15" end="15" resetval="0" description="A decode error has been signaled by the VLCDJ module" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_DECODE_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="VLCDJ_DECODE_ERR_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="DONE_IRQ" width="1" begin="14" end="14" resetval="0" description="Event triggered when the hardware sequencer finishes the sequence: The sequence step counter has reached the limit. All accelerator and DMA events for the last sequence step have been received." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="STEP3_IRQ" width="1" begin="13" end="13" resetval="0" description="Event triggered when Step 3 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP3_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP3_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP3_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="STEP2_IRQ" width="1" begin="12" end="12" resetval="0" description="Event triggered when Step 2 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP2_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP2_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP2_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="STEP1_IRQ" width="1" begin="11" end="11" resetval="0" description="Event triggered when Step 1 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP1_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP1_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP1_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="STEP0_IRQ" width="1" begin="10" end="10" resetval="0" description="Event triggered when Step 0 is activated by the hardware sequencer" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STEP0_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="STEP0_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="STEP0_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="LDC_BLOCK_IRQ" width="1" begin="9" end="9" resetval="0" description="This event is triggered by LDC when a macroblock has been processed" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_BLOCK_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC_BLOCK_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ROT_A" width="1" begin="7" end="7" resetval="0" description="Event triggered by the ROT a engine" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ROT_A_0_w" description="No action"/>
      <bitenum value="0" id="0" token="ROT_A_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="ROT_A_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="ROT_A_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="IMX_B_IRQ" width="1" begin="6" end="6" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="IMX_B_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="IMX_A_IRQ" width="1" begin="5" end="5" resetval="0" description="Event triggered when iMX has executed a SLEEP instruction." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="IMX_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="IMX_A_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="NSF_IRQ_IRQ" width="1" begin="4" end="4" resetval="0" description="Event triggered by the NSF2 imaging accelerator when processing of a block is done." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="NSF_IRQ_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="NSF_IRQ_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="VLCDJ_BLOC_IRQ" width="1" begin="3" end="3" resetval="0" description="This event is triggered by VLCDJ when a macroblock has been processed (encode/decode)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="VLCDJ_BLOC_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="VLCDJ_BLOC_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="DCT_IRQ" width="1" begin="2" end="2" resetval="0" description="Event triggered when a block has been processed by the DCT module and the filter outcome has been stored to an image buffer." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DCT_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="DCT_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="DCT_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="LDC_FRAME_IRQ" width="1" begin="1" end="1" resetval="0" description="This event is triggered by LDC when a full frame has been processed" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="LDC_FRAME_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="LDC_FRAME_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_DMA_IRQ0" width="1" begin="0" end="0" resetval="0" description="Event triggered by the SIMCOP DMA. Check SIMCOP DMA IRQ registers." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_w" description="No action"/>
      <bitenum value="0" id="0" token="SIMCOP_DMA_IRQ0_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="SIMCOP_DMA_IRQ0_1_w" description="Disable interrupt"/>
    </bitfield>
  </register>
  <register id="SIMCOP_CTRL" acronym="SIMCOP_CTRL" offset="0x60" width="32" description="SIMCOP control register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="LDC_R_BURST_BREAK" width="1" begin="28" end="28" resetval="0" description="Controls if bursts issued by the LDC2 bridge could cross burst length boundaries. When this register is set, the LDC2 bridge only issues aligned bursts. Register can only be used when LDC_R_MAX_BURST_LENGHT is 32, 64, or 128 bytes." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LDC_R_BURST_BREAK_0" description="Yes."/>
      <bitenum value="1" id="1" token="LDC_R_BURST_BREAK_1" description="No. OCP transactions must be split"/>
    </bitfield>
    <bitfield id="LDC_R_MAX_BURST_LENGHT" width="2" begin="27" end="26" resetval="0x0" description="Limits the maximum burst length that could be used by the LDC2 bridge" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LDC_R_MAX_BURST_LENGHT_0" description="8 x 128"/>
      <bitenum value="1" id="1" token="LDC_R_MAX_BURST_LENGHT_1" description="6 x 128"/>
      <bitenum value="2" id="2" token="LDC_R_MAX_BURST_LENGHT_2" description="4 x 128"/>
      <bitenum value="3" id="3" token="LDC_R_MAX_BURST_LENGHT_3" description="2 x 128"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="25" end="25" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="LDC_R_TAG_CNT" width="4" begin="24" end="21" resetval="0x3" description="Limits the maximum number of outstanding requests to LDC_R_TAG_CNT+1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="LDC_R_TAG_OFST" width="4" begin="19" end="16" resetval="0xC" description="First OCP tag ID that can be used by LDC reads.Software must prevent overlap with tags generated by the SIMCOP DMA.Typically this value should be equal to SIMCP_DMA_CTRL.TAG_CNT+1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="IMX_B_CMD" width="1" begin="14" end="14" resetval="0" description="Switch for iMX # command memory" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IMX_B_CMD_0" description="Coprocessor bus"/>
      <bitenum value="1" id="1" token="IMX_B_CMD_1" description="iMX B instruction read / write"/>
    </bitfield>
    <bitfield id="IMX_A_CMD" width="2" begin="13" end="12" resetval="0x0" description="Switch for iMX A command memory" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IMX_A_CMD_0" description="Coprocessor bus"/>
      <bitenum value="1" id="1" token="IMX_A_CMD_1" description="iMX A instruction read/write"/>
      <bitenum value="2" id="2" token="IMX_A_CMD_2" description="iMX B instruction read/write"/>
    </bitfield>
    <bitfield id="HUFF" width="1" begin="11" end="11" resetval="0" description="Switch for Huffman table" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HUFF_0" description="Coprocessor"/>
      <bitenum value="1" id="1" token="HUFF_1" description="VLCDJ Huffman table read"/>
    </bitfield>
    <bitfield id="QUANT" width="1" begin="10" end="10" resetval="0" description="Switch for quantization table" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="QUANT_0" description="Coprocessor bus"/>
      <bitenum value="1" id="1" token="QUANT_1" description="VLCDJ quantization table read"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="LDC_LUT" width="1" begin="8" end="8" resetval="0" description="Switch for LDC LUT" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LDC_LUT_0" description="Coprocessor bus"/>
      <bitenum value="1" id="1" token="LDC_LUT_1" description="The LDC module could access the LDC LUT."/>
    </bitfield>
    <bitfield id="LDC_INPUT" width="2" begin="7" end="6" resetval="0x0" description="Selects input data buffer for LDC. Memories attached to LDC as working memories cannot be used by any other accelerators. HWSEQ or HWSEQ software override settings are ignored for those memories." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LDC_INPUT_0" description="No input memory attached"/>
      <bitenum value="1" id="1" token="LDC_INPUT_1" description="Use image buffers a and b"/>
      <bitenum value="2" id="2" token="LDC_INPUT_2" description="Use image buffers a, b, c, and d"/>
      <bitenum value="3" id="3" token="LDC_INPUT_3" description="Use LDC private input memory."/>
    </bitfield>
    <bitfield id="NSF_WMEM" width="2" begin="5" end="4" resetval="0x0" description="Selects working memory for NSF. Memories attached to NSF as working memories cannot be used by any other accelerators. HWSEQ or HWSEQ software override settings are ignored for those memories." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NSF_WMEM_0" description="No working memory attached to NSF2. NSF2 cannot be used."/>
      <bitenum value="1" id="1" token="NSF_WMEM_1" description="iMX A coefficient memory used."/>
      <bitenum value="2" id="2" token="NSF_WMEM_2" description="Image buffers a and b used. Those image buffers cannot be used for other purposes. This setting has higher priority than the context configuration."/>
      <bitenum value="3" id="3" token="NSF_WMEM_3" description="Image buffers a, b, c, and d used. Those image buffers cannot be used for other purposes. This setting has higher priority than the context configuration."/>
    </bitfield>
    <bitfield id="IRQ3_MODE" width="1" begin="3" end="3" resetval="0" description="Interrupt generation method" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IRQ3_MODE_0" description="The interrupt line is asserted when one of the events enabled in SIMCOP_IRQENABLE_3 is pending."/>
      <bitenum value="1" id="1" token="IRQ3_MODE_1" description="The interrupt line is asserted when all events enabled in SIMCOP_IRQENABLE_3 are pending."/>
    </bitfield>
    <bitfield id="IRQ2_MODE" width="1" begin="2" end="2" resetval="0" description="Interrupt generation method" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IRQ2_MODE_0" description="The interrupt line is asserted when one of the events enabled in SIMCOP_IRQENABLE_2 is pending."/>
      <bitenum value="1" id="1" token="IRQ2_MODE_1" description="The interrupt line is asserted when all events enabled in SIMCOP_IRQENABLE_2 are pending."/>
    </bitfield>
    <bitfield id="IRQ1_MODE" width="1" begin="1" end="1" resetval="0" description="Interrupt generation method" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IRQ1_MODE_0" description="The interrupt line is asserted when one of the events enabled in SIMCOP_IRQENABLE_1 is pending."/>
      <bitenum value="1" id="1" token="IRQ1_MODE_1" description="The interrupt line is asserted when all events enabled in SIMCOP_IRQENABLE_1 are pending."/>
    </bitfield>
    <bitfield id="IRQ0_MODE" width="1" begin="0" end="0" resetval="0" description="Interrupt generation method" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IRQ0_MODE_0" description="The interrupt line is asserted when one of the events enabled in SIMCOP_IRQENABLE_0 is pending."/>
      <bitenum value="1" id="1" token="IRQ0_MODE_1" description="The interrupt line is asserted when all events enabled in SIMCOP_IRQENABLE_0 are pending."/>
    </bitfield>
  </register>
  <register id="SIMCOP_CLKCTRL" acronym="SIMCOP_CLKCTRL" offset="0x64" width="32" description="SIMCOP clock control register. Use to enable/disable the interface and functional clock of SIMCOP submodules. Disabled modules cannot be accessed">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ROT_A" width="1" begin="7" end="7" resetval="0" description="ROT A" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ROT_A_0_w" description="Request shutdown of the submodule. No effect if the submodule clock is already off."/>
      <bitenum value="0" id="0" token="ROT_A_0_r" description="The submodule is off"/>
      <bitenum value="1" id="1" token="ROT_A_1_r" description="The submodule is on"/>
      <bitenum value="1" id="1" token="ROT_A_1_w" description="Request enable of the submodule. No effect if the submodule clock is already off."/>
    </bitfield>
    <bitfield id="IMX_B" width="1" begin="6" end="6" resetval="0" description="iMX B" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IMX_B_0_w" description="Request shutdown of the submodule. No effect if the submodule clock is already off."/>
      <bitenum value="0" id="0" token="IMX_B_0_r" description="The submodule is off."/>
      <bitenum value="1" id="1" token="IMX_B_1_r" description="The submodule is on."/>
      <bitenum value="1" id="1" token="IMX_B_1_w" description="Request enable of the submodule. No effect if the submodule clock is already off."/>
    </bitfield>
    <bitfield id="IMX_A" width="1" begin="5" end="5" resetval="0" description="iMX A" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IMX_A_0_w" description="Request shutdown of the submodule. No effect if the submodule clock is already off."/>
      <bitenum value="0" id="0" token="IMX_A_0_r" description="The submodule is off."/>
      <bitenum value="1" id="1" token="IMX_A_1_r" description="The submodule is on."/>
      <bitenum value="1" id="1" token="IMX_A_1_w" description="Request enable of the submodule. No effect if the submodule clock is already off."/>
    </bitfield>
    <bitfield id="NSF2" width="1" begin="4" end="4" resetval="0" description="NSF2" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NSF2_0_w" description="Request shutdown of the submodule. No effect if the submodule clock is already off."/>
      <bitenum value="0" id="0" token="NSF2_0_r" description="The submodule is off."/>
      <bitenum value="1" id="1" token="NSF2_1_r" description="The submodule is on."/>
      <bitenum value="1" id="1" token="NSF2_1_w" description="Request enable of the submodule. No effect if the submodule clock is already off."/>
    </bitfield>
    <bitfield id="VLCDJ" width="1" begin="3" end="3" resetval="0" description="VLCDJ" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VLCDJ_0_w" description="Request shutdown of the submodule. No effect if the submodule clock is already off."/>
      <bitenum value="0" id="0" token="VLCDJ_0_r" description="The submodule is off."/>
      <bitenum value="1" id="1" token="VLCDJ_1_r" description="The submodule is on."/>
      <bitenum value="1" id="1" token="VLCDJ_1_w" description="Request enable of the submodule. No effect if the submodule clock is already off."/>
    </bitfield>
    <bitfield id="DCT" width="1" begin="2" end="2" resetval="0" description="DCT" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DCT_0_w" description="Request shutdown of the submodule. No effect if the submodule clock is already off."/>
      <bitenum value="0" id="0" token="DCT_0_r" description="The submodule is off."/>
      <bitenum value="1" id="1" token="DCT_1_r" description="The submodule is on."/>
      <bitenum value="1" id="1" token="DCT_1_w" description="Request enable of the submodule. No effect if the submodule clock is already off."/>
    </bitfield>
    <bitfield id="LDC" width="1" begin="1" end="1" resetval="0" description="LDC" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LDC_0_w" description="Request shutdown of the submodule. No effect if the submodule clock is already off."/>
      <bitenum value="0" id="0" token="LDC_0_r" description="The submodule is off."/>
      <bitenum value="1" id="1" token="LDC_1_r" description="The submodule is on."/>
      <bitenum value="1" id="1" token="LDC_1_w" description="Request enable of the submodule. No effect if the submodule clock is already off."/>
    </bitfield>
    <bitfield id="DMA" width="1" begin="0" end="0" resetval="0" description="DMA" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DMA_0_w" description="Request shutdown of the submodule. No effect if the submodule clock is already off."/>
      <bitenum value="0" id="0" token="DMA_0_r" description="The submodule is off."/>
      <bitenum value="1" id="1" token="DMA_1_r" description="The submodule is on."/>
      <bitenum value="1" id="1" token="DMA_1_w" description="Request enable of the submodule. No effect if the submodule clock is already off."/>
    </bitfield>
  </register>
</module>
