Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun 18 12:27:45 2023
| Host         : DESKTOP-TAEMN0N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VendingM_timing_summary_routed.rpt -pb VendingM_timing_summary_routed.pb -rpx VendingM_timing_summary_routed.rpx -warn_on_violation
| Design       : VendingM
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 coffee
                            (input port)
  Destination:            balance[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.549ns  (logic 5.337ns (55.894%)  route 4.212ns (44.106%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  coffee (IN)
                         net (fo=0)                   0.000     0.000    coffee
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  coffee_IBUF_inst/O
                         net (fo=7, routed)           1.726     3.220    coffee_IBUF
    SLICE_X0Y80          LUT5 (Prop_lut5_I0_O)        0.120     3.340 r  balance_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.486     5.826    balance_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.723     9.549 r  balance_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.549    balance[0]
    H17                                                               r  balance[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coffee
                            (input port)
  Destination:            balance[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.486ns  (logic 5.153ns (54.327%)  route 4.333ns (45.673%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  coffee (IN)
                         net (fo=0)                   0.000     0.000    coffee
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  coffee_IBUF_inst/O
                         net (fo=7, routed)           1.879     3.373    coffee_IBUF
    SLICE_X0Y80          LUT5 (Prop_lut5_I2_O)        0.124     3.497 r  balance_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.453     5.951    balance_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     9.486 r  balance_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.486    balance[1]
    K15                                                               r  balance[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 euroIn
                            (input port)
  Destination:            DispenseD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.298ns  (logic 5.162ns (55.515%)  route 4.136ns (44.485%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  euroIn (IN)
                         net (fo=0)                   0.000     0.000    euroIn
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  euroIn_IBUF_inst/O
                         net (fo=6, routed)           2.013     3.498    euroIn_IBUF
    SLICE_X0Y73          LUT6 (Prop_lut6_I1_O)        0.124     3.622 r  DispenseD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.123     5.745    DispenseD_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.552     9.298 r  DispenseD_OBUF_inst/O
                         net (fo=0)                   0.000     9.298    DispenseD
    U14                                                               r  DispenseD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 euroIn
                            (input port)
  Destination:            returnAmount[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.292ns  (logic 5.394ns (58.051%)  route 3.898ns (41.949%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  euroIn (IN)
                         net (fo=0)                   0.000     0.000    euroIn
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  euroIn_IBUF_inst/O
                         net (fo=6, routed)           2.020     3.505    euroIn_IBUF
    SLICE_X0Y73          LUT5 (Prop_lut5_I1_O)        0.152     3.657 r  returnAmount_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.878     5.535    returnAmount_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.757     9.292 r  returnAmount_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.292    returnAmount[1]
    U17                                                               r  returnAmount[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tee
                            (input port)
  Destination:            drinksChoice[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.170ns  (logic 5.176ns (56.442%)  route 3.994ns (43.558%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  tee (IN)
                         net (fo=0)                   0.000     0.000    tee
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  tee_IBUF_inst/O
                         net (fo=7, routed)           1.709     3.206    tee_IBUF
    SLICE_X0Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.330 r  drinksChoice_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.285     5.615    drinksChoice_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.554     9.170 r  drinksChoice_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.170    drinksChoice[1]
    V14                                                               r  drinksChoice[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 euroIn
                            (input port)
  Destination:            returnAmount[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.114ns  (logic 5.164ns (56.665%)  route 3.949ns (43.335%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  euroIn (IN)
                         net (fo=0)                   0.000     0.000    euroIn
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  euroIn_IBUF_inst/O
                         net (fo=6, routed)           2.020     3.505    euroIn_IBUF
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.124     3.629 r  returnAmount_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.929     5.559    returnAmount_OBUF[2]
    U16                  OBUF (Prop_obuf_I_O)         3.555     9.114 r  returnAmount_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.114    returnAmount[2]
    U16                                                               r  returnAmount[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tee
                            (input port)
  Destination:            drinksChoice[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.748ns  (logic 5.173ns (59.131%)  route 3.575ns (40.869%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  tee (IN)
                         net (fo=0)                   0.000     0.000    tee
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  tee_IBUF_inst/O
                         net (fo=7, routed)           1.708     3.205    tee_IBUF
    SLICE_X0Y73          LUT6 (Prop_lut6_I1_O)        0.124     3.329 r  drinksChoice_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.868     5.197    drinksChoice_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.552     8.748 r  drinksChoice_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.748    drinksChoice[0]
    V15                                                               r  drinksChoice[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            balance[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.695ns  (logic 4.133ns (53.703%)  route 3.563ns (46.297%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE                         0.000     0.000 r  FSM_sequential_currentState_reg[0]/C
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  FSM_sequential_currentState_reg[0]/Q
                         net (fo=10, routed)          0.842     1.298    currentState[0]
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.124     1.422 r  balance_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.720     4.143    balance_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.695 r  balance_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.695    balance[2]
    J13                                                               r  balance[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            FSM_sequential_currentState_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.147ns  (logic 1.602ns (38.617%)  route 2.546ns (61.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Reset_IBUF_inst/O
                         net (fo=1, routed)           1.466     2.944    Reset_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.124     3.068 f  FSM_sequential_currentState[1]_i_2/O
                         net (fo=2, routed)           1.079     4.147    FSM_sequential_currentState[1]_i_2_n_0
    SLICE_X0Y80          FDCE                                         f  FSM_sequential_currentState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            FSM_sequential_currentState_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.147ns  (logic 1.602ns (38.617%)  route 2.546ns (61.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Reset_IBUF_inst/O
                         net (fo=1, routed)           1.466     2.944    Reset_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.124     3.068 f  FSM_sequential_currentState[1]_i_2/O
                         net (fo=2, routed)           1.079     4.147    FSM_sequential_currentState[1]_i_2_n_0
    SLICE_X0Y80          FDCE                                         f  FSM_sequential_currentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_currentState_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_currentState_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.227ns (67.563%)  route 0.109ns (32.437%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE                         0.000     0.000 r  FSM_sequential_currentState_reg[1]/C
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.128     0.128 f  FSM_sequential_currentState_reg[1]/Q
                         net (fo=10, routed)          0.109     0.237    currentState[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I2_O)        0.099     0.336 r  FSM_sequential_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.336    nextState[0]
    SLICE_X0Y80          FDCE                                         r  FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_currentState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.685ns  (logic 0.186ns (27.164%)  route 0.499ns (72.836%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE                         0.000     0.000 r  FSM_sequential_currentState_reg[0]/C
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_currentState_reg[0]/Q
                         net (fo=10, routed)          0.373     0.514    currentState[0]
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.045     0.559 r  FSM_sequential_currentState[1]_i_1/O
                         net (fo=1, routed)           0.126     0.685    nextState[1]
    SLICE_X0Y80          FDCE                                         r  FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            FSM_sequential_currentState_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.290ns (21.182%)  route 1.081ns (78.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Reset_IBUF_inst/O
                         net (fo=1, routed)           0.573     0.819    Reset_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.045     0.864 f  FSM_sequential_currentState[1]_i_2/O
                         net (fo=2, routed)           0.507     1.371    FSM_sequential_currentState[1]_i_2_n_0
    SLICE_X0Y80          FDCE                                         f  FSM_sequential_currentState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            FSM_sequential_currentState_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.290ns (21.182%)  route 1.081ns (78.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Reset_IBUF_inst/O
                         net (fo=1, routed)           0.573     0.819    Reset_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.045     0.864 f  FSM_sequential_currentState[1]_i_2/O
                         net (fo=2, routed)           0.507     1.371    FSM_sequential_currentState[1]_i_2_n_0
    SLICE_X0Y80          FDCE                                         f  FSM_sequential_currentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            drinksChoice[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.438ns (67.253%)  route 0.700ns (32.747%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE                         0.000     0.000 r  FSM_sequential_currentState_reg[0]/C
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_currentState_reg[0]/Q
                         net (fo=10, routed)          0.283     0.424    currentState[0]
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.045     0.469 r  drinksChoice_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.418     0.886    drinksChoice_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.139 r  drinksChoice_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.139    drinksChoice[0]
    V15                                                               r  drinksChoice[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            returnAmount[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.442ns (64.089%)  route 0.808ns (35.911%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE                         0.000     0.000 r  FSM_sequential_currentState_reg[0]/C
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_currentState_reg[0]/Q
                         net (fo=10, routed)          0.370     0.511    currentState[0]
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.045     0.556 r  returnAmount_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.437     0.994    returnAmount_OBUF[2]
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.250 r  returnAmount_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.250    returnAmount[2]
    U16                                                               r  returnAmount[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            returnAmount[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.505ns (65.674%)  route 0.786ns (34.326%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE                         0.000     0.000 r  FSM_sequential_currentState_reg[0]/C
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_currentState_reg[0]/Q
                         net (fo=10, routed)          0.370     0.511    currentState[0]
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.046     0.557 r  returnAmount_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.416     0.973    returnAmount_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         1.318     2.291 r  returnAmount_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.291    returnAmount[1]
    U17                                                               r  returnAmount[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_currentState_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DispenseD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.480ns (64.062%)  route 0.830ns (35.938%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE                         0.000     0.000 r  FSM_sequential_currentState_reg[1]/C
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_sequential_currentState_reg[1]/Q
                         net (fo=10, routed)          0.301     0.429    currentState[1]
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.099     0.528 r  DispenseD_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.529     1.057    DispenseD_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.310 r  DispenseD_OBUF_inst/O
                         net (fo=0)                   0.000     2.310    DispenseD
    U14                                                               r  DispenseD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            drinksChoice[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.441ns (62.004%)  route 0.883ns (37.996%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE                         0.000     0.000 r  FSM_sequential_currentState_reg[0]/C
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_currentState_reg[0]/Q
                         net (fo=10, routed)          0.284     0.425    currentState[0]
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.045     0.470 r  drinksChoice_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.599     1.069    drinksChoice_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.255     2.324 r  drinksChoice_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.324    drinksChoice[1]
    V14                                                               r  drinksChoice[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_currentState_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            balance[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.513ns (63.828%)  route 0.858ns (36.172%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE                         0.000     0.000 r  FSM_sequential_currentState_reg[1]/C
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.128     0.128 f  FSM_sequential_currentState_reg[1]/Q
                         net (fo=10, routed)          0.194     0.322    currentState[1]
    SLICE_X0Y80          LUT5 (Prop_lut5_I4_O)        0.099     0.421 r  balance_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.664     1.085    balance_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.286     2.371 r  balance_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.371    balance[0]
    H17                                                               r  balance[0] (OUT)
  -------------------------------------------------------------------    -------------------





