block/ADC1:
  description: ADC1.
  items:
  - name: ADC_ISR
    description: ADC interrupt and status register.
    byte_offset: 0
    fieldset: ADC_ISR
  - name: ADC_IER
    description: ADC interrupt enable register.
    byte_offset: 4
    fieldset: ADC_IER
  - name: ADC_CR
    description: ADC control register.
    byte_offset: 8
    fieldset: ADC_CR
  - name: ADC_CFGR1
    description: ADC configuration register.
    byte_offset: 12
    fieldset: ADC_CFGR1
  - name: ADC_CFGR2
    description: ADC configuration register 2.
    byte_offset: 16
    fieldset: ADC_CFGR2
  - name: ADC_SMPR1
    description: ADC sample time register 1.
    byte_offset: 20
    fieldset: ADC_SMPR1
  - name: ADC_SMPR2
    description: ADC sample time register 2.
    byte_offset: 24
    fieldset: ADC_SMPR2
  - name: ADC_PCSEL
    description: ADC channel preselection register.
    byte_offset: 28
    fieldset: ADC_PCSEL
  - name: ADC_SQR1
    description: ADC regular sequence register 1.
    byte_offset: 48
    fieldset: ADC_SQR1
  - name: ADC_SQR2
    description: ADC regular sequence register 2.
    byte_offset: 52
    fieldset: ADC_SQR2
  - name: ADC_SQR3
    description: ADC regular sequence register 3.
    byte_offset: 56
    fieldset: ADC_SQR3
  - name: ADC_SQR4
    description: ADC regular sequence register 4.
    byte_offset: 60
    fieldset: ADC_SQR4
  - name: ADC_DR
    description: ADC regular Data Register.
    byte_offset: 64
    fieldset: ADC_DR
  - name: ADC_JSQR
    description: ADC injected sequence register.
    byte_offset: 76
    fieldset: ADC_JSQR
  - name: ADC_OFR1
    description: ADC offset register.
    byte_offset: 96
    fieldset: ADC_OFR1
  - name: ADC_OFR2
    description: ADC offset register.
    byte_offset: 100
    fieldset: ADC_OFR2
  - name: ADC_OFR3
    description: ADC offset register.
    byte_offset: 104
    fieldset: ADC_OFR3
  - name: ADC_OFR4
    description: ADC offset register.
    byte_offset: 108
    fieldset: ADC_OFR4
  - name: ADC_GCOMP
    description: ADC gain compensation register.
    byte_offset: 112
    fieldset: ADC_GCOMP
  - name: ADC_JDR1
    description: ADC injected data register.
    byte_offset: 128
    fieldset: ADC_JDR1
  - name: ADC_JDR2
    description: ADC injected data register.
    byte_offset: 132
    fieldset: ADC_JDR2
  - name: ADC_JDR3
    description: ADC injected data register.
    byte_offset: 136
    fieldset: ADC_JDR3
  - name: ADC_JDR4
    description: ADC injected data register.
    byte_offset: 140
    fieldset: ADC_JDR4
  - name: ADC_AWD2CR
    description: ADC analog watchdog 2 configuration register.
    byte_offset: 160
    fieldset: ADC_AWD2CR
  - name: ADC_AWD3CR
    description: ADC analog watchdog 3 configuration register.
    byte_offset: 164
    fieldset: ADC_AWD3CR
  - name: ADC_LTR1
    description: ADC watchdog threshold register 1.
    byte_offset: 168
    fieldset: ADC_LTR1
  - name: ADC_HTR1
    description: ADC watchdog threshold register 1.
    byte_offset: 172
    fieldset: ADC_HTR1
  - name: ADC_LTR2
    description: ADC watchdog lower threshold register 2.
    byte_offset: 176
    fieldset: ADC_LTR2
  - name: ADC_HTR2
    description: ADC watchdog higher threshold register 2.
    byte_offset: 180
    fieldset: ADC_HTR2
  - name: ADC_LTR3
    description: ADC watchdog lower threshold register 3.
    byte_offset: 184
    fieldset: ADC_LTR3
  - name: ADC_HTR3
    description: ADC watchdog higher threshold register 3.
    byte_offset: 188
    fieldset: ADC_HTR3
  - name: ADC_DIFSEL
    description: ADC differential mode selection register.
    byte_offset: 192
    fieldset: ADC_DIFSEL
  - name: ADC_CALFACT
    description: ADC user control register.
    byte_offset: 196
    fieldset: ADC_CALFACT
  - name: ADC_CALFACT2
    description: ADC calibration factor register.
    byte_offset: 200
    fieldset: ADC_CALFACT2
fieldset/ADC_AWD2CR:
  description: ADC analog watchdog 2 configuration register.
  fields:
  - name: AWD2CH
    description: 'Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel-i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel-i is monitored by AWD2 When AWD2CH[19:0] = 000..0, the analog Watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. Software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 0
    bit_size: 20
fieldset/ADC_AWD3CR:
  description: ADC analog watchdog 3 configuration register.
  fields:
  - name: AWD3CH
    description: 'Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel-i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel-i is monitored by AWD3 When AWD3CH[19:0] = 000..0, the analog Watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 0
    bit_size: 20
fieldset/ADC_CALFACT:
  description: ADC user control register.
  fields:
  - name: I_APB_ADDR
    description: Delayed write access address This bitfield contains the address that is being written during delayed write accesses.
    bit_offset: 0
    bit_size: 8
  - name: I_APB_DATA
    description: Delayed write access data This bitfield contains the data that are being written during delayed write accesses.
    bit_offset: 8
    bit_size: 8
  - name: VALIDITY
    description: Delayed write access status bit This bit indicates the communication status between the ADC digital and analog blocks.
    bit_offset: 16
    bit_size: 1
  - name: LATCH_COEF
    description: Calibration factor latch enable bit This bit latches the calibration factor in the CALFACT[31:0] bits.
    bit_offset: 24
    bit_size: 1
  - name: CAPTURE_COEF
    description: Calibration factor capture enable bit This bit enables the internal calibration factor capture.
    bit_offset: 25
    bit_size: 1
fieldset/ADC_CALFACT2:
  description: ADC calibration factor register.
  fields:
  - name: CALFACT
    description: 'Linearity or offset calibration factor These bits can be written either by hardware or by software. They contain the 32-bit offset or linearity calibration factor. When CAPTURE_COEF is set to 1, the calibration factor of the analog block is read back and stored in CALFACT[31:0], indexed by CALINDEX[3:0] bits. When LATCH_COEF is set to 1, the calibration factor of the analog block is updated with the value programmed in CALFACT[31:0], indexed by CALINDEX[3:0] bits. To read all calibration factors, perform nine accesses to the ADC_CALFACT2 register. To write all calibration factors, perform eight accesses to the ADC_CALFACT2 register. Note: The software is allowed to write these bits only when ADEN = 1, ADSTART = 0 and JADSTART = 0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing).'
    bit_offset: 0
    bit_size: 32
fieldset/ADC_CFGR1:
  description: ADC configuration register.
  fields:
  - name: DMNGT
    description: 'Data management configuration This bit is set and cleared by software to select how the ADC interface output data are managed. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 0
    bit_size: 2
  - name: RES
    description: 'Data resolution These bits are written by software to select the resolution of the conversion. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 2
    bit_size: 2
  - name: EXTSEL
    description: 'External trigger selection for regular group These bits select the external event used to trigger the start of conversion of a regular group: ... Refer to the ADC external trigger for regular channels in signals for details on trigger mapping. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 5
    bit_size: 5
  - name: EXTEN
    description: 'External trigger enable and polarity selection for regular channels These bits are set and cleared by software to select the external trigger polarity and enable the trigger of a regular group. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 10
    bit_size: 2
  - name: OVRMOD
    description: 'Overrun Mode This bit is set and cleared by software and configure the way data overrun is managed. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 12
    bit_size: 1
  - name: CONT
    description: 'Single / continuous conversion mode for regular conversions This bit is set and cleared by software. If it is set, regular conversion takes place continuously until it is cleared. Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both DISCEN = 1 and CONT = 1. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 13
    bit_size: 1
  - name: AUTDLY
    description: 'Delayed conversion mode This bit is set and cleared by software to enable/disable the Auto Delayed Conversion mode.. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 14
    bit_size: 1
  - name: DISCEN
    description: 'Discontinuous mode for regular channels This bit is set and cleared by software to enable/disable Discontinuous mode for regular channels. Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both DISCEN = 1 and CONT = 1. It is not possible to use both auto-injected mode and discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 16
    bit_size: 1
  - name: DISCNUM
    description: 'Discontinuous mode channel count These bits are written by software to define the number of regular channels to be converted in discontinuous mode, after receiving an external trigger. ... Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 17
    bit_size: 3
  - name: JDISCEN
    description: 'Discontinuous mode on injected channels This bit is set and cleared by software to enable/disable discontinuous mode on the injected channels of a group. Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing). It is not possible to use both auto-injected mode and discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set.'
    bit_offset: 20
    bit_size: 1
  - name: AWD1SGL
    description: 'Enable the watchdog 1 on a single channel or on all channels This bit is set and cleared by software to enable the analog watchdog on the channel identified by the AWD1CH[4:0] bits or on all the channels Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 22
    bit_size: 1
  - name: AWD1EN
    description: 'Analog watchdog 1 enable on regular channels This bit is set and cleared by software Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 23
    bit_size: 1
  - name: JAWD1EN
    description: 'Analog watchdog 1 enable on injected channels This bit is set and cleared by software Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).'
    bit_offset: 24
    bit_size: 1
  - name: JAUTO
    description: 'Automatic injected group conversion This bit is set and cleared by software to enable/disable automatic injected group conversion after regular group conversion. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no regular nor injected conversion is ongoing).'
    bit_offset: 25
    bit_size: 1
  - name: AWD1CH
    description: 'Analog watchdog 1 channel selection These bits are set and cleared by software. They select the input channel to be guarded by the analog watchdog. ..... Others: Reserved, must not be used Note: The channel selected by AWD1CH must be also selected into the SQRi or JSQRi registers. Software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 26
    bit_size: 5
fieldset/ADC_CFGR2:
  description: ADC configuration register 2.
  fields:
  - name: ROVSE
    description: 'Regular Oversampling Enable This bit is set and cleared by software to enable regular oversampling. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 0
    bit_size: 1
  - name: JOVSE
    description: 'Injected Oversampling Enable This bit is set and cleared by software to enable injected oversampling. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 1
    bit_size: 1
  - name: OVSS
    description: 'Oversampling right shift This bit field is set and cleared by software to define the right shifting applied to the raw oversampling result. Others: Reserved, must not be used. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 5
    bit_size: 4
  - name: TROVS
    description: 'Triggered Regular Oversampling This bit is set and cleared by software to enable triggered oversampling Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 9
    bit_size: 1
  - name: ROVSM
    description: 'Regular Oversampling mode This bit is set and cleared by software to select the regular oversampling mode. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 10
    bit_size: 1
  - name: BULB
    description: 'Bulb sampling mode This bit is set and cleared by software to select the bulb sampling mode. SMPTRIG bit must not be set when the BULB bit is set. The very first ADC conversion is performed with the sampling time specified in SMPx bits. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 13
    bit_size: 1
  - name: SWTRIG
    description: 'Software trigger bit for sampling time control trigger mode This bit is set and cleared by software to enable the bulb sampling mode. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 14
    bit_size: 1
  - name: SMPTRIG
    description: 'Sampling time control trigger mode This bit is set and cleared by software to enable the sampling time control trigger mode. The sampling time starts on the trigger rising edge, and the conversion on the trigger falling edge. EXTEN[1:0] bits must be set to 01. BULB bit must not be set when the SMPTRIG bit is set. When EXTEN[1:0] bits is set to 00, set SWTRIG to start the sampling and clear SWTRIG bit to start the conversion. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 15
    bit_size: 1
  - name: OSR
    description: 'Oversampling ratio This bitfield is set and cleared by software to define the oversampling ratio. 2: 3x ... 1023: 1024x Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 16
    bit_size: 10
  - name: LFTRIG
    description: 'Low-frequency trigger This bit is set and cleared by software Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 27
    bit_size: 1
  - name: LSHIFT
    description: 'Left shift factor This bitfield is set and cleared by software to define the left shifting applied to the final result with or without oversampling. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 28
    bit_size: 4
fieldset/ADC_CR:
  description: ADC control register.
  fields:
  - name: ADEN
    description: 'ADC enable control This bit is set by software to enable the ADC. The ADC is effectively ready to operate once the flag ADRDY has been set. It is cleared by hardware when the ADC is disabled, after the execution of the ADDIS command. Note: The software is allowed to set ADEN only when all bits of ADC_CR registers are 0 (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0) except for bit ADVREGEN which must be 1 (and the software must have wait for the startup time of the voltage regulator).'
    bit_offset: 0
    bit_size: 1
  - name: ADDIS
    description: 'ADC disable command This bit is set by software to disable the ADC (ADDIS command) and put it into power-down state (OFF state). It is cleared by hardware once the ADC is effectively disabled (ADEN is also cleared by hardware at this time). Note: The software is allowed to set ADDIS only when ADEN = 1 and both ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 1
    bit_size: 1
  - name: ADSTART
    description: 'ADC start of regular conversion This bit is set by software to start ADC conversion of regular channels. Depending on the configuration bits EXTEN[1:0], a conversion starts immediately (software trigger configuration) or once a regular hardware trigger event occurs (hardware trigger configuration). It is cleared by hardware:. in Single conversion mode (CONT = 0, DISCEN = 0) when software trigger is selected (EXTEN[1:0] = 0x0): at the assertion of the end of regular conversion sequence (EOS) flag. In Discontinuous conversion mode (CONT = 0, DISCEN = 1), when the software trigger is selected (EXTEN[1:0] = 0x0): at the end of conversion (EOC) flag. in all other cases: after the execution of the ADSTP command, at the same time that ADSTP is cleared by hardware. Note: The software is allowed to set ADSTART only when ADEN = 1 and ADDIS = 0 (ADC is enabled and there is no pending request to disable the ADC) In Auto-injection mode (JAUTO = 1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared).'
    bit_offset: 2
    bit_size: 1
  - name: JADSTART
    description: 'ADC start of injected conversion This bit is set by software to start ADC conversion of injected channels. Depending on the configuration bits JEXTEN[1:0], a conversion starts immediately (software trigger configuration) or once an injected hardware trigger event occurs (hardware trigger configuration). It is cleared by hardware: in Single conversion mode when software trigger is selected (JEXTSEL = 0x0): at the assertion of the end of injected conversion sequence (JEOS) flag. in all cases: after the execution of the JADSTP command, at the same time as JADSTP is cleared by hardware. Note: The software is allowed to set JADSTART only when ADEN = 1 and ADDIS = 0 (ADC is enabled and there is no pending request to disable the ADC). In Auto-injection mode (JAUTO = 1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared).'
    bit_offset: 3
    bit_size: 1
  - name: ADSTP
    description: 'ADC stop of regular conversion command This bit is set by software to stop and discard an ongoing regular conversion (ADSTP Command). It is cleared by hardware when the conversion is effectively discarded and the ADC regular sequence and triggers can be re-configured. The ADC is then ready to accept a new start of regular conversions (ADSTART command). Note: The software is allowed to set ADSTP only when ADSTART = 1 and ADDIS = 0 (ADC is enabled and eventually converting a regular conversion and there is no pending request to disable the ADC). In Auto-injection mode (JAUTO = 1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP).'
    bit_offset: 4
    bit_size: 1
  - name: JADSTP
    description: 'ADC stop of injected conversion command This bit is set by software to stop and discard an ongoing injected conversion (JADSTP Command). It is cleared by hardware when the conversion is effectively discarded and the ADC injected sequence and triggers can be re-configured. The ADC is then ready to accept a new start of injected conversions (JADSTART command). Note: The software is allowed to set JADSTP only when JADSTART = 1 and ADDIS = 0 (ADC is enabled and eventually converting an injected conversion and there is no pending request to disable the ADC). In Auto-injection mode (JAUTO = 1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP).'
    bit_offset: 5
    bit_size: 1
  - name: ADCALLIN
    description: 'Linearity calibration This bit is set and cleared by software to enable the linearity calibration. Note: The software is allowed to write this bit only when the ADC is disabled and is not calibrating (ADCAL = 0, JADSTART = 0, JADSTP = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).'
    bit_offset: 16
    bit_size: 1
  - name: CALINDEX
    description: 'Calibration factor This bitfield controls the calibration factor to be read or written. Calibration index 0 is dedicated to single-ended and differential offsets, calibration index 1 to 7 to the linearity calibration factors, and index 8 to the internal offset: Others: Reserved, must not be used Note: ADC_CALFACT2[31:0] correspond to the location of CALINDEX[3:0] calibration factor data (see for details).'
    bit_offset: 24
    bit_size: 4
  - name: ADVREGEN
    description: ADC voltage regulator enable This bits is set by software to enable the ADC voltage regulator. Before performing any operation such as launching a calibration or enabling the ADC, the ADC voltage regulator must first be enabled and the software must wait for the regulator start-up time. For more details about the ADC voltage regulator enable and disable sequences, refer to (ADVREGEN). The software can program this bit field only when the ADC is disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).
    bit_offset: 28
    bit_size: 1
  - name: DEEPPWD
    description: 'Deep-power-down enable This bit is set and cleared by software to put the ADC in Deep-power-down mode. Note: The software is allowed to write this bit only when the ADC is disabled (ADCAL = 0, JADSTART = 0, JADSTP = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).'
    bit_offset: 29
    bit_size: 1
  - name: ADCAL
    description: 'ADC calibration This bit is set by software to start the ADC calibration. It is cleared by hardware after calibration is complete. Note: The software is allowed to launch a calibration by setting ADCAL only when ADEN = 0.'
    bit_offset: 31
    bit_size: 1
fieldset/ADC_DIFSEL:
  description: ADC differential mode selection register.
  fields:
  - name: DIFSEL
    description: 'Differential mode for channels 19 to 0 These bits are set and cleared by software. They allow selecting if a channel is configured as single ended or differential mode. DIFSEL[i] = 0: ADC analog input channel-i is configured in single ended mode DIFSEL[i] = 1: ADC analog input channel-i is configured in differential mode Note: The software is allowed to write these bits only when the ADC is disabled (ADCAL = 0, JADSTART = 0, JADSTP = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).'
    bit_offset: 0
    bit_size: 20
fieldset/ADC_DR:
  description: ADC regular Data Register.
  fields:
  - name: RDATA
    description: Regular data converted These bits are read-only. They contain the conversion result from the last converted regular channel. The data are left- or right-aligned as described in.
    bit_offset: 0
    bit_size: 32
fieldset/ADC_GCOMP:
  description: ADC gain compensation register.
  fields:
  - name: GCOMPCOEFF
    description: 'Gain compensation coefficient These bits are set and cleared by software to program the gain compensation coefficient. ... ... The coefficient is divided by 4096 to get the gain factor ranging from 0 to 3.999756. Note: This gain compensation is only applied when GCOMP bit of ADCx_CFGR2 register is 1.'
    bit_offset: 0
    bit_size: 14
  - name: GCOMP
    description: 'Gain compensation mode This bit is set and cleared by software to enable the gain compensation mode. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 31
    bit_size: 1
fieldset/ADC_HTR1:
  description: ADC watchdog threshold register 1.
  fields:
  - name: HTR1
    description: Analog watchdog 1 higher threshold These bits are written by software to define the higher threshold for the analog watchdog 1. Refer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy).
    bit_offset: 0
    bit_size: 25
  - name: AWDFILT1
    description: 'Analog watchdog filtering parameter This bit is set and cleared by software. ... Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 29
    bit_size: 3
fieldset/ADC_HTR2:
  description: ADC watchdog higher threshold register 2.
  fields:
  - name: HTR2
    description: Analog watchdog 2 higher threshold These bits are written by software to define the higher threshold for the analog watchdog 2. Refer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy).
    bit_offset: 0
    bit_size: 25
fieldset/ADC_HTR3:
  description: ADC watchdog higher threshold register 3.
  fields:
  - name: HTR3
    description: Analog watchdog 3 higher threshold These bits are written by software to define the higher threshold for the analog watchdog 3. Refer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy).
    bit_offset: 0
    bit_size: 25
fieldset/ADC_IER:
  description: ADC interrupt enable register.
  fields:
  - name: ADRDYIE
    description: 'ADC ready interrupt enable This bit is set and cleared by software to enable/disable the ADC Ready interrupt. Note: Software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 0
    bit_size: 1
  - name: EOSMPIE
    description: 'End of sampling flag interrupt enable for regular conversions This bit is set and cleared by software to enable/disable the end of the sampling phase interrupt for regular conversions. Note: Software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 1
    bit_size: 1
  - name: EOCIE
    description: 'End of regular conversion interrupt enable This bit is set and cleared by software to enable/disable the end of a regular conversion interrupt. Note: Software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 2
    bit_size: 1
  - name: EOSIE
    description: 'End of regular sequence of conversions interrupt enable This bit is set and cleared by software to enable/disable the end of regular sequence of conversions interrupt. Note: Software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 3
    bit_size: 1
  - name: OVRIE
    description: 'Overrun interrupt enable This bit is set and cleared by software to enable/disable the Overrun interrupt of a regular conversion. Note: Software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 4
    bit_size: 1
  - name: JEOCIE
    description: 'End of injected conversion interrupt enable This bit is set and cleared by software to enable/disable the end of an injected conversion interrupt. Note: Software is allowed to write this bit only when JADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 5
    bit_size: 1
  - name: JEOSIE
    description: 'End of injected sequence of conversions interrupt enable This bit is set and cleared by software to enable/disable the end of injected sequence of conversions interrupt. Note: Software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).'
    bit_offset: 6
    bit_size: 1
  - name: AWD1IE
    description: 'Analog watchdog 1 interrupt enable This bit is set and cleared by software to enable/disable the analog watchdog 1 interrupt. Note: Software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 7
    bit_size: 1
  - name: AWD2IE
    description: 'Analog watchdog 2 interrupt enable This bit is set and cleared by software to enable/disable the analog watchdog 2 interrupt. Note: Software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 8
    bit_size: 1
  - name: AWD3IE
    description: 'Analog watchdog 3 interrupt enable This bit is set and cleared by software to enable/disable the analog watchdog 2 interrupt. Note: Software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 9
    bit_size: 1
fieldset/ADC_ISR:
  description: ADC interrupt and status register.
  fields:
  - name: ADRDY
    description: ADC ready This bit is set by hardware after the ADC has been enabled (bit ADEN = 1) and when the ADC reaches a state where it is ready to accept conversion requests. It is cleared by software writing 1 to it.
    bit_offset: 0
    bit_size: 1
  - name: EOSMP
    description: End of sampling flag This bit is set by hardware during the conversion of any channel (only for regular channels), at the end of the sampling phase.
    bit_offset: 1
    bit_size: 1
  - name: EOC
    description: End of conversion flag This bit is set by hardware at the end of each regular conversion of a channel when a new data is available in the ADC_DR register. It is cleared by software writing 1 to it or by reading the ADC_DR register.
    bit_offset: 2
    bit_size: 1
  - name: EOS
    description: End of regular sequence flag This bit is set by hardware at the end of the conversions of a regular sequence of channels. It is cleared by software writing 1 to it.
    bit_offset: 3
    bit_size: 1
  - name: OVR
    description: ADC overrun This bit is set by hardware when an overrun occurs on a regular channel, meaning that a new conversion has completed while the EOC flag was already set. It is cleared by software writing 1 to it.
    bit_offset: 4
    bit_size: 1
  - name: JEOC
    description: Injected channel end of conversion flag This bit is set by hardware at the end of each injected conversion of a channel when a new data is available in the corresponding ADC_JDRy register. It is cleared by software writing 1 to it or by reading the corresponding ADC_JDRy register.
    bit_offset: 5
    bit_size: 1
  - name: JEOS
    description: Injected channel end of sequence flag This bit is set by hardware at the end of the conversions of all injected channels in the group. It is cleared by software writing 1 to it.
    bit_offset: 6
    bit_size: 1
  - name: AWD1
    description: Analog watchdog 1 flag This bit is set by hardware when the converted voltage crosses the values programmed in the fields LT1[11:0] and HT1[11:0] of ADC_LTR1, & ADC_HTR1 register. It is cleared by software. writing 1 to it.
    bit_offset: 7
    bit_size: 1
  - name: AWD2
    description: Analog watchdog 2 flag This bit is set by hardware when the converted voltage crosses the values programmed in the fields LT2[7:0] and HT2[7:0] of ADC_LTR2 & ADC_HTR2 register. It is cleared by software writing 1 to it.
    bit_offset: 8
    bit_size: 1
  - name: AWD3
    description: Analog watchdog 3 flag This bit is set by hardware when the converted voltage crosses the values programmed in the fields LT3[7:0] and HT3[7:0] of ADC_LTR3 & ADC_HTR3 register. It is cleared by software writing 1 to it.
    bit_offset: 9
    bit_size: 1
  - name: LDORDY
    description: ADC voltage regulator ready This bit is set by hardware. It indicates that the ADC internal supply is ready. The ADC is available after tADCVREG_SETUP time.
    bit_offset: 12
    bit_size: 1
fieldset/ADC_JDR1:
  description: ADC injected data register.
  fields:
  - name: JDATA
    description: Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in.
    bit_offset: 0
    bit_size: 32
fieldset/ADC_JDR2:
  description: ADC injected data register.
  fields:
  - name: JDATA
    description: Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in.
    bit_offset: 0
    bit_size: 32
fieldset/ADC_JDR3:
  description: ADC injected data register.
  fields:
  - name: JDATA
    description: Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in.
    bit_offset: 0
    bit_size: 32
fieldset/ADC_JDR4:
  description: ADC injected data register.
  fields:
  - name: JDATA
    description: Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in.
    bit_offset: 0
    bit_size: 32
fieldset/ADC_JSQR:
  description: ADC injected sequence register.
  fields:
  - name: JL
    description: 'Injected channel sequence length These bits are written by software to define the total number of conversions in the injected channel conversion sequence. Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing.'
    bit_offset: 0
    bit_size: 2
  - name: JEXTSEL
    description: 'External trigger selection for injected group These bits select the external event used to trigger the start of conversion of an injected group: ... Refer to the ADC external trigger for injected channels in internal signals for details on trigger mapping. Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing.'
    bit_offset: 2
    bit_size: 5
  - name: JEXTEN
    description: 'External trigger enable and polarity selection for injected channels These bits are set and cleared by software to select the external trigger polarity and enable the trigger of an injected group. Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing.'
    bit_offset: 7
    bit_size: 2
  - name: JSQ1
    description: '1st conversion in the injected sequence These bits are written by software with the channel number (0..19) assigned as the 1st in the injected conversion sequence. Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing.'
    bit_offset: 9
    bit_size: 5
  - name: JSQ2
    description: '2nd conversion in the injected sequence These bits are written by software with the channel number (0..19) assigned as the 2nd in the injected conversion sequence. Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing.'
    bit_offset: 15
    bit_size: 5
  - name: JSQ3
    description: '3rd conversion in the injected sequence These bits are written by software with the channel number (0..19) assigned as the 3rd in the injected conversion sequence. Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing.'
    bit_offset: 21
    bit_size: 5
  - name: JSQ4
    description: '4th conversion in the injected sequence These bits are written by software with the channel number (0..19) assigned as the 4th in the injected conversion sequence. Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing.'
    bit_offset: 27
    bit_size: 5
fieldset/ADC_LTR1:
  description: ADC watchdog threshold register 1.
  fields:
  - name: LTR1
    description: Analog watchdog 1 lower threshold These bits are written by software to define the lower threshold for the analog watchdog 1. Refer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy).
    bit_offset: 0
    bit_size: 25
fieldset/ADC_LTR2:
  description: ADC watchdog lower threshold register 2.
  fields:
  - name: LTR2
    description: Analog watchdog 2 lower threshold These bits are written by software to define the lower threshold for the analog watchdog 2. Refer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy).
    bit_offset: 0
    bit_size: 25
fieldset/ADC_LTR3:
  description: ADC watchdog lower threshold register 3.
  fields:
  - name: LTR3
    description: Analog watchdog 3 lower threshold These bits are written by software to define the lower threshold for the analog watchdog 3. Refer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy).
    bit_offset: 0
    bit_size: 25
fieldset/ADC_OFR1:
  description: ADC offset register.
  fields:
  - name: OFFSET
    description: 'Data offset y for the channel programmed into OFFSETy_CH[4:0] bits These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (regular or injected). The channel to which the data offset y applies must be programmed to the OFFSETy_CH[4:0] bits. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). When OFFSETy[21:0] bitfield is reset, the offset compensation is disabled. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If several offsets (OFFSETy) point to the same channel, only the offset with the lowest y value is considered for the subtraction. For example, if OFFSET1_CH[4:0] = 4 and OFFSET2_CH[4:0] = 4, this is OFFSET1[25:0] that is subtracted when converting channel 4.'
    bit_offset: 0
    bit_size: 24
  - name: POSOFF
    description: 'offset sign This bit is set and cleared by software to enable the positive offset. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 24
    bit_size: 1
  - name: USAT
    description: 'Unsigned saturation enable This bit is written by software to enable or disable the unsigned saturation feature. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 25
    bit_size: 1
  - name: SSAT
    description: 'Signed saturation enable This bit is written by software to enable or disable the Signed saturation feature. (see OFFSETy_CH, OVSS, LSHIFT, USAT, SSAT) for details). Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 26
    bit_size: 1
  - name: OFFSET_CH
    description: 'Channel selection for the data offset y These bits are written by software to define the channel to which the offset programmed into OFFSETy[25:0] bits applies. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If OFFSETy_EN bit is set, it is not allowed to select the same channel in different ADC_OFRy registers.'
    bit_offset: 27
    bit_size: 5
fieldset/ADC_OFR2:
  description: ADC offset register.
  fields:
  - name: OFFSET
    description: 'Data offset y for the channel programmed into OFFSETy_CH[4:0] bits These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (regular or injected). The channel to which the data offset y applies must be programmed to the OFFSETy_CH[4:0] bits. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). When OFFSETy[21:0] bitfield is reset, the offset compensation is disabled. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If several offsets (OFFSETy) point to the same channel, only the offset with the lowest y value is considered for the subtraction. For example, if OFFSET1_CH[4:0] = 4 and OFFSET2_CH[4:0] = 4, this is OFFSET1[25:0] that is subtracted when converting channel 4.'
    bit_offset: 0
    bit_size: 24
  - name: POSOFF
    description: 'offset sign This bit is set and cleared by software to enable the positive offset. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 24
    bit_size: 1
  - name: USAT
    description: 'Unsigned saturation enable This bit is written by software to enable or disable the unsigned saturation feature. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 25
    bit_size: 1
  - name: SSAT
    description: 'Signed saturation enable This bit is written by software to enable or disable the Signed saturation feature. (see OFFSETy_CH, OVSS, LSHIFT, USAT, SSAT) for details). Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 26
    bit_size: 1
  - name: OFFSET_CH
    description: 'Channel selection for the data offset y These bits are written by software to define the channel to which the offset programmed into OFFSETy[25:0] bits applies. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If OFFSETy_EN bit is set, it is not allowed to select the same channel in different ADC_OFRy registers.'
    bit_offset: 27
    bit_size: 5
fieldset/ADC_OFR3:
  description: ADC offset register.
  fields:
  - name: OFFSET
    description: 'Data offset y for the channel programmed into OFFSETy_CH[4:0] bits These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (regular or injected). The channel to which the data offset y applies must be programmed to the OFFSETy_CH[4:0] bits. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). When OFFSETy[21:0] bitfield is reset, the offset compensation is disabled. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If several offsets (OFFSETy) point to the same channel, only the offset with the lowest y value is considered for the subtraction. For example, if OFFSET1_CH[4:0] = 4 and OFFSET2_CH[4:0] = 4, this is OFFSET1[25:0] that is subtracted when converting channel 4.'
    bit_offset: 0
    bit_size: 24
  - name: POSOFF
    description: 'offset sign This bit is set and cleared by software to enable the positive offset. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 24
    bit_size: 1
  - name: USAT
    description: 'Unsigned saturation enable This bit is written by software to enable or disable the unsigned saturation feature. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 25
    bit_size: 1
  - name: SSAT
    description: 'Signed saturation enable This bit is written by software to enable or disable the Signed saturation feature. (see OFFSETy_CH, OVSS, LSHIFT, USAT, SSAT) for details). Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 26
    bit_size: 1
  - name: OFFSET_CH
    description: 'Channel selection for the data offset y These bits are written by software to define the channel to which the offset programmed into OFFSETy[25:0] bits applies. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If OFFSETy_EN bit is set, it is not allowed to select the same channel in different ADC_OFRy registers.'
    bit_offset: 27
    bit_size: 5
fieldset/ADC_OFR4:
  description: ADC offset register.
  fields:
  - name: OFFSET
    description: 'Data offset y for the channel programmed into OFFSETy_CH[4:0] bits These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (regular or injected). The channel to which the data offset y applies must be programmed to the OFFSETy_CH[4:0] bits. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). When OFFSETy[21:0] bitfield is reset, the offset compensation is disabled. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If several offsets (OFFSETy) point to the same channel, only the offset with the lowest y value is considered for the subtraction. For example, if OFFSET1_CH[4:0] = 4 and OFFSET2_CH[4:0] = 4, this is OFFSET1[25:0] that is subtracted when converting channel 4.'
    bit_offset: 0
    bit_size: 24
  - name: POSOFF
    description: 'offset sign This bit is set and cleared by software to enable the positive offset. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 24
    bit_size: 1
  - name: USAT
    description: 'Unsigned saturation enable This bit is written by software to enable or disable the unsigned saturation feature. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 25
    bit_size: 1
  - name: SSAT
    description: 'Signed saturation enable This bit is written by software to enable or disable the Signed saturation feature. (see OFFSETy_CH, OVSS, LSHIFT, USAT, SSAT) for details). Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 26
    bit_size: 1
  - name: OFFSET_CH
    description: 'Channel selection for the data offset y These bits are written by software to define the channel to which the offset programmed into OFFSETy[25:0] bits applies. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If OFFSETy_EN bit is set, it is not allowed to select the same channel in different ADC_OFRy registers.'
    bit_offset: 27
    bit_size: 5
fieldset/ADC_PCSEL:
  description: ADC channel preselection register.
  fields:
  - name: PCSEL0
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 0
    bit_size: 1
  - name: PCSEL1
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 1
    bit_size: 1
  - name: PCSEL2
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 2
    bit_size: 1
  - name: PCSEL3
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 3
    bit_size: 1
  - name: PCSEL4
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 4
    bit_size: 1
  - name: PCSEL5
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 5
    bit_size: 1
  - name: PCSEL6
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 6
    bit_size: 1
  - name: PCSEL7
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 7
    bit_size: 1
  - name: PCSEL8
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 8
    bit_size: 1
  - name: PCSEL9
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 9
    bit_size: 1
  - name: PCSEL10
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 10
    bit_size: 1
  - name: PCSEL11
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 11
    bit_size: 1
  - name: PCSEL12
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 12
    bit_size: 1
  - name: PCSEL13
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 13
    bit_size: 1
  - name: PCSEL14
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 14
    bit_size: 1
  - name: PCSEL15
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 15
    bit_size: 1
  - name: PCSEL16
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 16
    bit_size: 1
  - name: PCSEL17
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 17
    bit_size: 1
  - name: PCSEL18
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 18
    bit_size: 1
  - name: PCSEL19
    description: 'Channel i (VINP[i]) preselection These bits are written by software to preselect the input channel I/O instance to be converted. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 19
    bit_size: 1
fieldset/ADC_SMPR1:
  description: ADC sample time register 1.
  fields:
  - name: SMP0
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 0
    bit_size: 3
  - name: SMP1
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 3
    bit_size: 3
  - name: SMP2
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 6
    bit_size: 3
  - name: SMP3
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 9
    bit_size: 3
  - name: SMP4
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 12
    bit_size: 3
  - name: SMP5
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 15
    bit_size: 3
  - name: SMP6
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 18
    bit_size: 3
  - name: SMP7
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 21
    bit_size: 3
  - name: SMP8
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 24
    bit_size: 3
  - name: SMP9
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 27
    bit_size: 3
fieldset/ADC_SMPR2:
  description: ADC sample time register 2.
  fields:
  - name: SMP10
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 0
    bit_size: 3
  - name: SMP11
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 3
    bit_size: 3
  - name: SMP12
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 6
    bit_size: 3
  - name: SMP13
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 9
    bit_size: 3
  - name: SMP14
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 12
    bit_size: 3
  - name: SMP15
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 15
    bit_size: 3
  - name: SMP16
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 18
    bit_size: 3
  - name: SMP17
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 21
    bit_size: 3
  - name: SMP18
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 24
    bit_size: 3
  - name: SMP19
    description: 'Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).'
    bit_offset: 27
    bit_size: 3
fieldset/ADC_SQR1:
  description: ADC regular sequence register 1.
  fields:
  - name: L
    description: 'Regular channel sequence length These bits are written by software to define the total number of conversions in the regular channel conversion sequence. ... Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 0
    bit_size: 4
  - name: SQ1
    description: '1st conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 1st in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 6
    bit_size: 5
  - name: SQ2
    description: '2nd conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 2nd in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 12
    bit_size: 5
  - name: SQ3
    description: '3rd conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 3rd in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 18
    bit_size: 5
  - name: SQ4
    description: 4th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 4th in the regular conversion sequence.
    bit_offset: 24
    bit_size: 5
fieldset/ADC_SQR2:
  description: ADC regular sequence register 2.
  fields:
  - name: SQ5
    description: '5th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 5th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 0
    bit_size: 5
  - name: SQ6
    description: '6th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 6th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 6
    bit_size: 5
  - name: SQ7
    description: '7th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 7th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 12
    bit_size: 5
  - name: SQ8
    description: '8th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 8th in the regular conversion sequence Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 18
    bit_size: 5
  - name: SQ9
    description: '9th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 9th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 24
    bit_size: 5
fieldset/ADC_SQR3:
  description: ADC regular sequence register 3.
  fields:
  - name: SQ10
    description: '10th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 10th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 0
    bit_size: 5
  - name: SQ11
    description: '11th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 11th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 6
    bit_size: 5
  - name: SQ12
    description: '12th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 12th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 12
    bit_size: 5
  - name: SQ13
    description: '13th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 13th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 18
    bit_size: 5
  - name: SQ14
    description: '14th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 14th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 24
    bit_size: 5
fieldset/ADC_SQR4:
  description: ADC regular sequence register 4.
  fields:
  - name: SQ15
    description: '15th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 15th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 0
    bit_size: 5
  - name: SQ16
    description: '16th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 16th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).'
    bit_offset: 6
    bit_size: 5
