Warnings in file C:\Users\ASUS\Downloads\Nomper\source\alu_unit.luc:
    Line 50, Column 18 : The signal "compare.out" is wider than "out" and the most significant bits will be dropped
    Line 47, Column 18 : The signal "adder.out" is wider than "out" and the most significant bits will be dropped
    Line 48, Column 18 : The signal "boolean.out" is wider than "out" and the most significant bits will be dropped
Warnings in file C:\Users\ASUS\Downloads\Nomper\source\au_top.luc:
    Line 12, Column 4 : "io_dip" was never used
Warnings in file C:\Users\ASUS\Downloads\Nomper\source\game_betaCPU.luc:
    Line 3, Column 4 : "rst" was never used
    Line 2, Column 4 : "clk" was never used
Warnings in file C:\Users\ASUS\Downloads\Nomper\source\buttons_select.luc:
    Line 42, Column 2 : "store_ready" was never used
    Line 32, Column 2 : "store_alufn" was never used
    Line 33, Column 2 : "store_asel" was never used
    Line 34, Column 2 : "store_bsel" was never used
    Line 35, Column 2 : "store_alu_out_sel" was never used
    Line 36, Column 2 : "store_regfile_write_address" was never used
    Line 37, Column 2 : "store_regfile_read_address_a" was never used
    Line 38, Column 2 : "store_regfile_read_address_b" was never used
    Line 39, Column 2 : "store_we_regfile" was never used
    Line 40, Column 2 : "store_outputsend" was never used
    Line 41, Column 2 : "store_reset_signal" was never used
Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\ASUS\Downloads\Nomper\work\project.tcl}
# set projDir "C:/Users/ASUS/Downloads/Nomper/work/vivado"
# set projName "ChomperNomGame"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/ASUS/Downloads/Nomper/work/verilog/au_top_0.v" "C:/Users/ASUS/Downloads/Nomper/work/verilog/game_CU_1.v" "C:/Users/ASUS/Downloads/Nomper/work/verilog/alu_unit_2.v" "C:/Users/ASUS/Downloads/Nomper/work/verilog/game_regfile_3.v" "C:/Users/ASUS/Downloads/Nomper/work/verilog/ws2812b_writer_4.v" "C:/Users/ASUS/Downloads/Nomper/work/verilog/reset_conditioner_5.v" "C:/Users/ASUS/Downloads/Nomper/work/verilog/button_conditioner_6.v" "C:/Users/ASUS/Downloads/Nomper/work/verilog/edge_detector_7.v" "C:/Users/ASUS/Downloads/Nomper/work/verilog/adder_unit_8.v" "C:/Users/ASUS/Downloads/Nomper/work/verilog/boolean_unit_9.v" "C:/Users/ASUS/Downloads/Nomper/work/verilog/shifter_unit_10.v" "C:/Users/ASUS/Downloads/Nomper/work/verilog/compare_unit_11.v" "C:/Users/ASUS/Downloads/Nomper/work/verilog/pipeline_12.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/ASUS/Downloads/Nomper/work/constraint/alchitry.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" "C:/Users/ASUS/Downloads/Nomper/work/constraint/custom.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Fri Apr 14 02:09:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.runs/synth_1/runme.log
# wait_on_run synth_1
[Fri Apr 14 02:09:09 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20540
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1000.270 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter COLOR bound to: 48'b111111110000000000000000000000000000000000000000 
	Parameter MATRIX_MAP bound to: 384'b111000111001111010111011111100111101111110111111110111110110110101110100110011110010110001110000101000101001101010101011101100101101101110101111100111100110100101100100100011100010100001100000011000011001011010011011011100011101011110011111010111010110010101010100010011010010010001010000001000001001001010001011001100001101001110001111000111000110000101000100000011000010000001000000 
INFO: [Synth 8-6157] synthesizing module 'game_CU_1' [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/game_CU_1.v:7]
	Parameter EATEN_ROW bound to: 64'b1000000011000000111000001111000011111000111111001111111011111111 
	Parameter START_RESET_game_fsm bound to: 6'b000000 
	Parameter PLAYER1_game_fsm bound to: 6'b000001 
	Parameter PLAYER2_game_fsm bound to: 6'b000010 
	Parameter INCREMENT_ROW_COUNTER_game_fsm bound to: 6'b000011 
	Parameter DECREMENT_ROW_COUNTER_game_fsm bound to: 6'b000100 
	Parameter INCREMENT_COL_COUNTER_game_fsm bound to: 6'b000101 
	Parameter DECREMENT_COL_COUNTER_game_fsm bound to: 6'b000110 
	Parameter LEFT_BUTTON_game_fsm bound to: 6'b000111 
	Parameter RIGHT_BUTTON_game_fsm bound to: 6'b001000 
	Parameter DOWN_BUTTON_game_fsm bound to: 6'b001001 
	Parameter UP_BUTTON_game_fsm bound to: 6'b001010 
	Parameter CHECK_EATEN_UP_game_fsm bound to: 6'b001011 
	Parameter CHECK_EATEN_UP_COMPARE_game_fsm bound to: 6'b001100 
	Parameter SHIFT_UP_game_fsm bound to: 6'b001101 
	Parameter SHIFT_UP_UPDATE_game_fsm bound to: 6'b001110 
	Parameter UPDATE_ROW_0_UP_game_fsm bound to: 6'b001111 
	Parameter SHIFT_DOWN_game_fsm bound to: 6'b010000 
	Parameter SHIFT_DOWN_UPDATE_game_fsm bound to: 6'b010001 
	Parameter CHECK_EATEN_RIGHT_game_fsm bound to: 6'b010010 
	Parameter SHIFT_RIGHT_game_fsm bound to: 6'b010011 
	Parameter CHECK_RIGHT_COMPARE_game_fsm bound to: 6'b010100 
	Parameter SHIFT_RIGHT_UPDATE_game_fsm bound to: 6'b010101 
	Parameter UPDATE_ROW_0_RIGHT_game_fsm bound to: 6'b010110 
	Parameter SHIFT_RIGHT_UPDATE2_game_fsm bound to: 6'b010111 
	Parameter SHIFT_LEFT_game_fsm bound to: 6'b011000 
	Parameter SHIFT_LEFT1_game_fsm bound to: 6'b011001 
	Parameter SHIFT_LEFT_UPDATE_game_fsm bound to: 6'b011010 
	Parameter SHIFT_LEFT_UPDATE2_game_fsm bound to: 6'b011011 
	Parameter EAT_CELLS_game_fsm bound to: 6'b011100 
	Parameter UPDATE_ROW_1_EATEN_FOR_COL0_game_fsm bound to: 6'b011101 
	Parameter UPDATE_ROW_1_EATEN_game_fsm bound to: 6'b011110 
	Parameter UPDATE_ROW_2_EATEN_game_fsm bound to: 6'b011111 
	Parameter UPDATE_ROW_3_EATEN_game_fsm bound to: 6'b100000 
	Parameter UPDATE_ROW_4_EATEN_game_fsm bound to: 6'b100001 
	Parameter UPDATE_ROW_5_EATEN_game_fsm bound to: 6'b100010 
	Parameter UPDATE_ROW_6_EATEN_game_fsm bound to: 6'b100011 
	Parameter UPDATE_ROW_7_EATEN_game_fsm bound to: 6'b100100 
	Parameter CHECK_POISON_ROW_0_game_fsm bound to: 6'b100101 
	Parameter CHECK_POISON_ROW_1_game_fsm bound to: 6'b100110 
	Parameter CHANGE_PLAYER_TURN_game_fsm bound to: 6'b100111 
	Parameter INITIALIZE_FOR_PLAYER_game_fsm bound to: 6'b101000 
	Parameter RESET_ROW_COUNTER_game_fsm bound to: 6'b101001 
	Parameter RESET_COL_COUNTER_game_fsm bound to: 6'b101010 
	Parameter P1WINS_game_fsm bound to: 6'b101011 
	Parameter P2WINS_game_fsm bound to: 6'b101100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/game_CU_1.v:104]
INFO: [Synth 8-6155] done synthesizing module 'game_CU_1' (1#1) [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/game_CU_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_unit_2' [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/alu_unit_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_unit_8' [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/adder_unit_8.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/adder_unit_8.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_unit_8' (2#1) [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/adder_unit_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_unit_9' [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/boolean_unit_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_unit_9' (3#1) [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/boolean_unit_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_unit_10' [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/shifter_unit_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_unit_10' (4#1) [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/shifter_unit_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_unit_11' [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/compare_unit_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_unit_11' (5#1) [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/compare_unit_11.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/alu_unit_2.v:96]
INFO: [Synth 8-6155] done synthesizing module 'alu_unit_2' (6#1) [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/alu_unit_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_regfile_3' [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/game_regfile_3.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/game_regfile_3.v:81]
INFO: [Synth 8-6155] done synthesizing module 'game_regfile_3' (7#1) [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/game_regfile_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'ws2812b_writer_4' [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/ws2812b_writer_4.v:11]
	Parameter PIXEL_COUNT bound to: 7'b1000000 
	Parameter SEND_PIXEL_state bound to: 1'b0 
	Parameter RESET_state bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'ws2812b_writer_4' (8#1) [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/ws2812b_writer_4.v:11]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_5' [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/reset_conditioner_5.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_5' (9#1) [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/reset_conditioner_5.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_6' [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/button_conditioner_6.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_12' [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/pipeline_12.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_12' (10#1) [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/pipeline_12.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_6' (11#1) [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/button_conditioner_6.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_7' [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/edge_detector_7.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_7' (12#1) [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/edge_detector_7.v:12]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (13#1) [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.270 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1000.270 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Downloads/Nomper/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Downloads/Nomper/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ASUS/Downloads/Nomper/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [C:/Users/ASUS/Downloads/Nomper/work/constraint/custom.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_0' already exists, overwriting the previous clock with the same name. [C:/Users/ASUS/Downloads/Nomper/work/constraint/custom.xdc:2]
Finished Parsing XDC File [C:/Users/ASUS/Downloads/Nomper/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ASUS/Downloads/Nomper/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1000.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1000.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.270 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_CU_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    START_RESET_game_fsm |                           000000 |                           000000
        PLAYER1_game_fsm |                           000001 |                           000001
      EAT_CELLS_game_fsm |                           000010 |                           011100
UPDATE_ROW_1_EATEN_FOR_COL0_game_fsm |                           000011 |                           011101
UPDATE_ROW_1_EATEN_game_fsm |                           000100 |                           011110
UPDATE_ROW_2_EATEN_game_fsm |                           000101 |                           011111
UPDATE_ROW_3_EATEN_game_fsm |                           000110 |                           100000
UPDATE_ROW_4_EATEN_game_fsm |                           000111 |                           100001
UPDATE_ROW_5_EATEN_game_fsm |                           001000 |                           100010
UPDATE_ROW_6_EATEN_game_fsm |                           001001 |                           100011
UPDATE_ROW_7_EATEN_game_fsm |                           001010 |                           100100
CHECK_POISON_ROW_0_game_fsm |                           001011 |                           100101
CHECK_POISON_ROW_1_game_fsm |                           001100 |                           100110
         P2WINS_game_fsm |                           001101 |                           101100
         P1WINS_game_fsm |                           001110 |                           101011
CHANGE_PLAYER_TURN_game_fsm |                           001111 |                           100111
INITIALIZE_FOR_PLAYER_game_fsm |                           010000 |                           101000
RESET_ROW_COUNTER_game_fsm |                           010001 |                           101001
RESET_COL_COUNTER_game_fsm |                           010010 |                           101010
        PLAYER2_game_fsm |                           010011 |                           000010
    LEFT_BUTTON_game_fsm |                           010100 |                           000111
     SHIFT_LEFT_game_fsm |                           010101 |                           011000
    SHIFT_LEFT1_game_fsm |                           010110 |                           011001
SHIFT_LEFT_UPDATE_game_fsm |                           010111 |                           011010
SHIFT_LEFT_UPDATE2_game_fsm |                           011000 |                           011011
DECREMENT_COL_COUNTER_game_fsm |                           011001 |                           000110
   RIGHT_BUTTON_game_fsm |                           011010 |                           001000
CHECK_EATEN_RIGHT_game_fsm |                           011011 |                           010010
    SHIFT_RIGHT_game_fsm |                           011100 |                           010011
CHECK_RIGHT_COMPARE_game_fsm |                           011101 |                           010100
SHIFT_RIGHT_UPDATE_game_fsm |                           011110 |                           010101
UPDATE_ROW_0_RIGHT_game_fsm |                           011111 |                           010110
SHIFT_RIGHT_UPDATE2_game_fsm |                           100000 |                           010111
INCREMENT_COL_COUNTER_game_fsm |                           100001 |                           000101
      UP_BUTTON_game_fsm |                           100010 |                           001010
 CHECK_EATEN_UP_game_fsm |                           100011 |                           001011
CHECK_EATEN_UP_COMPARE_game_fsm |                           100100 |                           001100
       SHIFT_UP_game_fsm |                           100101 |                           001101
SHIFT_UP_UPDATE_game_fsm |                           100110 |                           001110
UPDATE_ROW_0_UP_game_fsm |                           100111 |                           001111
INCREMENT_ROW_COUNTER_game_fsm |                           101000 |                           000011
    DOWN_BUTTON_game_fsm |                           101001 |                           001001
     SHIFT_DOWN_game_fsm |                           101010 |                           010000
SHIFT_DOWN_UPDATE_game_fsm |                           101011 |                           010001
DECREMENT_ROW_COUNTER_game_fsm |                           101100 |                           000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'sequential' in module 'game_CU_1'
WARNING: [Synth 8-327] inferring latch for variable 'rom_output_reg' [C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.srcs/sources_1/imports/verilog/game_CU_1.v:714]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 1     
	  45 Input    6 Bit        Muxes := 1     
	  86 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	  45 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	  45 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 16    
	  45 Input    1 Bit        Muxes := 5     
	  16 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_0'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1000.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 1142.602 ; gain = 142.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 1143.656 ; gain = 143.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1143.656 ; gain = 143.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1143.656 ; gain = 143.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1143.656 ; gain = 143.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1143.656 ; gain = 143.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1143.656 ; gain = 143.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1143.656 ; gain = 143.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    40|
|3     |LUT1   |    27|
|4     |LUT2   |   104|
|5     |LUT3   |    61|
|6     |LUT4   |    69|
|7     |LUT5   |    67|
|8     |LUT6   |   298|
|9     |MUXF7  |    11|
|10    |MUXF8  |     2|
|11    |FDRE   |   246|
|12    |FDSE   |     6|
|13    |LD     |     7|
|14    |IBUF   |     8|
|15    |OBUF   |    46|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1143.656 ; gain = 143.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1143.656 ; gain = 143.387
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1143.656 ; gain = 143.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1155.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1155.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 1155.562 ; gain = 155.293
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 14 02:10:09 2023...
[Fri Apr 14 02:10:14 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1000.023 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 14 02:10:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Apr 14 02:10:15 2023] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1000.086 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ASUS/Downloads/Nomper/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Downloads/Nomper/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [C:/Users/ASUS/Downloads/Nomper/work/constraint/custom.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_0' already exists, overwriting the previous clock with the same name. [C:/Users/ASUS/Downloads/Nomper/work/constraint/custom.xdc:2]
Finished Parsing XDC File [C:/Users/ASUS/Downloads/Nomper/work/constraint/custom.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1000.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.086 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.783 . Memory (MB): peak = 1000.086 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16deaa38a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1244.352 ; gain = 244.266

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2270a4166

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1453.078 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1dfdddd1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1453.078 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2191e9115

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1453.078 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2191e9115

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1453.078 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2191e9115

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1453.078 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2191e9115

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1453.078 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1453.078 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1995f39cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1453.078 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1995f39cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1453.078 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1995f39cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1453.078 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1453.078 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1995f39cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1453.078 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1453.078 ; gain = 452.992
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1453.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1499.844 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 183e3ad16

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1499.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bfbcad35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 185b478e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.376 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 185b478e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.379 . Memory (MB): peak = 1499.844 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 185b478e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.382 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1bbbe6623

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.490 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14bfcb880

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.543 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 66 LUTNM shape to break, 14 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 20, two critical 46, total 66, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 73 nets or cells. Created 66 new cells, deleted 7 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1499.844 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           66  |              7  |                    73  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           66  |              7  |                    73  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 11f847431

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.844 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: c13330c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.844 ; gain = 0.000
Phase 2 Global Placement | Checksum: c13330c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: eb21516e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 122dc0bc9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cdfce78b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f6cf3a3e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 15fbd96c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12f79635b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1bdf9270c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 283b5df2b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1107585d3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1499.844 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1107585d3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fbc4b02f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.498 | TNS=-58.886 |
Phase 1 Physical Synthesis Initialization | Checksum: ff68c656

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1499.844 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 81d43eb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1499.844 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: fbc4b02f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1499.844 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.344. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1499.844 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ab43d79a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ab43d79a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ab43d79a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1499.844 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1ab43d79a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1499.844 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1499.844 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d3387a95

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1499.844 ; gain = 0.000
Ending Placer Task | Checksum: d4d1b181

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1499.844 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1499.844 ; gain = 1.023
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1499.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1499.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1499.844 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1499.844 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.344 | TNS=-10.100 |
Phase 1 Physical Synthesis Initialization | Checksum: ef1d5e2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1499.844 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.344 | TNS=-10.100 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: ef1d5e2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.344 | TNS=-10.100 |
INFO: [Physopt 32-702] Processed net gameCU/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net gameCU/Q[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net gameCU/Q[1].  Did not re-place instance gameCU/FSM_sequential_M_game_fsm_q_reg[1]
INFO: [Physopt 32-702] Processed net gameCU/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/FSM_sequential_M_game_fsm_q[0]_i_2_n_0.  Did not re-place instance gameCU/FSM_sequential_M_game_fsm_q[0]_i_2
INFO: [Physopt 32-702] Processed net gameCU/FSM_sequential_M_game_fsm_q[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_n_0.  Did not re-place instance gameCU/FSM_sequential_M_game_fsm_q[5]_i_12
INFO: [Physopt 32-572] Net gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net gameCU/M_gameCU_outputcheck[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net gameCU/M_gameCU_outputcheck[5].  Did not re-place instance gameCU/M_row0_output_q[5]_i_1
INFO: [Physopt 32-710] Processed net gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_n_0. Critical path length was reduced through logic transformation on cell gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_comp.
INFO: [Physopt 32-735] Processed net gameCU/M_gameCU_outputcheck[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.324 | TNS=-10.048 |
INFO: [Physopt 32-662] Processed net gameCU/M_gameCU_outputcheck[7].  Did not re-place instance gameCU/M_row0_output_q[7]_i_2
INFO: [Physopt 32-572] Net gameCU/M_gameCU_outputcheck[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gameCU/M_gameCU_outputcheck[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu/out0__35_carry__0_i_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu/out0__35_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu/out0__35_carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu/out0__0_carry__0_i_7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net gameCU/zvn2_carry__0_i_14_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.285 | TNS=-9.086 |
INFO: [Physopt 32-702] Processed net gameCU/M_selected_block_row_q_reg[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/out0__35_carry__0_i_2_n_0.  Did not re-place instance gameCU/out0__35_carry__0_i_2
INFO: [Physopt 32-242] Processed net gameCU/out0__35_carry__0_i_2_n_0. Rewired (signal push) gameCU/out0__35_carry__0_i_1_0[0] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net gameCU/out0__35_carry__0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.244 | TNS=-8.840 |
INFO: [Physopt 32-702] Processed net alu/out0__22_carry_i_7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net gameCU/out0__22_carry_i_9_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.230 | TNS=-8.756 |
INFO: [Physopt 32-571] Net gameCU/M_gameCU_outputcheck[4] was not replicated.
INFO: [Physopt 32-662] Processed net gameCU/M_gameCU_outputcheck[4].  Did not re-place instance gameCU/M_row0_output_q[4]_i_1
INFO: [Physopt 32-710] Processed net gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_n_0. Critical path length was reduced through logic transformation on cell gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_comp_1.
INFO: [Physopt 32-735] Processed net gameCU/M_gameCU_outputcheck[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.214 | TNS=-8.677 |
INFO: [Physopt 32-702] Processed net gameCU/FSM_sequential_M_game_fsm_q[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/out0__35_carry__0_i_2_n_0.  Did not re-place instance gameCU/out0__35_carry__0_i_2_rewire
INFO: [Physopt 32-710] Processed net gameCU/M_selected_block_row_q_reg[6][0]. Critical path length was reduced through logic transformation on cell gameCU/out0__35_carry__0_i_1_rewire_comp.
INFO: [Physopt 32-735] Processed net gameCU/out0__35_carry__0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.175 | TNS=-8.560 |
INFO: [Physopt 32-702] Processed net gameCU/zvn2_carry__0_i_14_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/out0__0_carry__0_i_10_0[2].  Did not re-place instance gameCU/out0__0_carry__0_i_1
INFO: [Physopt 32-572] Net gameCU/out0__0_carry__0_i_10_0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gameCU/out0__0_carry__0_i_10_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/out0__0_carry__0_i_9_n_0.  Did not re-place instance gameCU/out0__0_carry__0_i_9
INFO: [Physopt 32-572] Net gameCU/out0__0_carry__0_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gameCU/out0__0_carry__0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net regfile/M_row3_output_q_reg[2]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net regfile/M_row3_output_q_reg[2]_0.  Did not re-place instance regfile/zvn2_carry_i_33
INFO: [Physopt 32-572] Net regfile/M_row3_output_q_reg[2]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net regfile/M_row3_output_q_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net regfile/zvn2_carry_i_73_n_0.  Did not re-place instance regfile/zvn2_carry_i_73
INFO: [Physopt 32-735] Processed net regfile/zvn2_carry_i_73_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.166 | TNS=-8.533 |
INFO: [Physopt 32-662] Processed net gameCU/M_gameCU_outputcheck[4]_repN.  Did not re-place instance gameCU/M_row0_output_q[4]_i_1_comp
INFO: [Physopt 32-702] Processed net gameCU/M_gameCU_outputcheck[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net gameCU/M_gameCU_outputcheck[5]_repN.  Re-placed instance gameCU/M_row0_output_q[5]_i_1_comp
INFO: [Physopt 32-735] Processed net gameCU/M_gameCU_outputcheck[5]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.165 | TNS=-8.530 |
INFO: [Physopt 32-735] Processed net gameCU/zvn2_carry__0_i_14_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.151 | TNS=-8.488 |
INFO: [Physopt 32-702] Processed net alu/out0__22_carry__0_i_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu/out0__22_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gameCU/out0__22_carry_i_9_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/out0__22_carry_i_9_n_0.  Did not re-place instance gameCU/out0__22_carry_i_9
INFO: [Physopt 32-134] Processed net gameCU/out0__22_carry_i_9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net gameCU/out0__22_carry_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net gameCU/out0__22_carry_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.145 | TNS=-8.470 |
INFO: [Physopt 32-735] Processed net gameCU/out0__22_carry_i_9_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.133 | TNS=-8.434 |
INFO: [Physopt 32-662] Processed net gameCU/out0__0_carry__0_i_10_0[1].  Did not re-place instance gameCU/out0__0_carry__0_i_2
INFO: [Physopt 32-702] Processed net gameCU/out0__0_carry__0_i_10_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/out0__0_carry__0_i_12_n_0.  Did not re-place instance gameCU/out0__0_carry__0_i_12
INFO: [Physopt 32-710] Processed net gameCU/out0__0_carry__0_i_10_0[1]. Critical path length was reduced through logic transformation on cell gameCU/out0__0_carry__0_i_2_comp.
INFO: [Physopt 32-735] Processed net gameCU/out0__0_carry__0_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.086 | TNS=-8.320 |
INFO: [Physopt 32-702] Processed net gameCU/out0__22_carry_i_9_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/out0__22_carry_i_8_0[2].  Did not re-place instance gameCU/out0__22_carry_i_1
INFO: [Physopt 32-572] Net gameCU/out0__22_carry_i_8_0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gameCU/out0__22_carry_i_8_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/p_0_out[0].  Did not re-place instance gameCU/zvn2_carry__0_i_11
INFO: [Physopt 32-572] Net gameCU/p_0_out[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gameCU/p_0_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net regfile/M_stage_q_reg[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/M_stage_q_reg[3]_3.  Did not re-place instance gameCU/zvn2_carry_i_30
INFO: [Physopt 32-572] Net gameCU/M_stage_q_reg[3]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gameCU/M_stage_q_reg[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/zvn2_carry_i_69_n_0.  Did not re-place instance gameCU/zvn2_carry_i_69
INFO: [Physopt 32-572] Net gameCU/zvn2_carry_i_69_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gameCU/zvn2_carry_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net gameCU/zvn2_carry_i_104_n_0.  Re-placed instance gameCU/zvn2_carry_i_104
INFO: [Physopt 32-735] Processed net gameCU/zvn2_carry_i_104_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.084 | TNS=-8.316 |
INFO: [Physopt 32-662] Processed net gameCU/FSM_sequential_M_game_fsm_q_reg[1]_0.  Did not re-place instance gameCU/zvn2_carry_i_52
INFO: [Physopt 32-572] Net gameCU/FSM_sequential_M_game_fsm_q_reg[1]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gameCU/FSM_sequential_M_game_fsm_q_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/zvn2_carry_i_95_n_0.  Did not re-place instance gameCU/zvn2_carry_i_95
INFO: [Physopt 32-134] Processed net gameCU/zvn2_carry_i_95_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net gameCU/zvn2_carry_i_95_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net gameCU/zvn2_carry_i_95_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.082 | TNS=-8.312 |
INFO: [Physopt 32-572] Net gameCU/zvn2_carry_i_10_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net gameCU/zvn2_carry_i_10_0.  Did not re-place instance gameCU/zvn2_carry_i_10
INFO: [Physopt 32-572] Net gameCU/zvn2_carry_i_10_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gameCU/zvn2_carry_i_10_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/zvn2_carry_i_24_n_0.  Did not re-place instance gameCU/zvn2_carry_i_24
INFO: [Physopt 32-735] Processed net gameCU/zvn2_carry_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.080 | TNS=-8.139 |
INFO: [Physopt 32-662] Processed net gameCU/zvn2_carry_i_104_n_0.  Did not re-place instance gameCU/zvn2_carry_i_104
INFO: [Physopt 32-710] Processed net gameCU/zvn2_carry_i_69_n_0. Critical path length was reduced through logic transformation on cell gameCU/zvn2_carry_i_69_comp.
INFO: [Physopt 32-735] Processed net gameCU/zvn2_carry_i_104_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.078 | TNS=-8.135 |
INFO: [Physopt 32-572] Net gameCU/Q[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net gameCU/Q[5].  Did not re-place instance gameCU/FSM_sequential_M_game_fsm_q_reg[5]
INFO: [Physopt 32-702] Processed net gameCU/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/zvn2_carry_i_104_n_0.  Did not re-place instance gameCU/zvn2_carry_i_104_comp_1
INFO: [Physopt 32-702] Processed net gameCU/zvn2_carry_i_104_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gameCU/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/Q[5].  Did not re-place instance gameCU/FSM_sequential_M_game_fsm_q_reg[5]
INFO: [Physopt 32-702] Processed net gameCU/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/FSM_sequential_M_game_fsm_q[0]_i_2_n_0.  Did not re-place instance gameCU/FSM_sequential_M_game_fsm_q[0]_i_2
INFO: [Physopt 32-702] Processed net gameCU/FSM_sequential_M_game_fsm_q[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_n_0.  Did not re-place instance gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_comp_1
INFO: [Physopt 32-735] Processed net gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.067 | TNS=-8.109 |
INFO: [Physopt 32-663] Processed net regfile/M_gameCU_row_counter[0].  Re-placed instance regfile/M_row_ctr_q_reg[0]
INFO: [Physopt 32-735] Processed net regfile/M_gameCU_row_counter[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.065 | TNS=-7.945 |
INFO: [Physopt 32-662] Processed net gameCU/Q[1].  Did not re-place instance gameCU/FSM_sequential_M_game_fsm_q_reg[1]
INFO: [Physopt 32-702] Processed net gameCU/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_n_0.  Did not re-place instance gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_comp_1
INFO: [Physopt 32-735] Processed net gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.061 | TNS=-7.882 |
INFO: [Physopt 32-662] Processed net gameCU/FSM_sequential_M_game_fsm_q[1]_i_2_n_0.  Did not re-place instance gameCU/FSM_sequential_M_game_fsm_q[1]_i_2
INFO: [Physopt 32-702] Processed net gameCU/FSM_sequential_M_game_fsm_q[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/M_gameCU_outputcheck[0].  Did not re-place instance gameCU/M_row0_output_q[0]_i_1
INFO: [Physopt 32-702] Processed net gameCU/M_gameCU_outputcheck[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/M_row0_output_q[0]_i_4_n_0.  Did not re-place instance gameCU/M_row0_output_q[0]_i_4
INFO: [Physopt 32-702] Processed net gameCU/M_row0_output_q[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net alu/zvn2_carry_0.  Did not re-place instance alu/M_row0_output_q[0]_i_7
INFO: [Physopt 32-702] Processed net alu/zvn2_carry_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net alu/M_row0_output_q[0]_i_8_n_0.  Did not re-place instance alu/M_row0_output_q[0]_i_8
INFO: [Physopt 32-702] Processed net alu/M_row0_output_q[0]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu/zvn2_carry__0_i_8[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gameCU/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/zvn2_carry_i_22_n_0.  Did not re-place instance gameCU/zvn2_carry_i_22
INFO: [Physopt 32-702] Processed net gameCU/zvn2_carry_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net regfile/M_stage_q_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net regfile/zvn2_carry_i_97_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.054 | TNS=-6.719 |
INFO: [Physopt 32-702] Processed net gameCU/FSM_sequential_M_game_fsm_q[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/FSM_sequential_M_game_fsm_q[5]_i_11_n_0.  Did not re-place instance gameCU/FSM_sequential_M_game_fsm_q[5]_i_11
INFO: [Physopt 32-702] Processed net gameCU/FSM_sequential_M_game_fsm_q[5]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/M_gameCU_outputcheck[1].  Did not re-place instance gameCU/M_row0_output_q[1]_i_1
INFO: [Physopt 32-735] Processed net gameCU/M_gameCU_outputcheck[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.018 | TNS=-6.646 |
INFO: [Physopt 32-662] Processed net gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_n_0.  Did not re-place instance gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_comp_1
INFO: [Physopt 32-702] Processed net gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net reset_cond/out0__35_carry_1.  Re-placed instance reset_cond/M_row0_output_q[5]_i_7
INFO: [Physopt 32-735] Processed net reset_cond/out0__35_carry_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.007 | TNS=-10.596 |
INFO: [Physopt 32-662] Processed net gameCU/M_gameCU_outputcheck[7].  Did not re-place instance gameCU/M_row0_output_q[7]_i_2
INFO: [Physopt 32-702] Processed net gameCU/M_gameCU_outputcheck[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu/out0__35_carry__0_i_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net gameCU/M_selected_block_row_q_reg[6][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.003 | TNS=-10.588 |
INFO: [Physopt 32-702] Processed net gameCU/FSM_sequential_M_game_fsm_q[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu/out0__35_carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu/out0__0_carry__0_i_7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gameCU/zvn2_carry__0_i_14_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/out0__0_carry__0_i_10_0[2].  Did not re-place instance gameCU/out0__0_carry__0_i_1
INFO: [Physopt 32-702] Processed net gameCU/out0__0_carry__0_i_10_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/out0__0_carry__0_i_9_n_0.  Did not re-place instance gameCU/out0__0_carry__0_i_9
INFO: [Physopt 32-702] Processed net gameCU/out0__0_carry__0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net regfile/M_row3_output_q_reg[2]_0.  Did not re-place instance regfile/zvn2_carry_i_33
INFO: [Physopt 32-702] Processed net regfile/M_row3_output_q_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net regfile/zvn2_carry_i_74_n_0.  Did not re-place instance regfile/zvn2_carry_i_74
INFO: [Physopt 32-735] Processed net regfile/zvn2_carry_i_74_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.001 | TNS=-10.584 |
INFO: [Physopt 32-662] Processed net gameCU/Q[2].  Did not re-place instance gameCU/FSM_sequential_M_game_fsm_q_reg[2]
INFO: [Physopt 32-702] Processed net gameCU/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gameCU/zvn2_carry__0_i_14_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/out0__0_carry__0_i_13_n_0.  Did not re-place instance gameCU/out0__0_carry__0_i_13
INFO: [Physopt 32-702] Processed net gameCU/out0__0_carry__0_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/zvn2_carry__0_i_12_0[0].  Did not re-place instance gameCU/zvn2_carry__0_i_12
INFO: [Physopt 32-702] Processed net gameCU/zvn2_carry__0_i_12_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/zvn2_carry__0_i_23_n_0.  Did not re-place instance gameCU/zvn2_carry__0_i_23
INFO: [Physopt 32-702] Processed net gameCU/zvn2_carry__0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/zvn2_carry__0_i_46_n_0.  Did not re-place instance gameCU/zvn2_carry__0_i_46
INFO: [Physopt 32-735] Processed net gameCU/zvn2_carry__0_i_46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.990 | TNS=-10.562 |
INFO: [Physopt 32-662] Processed net gameCU/M_stage_q_reg[3]_3.  Did not re-place instance gameCU/zvn2_carry_i_30
INFO: [Physopt 32-702] Processed net gameCU/M_stage_q_reg[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/zvn2_carry_i_69_n_0.  Did not re-place instance gameCU/zvn2_carry_i_69_comp
INFO: [Physopt 32-702] Processed net gameCU/zvn2_carry_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/zvn2_carry_i_104_n_0.  Did not re-place instance gameCU/zvn2_carry_i_104_comp_1
INFO: [Physopt 32-702] Processed net gameCU/zvn2_carry_i_104_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.990 | TNS=-10.562 |
Phase 3 Critical Path Optimization | Checksum: ef1d5e2f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1499.844 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.990 | TNS=-10.562 |
INFO: [Physopt 32-702] Processed net gameCU/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net gameCU/Q[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net gameCU/Q[5].  Did not re-place instance gameCU/FSM_sequential_M_game_fsm_q_reg[5]
INFO: [Physopt 32-702] Processed net gameCU/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/FSM_sequential_M_game_fsm_q[0]_i_2_n_0.  Did not re-place instance gameCU/FSM_sequential_M_game_fsm_q[0]_i_2
INFO: [Physopt 32-702] Processed net gameCU/FSM_sequential_M_game_fsm_q[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_n_0.  Did not re-place instance gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_comp_1
INFO: [Physopt 32-572] Net gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/M_gameCU_outputcheck[7].  Did not re-place instance gameCU/M_row0_output_q[7]_i_2
INFO: [Physopt 32-572] Net gameCU/M_gameCU_outputcheck[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gameCU/M_gameCU_outputcheck[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu/out0__35_carry__0_i_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu/out0__35_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu/out0__35_carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu/out0__0_carry__0_i_7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gameCU/zvn2_carry__0_i_14_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/out0__0_carry__0_i_10_0[2].  Did not re-place instance gameCU/out0__0_carry__0_i_1
INFO: [Physopt 32-572] Net gameCU/out0__0_carry__0_i_10_0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gameCU/out0__0_carry__0_i_10_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/out0__0_carry__0_i_9_n_0.  Did not re-place instance gameCU/out0__0_carry__0_i_9
INFO: [Physopt 32-572] Net gameCU/out0__0_carry__0_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gameCU/out0__0_carry__0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net regfile/M_row3_output_q_reg[2]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net regfile/M_row3_output_q_reg[2]_0.  Did not re-place instance regfile/zvn2_carry_i_33
INFO: [Physopt 32-572] Net regfile/M_row3_output_q_reg[2]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net regfile/M_row3_output_q_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/M_stage_q_reg[3]_3.  Did not re-place instance gameCU/zvn2_carry_i_30
INFO: [Physopt 32-572] Net gameCU/M_stage_q_reg[3]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gameCU/M_stage_q_reg[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/zvn2_carry_i_69_n_0.  Did not re-place instance gameCU/zvn2_carry_i_69_comp
INFO: [Physopt 32-572] Net gameCU/zvn2_carry_i_69_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gameCU/zvn2_carry_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/zvn2_carry_i_104_n_0.  Did not re-place instance gameCU/zvn2_carry_i_104_comp_1
INFO: [Physopt 32-702] Processed net gameCU/zvn2_carry_i_104_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gameCU/FSM_sequential_M_game_fsm_q[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gameCU/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/Q[5].  Did not re-place instance gameCU/FSM_sequential_M_game_fsm_q_reg[5]
INFO: [Physopt 32-702] Processed net gameCU/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/FSM_sequential_M_game_fsm_q[0]_i_2_n_0.  Did not re-place instance gameCU/FSM_sequential_M_game_fsm_q[0]_i_2
INFO: [Physopt 32-702] Processed net gameCU/FSM_sequential_M_game_fsm_q[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_n_0.  Did not re-place instance gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_comp_1
INFO: [Physopt 32-702] Processed net gameCU/FSM_sequential_M_game_fsm_q[5]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/M_gameCU_outputcheck[7].  Did not re-place instance gameCU/M_row0_output_q[7]_i_2
INFO: [Physopt 32-702] Processed net gameCU/M_gameCU_outputcheck[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu/out0__35_carry__0_i_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu/out0__35_carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu/out0__0_carry__0_i_7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gameCU/zvn2_carry__0_i_14_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/out0__0_carry__0_i_10_0[2].  Did not re-place instance gameCU/out0__0_carry__0_i_1
INFO: [Physopt 32-702] Processed net gameCU/out0__0_carry__0_i_10_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/out0__0_carry__0_i_9_n_0.  Did not re-place instance gameCU/out0__0_carry__0_i_9
INFO: [Physopt 32-702] Processed net gameCU/out0__0_carry__0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net regfile/M_row3_output_q_reg[2]_0.  Did not re-place instance regfile/zvn2_carry_i_33
INFO: [Physopt 32-702] Processed net regfile/M_row3_output_q_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/M_stage_q_reg[3]_3.  Did not re-place instance gameCU/zvn2_carry_i_30
INFO: [Physopt 32-702] Processed net gameCU/M_stage_q_reg[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/zvn2_carry_i_69_n_0.  Did not re-place instance gameCU/zvn2_carry_i_69_comp
INFO: [Physopt 32-702] Processed net gameCU/zvn2_carry_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gameCU/zvn2_carry_i_104_n_0.  Did not re-place instance gameCU/zvn2_carry_i_104_comp_1
INFO: [Physopt 32-702] Processed net gameCU/zvn2_carry_i_104_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gameCU/FSM_sequential_M_game_fsm_q[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.990 | TNS=-10.562 |
Phase 4 Critical Path Optimization | Checksum: ef1d5e2f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1499.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1499.844 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.990 | TNS=-10.562 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.354  |         -0.462  |            0  |              0  |                    25  |           0  |           2  |  00:00:07  |
|  Total          |          0.354  |         -0.462  |            0  |              0  |                    25  |           0  |           3  |  00:00:07  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1499.844 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1b0af8000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1499.844 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
352 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1499.844 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1499.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 973cf368 ConstDB: 0 ShapeSum: 445c823f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a41f0157

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1595.793 ; gain = 84.031
Post Restoration Checksum: NetGraph: eee633eb NumContArr: b538cd6c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a41f0157

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1595.812 ; gain = 84.051

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a41f0157

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1601.797 ; gain = 90.035

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a41f0157

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1601.797 ; gain = 90.035
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 112f58a44

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1607.871 ; gain = 96.109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.773 | TNS=-6.284 | WHS=-0.064 | THS=-1.298 |

Phase 2 Router Initialization | Checksum: 1e414d4f9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1607.871 ; gain = 96.109

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00231205 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 864
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 856
  Number of Partially Routed Nets     = 8
  Number of Node Overlaps             = 7


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e414d4f9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.191 ; gain = 98.430
Phase 3 Initial Routing | Checksum: 16b12d3d8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.191 ; gain = 98.430
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                    clk_0 |                    clk_0 |                                                               gameCU/FSM_sequential_M_game_fsm_q_reg[5]/D|
|                    clk_0 |                    clk_0 |                                                                          regfile/M_player_turn_q_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 729
 Number of Nodes with overlaps = 405
 Number of Nodes with overlaps = 277
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.440 | TNS=-72.481| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 24b070102

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1610.191 ; gain = 98.430

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 345
 Number of Nodes with overlaps = 208
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.424 | TNS=-70.773| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b23b4d18

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1610.191 ; gain = 98.430
Phase 4 Rip-up And Reroute | Checksum: 1b23b4d18

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1610.191 ; gain = 98.430

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 28bfd017b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1610.191 ; gain = 98.430
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.330 | TNS=-65.146| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 292e896ff

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1610.855 ; gain = 99.094

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 292e896ff

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1610.855 ; gain = 99.094
Phase 5 Delay and Skew Optimization | Checksum: 292e896ff

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1610.855 ; gain = 99.094

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2b0412e76

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1610.855 ; gain = 99.094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.301 | TNS=-62.646| WHS=0.226  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2b0412e76

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1610.855 ; gain = 99.094
Phase 6 Post Hold Fix | Checksum: 2b0412e76

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1610.855 ; gain = 99.094

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.382763 %
  Global Horizontal Routing Utilization  = 0.425299 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1be7380a9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1610.855 ; gain = 99.094

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1be7380a9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1610.875 ; gain = 99.113

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18ca28f2b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1610.875 ; gain = 99.113

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.301 | TNS=-62.646| WHS=0.226  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 18ca28f2b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1610.875 ; gain = 99.113
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1610.875 ; gain = 99.113

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
371 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1610.875 ; gain = 111.031
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1620.746 ; gain = 9.871
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
383 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net gameCU/rom_output_reg[6]_i_2_n_0 is a gated clock net sourced by a combinational pin gameCU/rom_output_reg[6]_i_2/O, cell gameCU/rom_output_reg[6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14276512 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/ASUS/Downloads/Nomper/work/vivado/ChomperNomGame/ChomperNomGame.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Apr 14 02:11:47 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2077.609 ; gain = 421.340
INFO: [Common 17-206] Exiting Vivado at Fri Apr 14 02:11:47 2023...
[Fri Apr 14 02:11:50 2023] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:36 . Memory (MB): peak = 1000.023 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 14 02:11:50 2023...
Vivado exited.

Finished building project.
