Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Dec  1 22:37:08 2016
| Host         : yume running 64-bit Debian GNU/Linux 8.6 (jessie)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file kinpira_wrapper_timing_summary_routed.rpt -rpx kinpira_wrapper_timing_summary_routed.rpx
| Design       : kinpira_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.413        0.000                      0                83779        0.023        0.000                      0                83779        3.750        0.000                       0                 23420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.413        0.000                      0                78830        0.023        0.000                      0                78830        3.750        0.000                       0                 23420  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.546        0.000                      0                 4949        0.672        0.000                      0                 4949  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_pro9_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 0.419ns (5.870%)  route 6.719ns (94.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.905     3.199    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X59Y102        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.419     3.618 r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[14]/Q
                         net (fo=9, routed)           6.719    10.337    kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_pixel1_3_reg[15]_rep[14]
    DSP48_X3Y19          DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_pro9_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.713    12.892    kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/s_axi_aclk
    DSP48_X3Y19          DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_pro9_reg/CLK
                         clock pessimism              0.115    13.007    
                         clock uncertainty           -0.154    12.853    
    DSP48_X3Y19          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -2.103    10.750    kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_pro9_reg
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/r_pro9_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 0.419ns (5.884%)  route 6.702ns (94.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.905     3.199    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X59Y102        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.419     3.618 r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[14]/Q
                         net (fo=9, routed)           6.702    10.320    kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/r_pixel9[14]
    DSP48_X3Y15          DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/r_pro9_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.709    12.888    kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/s_axi_aclk
    DSP48_X3Y15          DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/r_pro9_reg/CLK
                         clock pessimism              0.115    13.003    
                         clock uncertainty           -0.154    12.849    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -2.103    10.746    kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/r_pro9_reg
  -------------------------------------------------------------------
                         required time                         10.746    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/r_pro9_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 0.419ns (5.888%)  route 6.697ns (94.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.904     3.198    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X56Y103        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDCE (Prop_fdce_C_Q)         0.419     3.617 r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[8]/Q
                         net (fo=9, routed)           6.697    10.314    kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/r_pixel9[8]
    DSP48_X3Y15          DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/r_pro9_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.709    12.888    kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/s_axi_aclk
    DSP48_X3Y15          DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/r_pro9_reg/CLK
                         clock pessimism              0.115    13.003    
                         clock uncertainty           -0.154    12.849    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -2.103    10.746    kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/r_pro9_reg
  -------------------------------------------------------------------
                         required time                         10.746    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pro9_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 0.419ns (5.886%)  route 6.700ns (94.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.904     3.198    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X60Y109        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDCE (Prop_fdce_C_Q)         0.419     3.617 r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[6]/Q
                         net (fo=9, routed)           6.700    10.317    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pixel9[6]
    DSP48_X4Y4           DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pro9_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.712    12.891    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/s_axi_aclk
    DSP48_X4Y4           DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pro9_reg/CLK
                         clock pessimism              0.115    13.006    
                         clock uncertainty           -0.154    12.852    
    DSP48_X4Y4           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -2.103    10.749    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pro9_reg
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_pro9_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 0.419ns (5.892%)  route 6.692ns (94.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.904     3.198    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X56Y103        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDCE (Prop_fdce_C_Q)         0.419     3.617 r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[8]/Q
                         net (fo=9, routed)           6.692    10.309    kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_pixel1_3_reg[15]_rep[8]
    DSP48_X3Y19          DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_pro9_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.713    12.892    kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/s_axi_aclk
    DSP48_X3Y19          DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_pro9_reg/CLK
                         clock pessimism              0.115    13.007    
                         clock uncertainty           -0.154    12.853    
    DSP48_X3Y19          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -2.103    10.750    kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_pro9_reg
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pro9_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 0.478ns (6.719%)  route 6.636ns (93.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.902     3.196    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X58Y109        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDCE (Prop_fdce_C_Q)         0.478     3.674 r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[1]/Q
                         net (fo=9, routed)           6.636    10.310    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pixel9[1]
    DSP48_X4Y4           DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pro9_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.712    12.891    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/s_axi_aclk
    DSP48_X4Y4           DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pro9_reg/CLK
                         clock pessimism              0.115    13.006    
                         clock uncertainty           -0.154    12.852    
    DSP48_X4Y4           DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -2.099    10.753    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pro9_reg
  -------------------------------------------------------------------
                         required time                         10.753    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/r_pro9_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.081ns  (logic 0.419ns (5.917%)  route 6.662ns (94.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.905     3.199    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X63Y107        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDCE (Prop_fdce_C_Q)         0.419     3.618 r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[0]/Q
                         net (fo=9, routed)           6.662    10.280    kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/r_pixel9[0]
    DSP48_X3Y15          DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/r_pro9_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.709    12.888    kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/s_axi_aclk
    DSP48_X3Y15          DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/r_pro9_reg/CLK
                         clock pessimism              0.115    13.003    
                         clock uncertainty           -0.154    12.849    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -2.103    10.746    kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/r_pro9_reg
  -------------------------------------------------------------------
                         required time                         10.746    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_pro9_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 0.419ns (5.914%)  route 6.665ns (94.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.905     3.199    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X63Y108        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y108        FDCE (Prop_fdce_C_Q)         0.419     3.618 r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[4]/Q
                         net (fo=9, routed)           6.665    10.283    kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_pixel1_3_reg[15]_rep[4]
    DSP48_X3Y19          DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_pro9_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.713    12.892    kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/s_axi_aclk
    DSP48_X3Y19          DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_pro9_reg/CLK
                         clock pessimism              0.115    13.007    
                         clock uncertainty           -0.154    12.853    
    DSP48_X3Y19          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -2.103    10.750    kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_pro9_reg
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pro9_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 0.456ns (6.286%)  route 6.798ns (93.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.906     3.200    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X60Y106        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDCE (Prop_fdce_C_Q)         0.456     3.656 r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[12]/Q
                         net (fo=9, routed)           6.798    10.454    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pixel9[12]
    DSP48_X4Y4           DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pro9_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.712    12.891    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/s_axi_aclk
    DSP48_X4Y4           DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pro9_reg/CLK
                         clock pessimism              0.115    13.006    
                         clock uncertainty           -0.154    12.852    
    DSP48_X4Y4           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -1.928    10.924    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pro9_reg
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pro9_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.079ns  (logic 0.419ns (5.919%)  route 6.660ns (94.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.905     3.199    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X59Y102        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.419     3.618 r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[14]/Q
                         net (fo=9, routed)           6.660    10.278    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pixel9[14]
    DSP48_X4Y4           DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pro9_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.712    12.891    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/s_axi_aclk
    DSP48_X4Y4           DSP48E1                                      r  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pro9_reg/CLK
                         clock pessimism              0.115    13.006    
                         clock uncertainty           -0.154    12.852    
    DSP48_X4Y4           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -2.103    10.749    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_pro9_reg
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  0.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/core0/relu/r_pixel_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core0/relu/r_pixel_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.878%)  route 0.213ns (60.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.584     0.920    kinpira_i/kinpira_0/inst/renkon0/core0/relu/s_axi_aclk
    SLICE_X59Y49         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/core0/relu/r_pixel_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  kinpira_i/kinpira_0/inst/renkon0/core0/relu/r_pixel_in_reg[3]/Q
                         net (fo=3, routed)           0.213     1.273    kinpira_i/kinpira_0/inst/renkon0/core0/relu/r_pixel_out_reg[15]_0[3]
    SLICE_X59Y50         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/core0/relu/r_pixel_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.848     1.214    kinpira_i/kinpira_0/inst/renkon0/core0/relu/s_axi_aclk
    SLICE_X59Y50         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/core0/relu/r_pixel_out_reg[3]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.066     1.250    kinpira_i/kinpira_0/inst/renkon0/core0/relu/r_pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.556     0.891    kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/s_axi_aclk
    SLICE_X51Y38         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[0]_rep__7/Q
                         net (fo=320, routed)         0.206     1.239    kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/ADDRD0
    SLICE_X50Y38         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.823     1.189    kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/WCLK
    SLICE_X50Y38         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/RAMA/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X50Y38         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.214    kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.556     0.891    kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/s_axi_aclk
    SLICE_X51Y38         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[0]_rep__7/Q
                         net (fo=320, routed)         0.206     1.239    kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/ADDRD0
    SLICE_X50Y38         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.823     1.189    kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/WCLK
    SLICE_X50Y38         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/RAMB/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X50Y38         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.214    kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.556     0.891    kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/s_axi_aclk
    SLICE_X51Y38         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[0]_rep__7/Q
                         net (fo=320, routed)         0.206     1.239    kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/ADDRD0
    SLICE_X50Y38         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.823     1.189    kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/WCLK
    SLICE_X50Y38         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/RAMC/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X50Y38         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.214    kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.556     0.891    kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/s_axi_aclk
    SLICE_X51Y38         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[0]_rep__7/Q
                         net (fo=320, routed)         0.206     1.239    kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/ADDRD0
    SLICE_X50Y38         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.823     1.189    kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/WCLK
    SLICE_X50Y38         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/RAMD/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X50Y38         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.214    kinpira_i/kinpira_0/inst/renkon0/core0/conv/mem_feat/mem_reg_832_895_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[4]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.589     0.924    kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/s_axi_aclk
    SLICE_X27Y38         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[4]_rep__3/Q
                         net (fo=320, routed)         0.104     1.170    kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/ADDRD4
    SLICE_X26Y38         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.857     1.223    kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/WCLK
    SLICE_X26Y38         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/RAMA/CLK
                         clock pessimism             -0.286     0.938    
    SLICE_X26Y38         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.138    kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[4]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.589     0.924    kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/s_axi_aclk
    SLICE_X27Y38         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[4]_rep__3/Q
                         net (fo=320, routed)         0.104     1.170    kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/ADDRD4
    SLICE_X26Y38         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.857     1.223    kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/WCLK
    SLICE_X26Y38         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/RAMB/CLK
                         clock pessimism             -0.286     0.938    
    SLICE_X26Y38         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.138    kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[4]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.589     0.924    kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/s_axi_aclk
    SLICE_X27Y38         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[4]_rep__3/Q
                         net (fo=320, routed)         0.104     1.170    kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/ADDRD4
    SLICE_X26Y38         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.857     1.223    kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/WCLK
    SLICE_X26Y38         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/RAMC/CLK
                         clock pessimism             -0.286     0.938    
    SLICE_X26Y38         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.138    kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[4]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.589     0.924    kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/s_axi_aclk
    SLICE_X27Y38         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[4]_rep__3/Q
                         net (fo=320, routed)         0.104     1.170    kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/ADDRD4
    SLICE_X26Y38         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.857     1.223    kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/WCLK
    SLICE_X26Y38         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/RAMD/CLK
                         clock pessimism             -0.286     0.938    
    SLICE_X26Y38         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.138    kinpira_i/kinpira_0/inst/renkon0/core3/conv/mem_feat/mem_reg_704_767_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/core2/pool/buf_feat/r_pixel1_0_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core2/pool/pool_tree/r_pixel_feat2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.035%)  route 0.208ns (55.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.551     0.887    kinpira_i/kinpira_0/inst/renkon0/core2/pool/buf_feat/s_axi_aclk
    SLICE_X50Y91         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core2/pool/buf_feat/r_pixel1_0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDCE (Prop_fdce_C_Q)         0.164     1.051 r  kinpira_i/kinpira_0/inst/renkon0/core2/pool/buf_feat/r_pixel1_0_reg[8]/Q
                         net (fo=1, routed)           0.208     1.259    kinpira_i/kinpira_0/inst/renkon0/core2/pool/pool_tree/r_pixel1_0_reg[15][8]
    SLICE_X49Y92         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/core2/pool/pool_tree/r_pixel_feat2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.823     1.189    kinpira_i/kinpira_0/inst/renkon0/core2/pool/pool_tree/s_axi_aclk
    SLICE_X49Y92         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/core2/pool/pool_tree/r_pixel_feat2_reg[8]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.070     1.224    kinpira_i/kinpira_0/inst/renkon0/core2/pool/pool_tree/r_pixel_feat2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y22  kinpira_i/kinpira_0/inst/gobou0/mem_net0/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y24  kinpira_i/kinpira_0/inst/gobou0/mem_net0/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y23  kinpira_i/kinpira_0/inst/gobou0/mem_net0/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y25  kinpira_i/kinpira_0/inst/gobou0/mem_net0/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y23  kinpira_i/kinpira_0/inst/gobou0/mem_net0/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y24  kinpira_i/kinpira_0/inst/gobou0/mem_net0/mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y28  kinpira_i/kinpira_0/inst/gobou0/mem_net0/mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y25  kinpira_i/kinpira_0/inst/gobou0/mem_net0/mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y9   kinpira_i/kinpira_0/inst/gobou0/mem_net1/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12  kinpira_i/kinpira_0/inst/gobou0/mem_net1/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y34  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y34  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y34  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y34  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y34  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y34  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y34  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y34  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y33  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff3/mem_reg_0_31_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y33  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff3/mem_reg_0_31_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y36  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y36  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y36  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y36  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y36  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y36  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y36  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y36  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y37  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff2/mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y37  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff2/mem_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.672ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core3/conv/tree/r_weight6_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.944ns  (logic 0.580ns (7.301%)  route 7.364ns (92.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 12.794 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.652     2.946    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.916     4.318    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.442 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        6.448    10.890    kinpira_i/kinpira_0/inst/renkon0/core3/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X90Y16         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core3/conv/tree/r_weight6_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.615    12.795    kinpira_i/kinpira_0/inst/renkon0/core3/conv/tree/s_axi_aclk
    SLICE_X90Y16         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core3/conv/tree/r_weight6_reg[15]/C
                         clock pessimism              0.115    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X90Y16         FDCE (Recov_fdce_C_CLR)     -0.319    12.436    kinpira_i/kinpira_0/inst/renkon0/core3/conv/tree/r_weight6_reg[15]
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight7_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 0.580ns (7.430%)  route 7.226ns (92.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.652     2.946    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.916     4.318    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.442 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        6.310    10.752    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X91Y15         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight7_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.616    12.795    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/s_axi_aclk
    SLICE_X91Y15         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight7_reg[0]/C
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X91Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.351    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight7_reg[0]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight9_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 0.580ns (7.430%)  route 7.226ns (92.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.652     2.946    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.916     4.318    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.442 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        6.310    10.752    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X91Y15         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight9_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.616    12.795    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/s_axi_aclk
    SLICE_X91Y15         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight9_reg[13]/C
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X91Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.351    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight9_reg[13]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight9_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 0.580ns (7.430%)  route 7.226ns (92.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.652     2.946    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.916     4.318    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.442 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        6.310    10.752    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X91Y15         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight9_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.616    12.795    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/s_axi_aclk
    SLICE_X91Y15         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight9_reg[14]/C
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X91Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.351    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight9_reg[14]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight9_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 0.580ns (7.430%)  route 7.226ns (92.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.652     2.946    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.916     4.318    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.442 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        6.310    10.752    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X91Y15         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight9_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.616    12.795    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/s_axi_aclk
    SLICE_X91Y15         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight9_reg[8]/C
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X91Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.351    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight9_reg[8]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_pixel5_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 0.580ns (7.430%)  route 7.226ns (92.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.652     2.946    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.916     4.318    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.442 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        6.310    10.752    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X91Y15         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_pixel5_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.616    12.795    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/s_axi_aclk
    SLICE_X91Y15         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_pixel5_reg[15]/C
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X91Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.351    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_pixel5_reg[15]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_pixel5_reg[15]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 0.580ns (7.430%)  route 7.226ns (92.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.652     2.946    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.916     4.318    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.442 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        6.310    10.752    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X91Y15         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_pixel5_reg[15]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.616    12.795    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/s_axi_aclk
    SLICE_X91Y15         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_pixel5_reg[15]_rep/C
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X91Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.351    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_pixel5_reg[15]_rep
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_pixel6_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 0.580ns (7.430%)  route 7.226ns (92.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.652     2.946    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.916     4.318    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.442 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        6.310    10.752    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X91Y15         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_pixel6_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.616    12.795    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/s_axi_aclk
    SLICE_X91Y15         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_pixel6_reg[15]/C
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X91Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.351    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_pixel6_reg[15]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core0/conv/tree/r_weight6_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.866ns  (logic 0.580ns (7.374%)  route 7.286ns (92.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 12.796 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.652     2.946    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.916     4.318    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.442 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        6.370    10.812    kinpira_i/kinpira_0/inst/renkon0/core0/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X90Y13         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core0/conv/tree/r_weight6_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.617    12.797    kinpira_i/kinpira_0/inst/renkon0/core0/conv/tree/s_axi_aclk
    SLICE_X90Y13         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core0/conv/tree/r_weight6_reg[11]/C
                         clock pessimism              0.115    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X90Y13         FDCE (Recov_fdce_C_CLR)     -0.319    12.438    kinpira_i/kinpira_0/inst/renkon0/core0/conv/tree/r_weight6_reg[11]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core0/conv/tree/r_weight6_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.866ns  (logic 0.580ns (7.374%)  route 7.286ns (92.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 12.796 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.652     2.946    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.916     4.318    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.442 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        6.370    10.812    kinpira_i/kinpira_0/inst/renkon0/core0/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X90Y13         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core0/conv/tree/r_weight6_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       1.617    12.797    kinpira_i/kinpira_0/inst/renkon0/core0/conv/tree/s_axi_aclk
    SLICE_X90Y13         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core0/conv/tree/r_weight6_reg[6]/C
                         clock pessimism              0.115    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X90Y13         FDCE (Recov_fdce_C_CLR)     -0.319    12.438    kinpira_i/kinpira_0/inst/renkon0/core0/conv/tree/r_weight6_reg[6]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                  1.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/r_weight21_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.186ns (20.065%)  route 0.741ns (79.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.557     0.893    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.410     1.444    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        0.331     1.820    kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X48Y107        FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/r_weight21_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.909     1.275    kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/s_axi_aclk
    SLICE_X48Y107        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/r_weight21_reg[15]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X48Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.148    kinpira_i/kinpira_0/inst/renkon0/core4/conv/tree/r_weight21_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.186ns (18.461%)  route 0.822ns (81.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.557     0.893    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.410     1.444    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        0.411     1.900    kinpira_i/kinpira_0/inst/renkon0/buf_pix/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X53Y108        FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.905     1.271    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X53Y108        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[11]/C
                         clock pessimism             -0.035     1.236    
    SLICE_X53Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.144    kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_4_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.186ns (18.461%)  route 0.822ns (81.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.557     0.893    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.410     1.444    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        0.411     1.900    kinpira_i/kinpira_0/inst/renkon0/buf_pix/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X53Y108        FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_4_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.905     1.271    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X53Y108        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_4_reg[7]/C
                         clock pessimism             -0.035     1.236    
    SLICE_X53Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.144    kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_4_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.003%)  route 0.908ns (82.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.557     0.893    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.410     1.444    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        0.498     1.987    kinpira_i/kinpira_0/inst/renkon0/buf_pix/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X50Y102        FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.907     1.273    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X50Y102        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[7]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y102        FDCE (Remov_fdce_C_CLR)     -0.067     1.171    kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight24_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.003%)  route 0.908ns (82.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.557     0.893    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.410     1.444    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        0.498     1.987    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X50Y102        FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight24_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.907     1.273    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/s_axi_aclk
    SLICE_X50Y102        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight24_reg[15]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y102        FDCE (Remov_fdce_C_CLR)     -0.067     1.171    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight24_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight24_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.003%)  route 0.908ns (82.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.557     0.893    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.410     1.444    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        0.498     1.987    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X50Y102        FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight24_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.907     1.273    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/s_axi_aclk
    SLICE_X50Y102        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight24_reg[4]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y102        FDCE (Remov_fdce_C_CLR)     -0.067     1.171    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight24_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight24_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.186ns (16.273%)  route 0.957ns (83.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.557     0.893    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.410     1.444    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        0.547     2.036    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X82Y107        FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight24_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.937     1.303    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/s_axi_aclk
    SLICE_X82Y107        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight24_reg[8]/C
                         clock pessimism             -0.035     1.268    
    SLICE_X82Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.201    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight24_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel0_4_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.186ns (15.456%)  route 1.017ns (84.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.557     0.893    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.410     1.444    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        0.607     2.096    kinpira_i/kinpira_0/inst/renkon0/buf_pix/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X61Y107        FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel0_4_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.933     1.299    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X61Y107        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel0_4_reg[2]/C
                         clock pessimism             -0.035     1.264    
    SLICE_X61Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.172    kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel0_4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel2_4_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.186ns (15.456%)  route 1.017ns (84.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.557     0.893    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.410     1.444    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        0.607     2.096    kinpira_i/kinpira_0/inst/renkon0/buf_pix/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X61Y107        FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel2_4_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.933     1.299    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X61Y107        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel2_4_reg[6]/C
                         clock pessimism             -0.035     1.264    
    SLICE_X61Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.172    kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel2_4_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel4_4_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.186ns (15.456%)  route 1.017ns (84.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.557     0.893    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y98         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.410     1.444    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9348, routed)        0.607     2.096    kinpira_i/kinpira_0/inst/renkon0/buf_pix/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X61Y107        FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel4_4_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23638, routed)       0.933     1.299    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X61Y107        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel4_4_reg[6]/C
                         clock pessimism             -0.035     1.264    
    SLICE_X61Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.172    kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel4_4_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.924    





