Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Fri Oct 30 17:13:00 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file xillydemo_timing_summary_routed.rpt -rpx xillydemo_timing_summary_routed.rpx
| Design       : xillydemo
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.610        0.000                      0                45028        0.010        0.000                      0                45028        3.000        0.000                       0                 21004  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk_fpga_1             {0.000 5.000}      10.000          100.000         
gclk                   {0.000 5.000}      10.000          100.000         
  vga_clk_ins/clk_fb   {0.000 20.000}     40.000          25.000          
  vga_clk_ins/clkout0  {0.000 7.692}      15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1                   0.610        0.000                      0                44632        0.010        0.000                      0                44632        3.750        0.000                       0                 20801  
gclk                         7.842        0.000                      0                    3        0.239        0.000                      0                    3        3.000        0.000                       0                     5  
  vga_clk_ins/clk_fb                                                                                                                                                    12.633        0.000                       0                     2  
  vga_clk_ins/clkout0        1.854        0.000                      0                  384        0.048        0.000                      0                  384        7.192        0.000                       0                   196  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_fpga_1           clk_fpga_1                 7.808        0.000                      0                    5        0.405        0.000                      0                    5  
**async_default**    vga_clk_ins/clkout0  vga_clk_ins/clkout0       11.823        0.000                      0                    4        0.233        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_6_1_reg_309_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 1.681ns (18.642%)  route 7.336ns (81.358%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 SRL16E=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 12.850 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.716     3.010    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/ap_clk
    SLICE_X67Y99         FDSE                                         r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDSE (Prop_fdse_C_Q)         0.419     3.429 f  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/Q
                         net (fo=5, routed)           0.355     3.784    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/mOutPtr[2]
    SLICE_X63Y99         LUT2 (Prop_lut2_I1_O)        0.297     4.081 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][0]_srl3_i_2__127/O
                         net (fo=32, routed)          1.180     5.260    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/shiftReg_addr[0]
    SLICE_X66Y99         SRL16E (Prop_srl16e_A0_Q)    0.124     5.384 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][9]_srl3/Q
                         net (fo=1, routed)           0.860     6.245    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/opt_type_02_loc_loc_loc_channe_dout[9]
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.369 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_54__0/O
                         net (fo=3, routed)           0.839     7.207    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_54__0_n_2
    SLICE_X66Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.331 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_42__0/O
                         net (fo=27, routed)          0.679     8.010    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/opt_type_02_loc_loc_loc0_fu_30_reg[12]
    SLICE_X67Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.134 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/q0[31]_i_2__1/O
                         net (fo=132, routed)         1.484     9.618    inst_0/inst/DCT_Block_proc1_U0/Tinv_7_U/DCT_Block_proc1_Tinv_7_rom_U/ap_CS_fsm_reg[5]
    SLICE_X86Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.742 r  inst_0/inst/DCT_Block_proc1_U0/Tinv_7_U/DCT_Block_proc1_Tinv_7_rom_U/B_cached_0_0_1_reg_525[18]_i_5/O
                         net (fo=1, routed)           0.000     9.742    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/q0_reg[18]_2
    SLICE_X86Y88         MUXF7 (Prop_muxf7_I1_O)      0.247     9.989 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[18]_i_2/O
                         net (fo=1, routed)           0.000     9.989    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[18]_i_2_n_2
    SLICE_X86Y88         MUXF8 (Prop_muxf8_I0_O)      0.098    10.087 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[18]_i_1/O
                         net (fo=64, routed)          1.940    12.027    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_0_fu_13707_p10[18]
    SLICE_X109Y71        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_6_1_reg_309_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.671    12.850    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/ap_clk
    SLICE_X109Y71        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_6_1_reg_309_reg[18]/C
                         clock pessimism              0.229    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X109Y71        FDRE (Setup_fdre_C_D)       -0.288    12.637    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_6_1_reg_309_reg[18]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -12.027    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 2.062ns (22.178%)  route 7.236ns (77.822%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 RAMD32=1 SRL16E=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.955ns = ( 12.955 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.716     3.010    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/ap_clk
    SLICE_X67Y99         FDSE                                         r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDSE (Prop_fdse_C_Q)         0.419     3.429 f  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/Q
                         net (fo=5, routed)           0.429     3.858    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/mOutPtr[2]
    SLICE_X65Y98         LUT2 (Prop_lut2_I1_O)        0.297     4.155 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][0]_srl3_i_3__127/O
                         net (fo=32, routed)          0.967     5.123    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/shiftReg_addr[1]
    SLICE_X62Y98         SRL16E (Prop_srl16e_A1_Q)    0.150     5.273 f  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][5]_srl3/Q
                         net (fo=2, routed)           0.742     6.015    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/opt_type_02_loc_loc_loc_channe_dout[5]
    SLICE_X64Y100        LUT4 (Prop_lut4_I1_O)        0.348     6.363 f  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_56__0/O
                         net (fo=10, routed)          0.692     7.055    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_56__0_n_2
    SLICE_X65Y100        LUT5 (Prop_lut5_I0_O)        0.124     7.179 f  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_60__0/O
                         net (fo=10, routed)          0.954     8.133    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_60__0_n_2
    SLICE_X80Y102        LUT5 (Prop_lut5_I2_O)        0.150     8.283 f  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/q0[31]_i_4__1/O
                         net (fo=148, routed)         0.901     9.185    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ap_CS_fsm_reg[10]_0
    SLICE_X89Y106        LUT3 (Prop_lut3_I0_O)        0.326     9.511 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ram_reg_0_7_0_0_i_2/O
                         net (fo=96, routed)          1.633    11.143    inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_1_1/A0
    SLICE_X92Y116        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    11.267 r  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_1_1/SP/O
                         net (fo=1, routed)           0.916    12.184    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/DCT_MAT_Multiply_Loop_Row_proc_U0/q00[1]
    SLICE_X93Y112        LUT5 (Prop_lut5_I1_O)        0.124    12.308 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_Block_proc1_temp_0_ram_U/q0[1]_i_1/O
                         net (fo=1, routed)           0.000    12.308    inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/D[1]
    SLICE_X93Y112        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.776    12.955    inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ap_clk
    SLICE_X93Y112        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/q0_reg[1]/C
                         clock pessimism              0.129    13.084    
                         clock uncertainty           -0.154    12.930    
    SLICE_X93Y112        FDRE (Setup_fdre_C_D)        0.029    12.959    inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_5_1_reg_345_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 1.681ns (18.722%)  route 7.298ns (81.278%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 SRL16E=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 12.848 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.716     3.010    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/ap_clk
    SLICE_X67Y99         FDSE                                         r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDSE (Prop_fdse_C_Q)         0.419     3.429 f  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/Q
                         net (fo=5, routed)           0.355     3.784    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/mOutPtr[2]
    SLICE_X63Y99         LUT2 (Prop_lut2_I1_O)        0.297     4.081 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][0]_srl3_i_2__127/O
                         net (fo=32, routed)          1.180     5.260    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/shiftReg_addr[0]
    SLICE_X66Y99         SRL16E (Prop_srl16e_A0_Q)    0.124     5.384 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][9]_srl3/Q
                         net (fo=1, routed)           0.860     6.245    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/opt_type_02_loc_loc_loc_channe_dout[9]
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.369 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_54__0/O
                         net (fo=3, routed)           0.839     7.207    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_54__0_n_2
    SLICE_X66Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.331 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_42__0/O
                         net (fo=27, routed)          0.679     8.010    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/opt_type_02_loc_loc_loc0_fu_30_reg[12]
    SLICE_X67Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.134 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/q0[31]_i_2__1/O
                         net (fo=132, routed)         1.484     9.618    inst_0/inst/DCT_Block_proc1_U0/Tinv_7_U/DCT_Block_proc1_Tinv_7_rom_U/ap_CS_fsm_reg[5]
    SLICE_X86Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.742 r  inst_0/inst/DCT_Block_proc1_U0/Tinv_7_U/DCT_Block_proc1_Tinv_7_rom_U/B_cached_0_0_1_reg_525[18]_i_5/O
                         net (fo=1, routed)           0.000     9.742    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/q0_reg[18]_2
    SLICE_X86Y88         MUXF7 (Prop_muxf7_I1_O)      0.247     9.989 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[18]_i_2/O
                         net (fo=1, routed)           0.000     9.989    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[18]_i_2_n_2
    SLICE_X86Y88         MUXF8 (Prop_muxf8_I0_O)      0.098    10.087 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[18]_i_1/O
                         net (fo=64, routed)          1.902    11.989    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_0_fu_13707_p10[18]
    SLICE_X110Y75        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_5_1_reg_345_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.669    12.848    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/ap_clk
    SLICE_X110Y75        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_5_1_reg_345_reg[18]/C
                         clock pessimism              0.229    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X110Y75        FDRE (Setup_fdre_C_D)       -0.256    12.667    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_5_1_reg_345_reg[18]
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_5_1_reg_345_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 1.647ns (18.377%)  route 7.315ns (81.623%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 SRL16E=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 12.848 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.716     3.010    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/ap_clk
    SLICE_X67Y99         FDSE                                         r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDSE (Prop_fdse_C_Q)         0.419     3.429 f  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/Q
                         net (fo=5, routed)           0.355     3.784    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/mOutPtr[2]
    SLICE_X63Y99         LUT2 (Prop_lut2_I1_O)        0.297     4.081 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][0]_srl3_i_2__127/O
                         net (fo=32, routed)          1.180     5.260    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/shiftReg_addr[0]
    SLICE_X66Y99         SRL16E (Prop_srl16e_A0_Q)    0.124     5.384 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][9]_srl3/Q
                         net (fo=1, routed)           0.860     6.245    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/opt_type_02_loc_loc_loc_channe_dout[9]
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.369 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_54__0/O
                         net (fo=3, routed)           0.839     7.207    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_54__0_n_2
    SLICE_X66Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.331 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_42__0/O
                         net (fo=27, routed)          0.679     8.010    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/opt_type_02_loc_loc_loc0_fu_30_reg[12]
    SLICE_X67Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.134 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/q0[31]_i_2__1/O
                         net (fo=132, routed)         1.338     9.472    inst_0/inst/DCT_Block_proc1_U0/Tinv_3_U/DCT_Block_proc1_Tinv_3_rom_U/ap_CS_fsm_reg[5]
    SLICE_X80Y89         LUT5 (Prop_lut5_I4_O)        0.124     9.596 r  inst_0/inst/DCT_Block_proc1_U0/Tinv_3_U/DCT_Block_proc1_Tinv_3_rom_U/B_cached_0_0_1_reg_525[20]_i_7/O
                         net (fo=1, routed)           0.000     9.596    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/q0_reg[20]_0
    SLICE_X80Y89         MUXF7 (Prop_muxf7_I1_O)      0.217     9.813 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[20]_i_3/O
                         net (fo=1, routed)           0.000     9.813    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[20]_i_3_n_2
    SLICE_X80Y89         MUXF8 (Prop_muxf8_I1_O)      0.094     9.907 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[20]_i_1/O
                         net (fo=64, routed)          2.065    11.972    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_0_fu_13707_p10[20]
    SLICE_X111Y75        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_5_1_reg_345_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.669    12.848    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/ap_clk
    SLICE_X111Y75        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_5_1_reg_345_reg[20]/C
                         clock pessimism              0.229    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X111Y75        FDRE (Setup_fdre_C_D)       -0.259    12.664    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_5_1_reg_345_reg[20]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_2_1_reg_801_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 1.685ns (18.996%)  route 7.185ns (81.004%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 SRL16E=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 12.855 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.716     3.010    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/ap_clk
    SLICE_X67Y99         FDSE                                         r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDSE (Prop_fdse_C_Q)         0.419     3.429 f  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/Q
                         net (fo=5, routed)           0.355     3.784    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/mOutPtr[2]
    SLICE_X63Y99         LUT2 (Prop_lut2_I1_O)        0.297     4.081 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][0]_srl3_i_2__127/O
                         net (fo=32, routed)          1.180     5.260    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/shiftReg_addr[0]
    SLICE_X66Y99         SRL16E (Prop_srl16e_A0_Q)    0.124     5.384 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][9]_srl3/Q
                         net (fo=1, routed)           0.860     6.245    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/opt_type_02_loc_loc_loc_channe_dout[9]
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.369 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_54__0/O
                         net (fo=3, routed)           0.839     7.207    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_54__0_n_2
    SLICE_X66Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.331 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_42__0/O
                         net (fo=27, routed)          0.679     8.010    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/opt_type_02_loc_loc_loc0_fu_30_reg[12]
    SLICE_X67Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.134 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/q0[31]_i_2__1/O
                         net (fo=132, routed)         1.190     9.324    inst_0/inst/DCT_Block_proc1_U0/Tinv_3_U/DCT_Block_proc1_Tinv_3_rom_U/ap_CS_fsm_reg[5]
    SLICE_X88Y94         LUT5 (Prop_lut5_I4_O)        0.124     9.448 r  inst_0/inst/DCT_Block_proc1_U0/Tinv_3_U/DCT_Block_proc1_Tinv_3_rom_U/B_cached_0_0_1_reg_525[24]_i_5/O
                         net (fo=1, routed)           0.000     9.448    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/q0_reg[24]_3
    SLICE_X88Y94         MUXF7 (Prop_muxf7_I1_O)      0.245     9.693 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[24]_i_2/O
                         net (fo=1, routed)           0.000     9.693    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[24]_i_2_n_2
    SLICE_X88Y94         MUXF8 (Prop_muxf8_I0_O)      0.104     9.797 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[24]_i_1/O
                         net (fo=64, routed)          2.083    11.880    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_0_fu_13707_p10[24]
    SLICE_X109Y83        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_2_1_reg_801_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.676    12.855    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/ap_clk
    SLICE_X109Y83        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_2_1_reg_801_reg[24]/C
                         clock pessimism              0.229    13.084    
                         clock uncertainty           -0.154    12.930    
    SLICE_X109Y83        FDRE (Setup_fdre_C_D)       -0.297    12.633    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_2_1_reg_801_reg[24]
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                         -11.880    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_6_1_reg_309_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 1.685ns (18.971%)  route 7.197ns (81.029%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 SRL16E=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 12.850 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.716     3.010    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/ap_clk
    SLICE_X67Y99         FDSE                                         r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDSE (Prop_fdse_C_Q)         0.419     3.429 f  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/Q
                         net (fo=5, routed)           0.355     3.784    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/mOutPtr[2]
    SLICE_X63Y99         LUT2 (Prop_lut2_I1_O)        0.297     4.081 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][0]_srl3_i_2__127/O
                         net (fo=32, routed)          1.180     5.260    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/shiftReg_addr[0]
    SLICE_X66Y99         SRL16E (Prop_srl16e_A0_Q)    0.124     5.384 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][9]_srl3/Q
                         net (fo=1, routed)           0.860     6.245    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/opt_type_02_loc_loc_loc_channe_dout[9]
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.369 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_54__0/O
                         net (fo=3, routed)           0.839     7.207    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_54__0_n_2
    SLICE_X66Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.331 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_42__0/O
                         net (fo=27, routed)          0.679     8.010    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/opt_type_02_loc_loc_loc0_fu_30_reg[12]
    SLICE_X67Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.134 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/q0[31]_i_2__1/O
                         net (fo=132, routed)         1.438     9.572    inst_0/inst/DCT_Block_proc1_U0/Tinv_7_U/DCT_Block_proc1_Tinv_7_rom_U/ap_CS_fsm_reg[5]
    SLICE_X85Y86         LUT6 (Prop_lut6_I4_O)        0.124     9.696 r  inst_0/inst/DCT_Block_proc1_U0/Tinv_7_U/DCT_Block_proc1_Tinv_7_rom_U/B_cached_0_0_1_reg_525[22]_i_5/O
                         net (fo=1, routed)           0.000     9.696    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/q0_reg[22]_3
    SLICE_X85Y86         MUXF7 (Prop_muxf7_I1_O)      0.245     9.941 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[22]_i_2/O
                         net (fo=1, routed)           0.000     9.941    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[22]_i_2_n_2
    SLICE_X85Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    10.045 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[22]_i_1/O
                         net (fo=64, routed)          1.847    11.892    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_0_fu_13707_p10[22]
    SLICE_X109Y71        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_6_1_reg_309_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.671    12.850    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/ap_clk
    SLICE_X109Y71        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_6_1_reg_309_reg[22]/C
                         clock pessimism              0.229    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X109Y71        FDRE (Setup_fdre_C_D)       -0.254    12.671    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_6_1_reg_309_reg[22]
  -------------------------------------------------------------------
                         required time                         12.671    
                         arrival time                         -11.892    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_6_1_reg_429_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.793ns  (logic 1.685ns (19.162%)  route 7.108ns (80.838%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 SRL16E=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 12.772 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.716     3.010    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/ap_clk
    SLICE_X67Y99         FDSE                                         r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDSE (Prop_fdse_C_Q)         0.419     3.429 f  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/Q
                         net (fo=5, routed)           0.355     3.784    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/mOutPtr[2]
    SLICE_X63Y99         LUT2 (Prop_lut2_I1_O)        0.297     4.081 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][0]_srl3_i_2__127/O
                         net (fo=32, routed)          1.180     5.260    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/shiftReg_addr[0]
    SLICE_X66Y99         SRL16E (Prop_srl16e_A0_Q)    0.124     5.384 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][9]_srl3/Q
                         net (fo=1, routed)           0.860     6.245    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/opt_type_02_loc_loc_loc_channe_dout[9]
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.369 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_54__0/O
                         net (fo=3, routed)           0.839     7.207    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_54__0_n_2
    SLICE_X66Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.331 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_42__0/O
                         net (fo=27, routed)          0.679     8.010    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/opt_type_02_loc_loc_loc0_fu_30_reg[12]
    SLICE_X67Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.134 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/q0[31]_i_2__1/O
                         net (fo=132, routed)         1.507     9.641    inst_0/inst/DCT_Block_proc1_U0/Tinv_7_U/DCT_Block_proc1_Tinv_7_rom_U/ap_CS_fsm_reg[5]
    SLICE_X88Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.765 r  inst_0/inst/DCT_Block_proc1_U0/Tinv_7_U/DCT_Block_proc1_Tinv_7_rom_U/B_cached_0_0_1_reg_525[28]_i_5/O
                         net (fo=1, routed)           0.000     9.765    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/q0_reg[28]_2
    SLICE_X88Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    10.010 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[28]_i_2/O
                         net (fo=1, routed)           0.000    10.010    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[28]_i_2_n_2
    SLICE_X88Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    10.114 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[28]_i_1/O
                         net (fo=64, routed)          1.689    11.803    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_0_fu_13707_p10[28]
    SLICE_X101Y73        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_6_1_reg_429_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.593    12.772    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/ap_clk
    SLICE_X101Y73        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_6_1_reg_429_reg[28]/C
                         clock pessimism              0.229    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X101Y73        FDRE (Setup_fdre_C_D)       -0.259    12.588    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_6_1_reg_429_reg[28]
  -------------------------------------------------------------------
                         required time                         12.588    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_6_1_reg_309_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 1.642ns (18.569%)  route 7.201ns (81.431%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 SRL16E=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 12.850 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.716     3.010    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/ap_clk
    SLICE_X67Y99         FDSE                                         r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDSE (Prop_fdse_C_Q)         0.419     3.429 f  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/Q
                         net (fo=5, routed)           0.355     3.784    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/mOutPtr[2]
    SLICE_X63Y99         LUT2 (Prop_lut2_I1_O)        0.297     4.081 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][0]_srl3_i_2__127/O
                         net (fo=32, routed)          1.180     5.260    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/shiftReg_addr[0]
    SLICE_X66Y99         SRL16E (Prop_srl16e_A0_Q)    0.124     5.384 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][9]_srl3/Q
                         net (fo=1, routed)           0.860     6.245    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/opt_type_02_loc_loc_loc_channe_dout[9]
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.369 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_54__0/O
                         net (fo=3, routed)           0.839     7.207    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_54__0_n_2
    SLICE_X66Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.331 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_42__0/O
                         net (fo=27, routed)          0.679     8.010    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/opt_type_02_loc_loc_loc0_fu_30_reg[12]
    SLICE_X67Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.134 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/q0[31]_i_2__1/O
                         net (fo=132, routed)         1.074     9.209    inst_0/inst/DCT_Block_proc1_U0/Tinv_5_U/DCT_Block_proc1_Tinv_5_rom_U/ap_CS_fsm_reg[5]
    SLICE_X84Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.333 r  inst_0/inst/DCT_Block_proc1_U0/Tinv_5_U/DCT_Block_proc1_Tinv_5_rom_U/B_cached_0_0_1_reg_525[17]_i_6/O
                         net (fo=1, routed)           0.000     9.333    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/q0_reg[17]
    SLICE_X84Y97         MUXF7 (Prop_muxf7_I0_O)      0.212     9.545 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[17]_i_3/O
                         net (fo=1, routed)           0.000     9.545    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[17]_i_3_n_2
    SLICE_X84Y97         MUXF8 (Prop_muxf8_I1_O)      0.094     9.639 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[17]_i_1/O
                         net (fo=64, routed)          2.214    11.853    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_0_fu_13707_p10[17]
    SLICE_X109Y71        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_6_1_reg_309_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.671    12.850    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/ap_clk
    SLICE_X109Y71        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_6_1_reg_309_reg[17]/C
                         clock pessimism              0.229    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X109Y71        FDRE (Setup_fdre_C_D)       -0.285    12.640    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_6_1_reg_309_reg[17]
  -------------------------------------------------------------------
                         required time                         12.640    
                         arrival time                         -11.853    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_0/inst/DCT_Block_proc1_U0/temp_1_U/DCT_Block_proc1_temp_0_ram_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 2.062ns (22.676%)  route 7.031ns (77.324%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=3 LUT6=1 RAMD32=1 SRL16E=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.716     3.010    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/ap_clk
    SLICE_X67Y99         FDSE                                         r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDSE (Prop_fdse_C_Q)         0.419     3.429 f  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/Q
                         net (fo=5, routed)           0.429     3.858    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/mOutPtr[2]
    SLICE_X65Y98         LUT2 (Prop_lut2_I1_O)        0.297     4.155 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][0]_srl3_i_3__127/O
                         net (fo=32, routed)          0.967     5.123    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/shiftReg_addr[1]
    SLICE_X62Y98         SRL16E (Prop_srl16e_A1_Q)    0.150     5.273 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][5]_srl3/Q
                         net (fo=2, routed)           0.742     6.015    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/opt_type_02_loc_loc_loc_channe_dout[5]
    SLICE_X64Y100        LUT4 (Prop_lut4_I1_O)        0.348     6.363 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_56__0/O
                         net (fo=10, routed)          0.692     7.055    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_56__0_n_2
    SLICE_X65Y100        LUT5 (Prop_lut5_I0_O)        0.124     7.179 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_60__0/O
                         net (fo=10, routed)          0.954     8.133    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_60__0_n_2
    SLICE_X80Y102        LUT5 (Prop_lut5_I2_O)        0.150     8.283 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/q0[31]_i_4__1/O
                         net (fo=148, routed)         0.925     9.209    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ap_CS_fsm_reg[10]_0
    SLICE_X87Y112        LUT6 (Prop_lut6_I3_O)        0.326     9.535 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ram_reg_0_7_0_0_i_4__0/O
                         net (fo=96, routed)          1.444    10.979    inst_0/inst/DCT_Block_proc1_U0/temp_1_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_0_0/A2
    SLICE_X90Y115        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124    11.103 r  inst_0/inst/DCT_Block_proc1_U0/temp_1_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_0_0/SP/O
                         net (fo=1, routed)           0.876    11.979    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/DCT_MAT_Multiply_Loop_Row_proc_U0/temp_1_7_reg_2389_reg[31]_0[0]
    SLICE_X89Y113        LUT5 (Prop_lut5_I1_O)        0.124    12.103 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_Block_proc1_temp_0_ram_U/q0[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.103    inst_0/inst/DCT_Block_proc1_U0/temp_1_U/DCT_Block_proc1_temp_0_ram_U/D[0]
    SLICE_X89Y113        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/temp_1_U/DCT_Block_proc1_temp_0_ram_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.715    12.894    inst_0/inst/DCT_Block_proc1_U0/temp_1_U/DCT_Block_proc1_temp_0_ram_U/ap_clk
    SLICE_X89Y113        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/temp_1_U/DCT_Block_proc1_temp_0_ram_U/q0_reg[0]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X89Y113        FDRE (Setup_fdre_C_D)        0.031    12.900    inst_0/inst/DCT_Block_proc1_U0/temp_1_U/DCT_Block_proc1_temp_0_ram_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_6_1_reg_309_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 1.647ns (18.593%)  route 7.211ns (81.407%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 SRL16E=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 12.851 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.716     3.010    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/ap_clk
    SLICE_X67Y99         FDSE                                         r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDSE (Prop_fdse_C_Q)         0.419     3.429 f  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[2]/Q
                         net (fo=5, routed)           0.355     3.784    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/mOutPtr[2]
    SLICE_X63Y99         LUT2 (Prop_lut2_I1_O)        0.297     4.081 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][0]_srl3_i_2__127/O
                         net (fo=32, routed)          1.180     5.260    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/shiftReg_addr[0]
    SLICE_X66Y99         SRL16E (Prop_srl16e_A0_Q)    0.124     5.384 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][9]_srl3/Q
                         net (fo=1, routed)           0.860     6.245    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/opt_type_02_loc_loc_loc_channe_dout[9]
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.369 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_54__0/O
                         net (fo=3, routed)           0.839     7.207    inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_54__0_n_2
    SLICE_X66Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.331 r  inst_0/inst/opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_42__0/O
                         net (fo=27, routed)          0.679     8.010    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/opt_type_02_loc_loc_loc0_fu_30_reg[12]
    SLICE_X67Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.134 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/q0[31]_i_2__1/O
                         net (fo=132, routed)         1.464     9.599    inst_0/inst/DCT_Block_proc1_U0/Tinv_3_U/DCT_Block_proc1_Tinv_3_rom_U/ap_CS_fsm_reg[5]
    SLICE_X89Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.723 r  inst_0/inst/DCT_Block_proc1_U0/Tinv_3_U/DCT_Block_proc1_Tinv_3_rom_U/B_cached_0_0_1_reg_525[5]_i_7/O
                         net (fo=1, routed)           0.000     9.723    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/q0_reg[5]_1
    SLICE_X89Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     9.940 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     9.940    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[5]_i_3_n_2
    SLICE_X89Y91         MUXF8 (Prop_muxf8_I1_O)      0.094    10.034 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_525_reg[5]_i_1/O
                         net (fo=64, routed)          1.834    11.868    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_0_fu_13707_p10[5]
    SLICE_X113Y72        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_6_1_reg_309_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.672    12.851    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/ap_clk
    SLICE_X113Y72        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_6_1_reg_309_reg[5]/C
                         clock pessimism              0.229    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X113Y72        FDRE (Setup_fdre_C_D)       -0.250    12.676    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_6_1_reg_309_reg[5]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                  0.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_4_1_reg_897_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_4_channel_ram/SRL_SIG_reg[2][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.743%)  route 0.154ns (52.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.690     1.026    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/ap_clk
    SLICE_X95Y101        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_4_1_reg_897_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDRE (Prop_fdre_C_Q)         0.141     1.167 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_4_1_reg_897_reg[0]/Q
                         net (fo=1, routed)           0.154     1.321    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_4_channel_ram/B_cached_7_4_1_reg_897_reg[31][0]
    SLICE_X96Y99         SRL16E                                       r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_4_channel_ram/SRL_SIG_reg[2][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.878     1.244    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_4_channel_ram/ap_clk
    SLICE_X96Y99         SRL16E                                       r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_4_channel_ram/SRL_SIG_reg[2][0]_srl3/CLK
                         clock pessimism             -0.035     1.209    
    SLICE_X96Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.311    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_4_channel_ram/SRL_SIG_reg[2][0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_5_1_reg_921_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_5_channel_ram/SRL_SIG_reg[2][3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.779%)  route 0.174ns (55.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.690     1.026    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/ap_clk
    SLICE_X97Y100        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_5_1_reg_921_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDRE (Prop_fdre_C_Q)         0.141     1.167 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_5_1_reg_921_reg[3]/Q
                         net (fo=1, routed)           0.174     1.341    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_5_channel_ram/B_cached_7_5_1_reg_921_reg[31][3]
    SLICE_X96Y98         SRL16E                                       r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_5_channel_ram/SRL_SIG_reg[2][3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.878     1.244    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_5_channel_ram/ap_clk
    SLICE_X96Y98         SRL16E                                       r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_5_channel_ram/SRL_SIG_reg[2][3]_srl3/CLK
                         clock pessimism             -0.035     1.209    
    SLICE_X96Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.317    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_5_channel_ram/SRL_SIG_reg[2][3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/fifo_wr_data_12/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (41.999%)  route 0.226ns (58.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.557     0.893    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/m_axi_aclk
    SLICE_X32Y58         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/fifo_wr_data_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/fifo_wr_data_12/Q
                         net (fo=1, routed)           0.226     1.283    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X2Y22         RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.867     1.233    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y22         RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.952    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.296     1.248    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_7_1_reg_957_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_7_channel_ram/SRL_SIG_reg[2][15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.197%)  route 0.260ns (64.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.689     1.025    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/ap_clk
    SLICE_X93Y101        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_7_1_reg_957_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.141     1.166 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_7_1_reg_957_reg[15]/Q
                         net (fo=1, routed)           0.260     1.426    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_7_channel_ram/B_cached_7_7_1_reg_957_reg[31][15]
    SLICE_X92Y96         SRL16E                                       r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_7_channel_ram/SRL_SIG_reg[2][15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.876     1.242    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_7_channel_ram/ap_clk
    SLICE_X92Y96         SRL16E                                       r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_7_channel_ram/SRL_SIG_reg[2][15]_srl3/CLK
                         clock pessimism             -0.035     1.207    
    SLICE_X92Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.390    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_7_channel_ram/SRL_SIG_reg[2][15]_srl3
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (57.003%)  route 0.124ns (42.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.639     0.975    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/aclk
    SLICE_X42Y100        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=3, routed)           0.124     1.263    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/D[16]
    SLICE_X41Y99         FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.825     1.191    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/aclk
    SLICE_X41Y99         FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.071     1.227    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.392ns (79.917%)  route 0.099ns (20.083%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.557     0.893    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/aclk
    SLICE_X44Y99         FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=3, routed)           0.098     1.131    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/D[12]
    SLICE_X45Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.176 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.176    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/a_xor_b_sub[12]
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.328 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.329    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.383 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.383    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[16]
    SLICE_X45Y100        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.911     1.277    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X45Y100        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_6_1_reg_933_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_6_channel_ram/SRL_SIG_reg[2][23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.607     0.943    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/ap_clk
    SLICE_X93Y98         FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_6_1_reg_933_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y98         FDRE (Prop_fdre_C_Q)         0.141     1.084 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_6_1_reg_933_reg[23]/Q
                         net (fo=1, routed)           0.115     1.199    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_6_channel_ram/B_cached_7_6_1_reg_933_reg[31][23]
    SLICE_X90Y97         SRL16E                                       r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_6_channel_ram/SRL_SIG_reg[2][23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.877     1.243    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_6_channel_ram/ap_clk
    SLICE_X90Y97         SRL16E                                       r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_6_channel_ram/SRL_SIG_reg[2][23]_srl3/CLK
                         clock pessimism             -0.264     0.979    
    SLICE_X90Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.162    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_7_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_6_channel_ram/SRL_SIG_reg[2][23]_srl3
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_0_1_reg_873_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_4_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_0_channel_ram/SRL_SIG_reg[2][23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.634     0.970    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/ap_clk
    SLICE_X111Y89        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_0_1_reg_873_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_0_1_reg_873_reg[23]/Q
                         net (fo=1, routed)           0.115     1.226    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_4_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_0_channel_ram/B_cached_4_0_1_reg_873_reg[31][23]
    SLICE_X108Y89        SRL16E                                       r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_4_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_0_channel_ram/SRL_SIG_reg[2][23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.903     1.269    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_4_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_0_channel_ram/ap_clk
    SLICE_X108Y89        SRL16E                                       r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_4_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_0_channel_ram/SRL_SIG_reg[2][23]_srl3/CLK
                         clock pessimism             -0.264     1.005    
    SLICE_X108Y89        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.188    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/B_cached_4_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_0_channel_ram/SRL_SIG_reg[2][23]_srl3
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/tmp_2_i_reg_326_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.685%)  route 0.233ns (62.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.638     0.974    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X45Y104        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/DCT_fdiv_32ns_32ns_32_16_U5/DCT_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[21]/Q
                         net (fo=2, routed)           0.233     1.348    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/grp_fu_154_p2[21]
    SLICE_X51Y104        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/tmp_2_i_reg_326_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.906     1.272    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/ap_clk
    SLICE_X51Y104        FDRE                                         r  inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/tmp_2_i_reg_326_reg[21]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y104        FDRE (Hold_fdre_C_D)         0.075     1.308    inst_0/inst/DCT_Block_proc1_U0/grp_DCT_Quant_fu_193/tmp_2_i_reg_326_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_end_offset_4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_end_DWoffset_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.589%)  route 0.213ns (53.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.552     0.888    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X53Y55         FDRE                                         r  xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_end_offset_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_end_offset_4/Q
                         net (fo=3, routed)           0.213     1.242    xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_end_offset[4]
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.045     1.287 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[12]1/O
                         net (fo=1, routed)           0.000     1.287    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_30_OUT[2]
    SLICE_X45Y55         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_end_DWoffset_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.824     1.190    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X45Y55         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_end_DWoffset_2/C
                         clock pessimism             -0.035     1.155    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.092     1.247    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_end_DWoffset_2
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y36   inst_0/inst/Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y36   inst_0/inst/Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y40   inst_0/inst/Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y40   inst_0/inst/Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y38   inst_0/inst/Ymat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y38   inst_0/inst/Ymat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y26   xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/Mram_rd_dma_address/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y26   xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/Mram_rd_dma_address/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y27   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y27   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y106  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_21_21/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y106  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_21_21/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y106  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_22_22/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y106  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_22_22/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y106  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_23_23/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y106  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_23_23/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y106  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_24_24/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y106  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_24_24/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X94Y109  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_9_9/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X94Y109  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_9_9/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y108  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y108  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y108  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y108  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y108  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y108  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y108  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_12_12/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y108  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y108  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_13_13/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y108  inst_0/inst/DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_13_13/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        7.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.842ns  (required time - arrival time)
  Source:                 audio/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_mclk_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.478ns (46.174%)  route 0.557ns (53.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.823     5.585    audio/clk_100
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.478     6.063 r  audio/clk_div_reg[1]/Q
                         net (fo=2, routed)           0.557     6.621    audio/clk_div[1]
    OLOGIC_X0Y20         FDRE                                         r  audio/audio_mclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.626    15.109    audio/clk_100
    OLOGIC_X0Y20         FDRE                                         r  audio/audio_mclk_reg/C
                         clock pessimism              0.394    15.503    
                         clock uncertainty           -0.035    15.467    
    OLOGIC_X0Y20         FDRE (Setup_fdre_C_D)       -1.005    14.462    audio/audio_mclk_reg
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  7.842    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 audio/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.795ns (47.773%)  route 0.869ns (52.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.823     5.585    audio/clk_100
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.478     6.063 r  audio/clk_div_reg[1]/Q
                         net (fo=2, routed)           0.869     6.933    audio/clk_div[1]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.317     7.250 r  audio/clk_div[1]_i_1/O
                         net (fo=1, routed)           0.000     7.250    audio/clk_div[1]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.645    15.128    audio/clk_100
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[1]/C
                         clock pessimism              0.457    15.585    
                         clock uncertainty           -0.035    15.550    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.118    15.668    audio/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         15.668    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.879ns  (required time - arrival time)
  Source:                 audio/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.642ns (55.197%)  route 0.521ns (44.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.823     5.585    audio/clk_100
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.518     6.103 f  audio/clk_div_reg[0]/Q
                         net (fo=2, routed)           0.521     6.625    audio/clk_div[0]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.124     6.749 r  audio/clk_div[0]_i_1/O
                         net (fo=1, routed)           0.000     6.749    audio/clk_div[0]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.645    15.128    audio/clk_100
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[0]/C
                         clock pessimism              0.457    15.585    
                         clock uncertainty           -0.035    15.550    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.077    15.627    audio/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         15.627    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  8.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 audio/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.615     1.562    audio/clk_100
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     1.726 r  audio/clk_div_reg[0]/Q
                         net (fo=2, routed)           0.163     1.889    audio/clk_div[0]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.043     1.932 r  audio/clk_div[1]_i_1/O
                         net (fo=1, routed)           0.000     1.932    audio/clk_div[1]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.883     2.077    audio/clk_100
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[1]/C
                         clock pessimism             -0.515     1.562    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.131     1.693    audio/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 audio/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.615     1.562    audio/clk_100
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     1.726 f  audio/clk_div_reg[0]/Q
                         net (fo=2, routed)           0.163     1.889    audio/clk_div[0]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.045     1.934 r  audio/clk_div[0]_i_1/O
                         net (fo=1, routed)           0.000     1.934    audio/clk_div[0]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.883     2.077    audio/clk_100
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[0]/C
                         clock pessimism             -0.515     1.562    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.120     1.682    audio/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 audio/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_mclk_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.148ns (36.166%)  route 0.261ns (63.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.615     1.562    audio/clk_100
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.148     1.710 r  audio/clk_div_reg[1]/Q
                         net (fo=2, routed)           0.261     1.971    audio/clk_div[1]
    OLOGIC_X0Y20         FDRE                                         r  audio/audio_mclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.880     2.074    audio/clk_100
    OLOGIC_X0Y20         FDRE                                         r  audio/audio_mclk_reg/C
                         clock pessimism             -0.480     1.594    
    OLOGIC_X0Y20         FDRE (Hold_fdre_C_D)        -0.146     1.448    audio/audio_mclk_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.523    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C            n/a            1.474         10.000      8.526      OLOGIC_X0Y20    audio/audio_mclk_reg/C
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y19     audio/clk_div_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y19     audio/clk_div_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y19     audio/clk_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y19     audio/clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y19     audio/clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y19     audio/clk_div_reg[1]/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y19     audio/clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y19     audio/clk_div_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y19     audio/clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y19     audio/clk_div_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clk_fb
  To Clock:  vga_clk_ins/clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clk_fb
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clkout0
  To Clock:  vga_clk_ins/clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[2]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 4.030ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.894     9.557    xillybus_ins/vga_clk
    OLOGIC_X1Y33         FDCE                                         r  xillybus_ins/vga_iob_ff[8]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y33         FDCE (Prop_fdce_C_Q)         0.472    10.029 r  xillybus_ins/vga_iob_ff[8]/Q
                         net (fo=1, routed)           0.001    10.030    vga4_green_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    13.588 r  vga4_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.588    vga4_green[2]
    AB21                                                              r  vga4_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.588    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[0]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 4.029ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.895     9.558    xillybus_ins/vga_clk
    OLOGIC_X1Y35         FDCE                                         r  xillybus_ins/vga_iob_ff[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y35         FDCE (Prop_fdce_C_Q)         0.472    10.030 r  xillybus_ins/vga_iob_ff[6]/Q
                         net (fo=1, routed)           0.001    10.031    vga4_green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    13.587 r  vga4_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.587    vga4_green[0]
    AB22                                                              r  vga4_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.587    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[1]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 4.019ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.895     9.558    xillybus_ins/vga_clk
    OLOGIC_X1Y36         FDCE                                         r  xillybus_ins/vga_iob_ff[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y36         FDCE (Prop_fdce_C_Q)         0.472    10.030 r  xillybus_ins/vga_iob_ff[7]/Q
                         net (fo=1, routed)           0.001    10.031    vga4_green_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    13.578 r  vga4_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.578    vga4_green[1]
    AA22                                                              r  vga4_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.578    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[3]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 4.019ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.894     9.557    xillybus_ins/vga_clk
    OLOGIC_X1Y34         FDCE                                         r  xillybus_ins/vga_iob_ff[9]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y34         FDCE (Prop_fdce_C_Q)         0.472    10.029 r  xillybus_ins/vga_iob_ff[9]/Q
                         net (fo=1, routed)           0.001    10.030    vga4_green_OBUF[3]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    13.577 r  vga4_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.577    vga4_green[3]
    AA21                                                              r  vga4_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_vsync
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 4.025ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.548ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.885     9.548    xillybus_ins/vga_clk
    OLOGIC_X1Y28         FDCE                                         r  xillybus_ins/vga_iob_ff[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         FDCE (Prop_fdce_C_Q)         0.472    10.020 r  xillybus_ins/vga_iob_ff[0]/Q
                         net (fo=1, routed)           0.001    10.021    vga_vsync_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.553    13.574 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.574    vga_vsync
    Y19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.574    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_red[0]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 4.010ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.561ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.898     9.561    xillybus_ins/vga_clk
    OLOGIC_X1Y39         FDCE                                         r  xillybus_ins/vga_iob_ff[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y39         FDCE (Prop_fdce_C_Q)         0.472    10.033 r  xillybus_ins/vga_iob_ff[10]/Q
                         net (fo=1, routed)           0.001    10.034    vga4_red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    13.571 r  vga4_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.571    vga4_red[0]
    V20                                                               r  vga4_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.571    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_blue[2]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 4.019ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.550ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.887     9.550    xillybus_ins/vga_clk
    OLOGIC_X1Y29         FDCE                                         r  xillybus_ins/vga_iob_ff[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y29         FDCE (Prop_fdce_C_Q)         0.472    10.022 r  xillybus_ins/vga_iob_ff[4]/Q
                         net (fo=1, routed)           0.001    10.023    vga4_blue_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    13.570 r  vga4_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.570    vga4_blue[2]
    AB20                                                              r  vga4_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[13]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_red[3]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 4.001ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.561ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.898     9.561    xillybus_ins/vga_clk
    OLOGIC_X1Y38         FDCE                                         r  xillybus_ins/vga_iob_ff[13]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         FDCE (Prop_fdce_C_Q)         0.472    10.033 r  xillybus_ins/vga_iob_ff[13]/Q
                         net (fo=1, routed)           0.001    10.034    vga4_red_OBUF[3]
    V18                  OBUF (Prop_obuf_I_O)         3.529    13.563 r  vga4_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.563    vga4_red[3]
    V18                                                               r  vga4_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.563    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_hsync
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 4.013ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.548ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.885     9.548    xillybus_ins/vga_clk
    OLOGIC_X1Y27         FDCE                                         r  xillybus_ins/vga_iob_ff[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y27         FDCE (Prop_fdce_C_Q)         0.472    10.020 r  xillybus_ins/vga_iob_ff[1]/Q
                         net (fo=1, routed)           0.001    10.021    vga_hsync_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.541    13.562 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.562    vga_hsync
    AA19                                                              r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.562    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_blue[3]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 4.009ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.550ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.887     9.550    xillybus_ins/vga_clk
    OLOGIC_X1Y30         FDCE                                         r  xillybus_ins/vga_iob_ff[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y30         FDCE (Prop_fdce_C_Q)         0.472    10.022 r  xillybus_ins/vga_iob_ff[5]/Q
                         net (fo=1, routed)           0.001    10.023    vga4_blue_OBUF[3]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    13.559 r  vga4_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.559    vga4_blue[3]
    AB19                                                              r  vga4_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.559    
  -------------------------------------------------------------------
                         slack                                  1.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.226ns (55.373%)  route 0.182ns (44.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.561     2.727    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y51         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.128     2.855 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=4, routed)           0.182     3.038    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[6]
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.098     3.136 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/wr_pntr_bin[5]_i_1/O
                         net (fo=1, routed)           0.000     3.136    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_0_in[5]
    SLICE_X33Y49         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.829     3.564    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X33Y49         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[5]/C
                         clock pessimism             -0.568     2.996    
    SLICE_X33Y49         FDCE (Hold_fdce_C_D)         0.092     3.088    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.088    
                         arrival time                           3.136    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.128ns (25.358%)  route 0.377ns (74.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.563     2.729    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y48         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.128     2.857 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.377     3.234    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][7]
    RAMB18_X2Y22         RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.868     3.604    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y22         RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.568     3.035    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     3.165    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.165    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.128ns (25.140%)  route 0.381ns (74.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.563     2.729    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y48         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.128     2.857 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.381     3.238    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][3]
    RAMB18_X2Y22         RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.868     3.604    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y22         RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.568     3.035    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130     3.165    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.165    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.905%)  route 0.280ns (60.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.561     2.727    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y50         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.141     2.868 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.280     3.149    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[0]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.045     3.194 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc[0]_i_1/O
                         net (fo=1, routed)           0.000     3.194    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc[0]_i_1_n_0
    SLICE_X34Y48         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.829     3.564    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X34Y48         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.568     2.996    
    SLICE_X34Y48         FDCE (Hold_fdce_C_D)         0.121     3.117    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.117    
                         arrival time                           3.194    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_0/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.332%)  route 0.264ns (58.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.557     2.723    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X51Y48         FDSE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDSE (Prop_fdse_C_Q)         0.141     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_0/Q
                         net (fo=6, routed)           0.264     3.128    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel[0]
    SLICE_X45Y51         LUT5 (Prop_lut5_I1_O)        0.045     3.173 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[7]_GND_5_o_mux_27_OUT51/O
                         net (fo=1, routed)           0.000     3.173    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT[4]
    SLICE_X45Y51         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.827     3.562    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X45Y51         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_4/C
                         clock pessimism             -0.568     2.994    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.092     3.086    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_4
  -------------------------------------------------------------------
                         required time                         -3.086    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_0/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_6/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.060%)  route 0.278ns (59.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.557     2.723    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X51Y48         FDSE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDSE (Prop_fdse_C_Q)         0.141     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_0/Q
                         net (fo=6, routed)           0.278     3.143    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel[0]
    SLICE_X43Y50         LUT5 (Prop_lut5_I4_O)        0.045     3.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[23]_GND_5_o_mux_25_OUT71/O
                         net (fo=1, routed)           0.000     3.188    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_data[23]_GND_5_o_mux_25_OUT[6]
    SLICE_X43Y50         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_6/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.827     3.562    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X43Y50         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_6/C
                         clock pessimism             -0.568     2.994    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.091     3.085    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_6
  -------------------------------------------------------------------
                         required time                         -3.085    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_0/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_6/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.914%)  route 0.292ns (61.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.557     2.723    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X51Y48         FDSE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDSE (Prop_fdse_C_Q)         0.141     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_0/Q
                         net (fo=6, routed)           0.292     3.156    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel[0]
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.045     3.201 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[7]_GND_5_o_mux_27_OUT71/O
                         net (fo=1, routed)           0.000     3.201    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_data[7]_GND_5_o_mux_27_OUT[6]
    SLICE_X45Y50         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_6/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.827     3.562    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X45Y50         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_6/C
                         clock pessimism             -0.568     2.994    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.091     3.085    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_6
  -------------------------------------------------------------------
                         required time                         -3.085    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.561     2.727    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y51         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.141     2.868 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.056     2.924    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X33Y51         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.828     3.563    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y51         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.836     2.727    
    SLICE_X33Y51         FDCE (Hold_fdce_C_D)         0.078     2.805    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.561     2.727    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y51         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.141     2.868 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     2.924    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X33Y51         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.828     3.563    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y51         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.836     2.727    
    SLICE_X33Y51         FDCE (Hold_fdce_C_D)         0.076     2.803    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.563     2.729    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X35Y47         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     2.870 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     2.926    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X35Y47         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.829     3.564    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X35Y47         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.835     2.729    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.075     2.804    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clkout0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y18    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y22    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0   xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/I
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X1Y28    xillybus_ins/vga_iob_ff[0]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X1Y39    xillybus_ins/vga_iob_ff[10]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X1Y40    xillybus_ins/vga_iob_ff[11]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X1Y37    xillybus_ins/vga_iob_ff[12]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X1Y38    xillybus_ins/vga_iob_ff[13]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X1Y27    xillybus_ins/vga_iob_ff[1]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X1Y31    xillybus_ins/vga_iob_ff[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       15.385      144.615    PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y79    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vpos_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y79    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vpos_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y79    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vpos_8/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y79    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vpos_9/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X35Y47    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X34Y48    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X34Y48    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X35Y47    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X34Y48    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X34Y48    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y78    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vpos_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y78    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vpos_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y78    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vpos_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y78    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vpos_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y48    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/locked_d/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y51    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/blank/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y51    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/blank/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y51    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_unheld/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y51    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_unheld/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y80    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.808ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.642ns (38.822%)  route 1.012ns (61.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.700     2.994    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDPE (Prop_fdpe_C_Q)         0.518     3.512 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.680     4.192    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.316 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.331     4.648    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X29Y50         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.526    12.705    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y50         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.264    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X29Y50         FDPE (Recov_fdpe_C_PRE)     -0.359    12.456    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  7.808    

Slack (MET) :             7.808ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.642ns (38.822%)  route 1.012ns (61.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.700     2.994    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDPE (Prop_fdpe_C_Q)         0.518     3.512 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.680     4.192    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.316 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.331     4.648    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X29Y50         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.526    12.705    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y50         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.264    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X29Y50         FDPE (Recov_fdpe_C_PRE)     -0.359    12.456    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  7.808    

Slack (MET) :             8.291ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.700     2.994    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDPE (Prop_fdpe_C_Q)         0.419     3.413 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.580     3.993    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/rst_full_ff_i
    SLICE_X29Y51         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.526    12.705    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X29Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism              0.267    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X29Y51         FDPE (Recov_fdpe_C_PRE)     -0.534    12.284    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                  8.291    

Slack (MET) :             8.291ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.700     2.994    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDPE (Prop_fdpe_C_Q)         0.419     3.413 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.580     3.993    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X29Y51         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.526    12.705    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X29Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.267    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X29Y51         FDPE (Recov_fdpe_C_PRE)     -0.534    12.284    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                  8.291    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.419ns (44.395%)  route 0.525ns (55.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.700     2.994    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDPE (Prop_fdpe_C_Q)         0.419     3.413 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.525     3.938    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X30Y51         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       1.526    12.705    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.264    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X30Y51         FDPE (Recov_fdpe_C_PRE)     -0.534    12.281    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                  8.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.125%)  route 0.169ns (56.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.577     0.913    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.041 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.169     1.209    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X30Y51         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.845     1.211    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y51         FDPE (Remov_fdpe_C_PRE)     -0.124     0.805    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.577     0.913    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.041 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.183     1.223    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/rst_full_ff_i
    SLICE_X29Y51         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.845     1.211    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X29Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.285     0.926    
    SLICE_X29Y51         FDPE (Remov_fdpe_C_PRE)     -0.149     0.777    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.577     0.913    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.041 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.183     1.223    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X29Y51         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.845     1.211    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X29Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.285     0.926    
    SLICE_X29Y51         FDPE (Remov_fdpe_C_PRE)     -0.149     0.777    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.209ns (39.103%)  route 0.325ns (60.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.577     0.913    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y50         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.221     1.298    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X30Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.343 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.104     1.447    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X29Y50         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.845     1.211    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y50         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.282     0.929    
    SLICE_X29Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     0.834    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.209ns (39.103%)  route 0.325ns (60.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.577     0.913    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y50         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.221     1.298    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X30Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.343 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.104     1.447    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X29Y50         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=20818, routed)       0.845     1.211    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y50         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.282     0.929    
    SLICE_X29Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     0.834    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.613    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vga_clk_ins/clkout0
  To Clock:  vga_clk_ins/clkout0

Setup :            0  Failing Endpoints,  Worst Slack       11.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.823ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.580ns (20.601%)  route 2.235ns (79.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.491ns = ( 23.876 - 15.385 ) 
    Source Clock Delay      (SCD):    9.409ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.747     9.409    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y48         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDPE (Prop_fdpe_C_Q)         0.456     9.865 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.991    10.857    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X29Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.981 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.244    12.225    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X32Y52         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
    Y9                                                0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.776    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.867 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.631    20.499    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.582 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.720    22.302    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.393 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.483    23.876    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y52         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.654    24.530    
                         clock uncertainty           -0.121    24.408    
    SLICE_X32Y52         FDPE (Recov_fdpe_C_PRE)     -0.361    24.047    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.047    
                         arrival time                         -12.225    
  -------------------------------------------------------------------
                         slack                                 11.823    

Slack (MET) :             12.222ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.580ns (24.002%)  route 1.836ns (75.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.491ns = ( 23.876 - 15.385 ) 
    Source Clock Delay      (SCD):    9.409ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.747     9.409    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y48         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDPE (Prop_fdpe_C_Q)         0.456     9.865 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.991    10.857    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X29Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.981 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.845    11.826    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X32Y51         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
    Y9                                                0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.776    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.867 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.631    20.499    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.582 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.720    22.302    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.393 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.483    23.876    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.654    24.530    
                         clock uncertainty           -0.121    24.408    
    SLICE_X32Y51         FDPE (Recov_fdpe_C_PRE)     -0.361    24.047    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.047    
                         arrival time                         -11.826    
  -------------------------------------------------------------------
                         slack                                 12.222    

Slack (MET) :             12.222ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.580ns (24.002%)  route 1.836ns (75.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.491ns = ( 23.876 - 15.385 ) 
    Source Clock Delay      (SCD):    9.409ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.747     9.409    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y48         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDPE (Prop_fdpe_C_Q)         0.456     9.865 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.991    10.857    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X29Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.981 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.845    11.826    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X32Y51         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
    Y9                                                0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.776    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.867 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.631    20.499    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.582 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.720    22.302    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.393 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.483    23.876    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.654    24.530    
                         clock uncertainty           -0.121    24.408    
    SLICE_X32Y51         FDPE (Recov_fdpe_C_PRE)     -0.361    24.047    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.047    
                         arrival time                         -11.826    
  -------------------------------------------------------------------
                         slack                                 12.222    

Slack (MET) :             13.555ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.070%)  route 0.627ns (59.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.579ns = ( 23.963 - 15.385 ) 
    Source Clock Delay      (SCD):    9.361ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.699     9.361    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDPE (Prop_fdpe_C_Q)         0.419     9.780 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.627    10.407    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X27Y48         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
    Y9                                                0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.776    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.867 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.631    20.499    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.582 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.720    22.302    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.393 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.570    23.963    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y48         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.654    24.617    
                         clock uncertainty           -0.121    24.496    
    SLICE_X27Y48         FDPE (Recov_fdpe_C_PRE)     -0.534    23.962    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         23.962    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                 13.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.909%)  route 0.239ns (65.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.576     2.742    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDPE (Prop_fdpe_C_Q)         0.128     2.870 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.239     3.109    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X27Y48         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.858     3.593    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y48         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.568     3.025    
    SLICE_X27Y48         FDPE (Remov_fdpe_C_PRE)     -0.149     2.876    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (30.996%)  route 0.414ns (69.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.589     2.755    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y48         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     2.896 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.054     2.950    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.045     2.995 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.360     3.355    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X32Y51         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.828     3.563    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.568     2.995    
    SLICE_X32Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     2.924    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (30.996%)  route 0.414ns (69.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.589     2.755    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y48         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     2.896 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.054     2.950    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.045     2.995 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.360     3.355    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X32Y51         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.828     3.563    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y51         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.568     2.995    
    SLICE_X32Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     2.924    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.186ns (21.065%)  route 0.697ns (78.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.589     2.755    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y48         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     2.896 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.054     2.950    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.045     2.995 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.643     3.638    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X32Y52         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.828     3.563    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y52         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.568     2.995    
    SLICE_X32Y52         FDPE (Remov_fdpe_C_PRE)     -0.071     2.924    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.638    
  -------------------------------------------------------------------
                         slack                                  0.715    





