Return-Path: <qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id 23258C87FCB
	for <qemu-riscv@archiver.kernel.org>; Fri,  1 Aug 2025 23:33:52 +0000 (UTC)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-riscv-bounces@nongnu.org>)
	id 1uhzCE-0004rc-2h; Fri, 01 Aug 2025 19:29:54 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <pierrick.bouvier@linaro.org>)
 id 1uhz8v-0007TP-B2
 for qemu-riscv@nongnu.org; Fri, 01 Aug 2025 19:26:29 -0400
Received: from mail-pl1-x62e.google.com ([2607:f8b0:4864:20::62e])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <pierrick.bouvier@linaro.org>)
 id 1uhz8r-0005wy-8f
 for qemu-riscv@nongnu.org; Fri, 01 Aug 2025 19:26:29 -0400
Received: by mail-pl1-x62e.google.com with SMTP id
 d9443c01a7336-24009eeb2a7so21367805ad.0
 for <qemu-riscv@nongnu.org>; Fri, 01 Aug 2025 16:26:24 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1754090784; x=1754695584; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=MAD79U4LT9iuyQ8dO/F2M38oxkHlL+RPoW3VQe2AtZA=;
 b=CA9fUU4F5QMeZsBRVni6cRrVniFqiHwPTziQ/P0ri3+IW0j8vgAzGun2xjDdlcXMwX
 Geyh0cWTkzoUohCUOHW3JIgVDgAaNWjkiddQYggSM4+YB9+gwpKBYOP/yQP2OIeTTb4j
 bUvKqMrXdYjYkhgk8YPqVaWylEXDNBxKEdOqzCFvXm6Xbkb1dWtY6Cetkthi7JZKF7UG
 s9IZ26+VjHIX2supueXHeEhjpinRwHs3sLXrNgrRLuNzCr/YjNks4dyFBI1LrmHLPINJ
 W0242jPkkDrZ/RV9D7PKZrnSR4aQ/mjKdNc0KP5QgMPa9IwLBJ835rLCAWcXyUJ8RRoF
 CrSg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1754090784; x=1754695584;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=MAD79U4LT9iuyQ8dO/F2M38oxkHlL+RPoW3VQe2AtZA=;
 b=HFiHYe5arpnSTseiry8gSGAdLCRoJITvf/PrX9rfgKGJ+WxVDOpH8bDMRs3AFp5rJK
 unDNVCkWwkutMWC0JKjM79EF2MJrFeWp1zDFI19T3yUKl8CSj7s7gyIgeXwOqebqBFXJ
 ksf+Ckxt1XXK7CWQwx9aPaqYdLFmYiYBGQ16kVfnnjWKgW65HElk2auufsQ6GxO6WYIZ
 nDqq7XvpRMKKnUA0uCTLy0OuR10TKBDbWVLt4CEGCSfIXKYu81XrDRQRlGExTw1m2QtK
 ttIJEYwWtoA/dkSFVwJrnOEHneKrbZA4DjQV5EelbdH8Z1LWwIcosLBdCufftLbletMk
 W3jw==
X-Forwarded-Encrypted: i=1;
 AJvYcCXvKVm7Kn9jTYnwMGAZXfN18pGxTUBXeMm1l+/8VOfRHSn9V0Ej907qiEQcU9QZRIDlxoOJmr+xf8bi@nongnu.org
X-Gm-Message-State: AOJu0YwJMgmiZOpR9U/8X7XIwC7aHyp4nEpYIdAWLCj9F/xG/4BZap4o
 6s0cUW+nE4eppT/jAmQTrDVD6DJVduwsb/aTIhgmmsZxVr5+92kSDCN8tqWE3m80UF4=
X-Gm-Gg: ASbGncuUC3RXORyvbNqa5tdRkzAJRumPPk8OBT8Y1Eo/Yht7rx4mOpjO1kZHI8RnX+Q
 0B05JDV2xRGXNQM+mpcpE7EIKum4++MH9ruXN6wIhi00cPRdmT8hk6T1fjtRQwmQT1WUlQ0+bgW
 Rw8BcQX+UcmCH/LESribaXEoc2X0xIibHXyyiY6q3KK/gnKSuBOfGKLxdZyx3szAFbRIA9xvYmz
 GJabgSFODXUQPAy3tkwd4eQ4yRAUHTJgd2Pcaa0Dflv+yyxiQ8WQVg3QXf+EYiBzHnvX5Y5c1Ds
 maPcGoC9MI7sfH7YVkGCR0sTjJXVpTIXunJnRN2pZDTqaVngywAnim+2ZktfgvjuHpSeFuCQtey
 6bWUPKUW4SVThQg8nTsY3Qf3ZZmXeLzdq
X-Google-Smtp-Source: AGHT+IE/kn1ICb177hhcpwa+yVHYtwDI7sG+v9+IU0NvQqDwU7dUX2YjJxI/D0wwIBLHtcFmrR2a9g==
X-Received: by 2002:a17:902:f1d2:b0:234:8ec1:4af6 with SMTP id
 d9443c01a7336-24247027524mr12359315ad.45.1754090783707; 
 Fri, 01 Aug 2025 16:26:23 -0700 (PDT)
Received: from pc.. ([38.41.223.211]) by smtp.gmail.com with ESMTPSA id
 98e67ed59e1d1-3207eca6d3asm5628217a91.23.2025.08.01.16.26.22
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Fri, 01 Aug 2025 16:26:23 -0700 (PDT)
From: Pierrick Bouvier <pierrick.bouvier@linaro.org>
To: qemu-devel@nongnu.org
Cc: Liu Zhiwei <zhiwei_liu@linux.alibaba.com>, richard.henderson@linaro.org,
 Palmer Dabbelt <palmer@dabbelt.com>, qemu-riscv@nongnu.org,
 Daniel Henrique Barboza <dbarboza@ventanamicro.com>,
 Weiwei Li <liwei1518@gmail.com>, qemu-arm@nongnu.org,
 Peter Maydell <peter.maydell@linaro.org>, philmd@linaro.org,
 =?UTF-8?q?Alex=20Benn=C3=A9e?= <alex.bennee@linaro.org>,
 Alistair Francis <alistair.francis@wdc.com>,
 Pierrick Bouvier <pierrick.bouvier@linaro.org>
Subject: [PATCH v2 08/11] semihosting/arm-compat-semi: replace target_ulong
 with uint64_t
Date: Fri,  1 Aug 2025 16:26:06 -0700
Message-ID: <20250801232609.2744557-9-pierrick.bouvier@linaro.org>
X-Mailer: git-send-email 2.47.2
In-Reply-To: <20250801232609.2744557-1-pierrick.bouvier@linaro.org>
References: <20250801232609.2744557-1-pierrick.bouvier@linaro.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::62e;
 envelope-from=pierrick.bouvier@linaro.org; helo=mail-pl1-x62e.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
Errors-To: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org
Sender: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
---
 semihosting/arm-compat-semi.c | 24 ++++++++++++------------
 1 file changed, 12 insertions(+), 12 deletions(-)

diff --git a/semihosting/arm-compat-semi.c b/semihosting/arm-compat-semi.c
index b56d882aa52..23319552a31 100644
--- a/semihosting/arm-compat-semi.c
+++ b/semihosting/arm-compat-semi.c
@@ -123,7 +123,7 @@ static GuestFD console_out_gf;
  */
 
 typedef struct LayoutInfo {
-    target_ulong rambase;
+    vaddr rambase;
     size_t ramsize;
     hwaddr heapbase;
     hwaddr heaplimit;
@@ -214,7 +214,7 @@ static LayoutInfo common_semi_find_bases(CPUState *cs)
  * global, and we assume that the guest takes care of avoiding any races.
  */
 #ifndef CONFIG_USER_ONLY
-static target_ulong syscall_err;
+static uint64_t syscall_err;
 
 #include "semihosting/uaccess.h"
 #endif
@@ -260,8 +260,8 @@ static void common_semi_rw_cb(CPUState *cs, uint64_t ret, int err)
 {
     /* Recover the original length from the third argument. */
     CPUArchState *env G_GNUC_UNUSED = cpu_env(cs);
-    target_ulong args = common_semi_arg(cs, 1);
-    target_ulong arg2;
+    uint64_t args = common_semi_arg(cs, 1);
+    uint64_t arg2;
     GET_ARG(2);
 
     if (err) {
@@ -300,9 +300,9 @@ static void common_semi_seek_cb(CPUState *cs, uint64_t ret, int err)
  * is defined by GDB's remote protocol and is not target-specific.)
  * We put this on the guest's stack just below SP.
  */
-static target_ulong common_semi_flen_buf(CPUState *cs)
+static uint64_t common_semi_flen_buf(CPUState *cs)
 {
-    target_ulong sp = common_semi_stack_bottom(cs);
+    vaddr sp = common_semi_stack_bottom(cs);
     return sp - 64;
 }
 
@@ -389,9 +389,9 @@ void semihosting_arm_compatible_init(void)
 void do_common_semihosting(CPUState *cs)
 {
     CPUArchState *env = cpu_env(cs);
-    target_ulong args;
-    target_ulong arg0, arg1, arg2, arg3;
-    target_ulong ul_ret;
+    uint64_t args;
+    uint64_t arg0, arg1, arg2, arg3;
+    uint64_t ul_ret;
     char * s;
     int nr;
     int64_t elapsed;
@@ -462,7 +462,7 @@ void do_common_semihosting(CPUState *cs)
 
     case TARGET_SYS_WRITEC:
         /*
-         * FIXME: the byte to be written is in a target_ulong slot,
+         * FIXME: the byte to be written is in a uint64_t slot,
          * which means this is wrong for a big-endian guest.
          */
         semihost_sys_write_gf(cs, common_semi_dead_cb,
@@ -688,11 +688,11 @@ void do_common_semihosting(CPUState *cs)
 
     case TARGET_SYS_HEAPINFO:
         {
-            target_ulong retvals[4];
+            uint64_t retvals[4];
             int i;
 #ifdef CONFIG_USER_ONLY
             TaskState *ts = get_task_state(cs);
-            target_ulong limit;
+            uint64_t limit;
 #else
             LayoutInfo info = common_semi_find_bases(cs);
 #endif
-- 
2.47.2


