Partition Merge report for Fpga
Tue Jan 05 13:07:46 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Partition Statistics
  5. Partition Merge Resource Usage Summary
  6. Partition Merge RAM Summary
  7. Partition Merge DSP Block Usage Summary
  8. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+--------------------------------+--------------------------------------------------+
; Partition Merge Status         ; Successful - Tue Jan 05 13:07:46 2016            ;
; Quartus II 64-Bit Version      ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                  ; Fpga                                             ;
; Top-level Entity Name          ; Fpga                                             ;
; Family                         ; Arria GX                                         ;
; Logic utilization              ; N/A                                              ;
;     Combinational ALUTs        ; 23,618                                           ;
;     Dedicated logic registers  ; 18,414                                           ;
; Total registers                ; 18587                                            ;
; Total pins                     ; 294                                              ;
; Total virtual pins             ; 0                                                ;
; Total block memory bits        ; 1,548,348                                        ;
; DSP block 9-bit elements       ; 192                                              ;
; Total GXB Receiver Channels    ; 1                                                ;
; Total GXB Transmitter Channels ; 1                                                ;
; Total PLLs                     ; 2                                                ;
; Total DLLs                     ; 1                                                ;
+--------------------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; AdcDeser:AdcDeser0             ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; AdcDeser:AdcDeser0             ;
; AdcDeser:AdcDeser1             ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; AdcDeser:AdcDeser1             ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                      ;
+---------------------------------------+--------+--------------------+--------------------+--------------------------------+
; Statistic                             ; Top    ; AdcDeser:AdcDeser0 ; AdcDeser:AdcDeser1 ; hard_block:auto_generated_inst ;
+---------------------------------------+--------+--------------------+--------------------+--------------------------------+
; PLL                                   ; 0      ; 0                  ; 0                  ; 2                              ;
; GXB Receiver channel                  ; 0      ; 0                  ; 0                  ; 1                              ;
; GXB Transmitter channel               ; 0      ; 0                  ; 0                  ; 1                              ;
; DLL                                   ; 0      ; 0                  ; 0                  ; 1                              ;
; GXB Central Control Unit              ; 0      ; 0                  ; 0                  ; 1                              ;
; GXB Transmitter PLL                   ; 0      ; 0                  ; 0                  ; 1                              ;
; GXB Calibration block                 ; 0      ; 0                  ; 0                  ; 1                              ;
;                                       ;        ;                    ;                    ;                                ;
; Virtual pins                          ; 0      ; 0                  ; 0                  ; 0                              ;
; I/O pins                              ; 278    ; 8                  ; 8                  ; 0                              ;
; DSP block 9-bit elements              ; 192    ; 0                  ; 0                  ; 0                              ;
;                                       ;        ;                    ;                    ;                                ;
; Connections                           ;        ;                    ;                    ;                                ;
;     -- Input Connections              ; 12542  ; 300                ; 300                ; 38                             ;
;     -- Registered Input Connections   ; 9735   ; 299                ; 299                ; 6                              ;
;     -- Output Connections             ; 638    ; 288                ; 288                ; 11966                          ;
;     -- Registered Output Connections  ; 25     ; 288                ; 288                ; 12                             ;
;                                       ;        ;                    ;                    ;                                ;
; Internal Connections                  ;        ;                    ;                    ;                                ;
;     -- Total Connections              ; 184729 ; 974                ; 974                ; 12075                          ;
;     -- Registered Connections         ; 84065  ; 972                ; 972                ; 18                             ;
;                                       ;        ;                    ;                    ;                                ;
; External Connections                  ;        ;                    ;                    ;                                ;
;     -- Top                            ; 0      ; 588                ; 588                ; 12004                          ;
;     -- AdcDeser:AdcDeser0             ; 588    ; 0                  ; 0                  ; 0                              ;
;     -- AdcDeser:AdcDeser1             ; 588    ; 0                  ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst ; 12004  ; 0                  ; 0                  ; 0                              ;
;                                       ;        ;                    ;                    ;                                ;
; Partition Interface                   ;        ;                    ;                    ;                                ;
;     -- Input Ports                    ; 79     ; 10                 ; 10                 ; 38                             ;
;     -- Output Ports                   ; 115    ; 96                 ; 96                 ; 54                             ;
;     -- Bidir Ports                    ; 100    ; 0                  ; 0                  ; 0                              ;
;                                       ;        ;                    ;                    ;                                ;
; Registered Ports                      ;        ;                    ;                    ;                                ;
;     -- Registered Input Ports         ; 0      ; 2                  ; 2                  ; 1                              ;
;     -- Registered Output Ports        ; 0      ; 96                 ; 96                 ; 12                             ;
;                                       ;        ;                    ;                    ;                                ;
; Port Connectivity                     ;        ;                    ;                    ;                                ;
;     -- Input Ports driven by GND      ; 0      ; 0                  ; 0                  ; 6                              ;
;     -- Output Ports driven by GND     ; 0      ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports driven by VCC      ; 0      ; 0                  ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC     ; 0      ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Source     ; 0      ; 0                  ; 0                  ; 0                              ;
;     -- Output Ports with no Source    ; 0      ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout     ; 0      ; 0                  ; 0                  ; 7                              ;
;     -- Output Ports with no Fanout    ; 0      ; 0                  ; 0                  ; 0                              ;
+---------------------------------------+--------+--------------------+--------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                     ; Usage                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated ALUTs Used                         ; 23618                                                                                                                                                                                                                                                                                       ;
; Dedicated logic registers                    ; 18414                                                                                                                                                                                                                                                                                       ;
;                                              ;                                                                                                                                                                                                                                                                                             ;
; Estimated ALUTs Unavailable                  ; 124                                                                                                                                                                                                                                                                                         ;
;                                              ;                                                                                                                                                                                                                                                                                             ;
; Total combinational functions                ; 23618                                                                                                                                                                                                                                                                                       ;
; Combinational ALUT usage by number of inputs ;                                                                                                                                                                                                                                                                                             ;
;     -- 7 input functions                     ; 124                                                                                                                                                                                                                                                                                         ;
;     -- 6 input functions                     ; 3000                                                                                                                                                                                                                                                                                        ;
;     -- 5 input functions                     ; 3170                                                                                                                                                                                                                                                                                        ;
;     -- 4 input functions                     ; 4155                                                                                                                                                                                                                                                                                        ;
;     -- <=3 input functions                   ; 13169                                                                                                                                                                                                                                                                                       ;
;                                              ;                                                                                                                                                                                                                                                                                             ;
; Combinational ALUTs by mode                  ;                                                                                                                                                                                                                                                                                             ;
;     -- normal mode                           ; 15438                                                                                                                                                                                                                                                                                       ;
;     -- extended LUT mode                     ; 124                                                                                                                                                                                                                                                                                         ;
;     -- arithmetic mode                       ; 7423                                                                                                                                                                                                                                                                                        ;
;     -- shared arithmetic mode                ; 633                                                                                                                                                                                                                                                                                         ;
;                                              ;                                                                                                                                                                                                                                                                                             ;
; Estimated ALUT/register pairs used           ; 28859                                                                                                                                                                                                                                                                                       ;
;                                              ;                                                                                                                                                                                                                                                                                             ;
; Total registers                              ; 18587                                                                                                                                                                                                                                                                                       ;
;     -- Dedicated logic registers             ; 18414                                                                                                                                                                                                                                                                                       ;
;     -- I/O registers                         ; 173                                                                                                                                                                                                                                                                                         ;
;                                              ;                                                                                                                                                                                                                                                                                             ;
;                                              ;                                                                                                                                                                                                                                                                                             ;
; I/O pins                                     ; 294                                                                                                                                                                                                                                                                                         ;
; Total block memory bits                      ; 1548348                                                                                                                                                                                                                                                                                     ;
; DSP block 9-bit elements                     ; 192                                                                                                                                                                                                                                                                                         ;
; Total PLLs                                   ; 2                                                                                                                                                                                                                                                                                           ;
;     -- PLLs                                  ; 2                                                                                                                                                                                                                                                                                           ;
;                                              ;                                                                                                                                                                                                                                                                                             ;
; Total DLLs                                   ; 1                                                                                                                                                                                                                                                                                           ;
; GXB Receiver channels                        ; 1                                                                                                                                                                                                                                                                                           ;
; GXB Transmitter channels                     ; 1                                                                                                                                                                                                                                                                                           ;
; Maximum fan-out node                         ; DdrSdramIf:DdrSdramIf_inst|DdrSdramIf_controller_phy:DdrSdramIf_controller_phy_inst|DdrSdramIf_phy:DdrSdramIf_phy_inst|DdrSdramIf_phy_alt_mem_phy:DdrSdramIf_phy_alt_mem_phy_inst|DdrSdramIf_phy_alt_mem_phy_clk_reset:clk|DdrSdramIf_phy_alt_mem_phy_pll:pll|altpll:altpll_component|_clk0 ;
; Maximum fan-out                              ; 9743                                                                                                                                                                                                                                                                                        ;
; Total fan-out                                ; 178845                                                                                                                                                                                                                                                                                      ;
; Average fan-out                              ; 4.06                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------+
; DdrSdramIf:DdrSdramIf_inst|DdrSdramIf_controller_phy:DdrSdramIf_controller_phy_inst|DdrSdramIf_alt_mem_ddrx_controller_top:DdrSdramIf_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_lu31:auto_generated|a_dpfifo_u931:dpfifo|altsyncram_mjd1:FIFOram|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 16           ; 44           ; 16           ; 44           ; 704    ; None                               ;
; DdrSdramIf:DdrSdramIf_inst|DdrSdramIf_controller_phy:DdrSdramIf_controller_phy_inst|DdrSdramIf_alt_mem_ddrx_controller_top:DdrSdramIf_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_g7l1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 64           ; 1            ; 64           ; 1            ; 64     ; None                               ;
; DdrSdramIf:DdrSdramIf_inst|DdrSdramIf_controller_phy:DdrSdramIf_controller_phy_inst|DdrSdramIf_alt_mem_ddrx_controller_top:DdrSdramIf_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_u7l1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                               ;
; DdrSdramIf:DdrSdramIf_inst|DdrSdramIf_controller_phy:DdrSdramIf_controller_phy_inst|DdrSdramIf_alt_mem_ddrx_controller_top:DdrSdramIf_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_u7l1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                               ;
; DdrSdramIf:DdrSdramIf_inst|DdrSdramIf_controller_phy:DdrSdramIf_controller_phy_inst|DdrSdramIf_alt_mem_ddrx_controller_top:DdrSdramIf_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_u7l1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                               ;
; DdrSdramIf:DdrSdramIf_inst|DdrSdramIf_controller_phy:DdrSdramIf_controller_phy_inst|DdrSdramIf_alt_mem_ddrx_controller_top:DdrSdramIf_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_u7l1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                               ;
; DdrSdramIf:DdrSdramIf_inst|DdrSdramIf_controller_phy:DdrSdramIf_controller_phy_inst|DdrSdramIf_phy:DdrSdramIf_phy_inst|DdrSdramIf_phy_alt_mem_phy:DdrSdramIf_phy_alt_mem_phy_inst|DdrSdramIf_phy_alt_mem_phy_clk_reset:clk|DdrSdramIf_phy_alt_mem_phy_reconfig:reconfig|DdrSdramIf_phy_alt_mem_phy_reconfig_pllrcfg_l121:DdrSdramIf_phy_alt_mem_phy_reconfig_pllrcfg_l121_component|altsyncram:altsyncram3|altsyncram_dsq:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 174          ; 1            ; --           ; --           ; 174    ; None                               ;
; DdrSdramIf:DdrSdramIf_inst|DdrSdramIf_controller_phy:DdrSdramIf_controller_phy_inst|DdrSdramIf_phy:DdrSdramIf_phy_inst|DdrSdramIf_phy_alt_mem_phy:DdrSdramIf_phy_alt_mem_phy_inst|DdrSdramIf_phy_alt_mem_phy_clk_reset:clk|DdrSdramIf_phy_alt_mem_phy_reconfig:reconfig|DdrSdramIf_phy_alt_mem_phy_reconfig_pllrcfg_l121:DdrSdramIf_phy_alt_mem_phy_reconfig_pllrcfg_l121_component|altsyncram:altsyncram4|altsyncram_dkr:auto_generated|ALTSYNCRAM                                        ; AUTO ; ROM              ; 174          ; 1            ; --           ; --           ; 174    ; DdrSdramIf_phy_alt_mem_phy_pll.mif ;
; DdrSdramIf:DdrSdramIf_inst|DdrSdramIf_controller_phy:DdrSdramIf_controller_phy_inst|DdrSdramIf_phy:DdrSdramIf_phy_inst|DdrSdramIf_phy_alt_mem_phy:DdrSdramIf_phy_alt_mem_phy_inst|DdrSdramIf_phy_alt_mem_phy_postamble:poa|altsyncram:half_rate_ram_gen.altsyncram_inst|altsyncram_l0h1:auto_generated|ALTSYNCRAM                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 32           ; 2            ; 64           ; 1            ; 64     ; None                               ;
; DdrSdramIf:DdrSdramIf_inst|DdrSdramIf_controller_phy:DdrSdramIf_controller_phy_inst|DdrSdramIf_phy:DdrSdramIf_phy_inst|DdrSdramIf_phy_alt_mem_phy:DdrSdramIf_phy_alt_mem_phy_inst|DdrSdramIf_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_adi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 2            ; 32           ; 2            ; 64     ; None                               ;
; DdrSdramIf:DdrSdramIf_inst|DdrSdramIf_controller_phy:DdrSdramIf_controller_phy_inst|DdrSdramIf_phy:DdrSdramIf_phy_inst|DdrSdramIf_phy_alt_mem_phy:DdrSdramIf_phy_alt_mem_phy_inst|DdrSdramIf_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_a2h1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 16           ; 16           ; 8            ; 32           ; 256    ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch0|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|altsyncram:ram_block11a0|altsyncram_hm73:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                  ; M512 ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch0|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch0|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch0|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch0|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch1|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch1|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch1|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch1|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch1|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch2|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|altsyncram:ram_block11a0|altsyncram_hm73:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                  ; M512 ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch2|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch2|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch2|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch2|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch3|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch3|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch3|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch3|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch3|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch4|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|altsyncram:ram_block11a0|altsyncram_hm73:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                  ; M512 ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch4|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch4|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch4|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch4|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch5|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch5|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch5|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch5|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch5|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch6|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch6|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch6|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch6|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch6|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch7|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch7|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch7|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch7|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch7|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch0|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch0|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch0|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch0|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch0|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch1|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch1|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch1|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch1|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch1|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch2|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|altsyncram:ram_block11a0|altsyncram_hm73:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                 ; M512 ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch2|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch2|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch2|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch2|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch3|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch3|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch3|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch3|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch3|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch4|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch4|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch4|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch4|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch4|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch5|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|altsyncram:ram_block11a0|altsyncram_hm73:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                 ; M512 ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch5|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch5|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch5|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch5|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch6|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|altsyncram:ram_block11a0|altsyncram_hm73:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                 ; M512 ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch6|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch6|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch6|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch6|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch7|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|altsyncram:ram_block11a0|altsyncram_hm73:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                 ; M512 ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch7|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch7|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch7|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch7|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_sso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                               ;
; EventBuilder:TheBuilder|Fifo_16x20:EventCounterFifo|scfifo:scfifo_component|scfifo_jo21:auto_generated|a_dpfifo_qu21:dpfifo|altsyncram_m281:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 16           ; 20           ; 16           ; 20           ; 320    ; None                               ;
; EventBuilder:TheBuilder|Fifo_16x48:TimeCounterFifo|scfifo:scfifo_component|scfifo_to21:auto_generated|a_dpfifo_4v21:dpfifo|altsyncram_a381:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 16           ; 48           ; 16           ; 48           ; 768    ; None                               ;
; EventBuilder:TheBuilder|Fifo_2048x24:OutputFifo|scfifo:scfifo_component|scfifo_kf31:auto_generated|a_dpfifo_rl31:dpfifo|altsyncram_8c81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; None                               ;
; FastSdramFifoIf:SdramFifoHandler|Fifo_4096x64:OutputFifo|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_sc81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 4096         ; 64           ; 4096         ; 64           ; 262144 ; None                               ;
; Histogrammer:AdcHisto0|SpRam_4096x32:HistoRam|altsyncram:altsyncram_component|altsyncram_o2a1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; None                               ;
; Histogrammer:AdcHisto1|SpRam_4096x32:HistoRam|altsyncram:altsyncram_component|altsyncram_o2a1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; None                               ;
; TrigMeas:TriggerMeasurements|TdcFifo_1024x8:TrigTimeFifo|dcfifo:dcfifo_component|dcfifo_nse1:auto_generated|altsyncram_gdu:fifo_ram|altsyncram:ram_block14a0|altsyncram_pj73:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                     ; M512 ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                               ;
; mpd_fiber_interface:AuroraInterface|aurora_8b10b_arria_gxb:aurora_8b10b_arria_gxb_inst|aurora_8b10b_v5_3:aurora_8b10b_v5_3_inst|aurora_8b10b_v5_3_GTX_WRAPPER:gtx_wrapper_i|gxb_clockcompensate:gxb_clockcompensate_inst|dcfifo:dcfifo_inst|dcfifo_66u1:auto_generated|altsyncram_kdu:fifo_ram|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 32           ; 24           ; 32           ; 24           ; 768    ; None                               ;
; mpd_fiber_interface:AuroraInterface|mpd_fiber_slave:mpd_fiber_slave_inst|mpd_fiber_reg_slave:mpd_fiber_reg_slave_inst|dcfifo:dcfifo_inst_ack|dcfifo_cp32:auto_generated|altsyncram_c901:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                ; M4K  ; Simple Dual Port ; 16           ; 34           ; 16           ; 34           ; 544    ; None                               ;
; mpd_fiber_interface:AuroraInterface|mpd_fiber_slave:mpd_fiber_slave_inst|mpd_fiber_reg_slave:mpd_fiber_reg_slave_inst|dcfifo:dcfifo_inst_cmd|dcfifo_kp32:auto_generated|altsyncram_l901:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                ; M4K  ; Simple Dual Port ; 16           ; 65           ; 16           ; 65           ; 1040   ; None                               ;
; mpd_fiber_interface:AuroraInterface|mpd_fiber_slave:mpd_fiber_slave_inst|mpd_fiber_tx_event:mpd_fiber_tx_event_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_inst|dcfifo_4h42:auto_generated|altsyncram_k901:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                            ; M4K  ; Simple Dual Port ; 128          ; 34           ; 256          ; 17           ; 4352   ; None                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------+


+------------------------------------------------+
; Partition Merge DSP Block Usage Summary        ;
+----------------------------------+-------------+
; Statistic                        ; Number Used ;
+----------------------------------+-------------+
; Simple Multipliers (9-bit)       ; 0           ;
; Simple Multipliers (18-bit)      ; 0           ;
; Simple Multipliers (36-bit)      ; 0           ;
; Multiply Accumulators (18-bit)   ; 0           ;
; Two-Multipliers Adders (9-bit)   ; 0           ;
; Two-Multipliers Adders (18-bit)  ; 16          ;
; Four-Multipliers Adders (9-bit)  ; 0           ;
; Four-Multipliers Adders (18-bit) ; 16          ;
; Dynamic DSP Blocks               ; 0           ;
; DSP Blocks                       ; --          ;
; DSP Block 9-bit Elements         ; 192         ;
; Signed Multipliers               ; 0           ;
; Unsigned Multipliers             ; 0           ;
; Mixed Sign Multipliers           ; 96          ;
; Variable Sign Multipliers        ; 0           ;
; Dedicated Shift Register Chains  ; 0           ;
+----------------------------------+-------------+
Note: number of DSP Blocks used is only available after a successful fit.


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Jan 05 13:07:39 2016
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off Fpga -c Fpga --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "AdcDeser:AdcDeser0"
Info (35007): Using synthesis netlist for partition "AdcDeser:AdcDeser1"
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 2 transceiver and 0 LCELL
Warning (15355): WYSIWYG primitive "fir_12tap:fir12|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult1" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir12|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult2" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir13|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult1" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir13|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult2" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir14|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult1" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir14|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult2" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir15|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult1" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir15|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult2" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir8|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult1" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir8|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult2" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir9|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult1" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir9|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult2" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir10|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult1" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir10|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult2" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir11|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult1" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir11|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult2" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir4|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult1" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir4|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult2" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir5|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult1" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir5|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult2" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir6|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult1" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir6|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult2" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir7|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult1" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir7|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult2" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir0|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult1" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir0|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult2" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir1|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult1" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir1|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult2" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir2|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult1" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir2|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult2" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir3|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult1" has clock port CLK[0] that is driven by VCC or GND
Warning (15355): WYSIWYG primitive "fir_12tap:fir3|MultAdd2:mult_add_1|altmult_add:ALTMULT_ADD_component|mult_add_p2s2:auto_generated|mac_mult2" has clock port CLK[0] that is driven by VCC or GND
Warning (21074): Design contains 25 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MASTER_CLOCK2"
    Warning (15610): No output dependent on input pin "VME_GA[5]"
    Warning (15610): No output dependent on input pin "VME_IACKINb"
    Warning (15610): No output dependent on input pin "VME_LIIb"
    Warning (15610): No output dependent on input pin "MII_TX_CLK"
    Warning (15610): No output dependent on input pin "MII_RX_CLK"
    Warning (15610): No output dependent on input pin "MII_RX_DV"
    Warning (15610): No output dependent on input pin "MII_RX_ER"
    Warning (15610): No output dependent on input pin "MII_RXD[0]"
    Warning (15610): No output dependent on input pin "MII_RXD[1]"
    Warning (15610): No output dependent on input pin "MII_RXD[2]"
    Warning (15610): No output dependent on input pin "MII_RXD[3]"
    Warning (15610): No output dependent on input pin "MII_CRS"
    Warning (15610): No output dependent on input pin "MII_COL"
    Warning (15610): No output dependent on input pin "SWITCH[0]"
    Warning (15610): No output dependent on input pin "SWITCH[1]"
    Warning (15610): No output dependent on input pin "SWITCH[2]"
    Warning (15610): No output dependent on input pin "SWITCH[3]"
    Warning (15610): No output dependent on input pin "USER_IN[2]"
    Warning (15610): No output dependent on input pin "USER_IN[3]"
    Warning (15610): No output dependent on input pin "USB_TXEb"
    Warning (15610): No output dependent on input pin "USB_RXFb"
    Warning (15610): No output dependent on input pin "STATBIT_A_IN"
    Warning (15610): No output dependent on input pin "STATBIT_B_IN"
    Warning (15610): No output dependent on input pin "SPARE2"
Info (21057): Implemented 35633 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 79 input pins
    Info (21059): Implemented 115 output pins
    Info (21060): Implemented 100 bidirectional pins
    Info (21061): Implemented 33519 logic cells
    Info (21064): Implemented 1620 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 192 DSP elements
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 584 megabytes
    Info: Processing ended: Tue Jan 05 13:07:47 2016
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


