// Seed: 3025303912
module module_0 ();
  wire id_1;
  wire id_2;
  wire id_3;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output logic id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wor id_5,
    input wire id_6,
    output tri1 id_7
    , id_9
);
  always @(negedge id_5)
    if (1) begin : LABEL_0
      id_2 <= 1'b0;
    end
  parameter id_10 = 1;
  assign id_4 = id_9;
  module_0 modCall_1 ();
  wire id_11;
  ;
  timeprecision 1ps;
endmodule
