@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO106 :"c:\users\braya\downloads\arquitectura de computadoras\09-project3erparcial\fsmoore00\memrom00.vhdl":58:16:58:22|Found ROM prom\.outro_2[5:0] (in view: work.memrom00(memrom0)) with 32 words by 6 bits.
@N: BN362 :"c:\users\braya\downloads\arquitectura de computadoras\09-project3erparcial\fsmoore00\fsm00.vhdl":22:3:22:6|Removing sequential instance E_act[0] (in view: work.fsm00(fsm0)) because it does not drive other instances.
@N: BN362 :"c:\users\braya\downloads\arquitectura de computadoras\09-project3erparcial\fsmoore00\fsm00.vhdl":41:3:41:6|Removing sequential instance E_sig[0] (in view: work.fsm00(fsm0)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX1056 |Writing EDF file: C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\fsmoore00_fsmoore0.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock div00|oscout_derived_clock with period 480.77ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
