{
  "module_name": "sis900.h",
  "hash_id": "0b7ec4d587c779686cef12ffa6a8671e5469ecc93ec014e765ed507b71035de0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/sis/sis900.h",
  "human_readable_source": " \n \n\n \n\n \n#define SIS900_TOTAL_SIZE 0x100\n\n \nenum sis900_registers {\n\tcr=0x0,                 \n\tcfg=0x4,                \n\tmear=0x8,               \n\tptscr=0xc,              \n\tisr=0x10,               \n\timr=0x14,               \n\tier=0x18,               \n\tepar=0x18,              \n\ttxdp=0x20,              \n        txcfg=0x24,             \n        rxdp=0x30,              \n        rxcfg=0x34,             \n        flctrl=0x38,            \n        rxlen=0x3c,             \n        rfcr=0x48,              \n        rfdr=0x4C,              \n        pmctrl=0xB0,            \n        pmer=0xB4               \n};\n\n \nenum sis900_command_register_bits {\n\tRELOAD  = 0x00000400, ACCESSMODE = 0x00000200, \n\tRESET   = 0x00000100, SWI = 0x00000080, RxRESET = 0x00000020,\n\tTxRESET = 0x00000010, RxDIS = 0x00000008, RxENA = 0x00000004,\n\tTxDIS   = 0x00000002, TxENA = 0x00000001\n};\n\nenum sis900_configuration_register_bits {\n\tDESCRFMT = 0x00000100  , REQALG = 0x00000080,\n\tSB    = 0x00000040, POW = 0x00000020, EXD = 0x00000010,\n\tPESEL = 0x00000008, LPM = 0x00000004, BEM = 0x00000001,\n\t \n\tRND_CNT = 0x00000400, FAIR_BACKOFF = 0x00000200,\n\tEDB_MASTER_EN = 0x00002000\n};\n\nenum sis900_eeprom_access_register_bits {\n\tMDC  = 0x00000040, MDDIR = 0x00000020, MDIO = 0x00000010,  \n\tEECS = 0x00000008, EECLK = 0x00000004, EEDO = 0x00000002,\n\tEEDI = 0x00000001\n};\n\nenum sis900_interrupt_register_bits {\n\tWKEVT  = 0x10000000, TxPAUSEEND = 0x08000000, TxPAUSE = 0x04000000,\n\tTxRCMP = 0x02000000, RxRCMP = 0x01000000, DPERR = 0x00800000,\n\tSSERR  = 0x00400000, RMABT  = 0x00200000, RTABT = 0x00100000,\n\tRxSOVR = 0x00010000, HIBERR = 0x00008000, SWINT = 0x00001000,\n\tMIBINT = 0x00000800, TxURN  = 0x00000400, TxIDLE  = 0x00000200,\n\tTxERR  = 0x00000100, TxDESC = 0x00000080, TxOK  = 0x00000040,\n\tRxORN  = 0x00000020, RxIDLE = 0x00000010, RxEARLY = 0x00000008,\n\tRxERR  = 0x00000004, RxDESC = 0x00000002, RxOK  = 0x00000001\n};\n\nenum sis900_interrupt_enable_register_bits {\n\tIE = 0x00000001\n};\n\n \n#define MAX_DMA_RANGE\t7\t \n#define TxMXDMA_shift   \t20\n#define RxMXDMA_shift    20\n\nenum sis900_tx_rx_dma{\n\tDMA_BURST_512 = 0,\tDMA_BURST_64 = 5\n};\n\n \n#define TX_FILL_THRESH   16\t \n#define TxFILLT_shift   \t8\n#define TxDRNT_shift    \t0\n#define TxDRNT_100      \t48\t \n#define TxDRNT_10\t\t16 \t \n\nenum sis900_transmit_config_register_bits {\n\tTxCSI = 0x80000000, TxHBI = 0x40000000, TxMLB = 0x20000000,\n\tTxATP = 0x10000000, TxIFG = 0x0C000000, TxFILLT = 0x00003F00,\n\tTxDRNT = 0x0000003F\n};\n\n \n#define RxDRNT_shift     1\n#define RxDRNT_100\t16\t \n#define RxDRNT_10\t\t24 \t \n\nenum sis900_reveive_config_register_bits {\n\tRxAEP  = 0x80000000, RxARP = 0x40000000, RxATX = 0x10000000,\n\tRxAJAB = 0x08000000, RxDRNT = 0x0000007F\n};\n\n#define RFAA_shift      28\n#define RFADDR_shift    16\n\nenum sis900_receive_filter_control_register_bits {\n\tRFEN  = 0x80000000, RFAAB = 0x40000000, RFAAM = 0x20000000,\n\tRFAAP = 0x10000000, RFPromiscuous = (RFAAB|RFAAM|RFAAP)\n};\n\nenum sis900_reveive_filter_data_mask {\n\tRFDAT =  0x0000FFFF\n};\n\n \nenum sis900_eeprom_address {\n\tEEPROMSignature = 0x00, EEPROMVendorID = 0x02, EEPROMDeviceID = 0x03,\n\tEEPROMMACAddr   = 0x08, EEPROMChecksum = 0x0b\n};\n\n \nenum sis900_eeprom_command {\n\tEEread     = 0x0180, EEwrite    = 0x0140, EEerase = 0x01C0,\n\tEEwriteEnable = 0x0130, EEwriteDisable = 0x0100,\n\tEEeraseAll = 0x0120, EEwriteAll = 0x0110,\n\tEEaddrMask = 0x013F, EEcmdShift = 16\n};\n\n \nenum sis96x_eeprom_command {\n\tEEREQ = 0x00000400, EEDONE = 0x00000200, EEGNT = 0x00000100\n};\n\n \nenum sis900_pci_registers {\n\tCFGPMC \t = 0x40,\n\tCFGPMCSR = 0x44\n};\n\n \nenum sis900_cfgpmc_register_bits {\n\tPMVER\t= 0x00070000,\n\tDSI\t= 0x00100000,\n\tPMESP\t= 0xf8000000\n};\n\nenum sis900_pmesp_bits {\n\tPME_D0 = 0x1,\n\tPME_D1 = 0x2,\n\tPME_D2 = 0x4,\n\tPME_D3H = 0x8,\n\tPME_D3C = 0x10\n};\n\n \nenum sis900_cfgpmcsr_register_bits {\n\tPMESTS = 0x00004000,\n\tPME_EN = 0x00000100, \n\tPWR_STA = 0x00000003 \n};\n\n \nenum sis900_power_management_control_register_bits {\n\tLINKLOSS  = 0x00000001,\n\tLINKON    = 0x00000002,\n\tMAGICPKT  = 0x00000400,\n\tALGORITHM = 0x00000800,\n\tFRM1EN    = 0x00100000,\n\tFRM2EN    = 0x00200000,\n\tFRM3EN    = 0x00400000,\n\tFRM1ACS   = 0x01000000,\n\tFRM2ACS   = 0x02000000,\n\tFRM3ACS   = 0x04000000,\n\tWAKEALL   = 0x40000000,\n\tGATECLK   = 0x80000000\n};\n\n \n#define MIIread         0x6000\n#define MIIwrite        0x5002\n#define MIIpmdShift     7\n#define MIIregShift     2\n#define MIIcmdLen       16\n#define MIIcmdShift     16\n\n \nenum sis900_buffer_status {\n\tOWN    = 0x80000000, MORE   = 0x40000000, INTR = 0x20000000,\n\tSUPCRC = 0x10000000, INCCRC = 0x10000000,\n\tOK     = 0x08000000, DSIZE  = 0x00000FFF\n};\n \nenum sis900_tx_buffer_status {\n\tABORT   = 0x04000000, UNDERRUN = 0x02000000, NOCARRIER = 0x01000000,\n\tDEFERD  = 0x00800000, EXCDEFER = 0x00400000, OWCOLL    = 0x00200000,\n\tEXCCOLL = 0x00100000, COLCNT   = 0x000F0000\n};\n\nenum sis900_rx_buffer_status {\n\tOVERRUN = 0x02000000, DEST = 0x00800000,     BCAST = 0x01800000,\n\tMCAST   = 0x01000000, UNIMATCH = 0x00800000, TOOLONG = 0x00400000,\n\tRUNT    = 0x00200000, RXISERR  = 0x00100000, CRCERR  = 0x00080000,\n\tFAERR   = 0x00040000, LOOPBK   = 0x00020000, RXCOL   = 0x00010000\n};\n\n \nenum mii_registers {\n\tMII_CONTROL = 0x0000, MII_STATUS = 0x0001, MII_PHY_ID0 = 0x0002,\n\tMII_PHY_ID1 = 0x0003, MII_ANADV  = 0x0004, MII_ANLPAR  = 0x0005,\n\tMII_ANEXT   = 0x0006\n};\n\n \nenum sis_mii_registers {\n\tMII_CONFIG1 = 0x0010, MII_CONFIG2 = 0x0011, MII_STSOUT = 0x0012,\n\tMII_MASK    = 0x0013, MII_RESV    = 0x0014\n};\n\n \nenum ics_mii_registers {\n\tMII_EXTCTRL  = 0x0010, MII_QPDSTS = 0x0011, MII_10BTOP = 0x0012,\n\tMII_EXTCTRL2 = 0x0013\n};\n\n \nenum amd_mii_registers {\n\tMII_STATUS_SUMMARY = 0x0018\n};\n\n \nenum mii_control_register_bits {\n\tMII_CNTL_FDX     = 0x0100, MII_CNTL_RST_AUTO = 0x0200,\n\tMII_CNTL_ISOLATE = 0x0400, MII_CNTL_PWRDWN   = 0x0800,\n\tMII_CNTL_AUTO    = 0x1000, MII_CNTL_SPEED    = 0x2000,\n\tMII_CNTL_LPBK    = 0x4000, MII_CNTL_RESET    = 0x8000\n};\n\n \nenum mii_status_register_bits {\n\tMII_STAT_EXT    = 0x0001, MII_STAT_JAB        = 0x0002,\n\tMII_STAT_LINK   = 0x0004, MII_STAT_CAN_AUTO   = 0x0008,\n\tMII_STAT_FAULT  = 0x0010, MII_STAT_AUTO_DONE  = 0x0020,\n\tMII_STAT_CAN_T  = 0x0800, MII_STAT_CAN_T_FDX  = 0x1000,\n\tMII_STAT_CAN_TX = 0x2000, MII_STAT_CAN_TX_FDX = 0x4000,\n\tMII_STAT_CAN_T4 = 0x8000\n};\n\n#define\t\tMII_ID1_OUI_LO\t\t0xFC00\t \n#define\t\tMII_ID1_MODEL\t\t0x03F0\t \n#define\t\tMII_ID1_REV\t\t0x000F\t \n\n \nenum mii_nway_register_bits {\n\tMII_NWAY_NODE_SEL = 0x001f, MII_NWAY_CSMA_CD = 0x0001,\n\tMII_NWAY_T\t  = 0x0020, MII_NWAY_T_FDX   = 0x0040,\n\tMII_NWAY_TX       = 0x0080, MII_NWAY_TX_FDX  = 0x0100,\n\tMII_NWAY_T4       = 0x0200, MII_NWAY_PAUSE   = 0x0400,\n\tMII_NWAY_RF       = 0x2000, MII_NWAY_ACK     = 0x4000,\n\tMII_NWAY_NP       = 0x8000\n};\n\nenum mii_stsout_register_bits {\n\tMII_STSOUT_LINK_FAIL = 0x4000,\n\tMII_STSOUT_SPD       = 0x0080, MII_STSOUT_DPLX = 0x0040\n};\n\nenum mii_stsics_register_bits {\n\tMII_STSICS_SPD  = 0x8000, MII_STSICS_DPLX = 0x4000,\n\tMII_STSICS_LINKSTS = 0x0001\n};\n\nenum mii_stssum_register_bits {\n\tMII_STSSUM_LINK = 0x0008, MII_STSSUM_DPLX = 0x0004,\n\tMII_STSSUM_AUTO = 0x0002, MII_STSSUM_SPD  = 0x0001\n};\n\nenum sis900_revision_id {\n\tSIS630A_900_REV = 0x80,\t\tSIS630E_900_REV = 0x81,\n\tSIS630S_900_REV = 0x82,\t\tSIS630EA1_900_REV = 0x83,\n\tSIS630ET_900_REV = 0x84,\tSIS635A_900_REV = 0x90,\n\tSIS96x_900_REV = 0X91,\t\tSIS900B_900_REV = 0x03\n};\n\nenum sis630_revision_id {\n\tSIS630A0    = 0x00, SIS630A1      = 0x01,\n\tSIS630B0    = 0x10, SIS630B1      = 0x11\n};\n\n#define FDX_CAPABLE_DUPLEX_UNKNOWN      0\n#define FDX_CAPABLE_HALF_SELECTED       1\n#define FDX_CAPABLE_FULL_SELECTED       2\n\n#define HW_SPEED_UNCONFIG\t\t0\n#define HW_SPEED_HOME\t\t1\n#define HW_SPEED_10_MBPS        \t10\n#define HW_SPEED_100_MBPS       \t100\n#define HW_SPEED_DEFAULT        \t(HW_SPEED_100_MBPS)\n\n#define CRC_SIZE                4\n#define MAC_HEADER_SIZE         14\n\n#if IS_ENABLED(CONFIG_VLAN_8021Q)\n#define MAX_FRAME_SIZE  (1518 + 4)\n#else\n#define MAX_FRAME_SIZE  1518\n#endif  \n\n#define TX_BUF_SIZE     (MAX_FRAME_SIZE+18)\n#define RX_BUF_SIZE     (MAX_FRAME_SIZE+18)\n\n#define NUM_TX_DESC     16      \t \n#define NUM_RX_DESC     16       \t \n#define TX_TOTAL_SIZE\tNUM_TX_DESC*sizeof(BufferDesc)\n#define RX_TOTAL_SIZE\tNUM_RX_DESC*sizeof(BufferDesc)\n\n \n#define SIS630_VENDOR_ID        0x1039\n#define SIS630_DEVICE_ID        0x0630\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}