/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/secureip
/u/tools/digital/modelsim/modeltech/bin/vmap secureip /home/aruls/projects/phd/g729/lib/xilinx_lib/secureip
/u/tools/digital/modelsim/modeltech/bin/vlog -source -novopt -32 -work secureip -f /home/aruls/projects/phd/g729/lib/xilinx_lib/secureip/.cxl.verilog.secureip.secureip.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/unisim
/u/tools/digital/modelsim/modeltech/bin/vmap unisim /home/aruls/projects/phd/g729/lib/xilinx_lib/unisim
/u/tools/digital/modelsim/modeltech/bin/vcom -source -93 -novopt -explicit -32 -work unisim -f /home/aruls/projects/phd/g729/lib/xilinx_lib/unisim/.cxl.vhdl.unisim.unisim.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/unimacro
/u/tools/digital/modelsim/modeltech/bin/vmap unimacro /home/aruls/projects/phd/g729/lib/xilinx_lib/unimacro
/u/tools/digital/modelsim/modeltech/bin/vcom -source -93 -novopt -explicit -32 -work unimacro -f /home/aruls/projects/phd/g729/lib/xilinx_lib/unimacro/.cxl.vhdl.unimacro.unimacro.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -source -93 -novopt -explicit -32 -work unisim -f /home/aruls/projects/phd/g729/lib/xilinx_lib/unisim/.cxl.vhdl.secureip_vhdl_unisim.unisim.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/unisims_ver
/u/tools/digital/modelsim/modeltech/bin/vmap unisims_ver /home/aruls/projects/phd/g729/lib/xilinx_lib/unisims_ver
/u/tools/digital/modelsim/modeltech/bin/vlog -source -novopt -32 -work unisims_ver -f /home/aruls/projects/phd/g729/lib/xilinx_lib/unisims_ver/.cxl.verilog.unisim.unisims_ver.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/unimacro_ver
/u/tools/digital/modelsim/modeltech/bin/vmap unimacro_ver /home/aruls/projects/phd/g729/lib/xilinx_lib/unimacro_ver
/u/tools/digital/modelsim/modeltech/bin/vlog -source -novopt -32 -work unimacro_ver -f /home/aruls/projects/phd/g729/lib/xilinx_lib/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/simprim
/u/tools/digital/modelsim/modeltech/bin/vmap simprim /home/aruls/projects/phd/g729/lib/xilinx_lib/simprim
/u/tools/digital/modelsim/modeltech/bin/vcom -source -93 -novopt -explicit -32 -work simprim -f /home/aruls/projects/phd/g729/lib/xilinx_lib/simprim/.cxl.vhdl.simprim.simprim.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -source -93 -novopt -explicit -32 -work simprim -f /home/aruls/projects/phd/g729/lib/xilinx_lib/simprim/.cxl.vhdl.secureip_vhdl_simprim.simprim.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/simprims_ver
/u/tools/digital/modelsim/modeltech/bin/vmap simprims_ver /home/aruls/projects/phd/g729/lib/xilinx_lib/simprims_ver
/u/tools/digital/modelsim/modeltech/bin/vlog -source -novopt -32 -work simprims_ver -f /home/aruls/projects/phd/g729/lib/xilinx_lib/simprims_ver/.cxl.verilog.simprim.simprims_ver.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/xilinxcorelib
/u/tools/digital/modelsim/modeltech/bin/vmap xilinxcorelib /home/aruls/projects/phd/g729/lib/xilinx_lib/xilinxcorelib
/u/tools/digital/modelsim/modeltech/bin/vcom -source -93 -novopt -explicit -32 -work xilinxcorelib -f /home/aruls/projects/phd/g729/lib/xilinx_lib/xilinxcorelib/.cxl.vhdl.xilinxcorelib.xilinxcorelib.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/xilinxcorelib_ver
/u/tools/digital/modelsim/modeltech/bin/vmap xilinxcorelib_ver /home/aruls/projects/phd/g729/lib/xilinx_lib/xilinxcorelib_ver
/u/tools/digital/modelsim/modeltech/bin/vlog -source -novopt -32 -work xilinxcorelib_ver -f /home/aruls/projects/phd/g729/lib/xilinx_lib/xilinxcorelib_ver/.cxl.verilog.xilinxcorelib.xilinxcorelib_ver.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/uni9000_ver
/u/tools/digital/modelsim/modeltech/bin/vmap uni9000_ver /home/aruls/projects/phd/g729/lib/xilinx_lib/uni9000_ver
/u/tools/digital/modelsim/modeltech/bin/vlog -source -novopt -32 -work uni9000_ver -f /home/aruls/projects/phd/g729/lib/xilinx_lib/uni9000_ver/.cxl.verilog.uni9000.uni9000_ver.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/cpld
/u/tools/digital/modelsim/modeltech/bin/vmap cpld /home/aruls/projects/phd/g729/lib/xilinx_lib/cpld
/u/tools/digital/modelsim/modeltech/bin/vcom -source -93 -novopt -explicit -32 -work cpld -f /home/aruls/projects/phd/g729/lib/xilinx_lib/cpld/.cxl.vhdl.coolrunner.cpld.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/cpld_ver
/u/tools/digital/modelsim/modeltech/bin/vmap cpld_ver /home/aruls/projects/phd/g729/lib/xilinx_lib/cpld_ver
/u/tools/digital/modelsim/modeltech/bin/vlog -source -novopt -32 -work cpld_ver -f /home/aruls/projects/phd/g729/lib/xilinx_lib/cpld_ver/.cxl.verilog.coolrunner.cpld_ver.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vmap edk /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi3_master_bfm_wrap_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi3_master_bfm_wrap_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi3_master_bfm_wrap_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi3_master_bfm_wrap_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi3_master_bfm_wrap_v1_00_a/.cxl.verilog.cdn_axi3_master_bfm_wrap_v1_00_a.cdn_axi3_master_bfm_wrap_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi3_master_bfm_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi3_master_bfm_wrap_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi3_master_bfm_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi3_master_bfm_wrap_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi3_master_bfm_wrap_v2_01_a/.cxl.verilog.cdn_axi3_master_bfm_wrap_v2_01_a.cdn_axi3_master_bfm_wrap_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi3_master_bfm_wrap_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi3_master_bfm_wrap_v2_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi3_master_bfm_wrap_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi3_master_bfm_wrap_v2_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi3_master_bfm_wrap_v2_01_b/.cxl.verilog.cdn_axi3_master_bfm_wrap_v2_01_b.cdn_axi3_master_bfm_wrap_v2_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi3_slave_bfm_wrap_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi3_slave_bfm_wrap_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi3_slave_bfm_wrap_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi3_slave_bfm_wrap_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi3_slave_bfm_wrap_v1_00_a/.cxl.verilog.cdn_axi3_slave_bfm_wrap_v1_00_a.cdn_axi3_slave_bfm_wrap_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi3_slave_bfm_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi3_slave_bfm_wrap_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi3_slave_bfm_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi3_slave_bfm_wrap_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi3_slave_bfm_wrap_v2_01_a/.cxl.verilog.cdn_axi3_slave_bfm_wrap_v2_01_a.cdn_axi3_slave_bfm_wrap_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi3_slave_bfm_wrap_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi3_slave_bfm_wrap_v2_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi3_slave_bfm_wrap_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi3_slave_bfm_wrap_v2_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi3_slave_bfm_wrap_v2_01_b/.cxl.verilog.cdn_axi3_slave_bfm_wrap_v2_01_b.cdn_axi3_slave_bfm_wrap_v2_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_master_bfm_wrap_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_lite_master_bfm_wrap_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_master_bfm_wrap_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_lite_master_bfm_wrap_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_master_bfm_wrap_v1_00_a/.cxl.verilog.cdn_axi4_lite_master_bfm_wrap_v1_00_a.cdn_axi4_lite_master_bfm_wrap_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_master_bfm_wrap_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_lite_master_bfm_wrap_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_master_bfm_wrap_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_lite_master_bfm_wrap_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_master_bfm_wrap_v2_00_a/.cxl.verilog.cdn_axi4_lite_master_bfm_wrap_v2_00_a.cdn_axi4_lite_master_bfm_wrap_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_master_bfm_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_lite_master_bfm_wrap_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_master_bfm_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_lite_master_bfm_wrap_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_master_bfm_wrap_v2_01_a/.cxl.verilog.cdn_axi4_lite_master_bfm_wrap_v2_01_a.cdn_axi4_lite_master_bfm_wrap_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_master_bfm_wrap_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_lite_master_bfm_wrap_v2_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_master_bfm_wrap_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_lite_master_bfm_wrap_v2_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_master_bfm_wrap_v2_01_b/.cxl.verilog.cdn_axi4_lite_master_bfm_wrap_v2_01_b.cdn_axi4_lite_master_bfm_wrap_v2_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_slave_bfm_wrap_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_lite_slave_bfm_wrap_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_slave_bfm_wrap_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_lite_slave_bfm_wrap_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_slave_bfm_wrap_v1_00_a/.cxl.verilog.cdn_axi4_lite_slave_bfm_wrap_v1_00_a.cdn_axi4_lite_slave_bfm_wrap_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_slave_bfm_wrap_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_lite_slave_bfm_wrap_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_slave_bfm_wrap_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_lite_slave_bfm_wrap_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_slave_bfm_wrap_v2_00_a/.cxl.verilog.cdn_axi4_lite_slave_bfm_wrap_v2_00_a.cdn_axi4_lite_slave_bfm_wrap_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_slave_bfm_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_lite_slave_bfm_wrap_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_slave_bfm_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_lite_slave_bfm_wrap_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_slave_bfm_wrap_v2_01_a/.cxl.verilog.cdn_axi4_lite_slave_bfm_wrap_v2_01_a.cdn_axi4_lite_slave_bfm_wrap_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_slave_bfm_wrap_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_lite_slave_bfm_wrap_v2_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_slave_bfm_wrap_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_lite_slave_bfm_wrap_v2_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_lite_slave_bfm_wrap_v2_01_b/.cxl.verilog.cdn_axi4_lite_slave_bfm_wrap_v2_01_b.cdn_axi4_lite_slave_bfm_wrap_v2_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_master_bfm_wrap_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_master_bfm_wrap_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_master_bfm_wrap_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_master_bfm_wrap_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_master_bfm_wrap_v1_00_a/.cxl.verilog.cdn_axi4_master_bfm_wrap_v1_00_a.cdn_axi4_master_bfm_wrap_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_master_bfm_wrap_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_master_bfm_wrap_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_master_bfm_wrap_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_master_bfm_wrap_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_master_bfm_wrap_v2_00_a/.cxl.verilog.cdn_axi4_master_bfm_wrap_v2_00_a.cdn_axi4_master_bfm_wrap_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_master_bfm_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_master_bfm_wrap_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_master_bfm_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_master_bfm_wrap_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_master_bfm_wrap_v2_01_a/.cxl.verilog.cdn_axi4_master_bfm_wrap_v2_01_a.cdn_axi4_master_bfm_wrap_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_master_bfm_wrap_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_master_bfm_wrap_v2_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_master_bfm_wrap_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_master_bfm_wrap_v2_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_master_bfm_wrap_v2_01_b/.cxl.verilog.cdn_axi4_master_bfm_wrap_v2_01_b.cdn_axi4_master_bfm_wrap_v2_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_slave_bfm_wrap_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_slave_bfm_wrap_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_slave_bfm_wrap_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_slave_bfm_wrap_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_slave_bfm_wrap_v1_00_a/.cxl.verilog.cdn_axi4_slave_bfm_wrap_v1_00_a.cdn_axi4_slave_bfm_wrap_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_slave_bfm_wrap_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_slave_bfm_wrap_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_slave_bfm_wrap_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_slave_bfm_wrap_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_slave_bfm_wrap_v2_00_a/.cxl.verilog.cdn_axi4_slave_bfm_wrap_v2_00_a.cdn_axi4_slave_bfm_wrap_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_slave_bfm_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_slave_bfm_wrap_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_slave_bfm_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_slave_bfm_wrap_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_slave_bfm_wrap_v2_01_a/.cxl.verilog.cdn_axi4_slave_bfm_wrap_v2_01_a.cdn_axi4_slave_bfm_wrap_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_slave_bfm_wrap_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_slave_bfm_wrap_v2_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_slave_bfm_wrap_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_slave_bfm_wrap_v2_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_slave_bfm_wrap_v2_01_b/.cxl.verilog.cdn_axi4_slave_bfm_wrap_v2_01_b.cdn_axi4_slave_bfm_wrap_v2_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_streaming_master_bfm_wrap_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_streaming_master_bfm_wrap_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_streaming_master_bfm_wrap_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_streaming_master_bfm_wrap_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_streaming_master_bfm_wrap_v1_00_a/.cxl.verilog.cdn_axi4_streaming_master_bfm_wrap_v1_00_a.cdn_axi4_streaming_master_bfm_wrap_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_streaming_master_bfm_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_streaming_master_bfm_wrap_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_streaming_master_bfm_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_streaming_master_bfm_wrap_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_streaming_master_bfm_wrap_v2_01_a/.cxl.verilog.cdn_axi4_streaming_master_bfm_wrap_v2_01_a.cdn_axi4_streaming_master_bfm_wrap_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_streaming_master_bfm_wrap_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_streaming_master_bfm_wrap_v2_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_streaming_master_bfm_wrap_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_streaming_master_bfm_wrap_v2_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_streaming_master_bfm_wrap_v2_01_b/.cxl.verilog.cdn_axi4_streaming_master_bfm_wrap_v2_01_b.cdn_axi4_streaming_master_bfm_wrap_v2_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_streaming_slave_bfm_wrap_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_streaming_slave_bfm_wrap_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_streaming_slave_bfm_wrap_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_streaming_slave_bfm_wrap_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_streaming_slave_bfm_wrap_v1_00_a/.cxl.verilog.cdn_axi4_streaming_slave_bfm_wrap_v1_00_a.cdn_axi4_streaming_slave_bfm_wrap_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_streaming_slave_bfm_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_streaming_slave_bfm_wrap_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_streaming_slave_bfm_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_streaming_slave_bfm_wrap_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_streaming_slave_bfm_wrap_v2_01_a/.cxl.verilog.cdn_axi4_streaming_slave_bfm_wrap_v2_01_a.cdn_axi4_streaming_slave_bfm_wrap_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_streaming_slave_bfm_wrap_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap cdn_axi4_streaming_slave_bfm_wrap_v2_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_streaming_slave_bfm_wrap_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work cdn_axi4_streaming_slave_bfm_wrap_v2_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/cdn_axi4_streaming_slave_bfm_wrap_v2_01_b/.cxl.verilog.cdn_axi4_streaming_slave_bfm_wrap_v2_01_b.cdn_axi4_streaming_slave_bfm_wrap_v2_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/proc_common_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap proc_common_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/proc_common_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work proc_common_v3_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/proc_common_v3_00_a/.cxl.vhdl.proc_common_v3_00_a.proc_common_v3_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/ahblite_axi_bridge_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap ahblite_axi_bridge_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/ahblite_axi_bridge_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work ahblite_axi_bridge_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/ahblite_axi_bridge_v1_00_a/.cxl.vhdl.ahblite_axi_bridge_v1_00_a.ahblite_axi_bridge_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/common_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap common_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/common_v1_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/common_v1_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work common_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work common_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/apu_fpu_v3_10_a
/u/tools/digital/modelsim/modeltech/bin/vmap apu_fpu_v3_10_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/apu_fpu_v3_10_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work apu_fpu_v3_10_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/apu_fpu_v3_10_a/.cxl.vhdl.apu_fpu_v3_10_a.apu_fpu_v3_10_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/apu_fpu_virtex5_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap apu_fpu_virtex5_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/apu_fpu_virtex5_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work apu_fpu_virtex5_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/apu_fpu_virtex5_v1_01_a/.cxl.vhdl.apu_fpu_virtex5_v1_01_a.apu_fpu_virtex5_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi2axi_connector_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi2axi_connector_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi2axi_connector_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi2axi_connector_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi2axi_connector_v1_00_a/.cxl.verilog.axi2axi_connector_v1_00_a.axi2axi_connector_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_7series_ddrx_v1_06_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_7series_ddrx_v1_06_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_7series_ddrx_v1_06_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_7series_ddrx_v1_06_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_7series_ddrx_v1_06_a/.cxl.verilog.axi_7series_ddrx_v1_06_a.axi_7series_ddrx_v1_06_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_7series_ddrx_v1_07_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_7series_ddrx_v1_07_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_7series_ddrx_v1_07_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_7series_ddrx_v1_07_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_7series_ddrx_v1_07_a/.cxl.verilog.axi_7series_ddrx_v1_07_a.axi_7series_ddrx_v1_07_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_7series_ddrx_v1_08_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_7series_ddrx_v1_08_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_7series_ddrx_v1_08_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_7series_ddrx_v1_08_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_7series_ddrx_v1_08_a/.cxl.verilog.axi_7series_ddrx_v1_08_a.axi_7series_ddrx_v1_08_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ahblite_bridge_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ahblite_bridge_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ahblite_bridge_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_ahblite_bridge_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ahblite_bridge_v1_00_a/.cxl.vhdl.axi_ahblite_bridge_v1_00_a.axi_ahblite_bridge_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ahblite_bridge_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ahblite_bridge_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ahblite_bridge_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_ahblite_bridge_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ahblite_bridge_v1_01_a/.cxl.vhdl.axi_ahblite_bridge_v1_01_a.axi_ahblite_bridge_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_apb_bridge_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_apb_bridge_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_apb_bridge_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_apb_bridge_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_apb_bridge_v1_00_a/.cxl.vhdl.axi_apb_bridge_v1_00_a.axi_apb_bridge_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_apb_bridge_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_apb_bridge_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_apb_bridge_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_apb_bridge_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_apb_bridge_v1_01_a/.cxl.vhdl.axi_apb_bridge_v1_01_a.axi_apb_bridge_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_bram_ctrl_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_bram_ctrl_v1_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_bram_ctrl_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_bram_ctrl_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_bram_ctrl_v1_03_a/.cxl.vhdl.axi_bram_ctrl_v1_03_a.axi_bram_ctrl_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lib_common_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap lib_common_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lib_common_v1_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work lib_common_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work lib_common_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_lite_ipif_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_lite_ipif_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_lite_ipif_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_lite_ipif_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_lite_ipif_v1_01_a/.cxl.vhdl.axi_lite_ipif_v1_01_a.axi_lite_ipif_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_can_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_can_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_can_v1_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_can_v1_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_can_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_can_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_can_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_can_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_can_v1_02_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_can_v1_02_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_can_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_can_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_can_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_can_v1_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_can_v1_03_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_can_v1_03_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_can_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_can_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_datamover_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_datamover_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_datamover_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_datamover_v3_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_datamover_v3_00_a/.cxl.vhdl.axi_datamover_v3_00_a.axi_datamover_v3_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sg_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_sg_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sg_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_sg_v3_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sg_v3_00_a/.cxl.vhdl.axi_sg_v3_00_a.axi_sg_v3_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_cdma_v3_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_cdma_v3_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_cdma_v3_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_cdma_v3_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_cdma_v3_02_a/.cxl.vhdl.axi_cdma_v3_02_a.axi_cdma_v3_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_datamover_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_datamover_v4_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_datamover_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_datamover_v4_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_datamover_v4_00_a/.cxl.vhdl.axi_datamover_v4_00_a.axi_datamover_v4_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sg_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_sg_v4_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sg_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_sg_v4_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sg_v4_00_a/.cxl.vhdl.axi_sg_v4_00_a.axi_sg_v4_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_cdma_v3_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_cdma_v3_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_cdma_v3_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_cdma_v3_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_cdma_v3_03_a/.cxl.vhdl.axi_cdma_v3_03_a.axi_cdma_v3_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_datamover_v4_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_datamover_v4_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_datamover_v4_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_datamover_v4_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_datamover_v4_02_a/.cxl.vhdl.axi_datamover_v4_02_a.axi_datamover_v4_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sg_v4_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_sg_v4_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sg_v4_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_sg_v4_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sg_v4_03_a/.cxl.vhdl.axi_sg_v4_03_a.axi_sg_v4_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_cdma_v3_04_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_cdma_v3_04_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_cdma_v3_04_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_cdma_v3_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_cdma_v3_04_a/.cxl.vhdl.axi_cdma_v3_04_a.axi_cdma_v3_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_chip2chip_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_chip2chip_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_chip2chip_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_chip2chip_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_chip2chip_v1_00_a/.cxl.verilog.axi_chip2chip_v1_00_a.axi_chip2chip_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_chip2chip_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_chip2chip_v1_00_a/.cxl.vhdl.axi_chip2chip_v1_00_a.axi_chip2chip_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_chip2chip_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_chip2chip_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_chip2chip_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_chip2chip_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_chip2chip_v2_00_a/.cxl.verilog.axi_chip2chip_v2_00_a.axi_chip2chip_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_chip2chip_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_chip2chip_v2_00_a/.cxl.vhdl.axi_chip2chip_v2_00_a.axi_chip2chip_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_chip2chip_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_chip2chip_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_chip2chip_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_chip2chip_v3_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_chip2chip_v3_00_a/.cxl.verilog.axi_chip2chip_v3_00_a.axi_chip2chip_v3_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_chip2chip_v3_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_chip2chip_v3_00_a/.cxl.vhdl.axi_chip2chip_v3_00_a.axi_chip2chip_v3_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_datamover_v4_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_datamover_v4_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_datamover_v4_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_datamover_v4_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_datamover_v4_01_a/.cxl.vhdl.axi_datamover_v4_01_a.axi_datamover_v4_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_dma_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_dma_v5_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_dma_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_dma_v5_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_dma_v5_00_a/.cxl.vhdl.axi_dma_v5_00_a.axi_dma_v5_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sg_v4_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_sg_v4_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sg_v4_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_sg_v4_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sg_v4_01_a/.cxl.vhdl.axi_sg_v4_01_a.axi_sg_v4_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_dma_v6_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_dma_v6_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_dma_v6_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_dma_v6_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_dma_v6_01_a/.cxl.vhdl.axi_dma_v6_01_a.axi_dma_v6_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sg_v4_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_sg_v4_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sg_v4_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_sg_v4_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sg_v4_02_a/.cxl.vhdl.axi_sg_v4_02_a.axi_sg_v4_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_dma_v6_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_dma_v6_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_dma_v6_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_dma_v6_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_dma_v6_02_a/.cxl.vhdl.axi_dma_v6_02_a.axi_dma_v6_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_dma_v6_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_dma_v6_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_dma_v6_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_dma_v6_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_dma_v6_03_a/.cxl.vhdl.axi_dma_v6_03_a.axi_dma_v6_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_lite_ipif_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_lite_ipif_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_lite_ipif_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_lite_ipif_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_lite_ipif_v1_00_a/.cxl.vhdl.axi_lite_ipif_v1_00_a.axi_lite_ipif_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_slave_burst_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_slave_burst_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_slave_burst_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_slave_burst_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_slave_burst_v1_00_a/.cxl.vhdl.axi_slave_burst_v1_00_a.axi_slave_burst_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap emc_common_v5_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work emc_common_v5_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v5_00_a/.cxl.vhdl.emc_common_v5_00_a.emc_common_v5_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_emc_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_emc_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_emc_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_emc_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_emc_v1_00_a/.cxl.vhdl.axi_emc_v1_00_a.axi_emc_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap emc_common_v5_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work emc_common_v5_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v5_01_a/.cxl.vhdl.emc_common_v5_01_a.emc_common_v5_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_emc_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_emc_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_emc_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_emc_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_emc_v1_01_a/.cxl.vhdl.axi_emc_v1_01_a.axi_emc_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v5_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap emc_common_v5_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v5_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work emc_common_v5_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v5_02_a/.cxl.vhdl.emc_common_v5_02_a.emc_common_v5_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_emc_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_emc_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_emc_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_emc_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_emc_v1_02_a/.cxl.vhdl.axi_emc_v1_02_a.axi_emc_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v5_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap emc_common_v5_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v5_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work emc_common_v5_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v5_03_a/.cxl.vhdl.emc_common_v5_03_a.emc_common_v5_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_emc_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_emc_v1_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_emc_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_emc_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_emc_v1_03_a/.cxl.vhdl.axi_emc_v1_03_a.axi_emc_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v5_03_b
/u/tools/digital/modelsim/modeltech/bin/vmap emc_common_v5_03_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v5_03_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work emc_common_v5_03_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v5_03_b/.cxl.vhdl.emc_common_v5_03_b.emc_common_v5_03_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_emc_v1_03_b
/u/tools/digital/modelsim/modeltech/bin/vmap axi_emc_v1_03_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_emc_v1_03_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_emc_v1_03_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_emc_v1_03_b/.cxl.vhdl.axi_emc_v1_03_b.axi_emc_v1_03_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_enhanced_pcie_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_enhanced_pcie_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_enhanced_pcie_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_enhanced_pcie_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_enhanced_pcie_v1_00_a/.cxl.verilog.axi_enhanced_pcie_v1_00_a.axi_enhanced_pcie_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_enhanced_pcie_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_enhanced_pcie_v1_00_a/.cxl.vhdl.axi_enhanced_pcie_v1_00_a.axi_enhanced_pcie_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_enhanced_pcie_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_enhanced_pcie_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_enhanced_pcie_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_enhanced_pcie_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_enhanced_pcie_v1_02_a/.cxl.verilog.axi_enhanced_pcie_v1_02_a.axi_enhanced_pcie_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_enhanced_pcie_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_enhanced_pcie_v1_02_a/.cxl.vhdl.axi_enhanced_pcie_v1_02_a.axi_enhanced_pcie_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_enhanced_pcie_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_enhanced_pcie_v1_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_enhanced_pcie_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_enhanced_pcie_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_enhanced_pcie_v1_03_a/.cxl.verilog.axi_enhanced_pcie_v1_03_a.axi_enhanced_pcie_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_enhanced_pcie_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_enhanced_pcie_v1_03_a/.cxl.vhdl.axi_enhanced_pcie_v1_03_a.axi_enhanced_pcie_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_enhanced_pcie_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_enhanced_pcie_v1_04_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_enhanced_pcie_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_enhanced_pcie_v1_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_enhanced_pcie_v1_04_a/.cxl.verilog.axi_enhanced_pcie_v1_04_a.axi_enhanced_pcie_v1_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_enhanced_pcie_v1_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_enhanced_pcie_v1_04_a/.cxl.vhdl.axi_enhanced_pcie_v1_04_a.axi_enhanced_pcie_v1_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_epc_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_epc_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_epc_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_epc_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_epc_v1_00_a/.cxl.vhdl.axi_epc_v1_00_a.axi_epc_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lib_common_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap lib_common_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lib_common_v1_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work lib_common_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work lib_common_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_avb_wrap_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernet_avb_wrap_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_avb_wrap_v1_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_avb_wrap_v1_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_ethernet_avb_wrap_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_ethernet_avb_wrap_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_avb_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernet_avb_wrap_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_avb_wrap_v2_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_avb_wrap_v2_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_ethernet_avb_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_ethernet_avb_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_avb_wrap_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernet_avb_wrap_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_avb_wrap_v3_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_avb_wrap_v3_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_ethernet_avb_wrap_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_ethernet_avb_wrap_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_pcs_pma_wrap_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernet_pcs_pma_wrap_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_pcs_pma_wrap_v1_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_pcs_pma_wrap_v1_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_ethernet_pcs_pma_wrap_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_ethernet_pcs_pma_wrap_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_pcs_pma_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernet_pcs_pma_wrap_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_pcs_pma_wrap_v2_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_pcs_pma_wrap_v2_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_ethernet_pcs_pma_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_ethernet_pcs_pma_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_pcs_pma_wrap_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernet_pcs_pma_wrap_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_pcs_pma_wrap_v3_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_pcs_pma_wrap_v3_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_ethernet_pcs_pma_wrap_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_ethernet_pcs_pma_wrap_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_pcs_pma_wrap_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernet_pcs_pma_wrap_v3_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_pcs_pma_wrap_v3_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_pcs_pma_wrap_v3_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_ethernet_pcs_pma_wrap_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_ethernet_pcs_pma_wrap_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_soft_temac_wrap_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernet_soft_temac_wrap_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_soft_temac_wrap_v1_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_soft_temac_wrap_v1_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_ethernet_soft_temac_wrap_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_ethernet_soft_temac_wrap_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_soft_temac_wrap_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernet_soft_temac_wrap_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_soft_temac_wrap_v2_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_soft_temac_wrap_v2_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_ethernet_soft_temac_wrap_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_ethernet_soft_temac_wrap_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_soft_temac_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernet_soft_temac_wrap_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_soft_temac_wrap_v2_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_soft_temac_wrap_v2_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_ethernet_soft_temac_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_ethernet_soft_temac_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_soft_temac_wrap_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernet_soft_temac_wrap_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_soft_temac_wrap_v3_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_soft_temac_wrap_v3_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_ethernet_soft_temac_wrap_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_ethernet_soft_temac_wrap_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_soft_temac_wrap_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernet_soft_temac_wrap_v3_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_soft_temac_wrap_v3_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_soft_temac_wrap_v3_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_ethernet_soft_temac_wrap_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_ethernet_soft_temac_wrap_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_stat_wrap_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernet_stat_wrap_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_stat_wrap_v1_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_stat_wrap_v1_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_ethernet_stat_wrap_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_ethernet_stat_wrap_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_stat_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernet_stat_wrap_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_stat_wrap_v2_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernet_stat_wrap_v2_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_ethernet_stat_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_ethernet_stat_wrap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernet_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_ethernet_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v1_01_a/.cxl.verilog.axi_ethernet_v1_01_a.axi_ethernet_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_ethernet_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v1_01_a/.cxl.vhdl.axi_ethernet_v1_01_a.axi_ethernet_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernet_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_ethernet_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v2_00_a/.cxl.verilog.axi_ethernet_v2_00_a.axi_ethernet_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_ethernet_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v2_00_a/.cxl.vhdl.axi_ethernet_v2_00_a.axi_ethernet_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernet_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_ethernet_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v2_01_a/.cxl.verilog.axi_ethernet_v2_01_a.axi_ethernet_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_ethernet_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v2_01_a/.cxl.vhdl.axi_ethernet_v2_01_a.axi_ethernet_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernet_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_ethernet_v3_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v3_00_a/.cxl.verilog.axi_ethernet_v3_00_a.axi_ethernet_v3_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_ethernet_v3_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v3_00_a/.cxl.vhdl.axi_ethernet_v3_00_a.axi_ethernet_v3_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernet_v3_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_ethernet_v3_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v3_01_a/.cxl.verilog.axi_ethernet_v3_01_a.axi_ethernet_v3_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_ethernet_v3_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernet_v3_01_a/.cxl.vhdl.axi_ethernet_v3_01_a.axi_ethernet_v3_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernetlite_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernetlite_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernetlite_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_ethernetlite_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernetlite_v1_00_a/.cxl.vhdl.axi_ethernetlite_v1_00_a.axi_ethernetlite_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernetlite_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernetlite_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernetlite_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_ethernetlite_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernetlite_v1_01_a/.cxl.vhdl.axi_ethernetlite_v1_01_a.axi_ethernetlite_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernetlite_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ethernetlite_v1_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernetlite_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_ethernetlite_v1_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ethernetlite_v1_01_b/.cxl.vhdl.axi_ethernetlite_v1_01_b.axi_ethernetlite_v1_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_exerciser_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_exerciser_v4_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_exerciser_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 +incdir+/home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_exerciser_v4_00_a/hdl/verilog -work axi_exerciser_v4_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_exerciser_v4_00_a/.cxl.verilog.axi_exerciser_v4_00_a.axi_exerciser_v4_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ext_master_conn_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ext_master_conn_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ext_master_conn_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_ext_master_conn_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ext_master_conn_v1_00_a/.cxl.verilog.axi_ext_master_conn_v1_00_a.axi_ext_master_conn_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ext_slave_conn_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_ext_slave_conn_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ext_slave_conn_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_ext_slave_conn_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_ext_slave_conn_v1_00_a/.cxl.verilog.axi_ext_slave_conn_v1_00_a.axi_ext_slave_conn_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_fifo_mm_s_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_fifo_mm_s_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_fifo_mm_s_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_fifo_mm_s_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_fifo_mm_s_v1_00_a/.cxl.vhdl.axi_fifo_mm_s_v1_00_a.axi_fifo_mm_s_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_fifo_mm_s_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_fifo_mm_s_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_fifo_mm_s_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_fifo_mm_s_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_fifo_mm_s_v2_00_a/.cxl.vhdl.axi_fifo_mm_s_v2_00_a.axi_fifo_mm_s_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_fifo_mm_s_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_fifo_mm_s_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_fifo_mm_s_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_fifo_mm_s_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_fifo_mm_s_v2_01_a/.cxl.vhdl.axi_fifo_mm_s_v2_01_a.axi_fifo_mm_s_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_fifo_mm_s_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_fifo_mm_s_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_fifo_mm_s_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_fifo_mm_s_v3_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_fifo_mm_s_v3_00_a/.cxl.vhdl.axi_fifo_mm_s_v3_00_a.axi_fifo_mm_s_v3_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/interrupt_control_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap interrupt_control_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/interrupt_control_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work interrupt_control_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/interrupt_control_v2_01_a/.cxl.vhdl.interrupt_control_v2_01_a.interrupt_control_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_gpio_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_gpio_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_gpio_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_gpio_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_gpio_v1_01_a/.cxl.vhdl.axi_gpio_v1_01_a.axi_gpio_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_gpio_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap axi_gpio_v1_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_gpio_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_gpio_v1_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_gpio_v1_01_b/.cxl.vhdl.axi_gpio_v1_01_b.axi_gpio_v1_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/hwicap_v7_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap hwicap_v7_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/hwicap_v7_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work hwicap_v7_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/hwicap_v7_00_a/.cxl.vhdl.hwicap_v7_00_a.hwicap_v7_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_hwicap_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_hwicap_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_hwicap_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_hwicap_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_hwicap_v1_00_a/.cxl.vhdl.axi_hwicap_v1_00_a.axi_hwicap_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_hwicap_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_hwicap_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_hwicap_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_hwicap_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_hwicap_v2_00_a/.cxl.vhdl.axi_hwicap_v2_00_a.axi_hwicap_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_hwicap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_hwicap_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_hwicap_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_hwicap_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_hwicap_v2_01_a/.cxl.vhdl.axi_hwicap_v2_01_a.axi_hwicap_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_hwicap_v2_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_hwicap_v2_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_hwicap_v2_02_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_hwicap_v2_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_hwicap_v2_02_a/.cxl.verilog.axi_hwicap_v2_02_a.axi_hwicap_v2_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_hwicap_v2_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_hwicap_v2_02_a/.cxl.vhdl.axi_hwicap_v2_02_a.axi_hwicap_v2_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_hwicap_v2_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_hwicap_v2_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_hwicap_v2_03_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_hwicap_v2_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_hwicap_v2_03_a/.cxl.verilog.axi_hwicap_v2_03_a.axi_hwicap_v2_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_hwicap_v2_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_hwicap_v2_03_a/.cxl.vhdl.axi_hwicap_v2_03_a.axi_hwicap_v2_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_iic_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_iic_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_iic_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_iic_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_iic_v1_01_a/.cxl.vhdl.axi_iic_v1_01_a.axi_iic_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_iic_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap axi_iic_v1_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_iic_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_iic_v1_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_iic_v1_01_b/.cxl.vhdl.axi_iic_v1_01_b.axi_iic_v1_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_iic_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_iic_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_iic_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_iic_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_iic_v1_02_a/.cxl.vhdl.axi_iic_v1_02_a.axi_iic_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_intc_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_intc_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_intc_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_intc_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_intc_v1_00_a/.cxl.vhdl.axi_intc_v1_00_a.axi_intc_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_intc_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_intc_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_intc_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_intc_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_intc_v1_01_a/.cxl.vhdl.axi_intc_v1_01_a.axi_intc_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_intc_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_intc_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_intc_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_intc_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_intc_v1_02_a/.cxl.vhdl.axi_intc_v1_02_a.axi_intc_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_intc_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_intc_v1_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_intc_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_intc_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_intc_v1_03_a/.cxl.vhdl.axi_intc_v1_03_a.axi_intc_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_intc_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_intc_v1_04_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_intc_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_intc_v1_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_intc_v1_04_a/.cxl.vhdl.axi_intc_v1_04_a.axi_intc_v1_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_interconnect_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_interconnect_v1_04_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_interconnect_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_interconnect_v1_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_interconnect_v1_04_a/.cxl.verilog.axi_interconnect_v1_04_a.axi_interconnect_v1_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_interconnect_v1_05_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_interconnect_v1_05_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_interconnect_v1_05_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_interconnect_v1_05_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_interconnect_v1_05_a/.cxl.verilog.axi_interconnect_v1_05_a.axi_interconnect_v1_05_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_interconnect_v1_06_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_interconnect_v1_06_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_interconnect_v1_06_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_interconnect_v1_06_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_interconnect_v1_06_a/.cxl.verilog.axi_interconnect_v1_06_a.axi_interconnect_v1_06_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_master_burst_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_master_burst_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_master_burst_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_master_burst_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_master_burst_v1_00_a/.cxl.vhdl.axi_master_burst_v1_00_a.axi_master_burst_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_master_lite_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_master_lite_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_master_lite_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_master_lite_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_master_lite_v1_00_a/.cxl.vhdl.axi_master_lite_v1_00_a.axi_master_lite_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_master_lite_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_master_lite_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_master_lite_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_master_lite_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_master_lite_v2_00_a/.cxl.vhdl.axi_master_lite_v2_00_a.axi_master_lite_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_mm_s_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_pcie_mm_s_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_mm_s_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_pcie_mm_s_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_mm_s_v1_00_a/.cxl.verilog.axi_pcie_mm_s_v1_00_a.axi_pcie_mm_s_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_pcie_mm_s_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_mm_s_v1_00_a/.cxl.vhdl.axi_pcie_mm_s_v1_00_a.axi_pcie_mm_s_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_mm_s_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_pcie_mm_s_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_mm_s_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_pcie_mm_s_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_mm_s_v1_02_a/.cxl.verilog.axi_pcie_mm_s_v1_02_a.axi_pcie_mm_s_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_pcie_mm_s_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_mm_s_v1_02_a/.cxl.vhdl.axi_pcie_mm_s_v1_02_a.axi_pcie_mm_s_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_mm_s_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_pcie_mm_s_v1_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_mm_s_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_pcie_mm_s_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_mm_s_v1_03_a/.cxl.verilog.axi_pcie_mm_s_v1_03_a.axi_pcie_mm_s_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_pcie_mm_s_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_mm_s_v1_03_a/.cxl.vhdl.axi_pcie_mm_s_v1_03_a.axi_pcie_mm_s_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_mm_s_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_pcie_mm_s_v1_04_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_mm_s_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_pcie_mm_s_v1_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_mm_s_v1_04_a/.cxl.verilog.axi_pcie_mm_s_v1_04_a.axi_pcie_mm_s_v1_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_pcie_mm_s_v1_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_mm_s_v1_04_a/.cxl.vhdl.axi_pcie_mm_s_v1_04_a.axi_pcie_mm_s_v1_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_pcie_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_pcie_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_00_a/.cxl.vhdl.axi_pcie_v1_00_a.axi_pcie_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_pcie_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_pcie_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_02_a/.cxl.vhdl.axi_pcie_v1_02_a.axi_pcie_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_pcie_v1_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_pcie_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_03_a/.cxl.vhdl.axi_pcie_v1_03_a.axi_pcie_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_pcie_v1_04_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_pcie_v1_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_04_a/.cxl.vhdl.axi_pcie_v1_04_a.axi_pcie_v1_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_05_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_pcie_v1_05_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_05_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_pcie_v1_05_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_05_a/.cxl.verilog.axi_pcie_v1_05_a.axi_pcie_v1_05_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_pcie_v1_05_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_05_a/.cxl.vhdl.axi_pcie_v1_05_a.axi_pcie_v1_05_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_06_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_pcie_v1_06_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_06_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_pcie_v1_06_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_06_a/.cxl.verilog.axi_pcie_v1_06_a.axi_pcie_v1_06_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_pcie_v1_06_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_06_a/.cxl.vhdl.axi_pcie_v1_06_a.axi_pcie_v1_06_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_07_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_pcie_v1_07_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_07_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_pcie_v1_07_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_07_a/.cxl.verilog.axi_pcie_v1_07_a.axi_pcie_v1_07_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_pcie_v1_07_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_07_a/.cxl.vhdl.axi_pcie_v1_07_a.axi_pcie_v1_07_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_08_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_pcie_v1_08_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_08_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_pcie_v1_08_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_08_a/.cxl.verilog.axi_pcie_v1_08_a.axi_pcie_v1_08_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_pcie_v1_08_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_08_a/.cxl.vhdl.axi_pcie_v1_08_a.axi_pcie_v1_08_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_09_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_pcie_v1_09_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_09_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_pcie_v1_09_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_09_a/.cxl.verilog.axi_pcie_v1_09_a.axi_pcie_v1_09_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_pcie_v1_09_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_pcie_v1_09_a/.cxl.vhdl.axi_pcie_v1_09_a.axi_pcie_v1_09_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_perf_mon_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_perf_mon_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_perf_mon_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_perf_mon_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_perf_mon_v1_00_a/.cxl.vhdl.axi_perf_mon_v1_00_a.axi_perf_mon_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_perf_mon_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_perf_mon_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_perf_mon_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_perf_mon_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_perf_mon_v2_00_a/.cxl.verilog.axi_perf_mon_v2_00_a.axi_perf_mon_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_perf_mon_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_perf_mon_v2_00_a/.cxl.vhdl.axi_perf_mon_v2_00_a.axi_perf_mon_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_perf_mon_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_perf_mon_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_perf_mon_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_perf_mon_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_perf_mon_v2_01_a/.cxl.verilog.axi_perf_mon_v2_01_a.axi_perf_mon_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_perf_mon_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_perf_mon_v2_01_a/.cxl.vhdl.axi_perf_mon_v2_01_a.axi_perf_mon_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_perf_mon_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_perf_mon_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_perf_mon_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_perf_mon_v3_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_perf_mon_v3_00_a/.cxl.verilog.axi_perf_mon_v3_00_a.axi_perf_mon_v3_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_perf_mon_v3_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_perf_mon_v3_00_a/.cxl.vhdl.axi_perf_mon_v3_00_a.axi_perf_mon_v3_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_plbv46_bridge_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_plbv46_bridge_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_plbv46_bridge_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_plbv46_bridge_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_plbv46_bridge_v2_00_a/.cxl.vhdl.axi_plbv46_bridge_v2_00_a.axi_plbv46_bridge_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_plbv46_bridge_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_plbv46_bridge_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_plbv46_bridge_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_plbv46_bridge_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_plbv46_bridge_v2_01_a/.cxl.vhdl.axi_plbv46_bridge_v2_01_a.axi_plbv46_bridge_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_plbv46_bridge_v2_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_plbv46_bridge_v2_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_plbv46_bridge_v2_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_plbv46_bridge_v2_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_plbv46_bridge_v2_02_a/.cxl.vhdl.axi_plbv46_bridge_v2_02_a.axi_plbv46_bridge_v2_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_protocol_checker_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_protocol_checker_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_protocol_checker_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_protocol_checker_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_protocol_checker_v1_01_a/.cxl.verilog.axi_protocol_checker_v1_01_a.axi_protocol_checker_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_quad_spi_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_quad_spi_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_quad_spi_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_quad_spi_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_quad_spi_v1_00_a/.cxl.vhdl.axi_quad_spi_v1_00_a.axi_quad_spi_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_quad_spi_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_quad_spi_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_quad_spi_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_quad_spi_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_quad_spi_v2_00_a/.cxl.vhdl.axi_quad_spi_v2_00_a.axi_quad_spi_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_quad_spi_v2_00_b
/u/tools/digital/modelsim/modeltech/bin/vmap axi_quad_spi_v2_00_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_quad_spi_v2_00_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_quad_spi_v2_00_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_quad_spi_v2_00_b/.cxl.vhdl.axi_quad_spi_v2_00_b.axi_quad_spi_v2_00_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_s6_ddrx_v1_06_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_s6_ddrx_v1_06_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_s6_ddrx_v1_06_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_s6_ddrx_v1_06_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_s6_ddrx_v1_06_a/.cxl.verilog.axi_s6_ddrx_v1_06_a.axi_s6_ddrx_v1_06_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sg_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_sg_v3_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sg_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_sg_v3_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sg_v3_01_a/.cxl.vhdl.axi_sg_v3_01_a.axi_sg_v3_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_slave_burst_v1_00_b
/u/tools/digital/modelsim/modeltech/bin/vmap axi_slave_burst_v1_00_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_slave_burst_v1_00_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_slave_burst_v1_00_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_slave_burst_v1_00_b/.cxl.vhdl.axi_slave_burst_v1_00_b.axi_slave_burst_v1_00_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_spi_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_spi_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_spi_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_spi_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_spi_v1_01_a/.cxl.vhdl.axi_spi_v1_01_a.axi_spi_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_spi_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_spi_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_spi_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_spi_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_spi_v1_02_a/.cxl.vhdl.axi_spi_v1_02_a.axi_spi_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/sysace_common_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap sysace_common_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/sysace_common_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work sysace_common_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/sysace_common_v1_01_a/.cxl.vhdl.sysace_common_v1_01_a.sysace_common_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sysace_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_sysace_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sysace_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_sysace_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sysace_v1_00_a/.cxl.vhdl.axi_sysace_v1_00_a.axi_sysace_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sysace_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_sysace_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sysace_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_sysace_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sysace_v1_01_a/.cxl.vhdl.axi_sysace_v1_01_a.axi_sysace_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sysmon_adc_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_sysmon_adc_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sysmon_adc_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_sysmon_adc_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sysmon_adc_v1_01_a/.cxl.vhdl.axi_sysmon_adc_v1_01_a.axi_sysmon_adc_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sysmon_adc_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_sysmon_adc_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sysmon_adc_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_sysmon_adc_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_sysmon_adc_v2_00_a/.cxl.vhdl.axi_sysmon_adc_v2_00_a.axi_sysmon_adc_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_timebase_wdt_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_timebase_wdt_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_timebase_wdt_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_timebase_wdt_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_timebase_wdt_v1_00_a/.cxl.vhdl.axi_timebase_wdt_v1_00_a.axi_timebase_wdt_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_timebase_wdt_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_timebase_wdt_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_timebase_wdt_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_timebase_wdt_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_timebase_wdt_v1_01_a/.cxl.vhdl.axi_timebase_wdt_v1_01_a.axi_timebase_wdt_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_timer_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_timer_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_timer_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_timer_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_timer_v1_02_a/.cxl.vhdl.axi_timer_v1_02_a.axi_timer_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_timer_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_timer_v1_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_timer_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_timer_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_timer_v1_03_a/.cxl.vhdl.axi_timer_v1_03_a.axi_timer_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_uart16550_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_uart16550_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_uart16550_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_uart16550_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_uart16550_v1_01_a/.cxl.vhdl.axi_uart16550_v1_01_a.axi_uart16550_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_uartlite_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_uartlite_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_uartlite_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_uartlite_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_uartlite_v1_01_a/.cxl.vhdl.axi_uartlite_v1_01_a.axi_uartlite_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_uartlite_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_uartlite_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_uartlite_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_uartlite_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_uartlite_v1_02_a/.cxl.vhdl.axi_uartlite_v1_02_a.axi_uartlite_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_usb2_device_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_usb2_device_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_usb2_device_v1_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_usb2_device_v1_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_usb2_device_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_usb2_device_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_usb2_device_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_usb2_device_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_usb2_device_v2_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_usb2_device_v2_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_usb2_device_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_usb2_device_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_usb2_device_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_usb2_device_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_usb2_device_v3_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_usb2_device_v3_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_usb2_device_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_usb2_device_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_usb2_device_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_usb2_device_v3_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_usb2_device_v3_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_usb2_device_v3_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_usb2_device_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_usb2_device_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_usb2_device_v3_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_usb2_device_v3_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_usb2_device_v3_02_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_usb2_device_v3_02_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work axi_usb2_device_v3_02_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work axi_usb2_device_v3_02_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_v6_ddrx_v1_06_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_v6_ddrx_v1_06_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_v6_ddrx_v1_06_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axi_v6_ddrx_v1_06_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_v6_ddrx_v1_06_a/.cxl.verilog.axi_v6_ddrx_v1_06_a.axi_v6_ddrx_v1_06_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_vdma_v5_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_vdma_v5_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_vdma_v5_02_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 +incdir+/home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_02_a/hdl/verilog -work axi_vdma_v5_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_vdma_v5_02_a/.cxl.verilog.axi_vdma_v5_02_a.axi_vdma_v5_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_vdma_v5_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_vdma_v5_02_a/.cxl.vhdl.axi_vdma_v5_02_a.axi_vdma_v5_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_vdma_v5_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_vdma_v5_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_vdma_v5_03_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 +incdir+/home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_03_a/hdl/verilog -work axi_vdma_v5_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_vdma_v5_03_a/.cxl.verilog.axi_vdma_v5_03_a.axi_vdma_v5_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_vdma_v5_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_vdma_v5_03_a/.cxl.vhdl.axi_vdma_v5_03_a.axi_vdma_v5_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_vdma_v5_04_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_vdma_v5_04_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_vdma_v5_04_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 +incdir+/home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/hdl/verilog -work axi_vdma_v5_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_vdma_v5_04_a/.cxl.verilog.axi_vdma_v5_04_a.axi_vdma_v5_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_vdma_v5_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_vdma_v5_04_a/.cxl.vhdl.axi_vdma_v5_04_a.axi_vdma_v5_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_xadc_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axi_xadc_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_xadc_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work axi_xadc_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axi_xadc_v1_00_a/.cxl.vhdl.axi_xadc_v1_00_a.axi_xadc_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axis_vbroadcaster_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axis_vbroadcaster_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axis_vbroadcaster_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 +incdir+/home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axis_vbroadcaster_v1_00_a/hdl/verilog -work axis_vbroadcaster_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axis_vbroadcaster_v1_00_a/.cxl.verilog.axis_vbroadcaster_v1_00_a.axis_vbroadcaster_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axis_vremapper_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap axis_vremapper_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axis_vremapper_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work axis_vremapper_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/axis_vremapper_v1_00_a/.cxl.verilog.axis_vremapper_v1_00_a.axis_vremapper_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/block_plus_v1_10_a
/u/tools/digital/modelsim/modeltech/bin/vmap block_plus_v1_10_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/block_plus_v1_10_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_10_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work block_plus_v1_10_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work block_plus_v1_10_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/block_plus_v1_10_b
/u/tools/digital/modelsim/modeltech/bin/vmap block_plus_v1_10_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/block_plus_v1_10_b
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_10_b/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work block_plus_v1_10_b
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work block_plus_v1_10_b
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/block_plus_v1_12_a
/u/tools/digital/modelsim/modeltech/bin/vmap block_plus_v1_12_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/block_plus_v1_12_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 +incdir+/home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_12_a/hdl/verilog -work block_plus_v1_12_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/block_plus_v1_12_a/.cxl.verilog.block_plus_v1_12_a.block_plus_v1_12_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work block_plus_v1_12_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/block_plus_v1_12_a/.cxl.vhdl.block_plus_v1_12_a.block_plus_v1_12_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/block_plus_v1_13_a
/u/tools/digital/modelsim/modeltech/bin/vmap block_plus_v1_13_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/block_plus_v1_13_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 +incdir+/home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog -work block_plus_v1_13_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/block_plus_v1_13_a/.cxl.verilog.block_plus_v1_13_a.block_plus_v1_13_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work block_plus_v1_13_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/block_plus_v1_13_a/.cxl.vhdl.block_plus_v1_13_a.block_plus_v1_13_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_axi_monitor_v3_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap chipscope_axi_monitor_v3_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_axi_monitor_v3_02_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work chipscope_axi_monitor_v3_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_axi_monitor_v3_02_a/.cxl.verilog.chipscope_axi_monitor_v3_02_a.chipscope_axi_monitor_v3_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_axi_monitor_v3_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap chipscope_axi_monitor_v3_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_axi_monitor_v3_03_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work chipscope_axi_monitor_v3_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_axi_monitor_v3_03_a/.cxl.verilog.chipscope_axi_monitor_v3_03_a.chipscope_axi_monitor_v3_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_axi_monitor_v3_05_a
/u/tools/digital/modelsim/modeltech/bin/vmap chipscope_axi_monitor_v3_05_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_axi_monitor_v3_05_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work chipscope_axi_monitor_v3_05_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_axi_monitor_v3_05_a/.cxl.verilog.chipscope_axi_monitor_v3_05_a.chipscope_axi_monitor_v3_05_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_icon_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vmap chipscope_icon_v1_04_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_icon_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work chipscope_icon_v1_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_icon_v1_04_a/.cxl.vhdl.chipscope_icon_v1_04_a.chipscope_icon_v1_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_icon_v1_05_a
/u/tools/digital/modelsim/modeltech/bin/vmap chipscope_icon_v1_05_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_icon_v1_05_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work chipscope_icon_v1_05_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_icon_v1_05_a/.cxl.vhdl.chipscope_icon_v1_05_a.chipscope_icon_v1_05_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_icon_v1_06_a
/u/tools/digital/modelsim/modeltech/bin/vmap chipscope_icon_v1_06_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_icon_v1_06_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work chipscope_icon_v1_06_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_icon_v1_06_a/.cxl.vhdl.chipscope_icon_v1_06_a.chipscope_icon_v1_06_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_ila_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap chipscope_ila_v1_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_ila_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work chipscope_ila_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_ila_v1_03_a/.cxl.vhdl.chipscope_ila_v1_03_a.chipscope_ila_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_ila_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vmap chipscope_ila_v1_04_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_ila_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work chipscope_ila_v1_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_ila_v1_04_a/.cxl.vhdl.chipscope_ila_v1_04_a.chipscope_ila_v1_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_ila_v1_05_a
/u/tools/digital/modelsim/modeltech/bin/vmap chipscope_ila_v1_05_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_ila_v1_05_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work chipscope_ila_v1_05_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_ila_v1_05_a/.cxl.vhdl.chipscope_ila_v1_05_a.chipscope_ila_v1_05_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_opb_iba_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap chipscope_opb_iba_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_opb_iba_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work chipscope_opb_iba_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_opb_iba_v1_01_a/.cxl.vhdl.chipscope_opb_iba_v1_01_a.chipscope_opb_iba_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_plb_iba_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap chipscope_plb_iba_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_plb_iba_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work chipscope_plb_iba_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_plb_iba_v1_01_a/.cxl.vhdl.chipscope_plb_iba_v1_01_a.chipscope_plb_iba_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_plbv46_iba_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap chipscope_plbv46_iba_v1_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_plbv46_iba_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work chipscope_plbv46_iba_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_plbv46_iba_v1_03_a/.cxl.vhdl.chipscope_plbv46_iba_v1_03_a.chipscope_plbv46_iba_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_vio_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap chipscope_vio_v1_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_vio_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work chipscope_vio_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_vio_v1_03_a/.cxl.vhdl.chipscope_vio_v1_03_a.chipscope_vio_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_vio_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vmap chipscope_vio_v1_04_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_vio_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work chipscope_vio_v1_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_vio_v1_04_a/.cxl.vhdl.chipscope_vio_v1_04_a.chipscope_vio_v1_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_vio_v1_05_a
/u/tools/digital/modelsim/modeltech/bin/vmap chipscope_vio_v1_05_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_vio_v1_05_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work chipscope_vio_v1_05_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/chipscope_vio_v1_05_a/.cxl.vhdl.chipscope_vio_v1_05_a.chipscope_vio_v1_05_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/clock_generator_v3_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap clock_generator_v3_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/clock_generator_v3_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work clock_generator_v3_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/clock_generator_v3_02_a/.cxl.vhdl.clock_generator_v3_02_a.clock_generator_v3_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/clock_generator_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap clock_generator_v4_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/clock_generator_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work clock_generator_v4_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/clock_generator_v4_00_a/.cxl.vhdl.clock_generator_v4_00_a.clock_generator_v4_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/clock_generator_v4_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap clock_generator_v4_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/clock_generator_v4_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work clock_generator_v4_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/clock_generator_v4_01_a/.cxl.vhdl.clock_generator_v4_01_a.clock_generator_v4_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/clock_generator_v4_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap clock_generator_v4_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/clock_generator_v4_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work clock_generator_v4_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/clock_generator_v4_02_a/.cxl.vhdl.clock_generator_v4_02_a.clock_generator_v4_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/clock_generator_v4_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap clock_generator_v4_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/clock_generator_v4_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work clock_generator_v4_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/clock_generator_v4_03_a/.cxl.vhdl.clock_generator_v4_03_a.clock_generator_v4_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/csum_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap csum_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/csum_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work csum_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/csum_v1_00_a/.cxl.vhdl.csum_v1_00_a.csum_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/dcm_module_v1_00_e
/u/tools/digital/modelsim/modeltech/bin/vmap dcm_module_v1_00_e /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/dcm_module_v1_00_e
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work dcm_module_v1_00_e -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/dcm_module_v1_00_e/.cxl.vhdl.dcm_module_v1_00_e.dcm_module_v1_00_e.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/intc_core_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap intc_core_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/intc_core_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work intc_core_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/intc_core_v2_00_a/.cxl.vhdl.intc_core_v2_00_a.intc_core_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/dcr_intc_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap dcr_intc_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/dcr_intc_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work dcr_intc_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/dcr_intc_v2_00_a/.cxl.vhdl.dcr_intc_v2_00_a.dcr_intc_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/dcr_v29_v1_00_b
/u/tools/digital/modelsim/modeltech/bin/vmap dcr_v29_v1_00_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/dcr_v29_v1_00_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work dcr_v29_v1_00_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/dcr_v29_v1_00_b/.cxl.vhdl.dcr_v29_v1_00_b.dcr_v29_v1_00_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/dsbram_if_cntlr_v3_00_c
/u/tools/digital/modelsim/modeltech/bin/vmap dsbram_if_cntlr_v3_00_c /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/dsbram_if_cntlr_v3_00_c
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work dsbram_if_cntlr_v3_00_c -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/dsbram_if_cntlr_v3_00_c/.cxl.vhdl.dsbram_if_cntlr_v3_00_c.dsbram_if_cntlr_v3_00_c.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/dsocm_v10_v2_00_b
/u/tools/digital/modelsim/modeltech/bin/vmap dsocm_v10_v2_00_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/dsocm_v10_v2_00_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work dsocm_v10_v2_00_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/dsocm_v10_v2_00_b/.cxl.vhdl.dsocm_v10_v2_00_b.dsocm_v10_v2_00_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap emc_common_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work emc_common_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v2_00_a/.cxl.vhdl.emc_common_v2_00_a.emc_common_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v4_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap emc_common_v4_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v4_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work emc_common_v4_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/emc_common_v4_01_a/.cxl.vhdl.emc_common_v4_01_a.emc_common_v4_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/eth_stat_wrap_v2_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap eth_stat_wrap_v2_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/eth_stat_wrap_v2_02_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_02_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work eth_stat_wrap_v2_02_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work eth_stat_wrap_v2_02_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/eth_stat_wrap_v2_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap eth_stat_wrap_v2_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/eth_stat_wrap_v2_03_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work eth_stat_wrap_v2_03_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work eth_stat_wrap_v2_03_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fcb2fsl_bridge_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap fcb2fsl_bridge_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fcb2fsl_bridge_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work fcb2fsl_bridge_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fcb2fsl_bridge_v1_00_a/.cxl.vhdl.fcb2fsl_bridge_v1_00_a.fcb2fsl_bridge_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fcb_v10_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap fcb_v10_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fcb_v10_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work fcb_v10_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fcb_v10_v1_00_a/.cxl.vhdl.fcb_v10_v1_00_a.fcb_v10_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fcb_v20_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap fcb_v20_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fcb_v20_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work fcb_v20_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fcb_v20_v1_00_a/.cxl.vhdl.fcb_v20_v1_00_a.fcb_v20_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fit_timer_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap fit_timer_v1_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fit_timer_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work fit_timer_v1_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fit_timer_v1_01_b/.cxl.vhdl.fit_timer_v1_01_b.fit_timer_v1_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fit_timer_v1_01_c
/u/tools/digital/modelsim/modeltech/bin/vmap fit_timer_v1_01_c /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fit_timer_v1_01_c
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work fit_timer_v1_01_c -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fit_timer_v1_01_c/.cxl.vhdl.fit_timer_v1_01_c.fit_timer_v1_01_c.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fsl_v20_v2_11_e
/u/tools/digital/modelsim/modeltech/bin/vmap fsl_v20_v2_11_e /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fsl_v20_v2_11_e
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work fsl_v20_v2_11_e -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fsl_v20_v2_11_e/.cxl.vhdl.fsl_v20_v2_11_e.fsl_v20_v2_11_e.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fsl_v20_v2_11_f
/u/tools/digital/modelsim/modeltech/bin/vmap fsl_v20_v2_11_f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fsl_v20_v2_11_f
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work fsl_v20_v2_11_f -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/fsl_v20_v2_11_f/.cxl.vhdl.fsl_v20_v2_11_f.fsl_v20_v2_11_f.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/gig_ethernet_pcs_pma_v11_04_a
/u/tools/digital/modelsim/modeltech/bin/vmap gig_ethernet_pcs_pma_v11_04_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/gig_ethernet_pcs_pma_v11_04_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/gig_ethernet_pcs_pma_v11_04_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work gig_ethernet_pcs_pma_v11_04_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work gig_ethernet_pcs_pma_v11_04_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/gig_ethernet_pcs_pma_v11_05_a
/u/tools/digital/modelsim/modeltech/bin/vmap gig_ethernet_pcs_pma_v11_05_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/gig_ethernet_pcs_pma_v11_05_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/gig_ethernet_pcs_pma_v11_05_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work gig_ethernet_pcs_pma_v11_05_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work gig_ethernet_pcs_pma_v11_05_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/gmii_to_rgmii_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap gmii_to_rgmii_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/gmii_to_rgmii_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work gmii_to_rgmii_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/gmii_to_rgmii_v1_00_a/.cxl.vhdl.gmii_to_rgmii_v1_00_a.gmii_to_rgmii_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/gmii_to_rgmii_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap gmii_to_rgmii_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/gmii_to_rgmii_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work gmii_to_rgmii_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/gmii_to_rgmii_v1_01_a/.cxl.vhdl.gmii_to_rgmii_v1_01_a.gmii_to_rgmii_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/hwicap_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap hwicap_v6_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/hwicap_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work hwicap_v6_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/hwicap_v6_00_a/.cxl.vhdl.hwicap_v6_00_a.hwicap_v6_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/hwicap_v6_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap hwicap_v6_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/hwicap_v6_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work hwicap_v6_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/hwicap_v6_01_a/.cxl.vhdl.hwicap_v6_01_a.hwicap_v6_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/proc_common_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap proc_common_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/proc_common_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work proc_common_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/proc_common_v2_00_a/.cxl.vhdl.proc_common_v2_00_a.proc_common_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/interrupt_control_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap interrupt_control_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/interrupt_control_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work interrupt_control_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/interrupt_control_v1_00_a/.cxl.vhdl.interrupt_control_v1_00_a.interrupt_control_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/iomodule_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap iomodule_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/iomodule_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work iomodule_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/iomodule_v1_00_a/.cxl.vhdl.iomodule_v1_00_a.iomodule_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/iomodule_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap iomodule_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/iomodule_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work iomodule_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/iomodule_v1_01_a/.cxl.vhdl.iomodule_v1_01_a.iomodule_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/iomodule_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap iomodule_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/iomodule_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work iomodule_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/iomodule_v1_02_a/.cxl.vhdl.iomodule_v1_02_a.iomodule_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/iomodule_v1_02_b
/u/tools/digital/modelsim/modeltech/bin/vmap iomodule_v1_02_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/iomodule_v1_02_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work iomodule_v1_02_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/iomodule_v1_02_b/.cxl.vhdl.iomodule_v1_02_b.iomodule_v1_02_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/iomodule_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap iomodule_v1_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/iomodule_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work iomodule_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/iomodule_v1_03_a/.cxl.vhdl.iomodule_v1_03_a.iomodule_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/isbram_if_cntlr_v3_00_c
/u/tools/digital/modelsim/modeltech/bin/vmap isbram_if_cntlr_v3_00_c /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/isbram_if_cntlr_v3_00_c
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work isbram_if_cntlr_v3_00_c -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/isbram_if_cntlr_v3_00_c/.cxl.vhdl.isbram_if_cntlr_v3_00_c.isbram_if_cntlr_v3_00_c.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/isocm_v10_v2_00_b
/u/tools/digital/modelsim/modeltech/bin/vmap isocm_v10_v2_00_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/isocm_v10_v2_00_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work isocm_v10_v2_00_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/isocm_v10_v2_00_b/.cxl.vhdl.isocm_v10_v2_00_b.isocm_v10_v2_00_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/jtagppc_cntlr_v2_01_c
/u/tools/digital/modelsim/modeltech/bin/vmap jtagppc_cntlr_v2_01_c /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/jtagppc_cntlr_v2_01_c
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work jtagppc_cntlr_v2_01_c -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/jtagppc_cntlr_v2_01_c/.cxl.vhdl.jtagppc_cntlr_v2_01_c.jtagppc_cntlr_v2_01_c.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_bram_if_cntlr_v2_10_b
/u/tools/digital/modelsim/modeltech/bin/vmap lmb_bram_if_cntlr_v2_10_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_bram_if_cntlr_v2_10_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work lmb_bram_if_cntlr_v2_10_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_bram_if_cntlr_v2_10_b/.cxl.vhdl.lmb_bram_if_cntlr_v2_10_b.lmb_bram_if_cntlr_v2_10_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_bram_if_cntlr_v3_00_b
/u/tools/digital/modelsim/modeltech/bin/vmap lmb_bram_if_cntlr_v3_00_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_bram_if_cntlr_v3_00_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work lmb_bram_if_cntlr_v3_00_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_bram_if_cntlr_v3_00_b/.cxl.vhdl.lmb_bram_if_cntlr_v3_00_b.lmb_bram_if_cntlr_v3_00_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_bram_if_cntlr_v3_10_a
/u/tools/digital/modelsim/modeltech/bin/vmap lmb_bram_if_cntlr_v3_10_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_bram_if_cntlr_v3_10_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work lmb_bram_if_cntlr_v3_10_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_bram_if_cntlr_v3_10_a/.cxl.vhdl.lmb_bram_if_cntlr_v3_10_a.lmb_bram_if_cntlr_v3_10_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_bram_if_cntlr_v3_10_b
/u/tools/digital/modelsim/modeltech/bin/vmap lmb_bram_if_cntlr_v3_10_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_bram_if_cntlr_v3_10_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work lmb_bram_if_cntlr_v3_10_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_bram_if_cntlr_v3_10_b/.cxl.vhdl.lmb_bram_if_cntlr_v3_10_b.lmb_bram_if_cntlr_v3_10_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_bram_if_cntlr_v3_10_c
/u/tools/digital/modelsim/modeltech/bin/vmap lmb_bram_if_cntlr_v3_10_c /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_bram_if_cntlr_v3_10_c
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work lmb_bram_if_cntlr_v3_10_c -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_bram_if_cntlr_v3_10_c/.cxl.vhdl.lmb_bram_if_cntlr_v3_10_c.lmb_bram_if_cntlr_v3_10_c.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_v10_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap lmb_v10_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_v10_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work lmb_v10_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_v10_v1_00_a/.cxl.vhdl.lmb_v10_v1_00_a.lmb_v10_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_v10_v2_00_b
/u/tools/digital/modelsim/modeltech/bin/vmap lmb_v10_v2_00_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_v10_v2_00_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work lmb_v10_v2_00_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/lmb_v10_v2_00_b/.cxl.vhdl.lmb_v10_v2_00_b.lmb_v10_v2_00_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_slave_single_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_slave_single_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_slave_single_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_slave_single_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_slave_single_v1_01_a/.cxl.vhdl.plbv46_slave_single_v1_01_a.plbv46_slave_single_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mailbox_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap mailbox_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mailbox_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work mailbox_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mailbox_v1_00_a/.cxl.vhdl.mailbox_v1_00_a.mailbox_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mailbox_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap mailbox_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mailbox_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work mailbox_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mailbox_v1_01_a/.cxl.vhdl.mailbox_v1_01_a.mailbox_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mailbox_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap mailbox_v1_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mailbox_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work mailbox_v1_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mailbox_v1_01_b/.cxl.vhdl.mailbox_v1_01_b.mailbox_v1_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_slave_burst_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_slave_burst_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_slave_burst_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_slave_burst_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_slave_burst_v1_01_a/.cxl.vhdl.plbv46_slave_burst_v1_01_a.plbv46_slave_burst_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mch_plbv46_slave_burst_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap mch_plbv46_slave_burst_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mch_plbv46_slave_burst_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work mch_plbv46_slave_burst_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mch_plbv46_slave_burst_v2_01_a/.cxl.vhdl.mch_plbv46_slave_burst_v2_01_a.mch_plbv46_slave_burst_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mdm_v1_00_g
/u/tools/digital/modelsim/modeltech/bin/vmap mdm_v1_00_g /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mdm_v1_00_g
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work mdm_v1_00_g -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mdm_v1_00_g/.cxl.vhdl.mdm_v1_00_g.mdm_v1_00_g.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mdm_v2_00_b
/u/tools/digital/modelsim/modeltech/bin/vmap mdm_v2_00_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mdm_v2_00_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work mdm_v2_00_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mdm_v2_00_b/.cxl.vhdl.mdm_v2_00_b.mdm_v2_00_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mdm_v2_10_a
/u/tools/digital/modelsim/modeltech/bin/vmap mdm_v2_10_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mdm_v2_10_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work mdm_v2_10_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mdm_v2_10_a/.cxl.vhdl.mdm_v2_10_a.mdm_v2_10_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mgt_protector_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap mgt_protector_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mgt_protector_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work mgt_protector_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mgt_protector_v1_00_a/.cxl.vhdl.mgt_protector_v1_00_a.mgt_protector_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/microblaze_v7_30_b
/u/tools/digital/modelsim/modeltech/bin/vmap microblaze_v7_30_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/microblaze_v7_30_b
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_30_b/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work microblaze_v7_30_b
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work microblaze_v7_30_b
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/microblaze_v8_20_b
/u/tools/digital/modelsim/modeltech/bin/vmap microblaze_v8_20_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/microblaze_v8_20_b
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work microblaze_v8_20_b
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work microblaze_v8_20_b
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/microblaze_v8_30_a
/u/tools/digital/modelsim/modeltech/bin/vmap microblaze_v8_30_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/microblaze_v8_30_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work microblaze_v8_30_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work microblaze_v8_30_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/microblaze_v8_40_a
/u/tools/digital/modelsim/modeltech/bin/vmap microblaze_v8_40_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/microblaze_v8_40_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work microblaze_v8_40_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work microblaze_v8_40_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/microblaze_v8_40_b
/u/tools/digital/modelsim/modeltech/bin/vmap microblaze_v8_40_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/microblaze_v8_40_b
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work microblaze_v8_40_b
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work microblaze_v8_40_b
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/microblaze_v8_50_a
/u/tools/digital/modelsim/modeltech/bin/vmap microblaze_v8_50_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/microblaze_v8_50_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work microblaze_v8_50_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work microblaze_v8_50_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/microblaze_v8_50_b
/u/tools/digital/modelsim/modeltech/bin/vmap microblaze_v8_50_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/microblaze_v8_50_b
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work microblaze_v8_50_b
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work microblaze_v8_50_b
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/microblaze_v8_50_c
/u/tools/digital/modelsim/modeltech/bin/vmap microblaze_v8_50_c /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/microblaze_v8_50_c
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work microblaze_v8_50_c
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work microblaze_v8_50_c
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mii_to_rmii_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap mii_to_rmii_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mii_to_rmii_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work mii_to_rmii_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mii_to_rmii_v1_01_a/.cxl.vhdl.mii_to_rmii_v1_01_a.mii_to_rmii_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mmcm_module_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap mmcm_module_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mmcm_module_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work mmcm_module_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mmcm_module_v1_00_a/.cxl.vhdl.mmcm_module_v1_00_a.mmcm_module_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mpmc_v6_06_a
/u/tools/digital/modelsim/modeltech/bin/vmap mpmc_v6_06_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mpmc_v6_06_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work mpmc_v6_06_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mpmc_v6_06_a/.cxl.verilog.mpmc_v6_06_a.mpmc_v6_06_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work mpmc_v6_06_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mpmc_v6_06_a/.cxl.vhdl.mpmc_v6_06_a.mpmc_v6_06_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mutex_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap mutex_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mutex_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work mutex_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/mutex_v1_00_a/.cxl.vhdl.mutex_v1_00_a.mutex_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/rdpfifo_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap rdpfifo_v1_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/rdpfifo_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work rdpfifo_v1_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/rdpfifo_v1_01_b/.cxl.vhdl.rdpfifo_v1_01_b.rdpfifo_v1_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/wrpfifo_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap wrpfifo_v1_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/wrpfifo_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work wrpfifo_v1_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/wrpfifo_v1_01_b/.cxl.vhdl.wrpfifo_v1_01_b.wrpfifo_v1_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/opb_ipif_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap opb_ipif_v3_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/opb_ipif_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work opb_ipif_v3_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/opb_ipif_v3_01_a/.cxl.vhdl.opb_ipif_v3_01_a.opb_ipif_v3_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/opb2dcr_bridge_v1_00_b
/u/tools/digital/modelsim/modeltech/bin/vmap opb2dcr_bridge_v1_00_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/opb2dcr_bridge_v1_00_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work opb2dcr_bridge_v1_00_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/opb2dcr_bridge_v1_00_b/.cxl.vhdl.opb2dcr_bridge_v1_00_b.opb2dcr_bridge_v1_00_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_master_burst_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_master_burst_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_master_burst_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_master_burst_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_master_burst_v1_01_a/.cxl.vhdl.plbv46_master_burst_v1_01_a.plbv46_master_burst_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/opb_plbv46_bridge_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap opb_plbv46_bridge_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/opb_plbv46_bridge_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work opb_plbv46_bridge_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/opb_plbv46_bridge_v1_01_a/.cxl.vhdl.opb_plbv46_bridge_v1_01_a.opb_plbv46_bridge_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/opb_v20_v1_10_d
/u/tools/digital/modelsim/modeltech/bin/vmap opb_v20_v1_10_d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/opb_v20_v1_10_d
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work opb_v20_v1_10_d -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/opb_v20_v1_10_d/.cxl.vhdl.opb_v20_v1_10_d.opb_v20_v1_10_d.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/pci_arbiter_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap pci_arbiter_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/pci_arbiter_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work pci_arbiter_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/pci_arbiter_v1_00_a/.cxl.vhdl.pci_arbiter_v1_00_a.pci_arbiter_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/proc_common_v1_00_b
/u/tools/digital/modelsim/modeltech/bin/vmap proc_common_v1_00_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/proc_common_v1_00_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work proc_common_v1_00_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/proc_common_v1_00_b/.cxl.vhdl.proc_common_v1_00_b.proc_common_v1_00_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plb_v34_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap plb_v34_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plb_v34_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plb_v34_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plb_v34_v1_02_a/.cxl.vhdl.plb_v34_v1_02_a.plb_v34_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plb_v46_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vmap plb_v46_v1_04_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plb_v46_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plb_v46_v1_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plb_v46_v1_04_a/.cxl.vhdl.plb_v46_v1_04_a.plb_v46_v1_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plb_v46_v1_05_a
/u/tools/digital/modelsim/modeltech/bin/vmap plb_v46_v1_05_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plb_v46_v1_05_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plb_v46_v1_05_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plb_v46_v1_05_a/.cxl.vhdl.plb_v46_v1_05_a.plb_v46_v1_05_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_axi_bridge_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_axi_bridge_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_axi_bridge_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_axi_bridge_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_axi_bridge_v2_00_a/.cxl.vhdl.plbv46_axi_bridge_v2_00_a.plbv46_axi_bridge_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_axi_bridge_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_axi_bridge_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_axi_bridge_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_axi_bridge_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_axi_bridge_v2_01_a/.cxl.vhdl.plbv46_axi_bridge_v2_01_a.plbv46_axi_bridge_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_dcr_bridge_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_dcr_bridge_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_dcr_bridge_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_dcr_bridge_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_dcr_bridge_v1_01_a/.cxl.vhdl.plbv46_dcr_bridge_v1_01_a.plbv46_dcr_bridge_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_master_single_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_master_single_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_master_single_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_master_single_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_master_single_v1_01_a/.cxl.vhdl.plbv46_master_single_v1_01_a.plbv46_master_single_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_master_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_master_v1_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_master_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_master_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_master_v1_03_a/.cxl.vhdl.plbv46_master_v1_03_a.plbv46_master_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_master_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_master_v1_04_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_master_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_master_v1_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_master_v1_04_a/.cxl.vhdl.plbv46_master_v1_04_a.plbv46_master_v1_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_opb_bridge_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_opb_bridge_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_opb_bridge_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_opb_bridge_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_opb_bridge_v1_01_a/.cxl.vhdl.plbv46_opb_bridge_v1_01_a.plbv46_opb_bridge_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/wrpfifo_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap wrpfifo_v5_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/wrpfifo_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work wrpfifo_v5_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/wrpfifo_v5_00_a/.cxl.vhdl.wrpfifo_v5_00_a.wrpfifo_v5_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/rdpfifo_v4_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap rdpfifo_v4_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/rdpfifo_v4_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work rdpfifo_v4_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/rdpfifo_v4_01_a/.cxl.vhdl.rdpfifo_v4_01_a.rdpfifo_v4_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_slave_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_slave_v1_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_slave_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_slave_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_slave_v1_03_a/.cxl.vhdl.plbv46_slave_v1_03_a.plbv46_slave_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pci_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_pci_v1_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pci_v1_03_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pci_v1_03_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work plbv46_pci_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work plbv46_pci_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_slave_v1_05_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_slave_v1_05_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_slave_v1_05_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_slave_v1_05_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_slave_v1_05_a/.cxl.vhdl.plbv46_slave_v1_05_a.plbv46_slave_v1_05_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pci_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_pci_v1_04_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pci_v1_04_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pci_v1_04_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work plbv46_pci_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work plbv46_pci_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_slave_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_slave_v1_04_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_slave_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_slave_v1_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_slave_v1_04_a/.cxl.vhdl.plbv46_slave_v1_04_a.plbv46_slave_v1_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap virtex6_pcie_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work virtex6_pcie_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_01_a/.cxl.verilog.virtex6_pcie_v1_01_a.virtex6_pcie_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work virtex6_pcie_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_01_a/.cxl.vhdl.virtex6_pcie_v1_01_a.virtex6_pcie_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/spartan6_pcie_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap spartan6_pcie_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/spartan6_pcie_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work spartan6_pcie_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/spartan6_pcie_v1_01_a/.cxl.verilog.spartan6_pcie_v1_01_a.spartan6_pcie_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work spartan6_pcie_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/spartan6_pcie_v1_01_a/.cxl.vhdl.spartan6_pcie_v1_01_a.spartan6_pcie_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_pcie_v4_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 +incdir+/home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_01_a/hdl/verilog -work plbv46_pcie_v4_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_01_a/.cxl.verilog.plbv46_pcie_v4_01_a.plbv46_pcie_v4_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_pcie_v4_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_01_a/.cxl.vhdl.plbv46_pcie_v4_01_a.plbv46_pcie_v4_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap virtex6_pcie_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work virtex6_pcie_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_02_a/.cxl.verilog.virtex6_pcie_v1_02_a.virtex6_pcie_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work virtex6_pcie_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_02_a/.cxl.vhdl.virtex6_pcie_v1_02_a.virtex6_pcie_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/spartan6_pcie_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap spartan6_pcie_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/spartan6_pcie_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work spartan6_pcie_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/spartan6_pcie_v1_02_a/.cxl.verilog.spartan6_pcie_v1_02_a.spartan6_pcie_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work spartan6_pcie_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/spartan6_pcie_v1_02_a/.cxl.vhdl.spartan6_pcie_v1_02_a.spartan6_pcie_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_pcie_v4_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_02_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 +incdir+/home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_02_a/hdl/verilog -work plbv46_pcie_v4_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_02_a/.cxl.verilog.plbv46_pcie_v4_02_a.plbv46_pcie_v4_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_pcie_v4_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_02_a/.cxl.vhdl.plbv46_pcie_v4_02_a.plbv46_pcie_v4_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vmap virtex6_pcie_v1_04_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work virtex6_pcie_v1_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_04_a/.cxl.verilog.virtex6_pcie_v1_04_a.virtex6_pcie_v1_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work virtex6_pcie_v1_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_04_a/.cxl.vhdl.virtex6_pcie_v1_04_a.virtex6_pcie_v1_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/spartan6_pcie_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vmap spartan6_pcie_v1_04_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/spartan6_pcie_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work spartan6_pcie_v1_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/spartan6_pcie_v1_04_a/.cxl.verilog.spartan6_pcie_v1_04_a.spartan6_pcie_v1_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work spartan6_pcie_v1_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/spartan6_pcie_v1_04_a/.cxl.vhdl.spartan6_pcie_v1_04_a.spartan6_pcie_v1_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_04_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_pcie_v4_04_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_04_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 +incdir+/home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_04_a/hdl/verilog -work plbv46_pcie_v4_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_04_a/.cxl.verilog.plbv46_pcie_v4_04_a.plbv46_pcie_v4_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_pcie_v4_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_04_a/.cxl.vhdl.plbv46_pcie_v4_04_a.plbv46_pcie_v4_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_05_a
/u/tools/digital/modelsim/modeltech/bin/vmap virtex6_pcie_v1_05_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_05_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work virtex6_pcie_v1_05_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_05_a/.cxl.verilog.virtex6_pcie_v1_05_a.virtex6_pcie_v1_05_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work virtex6_pcie_v1_05_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_05_a/.cxl.vhdl.virtex6_pcie_v1_05_a.virtex6_pcie_v1_05_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_05_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_pcie_v4_05_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_05_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 +incdir+/home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_05_a/hdl/verilog -work plbv46_pcie_v4_05_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_05_a/.cxl.verilog.plbv46_pcie_v4_05_a.plbv46_pcie_v4_05_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_pcie_v4_05_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_05_a/.cxl.vhdl.plbv46_pcie_v4_05_a.plbv46_pcie_v4_05_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_06_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_pcie_v4_06_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_06_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 +incdir+/home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_06_a/hdl/verilog -work plbv46_pcie_v4_06_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_06_a/.cxl.verilog.plbv46_pcie_v4_06_a.plbv46_pcie_v4_06_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_pcie_v4_06_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_06_a/.cxl.vhdl.plbv46_pcie_v4_06_a.plbv46_pcie_v4_06_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_06_a
/u/tools/digital/modelsim/modeltech/bin/vmap virtex6_pcie_v1_06_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_06_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work virtex6_pcie_v1_06_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_06_a/.cxl.verilog.virtex6_pcie_v1_06_a.virtex6_pcie_v1_06_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work virtex6_pcie_v1_06_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_06_a/.cxl.vhdl.virtex6_pcie_v1_06_a.virtex6_pcie_v1_06_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_07_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_pcie_v4_07_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_07_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 +incdir+/home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog -work plbv46_pcie_v4_07_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_07_a/.cxl.verilog.plbv46_pcie_v4_07_a.plbv46_pcie_v4_07_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_pcie_v4_07_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_pcie_v4_07_a/.cxl.vhdl.plbv46_pcie_v4_07_a.plbv46_pcie_v4_07_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_slave_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_slave_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_slave_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_slave_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_slave_v1_02_a/.cxl.vhdl.plbv46_slave_v1_02_a.plbv46_slave_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_plbv46_bridge_v1_02_b
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_plbv46_bridge_v1_02_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_plbv46_bridge_v1_02_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_plbv46_bridge_v1_02_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_plbv46_bridge_v1_02_b/.cxl.vhdl.plbv46_plbv46_bridge_v1_02_b.plbv46_plbv46_bridge_v1_02_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/wrpfifo_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap wrpfifo_v5_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/wrpfifo_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work wrpfifo_v5_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/wrpfifo_v5_01_a/.cxl.vhdl.wrpfifo_v5_01_a.wrpfifo_v5_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/rdpfifo_v4_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap rdpfifo_v4_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/rdpfifo_v4_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work rdpfifo_v4_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/rdpfifo_v4_02_a/.cxl.vhdl.rdpfifo_v4_02_a.rdpfifo_v4_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_plbv46_bridge_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_plbv46_bridge_v1_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_plbv46_bridge_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_plbv46_bridge_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_plbv46_bridge_v1_03_a/.cxl.vhdl.plbv46_plbv46_bridge_v1_03_a.plbv46_plbv46_bridge_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_plbv46_bridge_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vmap plbv46_plbv46_bridge_v1_04_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_plbv46_bridge_v1_04_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work plbv46_plbv46_bridge_v1_04_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/plbv46_plbv46_bridge_v1_04_a/.cxl.vhdl.plbv46_plbv46_bridge_v1_04_a.plbv46_plbv46_bridge_v1_04_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/pll_module_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap pll_module_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/pll_module_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work pll_module_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/pll_module_v2_00_a/.cxl.vhdl.pll_module_v2_00_a.pll_module_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/ppc405_virtex4_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap ppc405_virtex4_v2_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/ppc405_virtex4_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work ppc405_virtex4_v2_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/ppc405_virtex4_v2_01_b/.cxl.verilog.ppc405_virtex4_v2_01_b.ppc405_virtex4_v2_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work ppc405_virtex4_v2_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/ppc405_virtex4_v2_01_b/.cxl.vhdl.ppc405_virtex4_v2_01_b.ppc405_virtex4_v2_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/ppc440_virtex5_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap ppc440_virtex5_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/ppc440_virtex5_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work ppc440_virtex5_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/ppc440_virtex5_v1_01_a/.cxl.vhdl.ppc440_virtex5_v1_01_a.ppc440_virtex5_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/ppc440mc_ddr2_v3_00_b
/u/tools/digital/modelsim/modeltech/bin/vmap ppc440mc_ddr2_v3_00_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/ppc440mc_ddr2_v3_00_b
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work ppc440mc_ddr2_v3_00_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/ppc440mc_ddr2_v3_00_b/.cxl.verilog.ppc440mc_ddr2_v3_00_b.ppc440mc_ddr2_v3_00_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/ppc440mc_ddr2_v3_00_c
/u/tools/digital/modelsim/modeltech/bin/vmap ppc440mc_ddr2_v3_00_c /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/ppc440mc_ddr2_v3_00_c
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work ppc440mc_ddr2_v3_00_c -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/ppc440mc_ddr2_v3_00_c/.cxl.verilog.ppc440mc_ddr2_v3_00_c.ppc440mc_ddr2_v3_00_c.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/proc_sys_reset_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap proc_sys_reset_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/proc_sys_reset_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work proc_sys_reset_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/proc_sys_reset_v2_00_a/.cxl.vhdl.proc_sys_reset_v2_00_a.proc_sys_reset_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/proc_sys_reset_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap proc_sys_reset_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/proc_sys_reset_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work proc_sys_reset_v3_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/proc_sys_reset_v3_00_a/.cxl.vhdl.proc_sys_reset_v3_00_a.proc_sys_reset_v3_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/proc_utils_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap proc_utils_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/proc_utils_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work proc_utils_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/proc_utils_v1_00_a/.cxl.vhdl.proc_utils_v1_00_a.proc_utils_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/processing_system7_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap processing_system7_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/processing_system7_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work processing_system7_v3_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/processing_system7_v3_00_a/.cxl.verilog.processing_system7_v3_00_a.processing_system7_v3_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/processing_system7_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap processing_system7_v4_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/processing_system7_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work processing_system7_v4_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/processing_system7_v4_00_a/.cxl.verilog.processing_system7_v4_00_a.processing_system7_v4_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/processing_system7_v4_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap processing_system7_v4_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/processing_system7_v4_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work processing_system7_v4_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/processing_system7_v4_01_a/.cxl.verilog.processing_system7_v4_01_a.processing_system7_v4_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/processing_system7_v4_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap processing_system7_v4_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/processing_system7_v4_02_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work processing_system7_v4_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/processing_system7_v4_02_a/.cxl.verilog.processing_system7_v4_02_a.processing_system7_v4_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/processing_system7_v4_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap processing_system7_v4_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/processing_system7_v4_03_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work processing_system7_v4_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/processing_system7_v4_03_a/.cxl.verilog.processing_system7_v4_03_a.processing_system7_v4_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/soft_temac_wrap_v2_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap soft_temac_wrap_v2_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/soft_temac_wrap_v2_02_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_02_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work soft_temac_wrap_v2_02_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work soft_temac_wrap_v2_02_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/soft_temac_wrap_v2_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap soft_temac_wrap_v2_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/soft_temac_wrap_v2_03_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work soft_temac_wrap_v2_03_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work soft_temac_wrap_v2_03_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/spartan6_pcie_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap spartan6_pcie_v1_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/spartan6_pcie_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work spartan6_pcie_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/spartan6_pcie_v1_03_a/.cxl.verilog.spartan6_pcie_v1_03_a.spartan6_pcie_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work spartan6_pcie_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/spartan6_pcie_v1_03_a/.cxl.vhdl.spartan6_pcie_v1_03_a.spartan6_pcie_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/system_cache_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap system_cache_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/system_cache_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work system_cache_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/system_cache_v1_00_a/.cxl.vhdl.system_cache_v1_00_a.system_cache_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/system_cache_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap system_cache_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/system_cache_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work system_cache_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/system_cache_v1_01_a/.cxl.vhdl.system_cache_v1_01_a.system_cache_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/system_cache_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap system_cache_v1_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/system_cache_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work system_cache_v1_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/system_cache_v1_01_b/.cxl.vhdl.system_cache_v1_01_b.system_cache_v1_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/system_cache_v1_01_c
/u/tools/digital/modelsim/modeltech/bin/vmap system_cache_v1_01_c /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/system_cache_v1_01_c
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work system_cache_v1_01_c -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/system_cache_v1_01_c/.cxl.vhdl.system_cache_v1_01_c.system_cache_v1_01_c.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/system_cache_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap system_cache_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/system_cache_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work system_cache_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/system_cache_v2_00_a/.cxl.vhdl.system_cache_v2_00_a.system_cache_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/system_cache_v2_00_b
/u/tools/digital/modelsim/modeltech/bin/vmap system_cache_v2_00_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/system_cache_v2_00_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work system_cache_v2_00_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/system_cache_v2_00_b/.cxl.vhdl.system_cache_v2_00_b.system_cache_v2_00_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/util_bus_split_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap util_bus_split_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/util_bus_split_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work util_bus_split_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/util_bus_split_v1_00_a/.cxl.vhdl.util_bus_split_v1_00_a.util_bus_split_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/util_ds_buf_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap util_ds_buf_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/util_ds_buf_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work util_ds_buf_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/util_ds_buf_v1_01_a/.cxl.vhdl.util_ds_buf_v1_01_a.util_ds_buf_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/util_flipflop_v1_10_a
/u/tools/digital/modelsim/modeltech/bin/vmap util_flipflop_v1_10_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/util_flipflop_v1_10_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work util_flipflop_v1_10_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/util_flipflop_v1_10_a/.cxl.vhdl.util_flipflop_v1_10_a.util_flipflop_v1_10_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/util_io_mux_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap util_io_mux_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/util_io_mux_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work util_io_mux_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/util_io_mux_v1_00_a/.cxl.vhdl.util_io_mux_v1_00_a.util_io_mux_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/util_reduced_logic_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap util_reduced_logic_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/util_reduced_logic_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work util_reduced_logic_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/util_reduced_logic_v1_00_a/.cxl.vhdl.util_reduced_logic_v1_00_a.util_reduced_logic_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/util_vector_logic_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap util_vector_logic_v1_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/util_vector_logic_v1_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work util_vector_logic_v1_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/util_vector_logic_v1_00_a/.cxl.vhdl.util_vector_logic_v1_00_a.util_vector_logic_v1_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_axi4s_vid_out_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_axi4s_vid_out_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_axi4s_vid_out_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work v_axi4s_vid_out_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_axi4s_vid_out_v2_00_a/.cxl.verilog.v_axi4s_vid_out_v2_00_a.v_axi4s_vid_out_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_axi4s_vid_out_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_axi4s_vid_out_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_axi4s_vid_out_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work v_axi4s_vid_out_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_axi4s_vid_out_v2_01_a/.cxl.verilog.v_axi4s_vid_out_v2_01_a.v_axi4s_vid_out_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_tc_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_tc_v4_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_tc_v4_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v4_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_tc_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_tc_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_ccm_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_ccm_v4_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_ccm_v4_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ccm_v4_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_ccm_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_ccm_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_tc_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_tc_v5_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_tc_v5_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_tc_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_tc_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_ccm_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_ccm_v5_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_ccm_v5_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ccm_v5_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_ccm_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_ccm_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_tc_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_tc_v5_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_tc_v5_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_tc_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_tc_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_ccm_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_ccm_v5_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_ccm_v5_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ccm_v5_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_ccm_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_ccm_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_cfa_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_cfa_v5_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_cfa_v5_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_cfa_v5_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_cfa_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_cfa_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_cfa_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_cfa_v6_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_cfa_v6_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_cfa_v6_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_cfa_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_cfa_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_cfa_v6_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_cfa_v6_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_cfa_v6_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_cfa_v6_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_cfa_v6_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_cfa_v6_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_cresample_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_cresample_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_cresample_v2_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_cresample_v2_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_cresample_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_cresample_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_cresample_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_cresample_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_cresample_v3_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_cresample_v3_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_cresample_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_cresample_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_cresample_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_cresample_v3_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_cresample_v3_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_cresample_v3_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_cresample_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_cresample_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_deinterlacer_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_deinterlacer_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_deinterlacer_v2_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_deinterlacer_v2_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_deinterlacer_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_deinterlacer_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_deinterlacer_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_deinterlacer_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_deinterlacer_v3_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_deinterlacer_v3_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_deinterlacer_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_deinterlacer_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_enhance_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_enhance_v4_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_enhance_v4_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_enhance_v4_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_enhance_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_enhance_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_enhance_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_enhance_v5_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_enhance_v5_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_enhance_v5_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_enhance_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_enhance_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_enhance_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_enhance_v5_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_enhance_v5_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_enhance_v5_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_enhance_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_enhance_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_enhance_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_enhance_v6_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_enhance_v6_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_enhance_v6_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_enhance_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_enhance_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_gamma_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_gamma_v5_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_gamma_v5_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_gamma_v5_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_gamma_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_gamma_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_gamma_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_gamma_v6_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_gamma_v6_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_gamma_v6_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_gamma_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_gamma_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_gamma_v6_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_gamma_v6_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_gamma_v6_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_gamma_v6_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_gamma_v6_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_gamma_v6_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_ic_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_ic_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_ic_v3_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ic_v3_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_ic_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_ic_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_manr_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_manr_v4_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_manr_v4_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_manr_v4_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_manr_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_manr_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_manr_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_manr_v5_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_manr_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work v_manr_v5_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_manr_v5_00_a/.cxl.vhdl.v_manr_v5_00_a.v_manr_v5_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_manr_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_manr_v5_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_manr_v5_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_manr_v5_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_manr_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_manr_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_noise_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_noise_v4_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_noise_v4_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_noise_v4_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_noise_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_noise_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_noise_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_noise_v5_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_noise_v5_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_noise_v5_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_noise_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_noise_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_noise_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_noise_v5_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_noise_v5_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_noise_v5_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_noise_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_noise_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_objseg_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_objseg_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_objseg_v3_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_objseg_v3_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_objseg_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_objseg_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_osd_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_osd_v4_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_osd_v4_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_osd_v4_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_osd_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_osd_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_osd_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_osd_v5_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_osd_v5_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_osd_v5_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_osd_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_osd_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_osd_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_osd_v5_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_osd_v5_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_osd_v5_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_osd_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_osd_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_rgb2ycrcb_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_rgb2ycrcb_v5_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_rgb2ycrcb_v5_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v5_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_rgb2ycrcb_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_rgb2ycrcb_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_rgb2ycrcb_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_rgb2ycrcb_v6_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_rgb2ycrcb_v6_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_rgb2ycrcb_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_rgb2ycrcb_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_rgb2ycrcb_v6_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_rgb2ycrcb_v6_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_rgb2ycrcb_v6_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work v_rgb2ycrcb_v6_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_rgb2ycrcb_v6_01_a/.cxl.vhdl.v_rgb2ycrcb_v6_01_a.v_rgb2ycrcb_v6_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_scaler_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_scaler_v6_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_scaler_v6_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_scaler_v6_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_scaler_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_scaler_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_scaler_v7_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_scaler_v7_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_scaler_v7_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work v_scaler_v7_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_scaler_v7_00_a/.cxl.vhdl.v_scaler_v7_00_a.v_scaler_v7_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_scaler_v7_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_scaler_v7_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_scaler_v7_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_scaler_v7_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_scaler_v7_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_scaler_v7_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_spc_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_spc_v5_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_spc_v5_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_spc_v5_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_spc_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_spc_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_spc_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_spc_v6_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_spc_v6_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_spc_v6_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_spc_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_spc_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_spc_v6_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_spc_v6_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_spc_v6_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_spc_v6_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_spc_v6_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_spc_v6_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_stats_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_stats_v4_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_stats_v4_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_stats_v4_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_stats_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_stats_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_stats_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_stats_v5_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_stats_v5_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_stats_v5_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_stats_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_stats_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_stats_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_stats_v5_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_stats_v5_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_stats_v5_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_stats_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_stats_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_tpg_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_tpg_v4_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_tpg_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work v_tpg_v4_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_tpg_v4_00_a/.cxl.vhdl.v_tpg_v4_00_a.v_tpg_v4_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_vid_in_axi4s_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_vid_in_axi4s_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_vid_in_axi4s_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work v_vid_in_axi4s_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_vid_in_axi4s_v2_00_a/.cxl.verilog.v_vid_in_axi4s_v2_00_a.v_vid_in_axi4s_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_vid_in_axi4s_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_vid_in_axi4s_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_vid_in_axi4s_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work v_vid_in_axi4s_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_vid_in_axi4s_v2_01_a/.cxl.verilog.v_vid_in_axi4s_v2_01_a.v_vid_in_axi4s_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_ycrcb2rgb_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_ycrcb2rgb_v5_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_ycrcb2rgb_v5_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb2rgb_v5_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_ycrcb2rgb_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_ycrcb2rgb_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_ycrcb2rgb_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_ycrcb2rgb_v6_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_ycrcb2rgb_v6_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_ycrcb2rgb_v6_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work v_ycrcb2rgb_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work v_ycrcb2rgb_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_ycrcb2rgb_v6_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap v_ycrcb2rgb_v6_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_ycrcb2rgb_v6_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work v_ycrcb2rgb_v6_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/v_ycrcb2rgb_v6_01_a/.cxl.vhdl.v_ycrcb2rgb_v6_01_a.v_ycrcb2rgb_v6_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap virtex6_pcie_v1_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work virtex6_pcie_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_03_a/.cxl.verilog.virtex6_pcie_v1_03_a.virtex6_pcie_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work virtex6_pcie_v1_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/virtex6_pcie_v1_03_a/.cxl.vhdl.virtex6_pcie_v1_03_a.virtex6_pcie_v1_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_bram_if_cntlr_v1_00_b
/u/tools/digital/modelsim/modeltech/bin/vmap xps_bram_if_cntlr_v1_00_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_bram_if_cntlr_v1_00_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_bram_if_cntlr_v1_00_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_bram_if_cntlr_v1_00_b/.cxl.vhdl.xps_bram_if_cntlr_v1_00_b.xps_bram_if_cntlr_v1_00_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_can_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_can_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_can_v3_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_can_v3_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work xps_can_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work xps_can_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_can_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_can_v3_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_can_v3_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_can_v3_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work xps_can_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work xps_can_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_central_dma_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap xps_central_dma_v2_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_central_dma_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_central_dma_v2_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_central_dma_v2_01_b/.cxl.vhdl.xps_central_dma_v2_01_b.xps_central_dma_v2_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_central_dma_v2_01_c
/u/tools/digital/modelsim/modeltech/bin/vmap xps_central_dma_v2_01_c /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_central_dma_v2_01_c
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_central_dma_v2_01_c -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_central_dma_v2_01_c/.cxl.vhdl.xps_central_dma_v2_01_c.xps_central_dma_v2_01_c.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_central_dma_v2_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_central_dma_v2_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_central_dma_v2_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_central_dma_v2_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_central_dma_v2_02_a/.cxl.vhdl.xps_central_dma_v2_02_a.xps_central_dma_v2_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_central_dma_v2_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_central_dma_v2_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_central_dma_v2_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_central_dma_v2_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_central_dma_v2_03_a/.cxl.vhdl.xps_central_dma_v2_03_a.xps_central_dma_v2_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_deltasigma_adc_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_deltasigma_adc_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_deltasigma_adc_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_deltasigma_adc_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_deltasigma_adc_v1_01_a/.cxl.vhdl.xps_deltasigma_adc_v1_01_a.xps_deltasigma_adc_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_deltasigma_dac_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_deltasigma_dac_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_deltasigma_dac_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_deltasigma_dac_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_deltasigma_dac_v1_01_a/.cxl.vhdl.xps_deltasigma_dac_v1_01_a.xps_deltasigma_dac_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_epc_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_epc_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_epc_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_epc_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_epc_v1_02_a/.cxl.vhdl.xps_epc_v1_02_a.xps_epc_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_ethernetlite_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_ethernetlite_v3_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_ethernetlite_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_ethernetlite_v3_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_ethernetlite_v3_01_a/.cxl.vhdl.xps_ethernetlite_v3_01_a.xps_ethernetlite_v3_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_ethernetlite_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_ethernetlite_v4_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_ethernetlite_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_ethernetlite_v4_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_ethernetlite_v4_00_a/.cxl.vhdl.xps_ethernetlite_v4_00_a.xps_ethernetlite_v4_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_gpio_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_gpio_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_gpio_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_gpio_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_gpio_v2_00_a/.cxl.vhdl.xps_gpio_v2_00_a.xps_gpio_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_hwicap_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_hwicap_v5_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_hwicap_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_hwicap_v5_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_hwicap_v5_00_a/.cxl.vhdl.xps_hwicap_v5_00_a.xps_hwicap_v5_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_hwicap_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_hwicap_v5_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_hwicap_v5_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_hwicap_v5_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_hwicap_v5_01_a/.cxl.vhdl.xps_hwicap_v5_01_a.xps_hwicap_v5_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_iic_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_iic_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_iic_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_iic_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_iic_v2_01_a/.cxl.vhdl.xps_iic_v2_01_a.xps_iic_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_iic_v2_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_iic_v2_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_iic_v2_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_iic_v2_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_iic_v2_02_a/.cxl.vhdl.xps_iic_v2_02_a.xps_iic_v2_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_iic_v2_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_iic_v2_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_iic_v2_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_iic_v2_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_iic_v2_03_a/.cxl.vhdl.xps_iic_v2_03_a.xps_iic_v2_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_spi_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap xps_spi_v2_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_spi_v2_01_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_spi_v2_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_spi_v2_01_b/.cxl.vhdl.xps_spi_v2_01_b.xps_spi_v2_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_insystem_flash_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap xps_insystem_flash_v1_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_insystem_flash_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_insystem_flash_v1_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_insystem_flash_v1_01_b/.cxl.vhdl.xps_insystem_flash_v1_01_b.xps_insystem_flash_v1_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_spi_v2_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_spi_v2_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_spi_v2_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_spi_v2_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_spi_v2_02_a/.cxl.vhdl.xps_spi_v2_02_a.xps_spi_v2_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_insystem_flash_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_insystem_flash_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_insystem_flash_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_insystem_flash_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_insystem_flash_v1_02_a/.cxl.vhdl.xps_insystem_flash_v1_02_a.xps_insystem_flash_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_intc_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_intc_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_intc_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_intc_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_intc_v2_00_a/.cxl.vhdl.xps_intc_v2_00_a.xps_intc_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_intc_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_intc_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_intc_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_intc_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_intc_v2_01_a/.cxl.vhdl.xps_intc_v2_01_a.xps_intc_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_ll_fifo_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_ll_fifo_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_ll_fifo_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_ll_fifo_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_ll_fifo_v1_02_a/.cxl.vhdl.xps_ll_fifo_v1_02_a.xps_ll_fifo_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_ll_temac_v2_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_ll_temac_v2_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_ll_temac_v2_03_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_ll_temac_v2_03_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_ll_temac_v2_03_a/.cxl.vhdl.xps_ll_temac_v2_03_a.xps_ll_temac_v2_03_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_mailbox_v2_00_b
/u/tools/digital/modelsim/modeltech/bin/vmap xps_mailbox_v2_00_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_mailbox_v2_00_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_mailbox_v2_00_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_mailbox_v2_00_b/.cxl.vhdl.xps_mailbox_v2_00_b.xps_mailbox_v2_00_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_mch_emc_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_mch_emc_v3_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_mch_emc_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_mch_emc_v3_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_mch_emc_v3_01_a/.cxl.vhdl.xps_mch_emc_v3_01_a.xps_mch_emc_v3_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_most_nic_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_most_nic_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_most_nic_v1_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_most_nic_v1_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work xps_most_nic_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work xps_most_nic_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_most_nic_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_most_nic_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_most_nic_v1_02_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_most_nic_v1_02_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work xps_most_nic_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work xps_most_nic_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_most_nic_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_most_nic_v1_03_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_most_nic_v1_03_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_most_nic_v1_03_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work xps_most_nic_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work xps_most_nic_v1_03_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_mutex_v1_00_d
/u/tools/digital/modelsim/modeltech/bin/vmap xps_mutex_v1_00_d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_mutex_v1_00_d
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_mutex_v1_00_d -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_mutex_v1_00_d/.cxl.vhdl.xps_mutex_v1_00_d.xps_mutex_v1_00_d.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_ps2_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_ps2_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_ps2_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_ps2_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_ps2_v1_01_a/.cxl.vhdl.xps_ps2_v1_01_a.xps_ps2_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_ps2_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap xps_ps2_v1_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_ps2_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_ps2_v1_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_ps2_v1_01_b/.cxl.vhdl.xps_ps2_v1_01_b.xps_ps2_v1_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_sysace_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_sysace_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_sysace_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_sysace_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_sysace_v1_01_a/.cxl.vhdl.xps_sysace_v1_01_a.xps_sysace_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_sysmon_adc_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_sysmon_adc_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_sysmon_adc_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_sysmon_adc_v2_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_sysmon_adc_v2_00_a/.cxl.vhdl.xps_sysmon_adc_v2_00_a.xps_sysmon_adc_v2_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_sysmon_adc_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_sysmon_adc_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_sysmon_adc_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_sysmon_adc_v3_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_sysmon_adc_v3_00_a/.cxl.vhdl.xps_sysmon_adc_v3_00_a.xps_sysmon_adc_v3_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_sysmon_adc_v3_00_b
/u/tools/digital/modelsim/modeltech/bin/vmap xps_sysmon_adc_v3_00_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_sysmon_adc_v3_00_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_sysmon_adc_v3_00_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_sysmon_adc_v3_00_b/.cxl.vhdl.xps_sysmon_adc_v3_00_b.xps_sysmon_adc_v3_00_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_tft_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_tft_v2_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_tft_v2_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -work xps_tft_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_tft_v2_01_a/.cxl.verilog.xps_tft_v2_01_a.xps_tft_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_tft_v2_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_tft_v2_01_a/.cxl.vhdl.xps_tft_v2_01_a.xps_tft_v2_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_timebase_wdt_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_timebase_wdt_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_timebase_wdt_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_timebase_wdt_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_timebase_wdt_v1_01_a/.cxl.vhdl.xps_timebase_wdt_v1_01_a.xps_timebase_wdt_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_timebase_wdt_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_timebase_wdt_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_timebase_wdt_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_timebase_wdt_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_timebase_wdt_v1_02_a/.cxl.vhdl.xps_timebase_wdt_v1_02_a.xps_timebase_wdt_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_timer_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vmap xps_timer_v1_01_b /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_timer_v1_01_b
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_timer_v1_01_b -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_timer_v1_01_b/.cxl.vhdl.xps_timer_v1_01_b.xps_timer_v1_01_b.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_timer_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_timer_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_timer_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_timer_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_timer_v1_02_a/.cxl.vhdl.xps_timer_v1_02_a.xps_timer_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_uart16550_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_uart16550_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_uart16550_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_uart16550_v3_00_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_uart16550_v3_00_a/.cxl.vhdl.xps_uart16550_v3_00_a.xps_uart16550_v3_00_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_uartlite_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_uartlite_v1_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_uartlite_v1_01_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_uartlite_v1_01_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_uartlite_v1_01_a/.cxl.vhdl.xps_uartlite_v1_01_a.xps_uartlite_v1_01_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_uartlite_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_uartlite_v1_02_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_uartlite_v1_02_a
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -work xps_uartlite_v1_02_a -f /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_uartlite_v1_02_a/.cxl.vhdl.xps_uartlite_v1_02_a.xps_uartlite_v1_02_a.lin64.cmf
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_usb2_device_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_usb2_device_v2_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_usb2_device_v2_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_usb2_device_v2_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work xps_usb2_device_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work xps_usb2_device_v2_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_usb2_device_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_usb2_device_v3_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_usb2_device_v3_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_usb2_device_v3_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work xps_usb2_device_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work xps_usb2_device_v3_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_usb2_device_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_usb2_device_v3_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_usb2_device_v3_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_usb2_device_v3_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work xps_usb2_device_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work xps_usb2_device_v3_01_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_usb2_device_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_usb2_device_v4_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_usb2_device_v4_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_usb2_device_v4_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work xps_usb2_device_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work xps_usb2_device_v4_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_usb2_device_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_usb2_device_v5_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_usb2_device_v5_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_usb2_device_v5_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work xps_usb2_device_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work xps_usb2_device_v5_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_usb2_device_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_usb2_device_v6_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_usb2_device_v6_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_usb2_device_v6_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work xps_usb2_device_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work xps_usb2_device_v6_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_usb2_device_v7_00_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_usb2_device_v7_00_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_usb2_device_v7_00_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_usb2_device_v7_00_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work xps_usb2_device_v7_00_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work xps_usb2_device_v7_00_a
/u/tools/digital/modelsim/modeltech/bin/vlib /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_usb2_device_v7_01_a
/u/tools/digital/modelsim/modeltech/bin/vmap xps_usb2_device_v7_01_a /home/aruls/projects/phd/g729/lib/xilinx_lib/edk/xps_usb2_device_v7_01_a
unzip -o /home/aruls/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_usb2_device_v7_01_a/simmodels/mti_vhdl.zip -d /home/aruls/projects/phd/g729/lib/xilinx_lib/edk
/u/tools/digital/modelsim/modeltech/bin/vcom -93 -novopt -quiet -explicit -32 -quiet -force_refresh -work xps_usb2_device_v7_01_a
/u/tools/digital/modelsim/modeltech/bin/vlog -novopt -quiet -32 -quiet -refresh -work xps_usb2_device_v7_01_a
