-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MeanShiftFiltering is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_r : IN STD_LOGIC_VECTOR (23 downto 0);
    out_r : OUT STD_LOGIC_VECTOR (23 downto 0);
    out_r_ap_vld : OUT STD_LOGIC;
    ImageWidth : IN STD_LOGIC_VECTOR (31 downto 0);
    ImageHeight : IN STD_LOGIC_VECTOR (31 downto 0);
    sd : IN STD_LOGIC_VECTOR (7 downto 0);
    cd : IN STD_LOGIC_VECTOR (7 downto 0);
    max_iter : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of MeanShiftFiltering is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "MeanShiftFiltering_MeanShiftFiltering,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.510000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=8082,HLS_SYN_LUT=7227,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (50 downto 0) := "000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (50 downto 0) := "000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (50 downto 0) := "000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (50 downto 0) := "000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (50 downto 0) := "000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (50 downto 0) := "000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (50 downto 0) := "000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (50 downto 0) := "000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (50 downto 0) := "000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (50 downto 0) := "001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (50 downto 0) := "010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (50 downto 0) := "100000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv16_19 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000011001";
    constant ap_const_lv17_80 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal conv_i1995_fu_361_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i1995_reg_1119 : STD_LOGIC_VECTOR (63 downto 0);
    signal dy_fu_365_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dy_reg_1124 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i_i1992_fu_369_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i_i1992_reg_1129 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i_i1937_fu_383_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i_i1937_reg_1134 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_i_i_i_i1231_cast_fu_405_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal shl_i_i_i_i1231_cast_reg_1139 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln15_fu_409_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln15_reg_1144 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln3_fu_341_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln3_reg_1156 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln15_fu_446_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln15_reg_1164 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal select_ln15_fu_463_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln15_reg_1169 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln15_fu_441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln15_1_fu_477_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln15_1_reg_1175 : STD_LOGIC_VECTOR (31 downto 0);
    signal CURRENT_b_fu_494_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal CURRENT_b_reg_1181 : STD_LOGIC_VECTOR (15 downto 0);
    signal CURRENT_g_fu_511_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal CURRENT_g_reg_1188 : STD_LOGIC_VECTOR (15 downto 0);
    signal CURRENT_r_fu_522_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal CURRENT_r_reg_1195 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_fu_535_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal dg_fu_539_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dg_reg_1208 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal sext_ln54_2_fu_549_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln54_1_fu_556_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_fu_1054_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln55_fu_575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal iter_numb_1_fu_580_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal iter_numb_1_reg_1234 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_345_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_reg_1240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal empty_35_fu_592_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_35_reg_1245 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln37_reg_1250 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln44_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln44_reg_1255 : STD_LOGIC_VECTOR (0 downto 0);
    signal dx_2_fu_623_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dx_2_reg_1260 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln35_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_reg_1265 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_b_3_fu_674_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_b_3_reg_1269 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal sum_g_3_fu_682_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_g_3_reg_1276 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_r_3_fu_690_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_r_3_reg_1283 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixel_cnt_3_fu_698_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal pixel_cnt_3_reg_1290 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln33_fu_706_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln63_fu_717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_1308 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal icmp_ln80_fu_746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_reg_1327 : STD_LOGIC_VECTOR (0 downto 0);
    signal MEAN_b_fu_750_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MEAN_b_reg_1332 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal grp_fu_733_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal udiv_ln66_reg_1338 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_741_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal udiv_ln67_reg_1343 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln70_2_fu_768_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal MEAN_g_fu_772_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MEAN_g_reg_1354 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal MEAN_r_fu_775_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MEAN_r_reg_1360 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln71_fu_786_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln71_reg_1366 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln72_2_fu_806_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln70_1_fu_813_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal grp_fu_1071_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal CENTER_b_2_reg_163 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal and_ln80_fu_839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal CENTER_g_2_reg_173 : STD_LOGIC_VECTOR (15 downto 0);
    signal CENTER_r_2_reg_183 : STD_LOGIC_VECTOR (15 downto 0);
    signal iter_numb_reg_193 : STD_LOGIC_VECTOR (7 downto 0);
    signal dy_1_reg_204 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln33_fu_712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixel_cnt_reg_214 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_r_reg_226 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_g_reg_238 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_b_reg_250 : STD_LOGIC_VECTOR (15 downto 0);
    signal dx_1_reg_262 : STD_LOGIC_VECTOR (31 downto 0);
    signal pixel_cnt_1_reg_271 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_r_1_reg_281 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_g_1_reg_291 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_b_1_reg_301 : STD_LOGIC_VECTOR (15 downto 0);
    signal CENTER_b_1_reg_311 : STD_LOGIC_VECTOR (15 downto 0);
    signal CENTER_g_1_reg_321 : STD_LOGIC_VECTOR (15 downto 0);
    signal CENTER_r_1_reg_331 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_fu_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_fu_845_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_fu_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_fu_116 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal mul_ln3_fu_341_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln3_fu_341_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_345_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln8_fu_586_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_345_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv3_i11_i_i2012_fu_351_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal dy_3_fu_355_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal conv3_i1961_fu_377_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sd_cast_fu_373_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv3_i1961_fu_377_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv3_i1961_fu_377_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv3_i1246_fu_391_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal cd_cast_fu_387_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv3_i1246_fu_391_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv3_i1246_fu_391_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_i_i_i_i_fu_397_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln17_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln15_1_fu_471_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_485_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_502_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln21_fu_519_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal db_fu_530_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_fu_544_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln54_1_fu_556_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_1_fu_553_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln54_1_fu_556_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal COLOR_DIST_SQ_fu_562_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1062_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal COLOR_DIST_SQ_fu_562_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln55_fu_571_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal xi_fu_597_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln44_fu_602_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_607_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln37_fu_634_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln55_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_fu_638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln55_1_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_b_2_fu_643_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_g_2_fu_648_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_r_2_fu_653_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixel_cnt_2_fu_658_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_725_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_733_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_741_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_725_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln70_fu_754_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_1_fu_758_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln70_fu_762_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln71_fu_778_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln71_1_fu_782_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln72_fu_792_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln72_1_fu_796_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln72_fu_800_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln70_1_fu_813_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln71_2_fu_810_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln70_1_fu_813_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal THRES_HOLD_DIST_SQ_fu_819_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1079_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal THRES_HOLD_DIST_SQ_fu_819_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln80_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_1_fu_833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln83_fu_863_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln83_fu_867_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln83_fu_891_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_cast_fu_873_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln83_fu_895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln83_1_fu_901_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_883_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_fu_907_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln84_fu_923_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln84_fu_927_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln84_fu_951_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_cast_fu_933_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln85_fu_967_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln85_fu_971_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln85_fu_995_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_cast_fu_977_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln85_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln85_1_fu_1005_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_987_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_fu_1011_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln84_fu_955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln84_1_fu_961_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_943_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln84_fu_1027_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln83_1_fu_915_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln84_1_fu_1035_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln85_1_fu_1019_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1054_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1054_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1062_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1062_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1071_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1071_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1079_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1079_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (50 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal mul_ln3_fu_341_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln3_fu_341_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component MeanShiftFiltering_mul_32ns_32ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component MeanShiftFiltering_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MeanShiftFiltering_mul_8ns_8ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component MeanShiftFiltering_mul_16s_16s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component MeanShiftFiltering_udiv_32s_32ns_16_36_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component MeanShiftFiltering_mul_17s_17s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component MeanShiftFiltering_mac_muladd_16s_16s_24s_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component MeanShiftFiltering_mac_muladd_16s_16s_24ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component MeanShiftFiltering_mac_muladd_17s_17s_24s_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component MeanShiftFiltering_mac_muladd_17s_17s_24ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    mul_32ns_32ns_64_1_1_U1 : component MeanShiftFiltering_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln3_fu_341_p0,
        din1 => mul_ln3_fu_341_p1,
        dout => mul_ln3_fu_341_p2);

    mul_32s_32s_32_1_1_U2 : component MeanShiftFiltering_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_345_p0,
        din1 => grp_fu_345_p1,
        dout => grp_fu_345_p2);

    mul_8ns_8ns_16_1_1_U3 : component MeanShiftFiltering_mul_8ns_8ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => conv3_i1961_fu_377_p0,
        din1 => conv3_i1961_fu_377_p1,
        dout => conv3_i1961_fu_377_p2);

    mul_8ns_8ns_16_1_1_U4 : component MeanShiftFiltering_mul_8ns_8ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => conv3_i1246_fu_391_p0,
        din1 => conv3_i1246_fu_391_p1,
        dout => conv3_i1246_fu_391_p2);

    mul_16s_16s_24_1_1_U5 : component MeanShiftFiltering_mul_16s_16s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln54_1_fu_556_p0,
        din1 => mul_ln54_1_fu_556_p1,
        dout => mul_ln54_1_fu_556_p2);

    udiv_32s_32ns_16_36_1_U6 : component MeanShiftFiltering_udiv_32s_32ns_16_36_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_725_p0,
        din1 => pixel_cnt_3_reg_1290,
        ce => ap_const_logic_1,
        dout => grp_fu_725_p2);

    udiv_32s_32ns_16_36_1_U7 : component MeanShiftFiltering_udiv_32s_32ns_16_36_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_733_p0,
        din1 => pixel_cnt_3_reg_1290,
        ce => ap_const_logic_1,
        dout => grp_fu_733_p2);

    udiv_32s_32ns_16_36_1_U8 : component MeanShiftFiltering_udiv_32s_32ns_16_36_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_741_p0,
        din1 => pixel_cnt_3_reg_1290,
        ce => ap_const_logic_1,
        dout => grp_fu_741_p2);

    mul_17s_17s_24_1_1_U9 : component MeanShiftFiltering_mul_17s_17s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 17,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln70_1_fu_813_p0,
        din1 => mul_ln70_1_fu_813_p1,
        dout => mul_ln70_1_fu_813_p2);

    mac_muladd_16s_16s_24s_24_4_1_U10 : component MeanShiftFiltering_mac_muladd_16s_16s_24s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1054_p0,
        din1 => grp_fu_1054_p1,
        din2 => mul_ln54_1_fu_556_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1054_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U11 : component MeanShiftFiltering_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1062_p0,
        din1 => grp_fu_1062_p1,
        din2 => grp_fu_1054_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_1062_p3);

    mac_muladd_17s_17s_24s_24_4_1_U12 : component MeanShiftFiltering_mac_muladd_17s_17s_24s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 17,
        din1_WIDTH => 17,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1071_p0,
        din1 => grp_fu_1071_p1,
        din2 => mul_ln70_1_fu_813_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1071_p3);

    mac_muladd_17s_17s_24ns_24_4_1_U13 : component MeanShiftFiltering_mac_muladd_17s_17s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 17,
        din1_WIDTH => 17,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1079_p0,
        din1 => grp_fu_1079_p1,
        din2 => grp_fu_1071_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_1079_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    CENTER_b_1_reg_311_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state50) and (icmp_ln63_reg_1308 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_fu_839_p2))) then 
                CENTER_b_1_reg_311 <= MEAN_b_reg_1332;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln63_fu_717_p2 = ap_const_lv1_1))) then 
                CENTER_b_1_reg_311 <= CENTER_b_2_reg_163;
            end if; 
        end if;
    end process;

    CENTER_b_2_reg_163_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln80_fu_839_p2) and (ap_const_logic_1 = ap_CS_fsm_state50) and (icmp_ln63_reg_1308 = ap_const_lv1_0))) then 
                CENTER_b_2_reg_163 <= MEAN_b_reg_1332;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln15_fu_441_p2 = ap_const_lv1_0))) then 
                CENTER_b_2_reg_163 <= CURRENT_b_fu_494_p3;
            end if; 
        end if;
    end process;

    CENTER_g_1_reg_321_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state50) and (icmp_ln63_reg_1308 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_fu_839_p2))) then 
                CENTER_g_1_reg_321 <= MEAN_g_reg_1354;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln63_fu_717_p2 = ap_const_lv1_1))) then 
                CENTER_g_1_reg_321 <= CENTER_g_2_reg_173;
            end if; 
        end if;
    end process;

    CENTER_g_2_reg_173_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln80_fu_839_p2) and (ap_const_logic_1 = ap_CS_fsm_state50) and (icmp_ln63_reg_1308 = ap_const_lv1_0))) then 
                CENTER_g_2_reg_173 <= MEAN_g_reg_1354;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln15_fu_441_p2 = ap_const_lv1_0))) then 
                CENTER_g_2_reg_173 <= CURRENT_g_fu_511_p3;
            end if; 
        end if;
    end process;

    CENTER_r_1_reg_331_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state50) and (icmp_ln63_reg_1308 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_fu_839_p2))) then 
                CENTER_r_1_reg_331 <= MEAN_r_reg_1360;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln63_fu_717_p2 = ap_const_lv1_1))) then 
                CENTER_r_1_reg_331 <= CENTER_r_2_reg_183;
            end if; 
        end if;
    end process;

    CENTER_r_2_reg_183_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln80_fu_839_p2) and (ap_const_logic_1 = ap_CS_fsm_state50) and (icmp_ln63_reg_1308 = ap_const_lv1_0))) then 
                CENTER_r_2_reg_183 <= MEAN_r_reg_1360;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln15_fu_441_p2 = ap_const_lv1_0))) then 
                CENTER_r_2_reg_183 <= CURRENT_r_fu_522_p3;
            end if; 
        end if;
    end process;

    dx_1_reg_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln35_reg_1265 = ap_const_lv1_1))) then 
                dx_1_reg_262 <= dx_2_reg_1260;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                dx_1_reg_262 <= dy_reg_1124;
            end if; 
        end if;
    end process;

    dy_1_reg_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                dy_1_reg_204 <= conv_i1995_reg_1119;
            elsif (((icmp_ln33_fu_712_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln35_reg_1265 = ap_const_lv1_0))) then 
                dy_1_reg_204 <= add_ln33_fu_706_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_fu_116 <= ap_const_lv64_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state50) and ((icmp_ln63_reg_1308 = ap_const_lv1_1) or (ap_const_lv1_0 = and_ln80_fu_839_p2)))) then 
                indvar_flatten_fu_116 <= add_ln15_reg_1164;
            end if; 
        end if;
    end process;

    iter_numb_reg_193_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln80_fu_839_p2) and (ap_const_logic_1 = ap_CS_fsm_state50) and (icmp_ln63_reg_1308 = ap_const_lv1_0))) then 
                iter_numb_reg_193 <= iter_numb_1_reg_1234;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln15_fu_441_p2 = ap_const_lv1_0))) then 
                iter_numb_reg_193 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    pixel_cnt_1_reg_271_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln35_reg_1265 = ap_const_lv1_1))) then 
                pixel_cnt_1_reg_271 <= pixel_cnt_3_fu_698_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                pixel_cnt_1_reg_271 <= pixel_cnt_reg_214;
            end if; 
        end if;
    end process;

    pixel_cnt_reg_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                pixel_cnt_reg_214 <= ap_const_lv32_0;
            elsif (((icmp_ln33_fu_712_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln35_reg_1265 = ap_const_lv1_0))) then 
                pixel_cnt_reg_214 <= pixel_cnt_3_fu_698_p3;
            end if; 
        end if;
    end process;

    sum_b_1_reg_301_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln35_reg_1265 = ap_const_lv1_1))) then 
                sum_b_1_reg_301 <= sum_b_3_fu_674_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                sum_b_1_reg_301 <= sum_b_reg_250;
            end if; 
        end if;
    end process;

    sum_b_reg_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                sum_b_reg_250 <= ap_const_lv16_0;
            elsif (((icmp_ln33_fu_712_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln35_reg_1265 = ap_const_lv1_0))) then 
                sum_b_reg_250 <= sum_b_3_fu_674_p3;
            end if; 
        end if;
    end process;

    sum_g_1_reg_291_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln35_reg_1265 = ap_const_lv1_1))) then 
                sum_g_1_reg_291 <= sum_g_3_fu_682_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                sum_g_1_reg_291 <= sum_g_reg_238;
            end if; 
        end if;
    end process;

    sum_g_reg_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                sum_g_reg_238 <= ap_const_lv16_0;
            elsif (((icmp_ln33_fu_712_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln35_reg_1265 = ap_const_lv1_0))) then 
                sum_g_reg_238 <= sum_g_3_fu_682_p3;
            end if; 
        end if;
    end process;

    sum_r_1_reg_281_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln35_reg_1265 = ap_const_lv1_1))) then 
                sum_r_1_reg_281 <= sum_r_3_fu_690_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                sum_r_1_reg_281 <= sum_r_reg_226;
            end if; 
        end if;
    end process;

    sum_r_reg_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                sum_r_reg_226 <= ap_const_lv16_0;
            elsif (((icmp_ln33_fu_712_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln35_reg_1265 = ap_const_lv1_0))) then 
                sum_r_reg_226 <= sum_r_3_fu_690_p3;
            end if; 
        end if;
    end process;

    x_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                x_fu_108 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state50) and ((icmp_ln63_reg_1308 = ap_const_lv1_1) or (ap_const_lv1_0 = and_ln80_fu_839_p2)))) then 
                x_fu_108 <= x_1_fu_845_p2;
            end if; 
        end if;
    end process;

    y_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_fu_112 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state50) and ((icmp_ln63_reg_1308 = ap_const_lv1_1) or (ap_const_lv1_0 = and_ln80_fu_839_p2)))) then 
                y_fu_112 <= select_ln15_1_reg_1175;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln15_fu_441_p2 = ap_const_lv1_0))) then
                    CURRENT_b_reg_1181(15 downto 8) <= CURRENT_b_fu_494_p3(15 downto 8);
                    CURRENT_g_reg_1188(15 downto 8) <= CURRENT_g_fu_511_p3(15 downto 8);
                    CURRENT_r_reg_1195(15 downto 8) <= CURRENT_r_fu_522_p3(15 downto 8);
                select_ln15_1_reg_1175 <= select_ln15_1_fu_477_p3;
                select_ln15_reg_1169 <= select_ln15_fu_463_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                MEAN_b_reg_1332 <= MEAN_b_fu_750_p1;
                udiv_ln66_reg_1338 <= grp_fu_733_p2;
                udiv_ln67_reg_1343 <= grp_fu_741_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                MEAN_g_reg_1354 <= MEAN_g_fu_772_p1;
                MEAN_r_reg_1360 <= MEAN_r_fu_775_p1;
                sub_ln71_reg_1366 <= sub_ln71_fu_786_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln15_reg_1164 <= add_ln15_fu_446_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                conv_i1995_reg_1119 <= conv_i1995_fu_361_p1;
                    conv_i_i1937_reg_1134(15 downto 0) <= conv_i_i1937_fu_383_p1(15 downto 0);
                    conv_i_i1992_reg_1129(7 downto 0) <= conv_i_i1992_fu_369_p1(7 downto 0);
                dy_reg_1124 <= dy_fu_365_p1;
                mul_ln3_reg_1156 <= mul_ln3_fu_341_p2;
                    shl_i_i_i_i1231_cast_reg_1139(23 downto 8) <= shl_i_i_i_i1231_cast_fu_405_p1(23 downto 8);
                    zext_ln15_reg_1144(7 downto 0) <= zext_ln15_fu_409_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                dg_reg_1208 <= dg_fu_539_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                dx_2_reg_1260 <= dx_2_fu_623_p2;
                icmp_ln35_reg_1265 <= icmp_ln35_fu_629_p2;
                icmp_ln44_reg_1255 <= icmp_ln44_fu_617_p2;
                mul_ln37_reg_1250 <= grp_fu_345_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                empty_35_reg_1245 <= empty_35_fu_592_p2;
                empty_reg_1240 <= grp_fu_345_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                icmp_ln55_reg_1229 <= icmp_ln55_fu_575_p2;
                iter_numb_1_reg_1234 <= iter_numb_1_fu_580_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                icmp_ln63_reg_1308 <= icmp_ln63_fu_717_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln63_fu_717_p2 = ap_const_lv1_0))) then
                icmp_ln80_reg_1327 <= icmp_ln80_fu_746_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                pixel_cnt_3_reg_1290 <= pixel_cnt_3_fu_698_p3;
                sum_b_3_reg_1269 <= sum_b_3_fu_674_p3;
                sum_g_3_reg_1276 <= sum_g_3_fu_682_p3;
                sum_r_3_reg_1283 <= sum_r_3_fu_690_p3;
            end if;
        end if;
    end process;
    conv_i_i1992_reg_1129(31 downto 8) <= "000000000000000000000000";
    conv_i_i1937_reg_1134(31 downto 16) <= "0000000000000000";
    shl_i_i_i_i1231_cast_reg_1139(7 downto 0) <= "00000000";
    shl_i_i_i_i1231_cast_reg_1139(24) <= '0';
    zext_ln15_reg_1144(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";
    CURRENT_b_reg_1181(7 downto 0) <= "00000000";
    CURRENT_g_reg_1188(7 downto 0) <= "00000000";
    CURRENT_r_reg_1195(7 downto 0) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln15_fu_441_p2, icmp_ln35_reg_1265, ap_CS_fsm_state10, icmp_ln63_fu_717_p2, icmp_ln63_reg_1308, ap_CS_fsm_state11, ap_CS_fsm_state50, and_ln80_fu_839_p2, icmp_ln33_fu_712_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln15_fu_441_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((icmp_ln33_fu_712_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln35_reg_1265 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                elsif (((icmp_ln33_fu_712_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln35_reg_1265 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln63_fu_717_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state50;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state50) and ((icmp_ln63_reg_1308 = ap_const_lv1_1) or (ap_const_lv1_0 = and_ln80_fu_839_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state51;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    COLOR_DIST_SQ_fu_562_p1 <= grp_fu_1062_p3;
    COLOR_DIST_SQ_fu_562_p4 <= COLOR_DIST_SQ_fu_562_p1(23 downto 8);
    CURRENT_b_fu_494_p3 <= (tmp_fu_485_p4 & ap_const_lv8_0);
    CURRENT_g_fu_511_p3 <= (tmp_2_fu_502_p4 & ap_const_lv8_0);
    CURRENT_r_fu_522_p3 <= (trunc_ln21_fu_519_p1 & ap_const_lv8_0);
    MEAN_b_fu_750_p1 <= grp_fu_725_p2(16 - 1 downto 0);
    MEAN_g_fu_772_p1 <= udiv_ln66_reg_1338(16 - 1 downto 0);
    MEAN_r_fu_775_p1 <= udiv_ln67_reg_1343(16 - 1 downto 0);
    THRES_HOLD_DIST_SQ_fu_819_p1 <= grp_fu_1079_p3;
    THRES_HOLD_DIST_SQ_fu_819_p4 <= THRES_HOLD_DIST_SQ_fu_819_p1(23 downto 8);
    add_ln15_1_fu_471_p2 <= std_logic_vector(unsigned(y_fu_112) + unsigned(ap_const_lv32_1));
    add_ln15_fu_446_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_116) + unsigned(ap_const_lv64_1));
    add_ln33_fu_706_p2 <= std_logic_vector(unsigned(dy_1_reg_204) + unsigned(ap_const_lv64_1));
    add_ln37_fu_634_p2 <= std_logic_vector(unsigned(mul_ln37_reg_1250) + unsigned(empty_reg_1240));
    add_ln83_1_fu_901_p2 <= std_logic_vector(unsigned(tmp_cast_fu_873_p4) + unsigned(ap_const_lv8_1));
    add_ln83_fu_867_p2 <= std_logic_vector(signed(sext_ln83_fu_863_p1) + signed(ap_const_lv17_80));
    add_ln84_1_fu_961_p2 <= std_logic_vector(unsigned(tmp_2_cast_fu_933_p4) + unsigned(ap_const_lv8_1));
    add_ln84_fu_927_p2 <= std_logic_vector(signed(sext_ln84_fu_923_p1) + signed(ap_const_lv17_80));
    add_ln85_1_fu_1005_p2 <= std_logic_vector(unsigned(tmp_4_cast_fu_977_p4) + unsigned(ap_const_lv8_1));
    add_ln85_fu_971_p2 <= std_logic_vector(signed(sext_ln85_fu_967_p1) + signed(ap_const_lv17_80));
    and_ln80_fu_839_p2 <= (xor_ln80_fu_828_p2 and icmp_ln80_1_fu_833_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state2, icmp_ln15_fu_441_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln15_fu_441_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln15_fu_441_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln15_fu_441_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cd_cast_fu_387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cd),16));
    conv3_i11_i_i2012_fu_351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sd),9));
    conv3_i1246_fu_391_p0 <= cd_cast_fu_387_p1(8 - 1 downto 0);
    conv3_i1246_fu_391_p1 <= cd_cast_fu_387_p1(8 - 1 downto 0);
    conv3_i1961_fu_377_p0 <= sd_cast_fu_373_p1(8 - 1 downto 0);
    conv3_i1961_fu_377_p1 <= sd_cast_fu_373_p1(8 - 1 downto 0);
        conv_i1995_fu_361_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dy_3_fu_355_p2),64));

    conv_i_i1937_fu_383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv3_i1961_fu_377_p2),32));
    conv_i_i1992_fu_369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sd),32));
    db_fu_530_p2 <= std_logic_vector(unsigned(CURRENT_b_reg_1181) - unsigned(CENTER_b_2_reg_163));
    dg_fu_539_p2 <= std_logic_vector(unsigned(CURRENT_g_reg_1188) - unsigned(CENTER_g_2_reg_173));
    dr_fu_544_p2 <= std_logic_vector(unsigned(CURRENT_r_reg_1195) - unsigned(CENTER_r_2_reg_183));
    dx_2_fu_623_p2 <= std_logic_vector(signed(dx_1_reg_262) + signed(ap_const_lv32_1));
    dy_3_fu_355_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(conv3_i11_i_i2012_fu_351_p1));
        dy_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dy_3_fu_355_p2),32));

    empty_35_fu_592_p2 <= std_logic_vector(signed(trunc_ln8_fu_586_p1) + signed(select_ln15_1_reg_1175));
    grp_fu_1054_p0 <= sext_ln54_fu_535_p1(16 - 1 downto 0);
    grp_fu_1054_p1 <= sext_ln54_fu_535_p1(16 - 1 downto 0);
    grp_fu_1062_p0 <= sext_ln54_2_fu_549_p1(16 - 1 downto 0);
    grp_fu_1062_p1 <= sext_ln54_2_fu_549_p1(16 - 1 downto 0);
    grp_fu_1071_p0 <= sext_ln70_2_fu_768_p1(17 - 1 downto 0);
    grp_fu_1071_p1 <= sext_ln70_2_fu_768_p1(17 - 1 downto 0);
    grp_fu_1079_p0 <= sext_ln72_2_fu_806_p1(17 - 1 downto 0);
    grp_fu_1079_p1 <= sext_ln72_2_fu_806_p1(17 - 1 downto 0);

    grp_fu_345_p0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, dx_1_reg_262, trunc_ln8_fu_586_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_345_p0 <= dx_1_reg_262;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_345_p0 <= trunc_ln8_fu_586_p1;
        else 
            grp_fu_345_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_345_p1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, dx_1_reg_262, trunc_ln8_fu_586_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_345_p1 <= dx_1_reg_262;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_345_p1 <= trunc_ln8_fu_586_p1;
        else 
            grp_fu_345_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

        grp_fu_725_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_b_3_reg_1269),32));

        grp_fu_733_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_g_3_reg_1276),32));

        grp_fu_741_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_r_3_reg_1283),32));

    icmp_ln15_fu_441_p2 <= "1" when (indvar_flatten_fu_116 = mul_ln3_reg_1156) else "0";
    icmp_ln17_fu_458_p2 <= "1" when (x_fu_108 = ImageWidth) else "0";
    icmp_ln33_fu_712_p2 <= "1" when (signed(dy_1_reg_204) < signed(zext_ln15_reg_1144)) else "0";
    icmp_ln35_fu_629_p2 <= "1" when (signed(dx_1_reg_262) < signed(conv_i_i1992_reg_1129)) else "0";
    icmp_ln37_fu_638_p2 <= "1" when (unsigned(add_ln37_fu_634_p2) > unsigned(conv_i_i1937_reg_1134)) else "0";
    icmp_ln44_fu_617_p2 <= "0" when (tmp_1_fu_607_p4 = ap_const_lv23_0) else "1";
    icmp_ln55_fu_575_p2 <= "1" when (signed(sext_ln55_fu_571_p1) > signed(shl_i_i_i_i1231_cast_reg_1139)) else "0";
    icmp_ln63_fu_717_p2 <= "1" when (pixel_cnt_3_reg_1290 = ap_const_lv32_0) else "0";
    icmp_ln80_1_fu_833_p2 <= "1" when (signed(THRES_HOLD_DIST_SQ_fu_819_p4) > signed(ap_const_lv16_19)) else "0";
    icmp_ln80_fu_746_p2 <= "1" when (unsigned(max_iter) < unsigned(iter_numb_1_reg_1234)) else "0";
    icmp_ln83_fu_895_p2 <= "1" when (trunc_ln83_fu_891_p1 = ap_const_lv8_0) else "0";
    icmp_ln84_fu_955_p2 <= "1" when (trunc_ln84_fu_951_p1 = ap_const_lv8_0) else "0";
    icmp_ln85_fu_999_p2 <= "1" when (trunc_ln85_fu_995_p1 = ap_const_lv8_0) else "0";
    iter_numb_1_fu_580_p2 <= std_logic_vector(unsigned(iter_numb_reg_193) + unsigned(ap_const_lv8_1));
    mul_ln3_fu_341_p0 <= mul_ln3_fu_341_p00(32 - 1 downto 0);
    mul_ln3_fu_341_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ImageHeight),64));
    mul_ln3_fu_341_p1 <= mul_ln3_fu_341_p10(32 - 1 downto 0);
    mul_ln3_fu_341_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ImageWidth),64));
    mul_ln54_1_fu_556_p0 <= sext_ln54_1_fu_553_p1(16 - 1 downto 0);
    mul_ln54_1_fu_556_p1 <= sext_ln54_1_fu_553_p1(16 - 1 downto 0);
    mul_ln70_1_fu_813_p0 <= sext_ln71_2_fu_810_p1(17 - 1 downto 0);
    mul_ln70_1_fu_813_p1 <= sext_ln71_2_fu_810_p1(17 - 1 downto 0);
    or_ln44_fu_602_p2 <= (xi_fu_597_p2 or empty_35_reg_1245);
    or_ln55_1_fu_668_p2 <= (or_ln55_fu_664_p2 or icmp_ln37_fu_638_p2);
    or_ln55_fu_664_p2 <= (icmp_ln55_reg_1229 or icmp_ln44_reg_1255);
    out_r <= ((select_ln83_1_fu_915_p3 & select_ln84_1_fu_1035_p3) & select_ln85_1_fu_1019_p3);

    out_r_ap_vld_assign_proc : process(ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            out_r_ap_vld <= ap_const_logic_1;
        else 
            out_r_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixel_cnt_2_fu_658_p2 <= std_logic_vector(unsigned(pixel_cnt_1_reg_271) + unsigned(ap_const_lv32_1));
    pixel_cnt_3_fu_698_p3 <= 
        pixel_cnt_1_reg_271 when (or_ln55_1_fu_668_p2(0) = '1') else 
        pixel_cnt_2_fu_658_p2;
    sd_cast_fu_373_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sd),16));
    select_ln15_1_fu_477_p3 <= 
        add_ln15_1_fu_471_p2 when (icmp_ln17_fu_458_p2(0) = '1') else 
        y_fu_112;
    select_ln15_fu_463_p3 <= 
        ap_const_lv32_0 when (icmp_ln17_fu_458_p2(0) = '1') else 
        x_fu_108;
    select_ln83_1_fu_915_p3 <= 
        select_ln83_fu_907_p3 when (tmp_3_fu_883_p3(0) = '1') else 
        tmp_cast_fu_873_p4;
    select_ln83_fu_907_p3 <= 
        tmp_cast_fu_873_p4 when (icmp_ln83_fu_895_p2(0) = '1') else 
        add_ln83_1_fu_901_p2;
    select_ln84_1_fu_1035_p3 <= 
        select_ln84_fu_1027_p3 when (tmp_4_fu_943_p3(0) = '1') else 
        tmp_2_cast_fu_933_p4;
    select_ln84_fu_1027_p3 <= 
        tmp_2_cast_fu_933_p4 when (icmp_ln84_fu_955_p2(0) = '1') else 
        add_ln84_1_fu_961_p2;
    select_ln85_1_fu_1019_p3 <= 
        select_ln85_fu_1011_p3 when (tmp_5_fu_987_p3(0) = '1') else 
        tmp_4_cast_fu_977_p4;
    select_ln85_fu_1011_p3 <= 
        tmp_4_cast_fu_977_p4 when (icmp_ln85_fu_999_p2(0) = '1') else 
        add_ln85_1_fu_1005_p2;
        sext_ln54_1_fu_553_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dg_reg_1208),24));

        sext_ln54_2_fu_549_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dr_fu_544_p2),24));

        sext_ln54_fu_535_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(db_fu_530_p2),24));

        sext_ln55_fu_571_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(COLOR_DIST_SQ_fu_562_p4),25));

        sext_ln70_1_fu_758_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(CENTER_b_2_reg_163),17));

        sext_ln70_2_fu_768_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln70_fu_762_p2),24));

        sext_ln70_fu_754_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(MEAN_b_fu_750_p1),17));

        sext_ln71_1_fu_782_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(CENTER_g_2_reg_173),17));

        sext_ln71_2_fu_810_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln71_reg_1366),24));

        sext_ln71_fu_778_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(MEAN_g_fu_772_p1),17));

        sext_ln72_1_fu_796_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(CENTER_r_2_reg_183),17));

        sext_ln72_2_fu_806_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln72_fu_800_p2),24));

        sext_ln72_fu_792_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(MEAN_r_fu_775_p1),17));

        sext_ln83_fu_863_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(CENTER_b_1_reg_311),17));

        sext_ln84_fu_923_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(CENTER_g_1_reg_321),17));

        sext_ln85_fu_967_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(CENTER_r_1_reg_331),17));

    shl_i_i_i_i1231_cast_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_i_i_i_i_fu_397_p3),25));
    shl_i_i_i_i_fu_397_p3 <= (conv3_i1246_fu_391_p2 & ap_const_lv8_0);
    sub_ln70_fu_762_p2 <= std_logic_vector(signed(sext_ln70_fu_754_p1) - signed(sext_ln70_1_fu_758_p1));
    sub_ln71_fu_786_p2 <= std_logic_vector(signed(sext_ln71_fu_778_p1) - signed(sext_ln71_1_fu_782_p1));
    sub_ln72_fu_800_p2 <= std_logic_vector(signed(sext_ln72_fu_792_p1) - signed(sext_ln72_1_fu_796_p1));
    sum_b_2_fu_643_p2 <= std_logic_vector(unsigned(sum_b_1_reg_301) + unsigned(CURRENT_b_reg_1181));
    sum_b_3_fu_674_p3 <= 
        sum_b_1_reg_301 when (or_ln55_1_fu_668_p2(0) = '1') else 
        sum_b_2_fu_643_p2;
    sum_g_2_fu_648_p2 <= std_logic_vector(unsigned(sum_g_1_reg_291) + unsigned(CURRENT_g_reg_1188));
    sum_g_3_fu_682_p3 <= 
        sum_g_1_reg_291 when (or_ln55_1_fu_668_p2(0) = '1') else 
        sum_g_2_fu_648_p2;
    sum_r_2_fu_653_p2 <= std_logic_vector(unsigned(sum_r_1_reg_281) + unsigned(CURRENT_r_reg_1195));
    sum_r_3_fu_690_p3 <= 
        sum_r_1_reg_281 when (or_ln55_1_fu_668_p2(0) = '1') else 
        sum_r_2_fu_653_p2;
    tmp_1_fu_607_p4 <= or_ln44_fu_602_p2(31 downto 9);
    tmp_2_cast_fu_933_p4 <= add_ln84_fu_927_p2(15 downto 8);
    tmp_2_fu_502_p4 <= in_r(15 downto 8);
    tmp_3_fu_883_p3 <= add_ln83_fu_867_p2(16 downto 16);
    tmp_4_cast_fu_977_p4 <= add_ln85_fu_971_p2(15 downto 8);
    tmp_4_fu_943_p3 <= add_ln84_fu_927_p2(16 downto 16);
    tmp_5_fu_987_p3 <= add_ln85_fu_971_p2(16 downto 16);
    tmp_cast_fu_873_p4 <= add_ln83_fu_867_p2(15 downto 8);
    tmp_fu_485_p4 <= in_r(23 downto 16);
    trunc_ln21_fu_519_p1 <= in_r(8 - 1 downto 0);
    trunc_ln83_fu_891_p1 <= add_ln83_fu_867_p2(8 - 1 downto 0);
    trunc_ln84_fu_951_p1 <= add_ln84_fu_927_p2(8 - 1 downto 0);
    trunc_ln85_fu_995_p1 <= add_ln85_fu_971_p2(8 - 1 downto 0);
    trunc_ln8_fu_586_p1 <= dy_1_reg_204(32 - 1 downto 0);
    x_1_fu_845_p2 <= std_logic_vector(unsigned(select_ln15_reg_1169) + unsigned(ap_const_lv32_1));
    xi_fu_597_p2 <= std_logic_vector(signed(dx_1_reg_262) + signed(select_ln15_reg_1169));
    xor_ln80_fu_828_p2 <= (icmp_ln80_reg_1327 xor ap_const_lv1_1);
    zext_ln15_fu_409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sd),64));
end behav;
