verilog xil_defaultlib -i "E:/Work/2025.1/Vivado/data/rsb/busdef" --include "E:/Work/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../ad9238.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ad9238.gen/sources_1/bd/design_1/ipshared/6cfa/hdl" --include "../../../../ad9238.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../ad9238.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog" --include "../../../../ad9238.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog" --include "../../../../ad9238.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog" --include "../../../../ad9238.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../bd/design_1/ipshared/597e/hdl/fifo_ddr_bridge_master_full_v1_0_M00_AXI.v" \
"../../../bd/design_1/ipshared/597e/hdl/fifo_ddr_bridge.v" \
"../../../bd/design_1/ip/design_1_fifo_ddr_bridge_0_3/sim/design_1_fifo_ddr_bridge_0_3.v" \
"../../../bd/design_1/ip/design_1_fifo_16_64_fwft_0_1/src/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../bd/design_1/ipshared/2615/src/fifo_reader.v" \
"../../../bd/design_1/ipshared/2615/src/fifo_writer.v" \
"../../../bd/design_1/ipshared/2615/src/fifo_16_64_fwft.v" \
"../../../bd/design_1/ip/design_1_fifo_16_64_fwft_0_1/sim/design_1_fifo_16_64_fwft_0_1.v" \
"../../../bd/design_1/ipshared/3b6a/src/adc_decode.v" \
"../../../bd/design_1/ip/design_1_adc12_to_16_0_2/sim/design_1_adc12_to_16_0_2.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v" \
"../../../bd/design_1/ip/design_1_ila_0_2/sim/design_1_ila_0_2.v" \
"../../../bd/design_1/ipshared/0fdc/src/key_debouncer.v" \
"../../../bd/design_1/ip/design_1_key_debouncer_0_0/sim/design_1_key_debouncer_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_axi_mem_intercon_imp_xbar_0/sim/design_1_axi_mem_intercon_imp_xbar_0.v" \
"../../../bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/sim/design_1_axi_mem_intercon_imp_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_ds_0/sim/design_1_axi_mem_intercon_imp_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_1/sim/design_1_axi_mem_intercon_imp_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
