
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
	return cb(str, strl, ctx);
}

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
   0:	40 15 00 20 d5 14 00 00 71 40 00 00 a9 14 00 00     @.. ....q@......
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
	/* Get number of first read only strings present in the string.
	 * There is always at least 1 (fmt) but flags can indicate more, e.g
	 * fixed prefix appended to all strings.
	 */
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
  10:	a9 14 00 00 a9 14 00 00 a9 14 00 00 00 00 00 00     ................
	...

	/*
	 * Otherwise we must ensure we can store at least
	 * the pointer to the format string itself.
	 */
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
  2c:	35 11 00 00 a9 14 00 00 00 00 00 00 e1 10 00 00     5...............
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
  3c:	a9 14 00 00                                         ....

00000040 <_irq_vector_table>:
		len = CBPRINTF_PACKAGE_ALIGNMENT - (len % CBPRINTF_PACKAGE_ALIGNMENT);
  40:	e5 11 00 00 e5 11 00 00 e5 11 00 00 e5 11 00 00     ................
	int arg_idx	      = -1; /* Argument index. Preincremented thus starting from -1.*/
  50:	e5 11 00 00 e5 11 00 00 e5 11 00 00 e5 11 00 00     ................

		/* copy va_list data over to our buffer */
		if (is_str_arg) {
			s = va_arg(ap, char *);
process_string:
			if (buf0 != NULL) {
  60:	e5 11 00 00 e5 11 00 00 e5 11 00 00 e5 11 00 00     ................
#else
	#define RO_START 0
	#define RO_END 0
#endif

	return (((const char *)addr >= (const char *)RO_START) &&
  70:	e5 11 00 00 e5 11 00 00 e5 11 00 00 e5 11 00 00     ................
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);

			if (is_ro && !do_ro) {
				/* nothing to do */
			} else {
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
  80:	e5 11 00 00 e5 11 00 00 e5 11 00 00 e5 11 00 00     ................
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
					__ASSERT(false, "String with too many arguments");
					return -EINVAL;
				}

				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
  90:	e5 11 00 00 e5 11 00 00 e5 11 00 00 e5 11 00 00     ................
				if (buf0 != NULL) {
					/*
					 * Remember string pointer location.
					 * We will append non-ro strings later.
					 */
					str_ptr_pos[s_idx] = s_ptr_idx;
  a0:	e5 11 00 00 e5 11 00 00 e5 11 00 00 e5 11 00 00     ................
					if (is_ro) {
						/* flag read-only string. */
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
						s_ro_cnt++;
					} else {
						s_rw_cnt++;
  b0:	e5 11 00 00 e5 11 00 00                             ........

Disassembly of section text:

000000b8 <__aeabi_uldivmod>:
			switch (*fmt) {
      b8:	b953      	cbnz	r3, d0 <CONFIG_FLASH_SIZE+0x10>
      ba:	b94a      	cbnz	r2, d0 <CONFIG_FLASH_SIZE+0x10>
      bc:	2900      	cmp	r1, #0
      be:	bf08      	it	eq
      c0:	2800      	cmpeq	r0, #0
      c2:	bf1c      	itt	ne
      c4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
      c8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
      cc:	f000 b80c 	b.w	e8 <__aeabi_idiv0>
      d0:	f1ad 0c08 	sub.w	ip, sp, #8
      d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
      d8:	f000 f808 	bl	ec <__udivmoddi4>
      dc:	f8dd e004 	ldr.w	lr, [sp, #4]
      e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
      e4:	b004      	add	sp, #16
      e6:	4770      	bx	lr

000000e8 <__aeabi_idiv0>:
      e8:	4770      	bx	lr
      ea:	bf00      	nop

000000ec <__udivmoddi4>:
      ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
      f0:	4686      	mov	lr, r0
      f2:	468c      	mov	ip, r1
      f4:	4608      	mov	r0, r1
      f6:	9e08      	ldr	r6, [sp, #32]
      f8:	4615      	mov	r5, r2
      fa:	4674      	mov	r4, lr
      fc:	4619      	mov	r1, r3
      fe:	2b00      	cmp	r3, #0
     100:	f040 80c2 	bne.w	288 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x11b>
     104:	4285      	cmp	r5, r0
     106:	fab2 f282 	clz	r2, r2
     10a:	d945      	bls.n	198 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2b>
     10c:	b14a      	cbz	r2, 122 <CONFIG_IDLE_STACK_SIZE+0x22>
     10e:	f1c2 0320 	rsb	r3, r2, #32
     112:	fa00 fc02 	lsl.w	ip, r0, r2
     116:	fa2e f303 	lsr.w	r3, lr, r3
     11a:	4095      	lsls	r5, r2
     11c:	ea43 0c0c 	orr.w	ip, r3, ip
				align = VA_STACK_ALIGN(void *);
     120:	4094      	lsls	r4, r2
     122:	ea4f 4e15 	mov.w	lr, r5, lsr #16
			switch (*fmt) {
     126:	b2a8      	uxth	r0, r5
     128:	fbbc f8fe 	udiv	r8, ip, lr
     12c:	0c23      	lsrs	r3, r4, #16
     12e:	fb0e cc18 	mls	ip, lr, r8, ip
     132:	fb08 f900 	mul.w	r9, r8, r0
     136:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
     13a:	4599      	cmp	r9, r3
     13c:	d928      	bls.n	190 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x23>
     13e:	18eb      	adds	r3, r5, r3
     140:	f108 37ff 	add.w	r7, r8, #4294967295	; 0xffffffff
		buf = (void *) ROUND_UP(buf, align);
     144:	d204      	bcs.n	150 <CONFIG_IDLE_STACK_SIZE+0x50>
     146:	4599      	cmp	r9, r3
     148:	d902      	bls.n	150 <CONFIG_IDLE_STACK_SIZE+0x50>
     14a:	f1a8 0702 	sub.w	r7, r8, #2
     14e:	442b      	add	r3, r5
		if (buf0 != NULL && BUF_OFFSET + size > len) {
     150:	eba3 0309 	sub.w	r3, r3, r9
     154:	b2a4      	uxth	r4, r4
     156:	fbb3 fcfe 	udiv	ip, r3, lr
     15a:	fb0e 331c 	mls	r3, lr, ip, r3
     15e:	fb0c f000 	mul.w	r0, ip, r0
		if (is_str_arg) {
     162:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
				s_idx++;
			}
			buf += sizeof(char *);

			is_str_arg = false;
		} else if (size == sizeof(int)) {
     166:	42a0      	cmp	r0, r4
			int v = va_arg(ap, int);
     168:	d914      	bls.n	194 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x27>
     16a:	192c      	adds	r4, r5, r4

			if (buf0 != NULL) {
				*(int *)buf = v;
     16c:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
			}
			buf += sizeof(int);
     170:	d204      	bcs.n	17c <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xf>
     172:	42a0      	cmp	r0, r4
				arg_idx--;
     174:	d902      	bls.n	17c <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xf>
     176:	f1ac 0302 	sub.w	r3, ip, #2
				parsing = false;
     17a:	442c      	add	r4, r5
     17c:	1a24      	subs	r4, r4, r0
				continue;
     17e:	ea43 4007 	orr.w	r0, r3, r7, lsl #16
				if (fmt[-1] == 'l') {
     182:	b11e      	cbz	r6, 18c <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1f>
     184:	40d4      	lsrs	r4, r2
     186:	2300      	movs	r3, #0
					if (fmt[-2] == 'l') {
     188:	6034      	str	r4, [r6, #0]
     18a:	6073      	str	r3, [r6, #4]
     18c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				parsing = false;
     190:	4647      	mov	r7, r8
					if (fmt[-2] == 'l') {
     192:	e7dd      	b.n	150 <CONFIG_IDLE_STACK_SIZE+0x50>
						align = VA_STACK_ALIGN(long long);
     194:	4663      	mov	r3, ip
     196:	e7f1      	b.n	17c <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xf>
				size = sizeof(void *);
     198:	bb92      	cbnz	r2, 200 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x93>
     19a:	1b43      	subs	r3, r0, r5
					v.ld = va_arg(ap, long double);
     19c:	2101      	movs	r1, #1
     19e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1a2:	b2af      	uxth	r7, r5
				buf = (void *) ROUND_UP(buf, align);
     1a4:	fbb3 fcfe 	udiv	ip, r3, lr
					v.ld = va_arg(ap, long double);
     1a8:	0c20      	lsrs	r0, r4, #16
				buf = (void *) ROUND_UP(buf, align);
     1aa:	fb0e 331c 	mls	r3, lr, ip, r3
				if (buf0 != NULL) {
     1ae:	fb0c f807 	mul.w	r8, ip, r7
					if (BUF_OFFSET + size > len) {
     1b2:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     1b6:	4598      	cmp	r8, r3
     1b8:	d962      	bls.n	280 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x113>
						*(long double *)buf = v.ld;
     1ba:	18eb      	adds	r3, r5, r3
     1bc:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
				parsing = false;
     1c0:	d204      	bcs.n	1cc <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x5f>
     1c2:	4598      	cmp	r8, r3
			switch (*fmt) {
     1c4:	d902      	bls.n	1cc <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x5f>
     1c6:	f1ac 0002 	sub.w	r0, ip, #2
			if (*++fmt == '\0') {
     1ca:	442b      	add	r3, r5
     1cc:	eba3 0308 	sub.w	r3, r3, r8
     1d0:	b2a4      	uxth	r4, r4
			if (!parsing) {
     1d2:	fbb3 fcfe 	udiv	ip, r3, lr
     1d6:	fb0e 331c 	mls	r3, lr, ip, r3
				if (*fmt == '%') {
     1da:	fb0c f707 	mul.w	r7, ip, r7
					arg_idx++;
     1de:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     1e2:	42a7      	cmp	r7, r4
					parsing = true;
     1e4:	d94e      	bls.n	284 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x117>
     1e6:	192c      	adds	r4, r5, r4
				align = VA_STACK_ALIGN(size_t);
     1e8:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
     1ec:	d204      	bcs.n	1f8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x8b>
			switch (*fmt) {
     1ee:	42a7      	cmp	r7, r4
     1f0:	d902      	bls.n	1f8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x8b>
     1f2:	f1ac 0302 	sub.w	r3, ip, #2
				parsing = false;
     1f6:	442c      	add	r4, r5

			if (buf0 != NULL) {
				*(long *)buf = v;
			}
			buf += sizeof(long);
		} else if (size == sizeof(long long)) {
     1f8:	1be4      	subs	r4, r4, r7
     1fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
					return -EINVAL;
     1fe:	e7c0      	b.n	182 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x15>
     200:	f1c2 0320 	rsb	r3, r2, #32
			long long v = va_arg(ap, long long);
     204:	fa20 f103 	lsr.w	r1, r0, r3
     208:	4095      	lsls	r5, r2
     20a:	4090      	lsls	r0, r2
     20c:	fa2e f303 	lsr.w	r3, lr, r3

			if (buf0 != NULL) {
				if (Z_CBPRINTF_VA_STACK_LL_DBL_MEMCPY) {
					memcpy(buf, &v, sizeof(long long));
				} else {
					*(long long *)buf = v;
     210:	4303      	orrs	r3, r0
				}
			}
			buf += sizeof(long long);
     212:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     216:	b2af      	uxth	r7, r5
		if (is_str_arg) {
     218:	fbb1 fcfe 	udiv	ip, r1, lr
		} else if (size == sizeof(int)) {
     21c:	fb0e 101c 	mls	r0, lr, ip, r1
			int v = va_arg(ap, int);
     220:	0c19      	lsrs	r1, r3, #16
			if (buf0 != NULL) {
     222:	fb0c f807 	mul.w	r8, ip, r7
		} else if (size == sizeof(long long)) {
     226:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
			long long v = va_arg(ap, long long);
     22a:	4588      	cmp	r8, r1
     22c:	fa04 f402 	lsl.w	r4, r4, r2
     230:	d922      	bls.n	278 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x10b>
     232:	1869      	adds	r1, r5, r1
			if (buf0 != NULL) {
     234:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     238:	d204      	bcs.n	244 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xd7>
     23a:	4588      	cmp	r8, r1
			s = va_arg(ap, char *);
     23c:	d902      	bls.n	244 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xd7>
     23e:	f1ac 0002 	sub.w	r0, ip, #2
     242:	4429      	add	r1, r5
			if (is_ro && !do_ro) {
     244:	eba1 0108 	sub.w	r1, r1, r8
     248:	b29b      	uxth	r3, r3
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
     24a:	fbb1 fcfe 	udiv	ip, r1, lr
     24e:	fb0e 111c 	mls	r1, lr, ip, r1
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     252:	fb0c f707 	mul.w	r7, ip, r7
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
     256:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     25a:	429f      	cmp	r7, r3
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
     25c:	d90e      	bls.n	27c <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x10f>
     25e:	18eb      	adds	r3, r5, r3
				if (buf0 != NULL) {
     260:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
					str_ptr_pos[s_idx] = s_ptr_idx;
     264:	d204      	bcs.n	270 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x103>
     266:	429f      	cmp	r7, r3
     268:	d902      	bls.n	270 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x103>
     26a:	f1ac 0102 	sub.w	r1, ip, #2
     26e:	442b      	add	r3, r5
     270:	1bdb      	subs	r3, r3, r7
					str_ptr_arg[s_idx] = arg_idx;
     272:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
					if (is_ro) {
     276:	e792      	b.n	19e <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x31>
     278:	4660      	mov	r0, ip
     27a:	e7e3      	b.n	244 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xd7>
     27c:	4661      	mov	r1, ip
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
     27e:	e7f7      	b.n	270 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x103>
     280:	4660      	mov	r0, ip
     282:	e7a3      	b.n	1cc <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x5f>
     284:	4663      	mov	r3, ip
						s_ro_cnt++;
     286:	e7b7      	b.n	1f8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x8b>
     288:	4283      	cmp	r3, r0
				s_idx++;
     28a:	d906      	bls.n	29a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x12d>
					if (BUF_OFFSET + size > len) {
     28c:	b916      	cbnz	r6, 294 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x127>
     28e:	2100      	movs	r1, #0
			buf += sizeof(char *);
     290:	4608      	mov	r0, r1
					if (BUF_OFFSET + size > len) {
     292:	e77b      	b.n	18c <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1f>
			switch (*fmt) {
     294:	e9c6 e000 	strd	lr, r0, [r6]
     298:	e7f9      	b.n	28e <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x121>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     29a:	fab3 f783 	clz	r7, r3
     29e:	b98f      	cbnz	r7, 2c4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x157>
				} else if (is_ro) {
     2a0:	4283      	cmp	r3, r0
     2a2:	d301      	bcc.n	2a8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x13b>
     2a4:	4572      	cmp	r2, lr
					len += 1;
     2a6:	d808      	bhi.n	2ba <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x14d>
     2a8:	ebbe 0402 	subs.w	r4, lr, r2
					len += 2;
     2ac:	eb60 0303 	sbc.w	r3, r0, r3
				} else if (rws_pos_en) {
     2b0:	2001      	movs	r0, #1
					len += strlen(s) + 1 + 1;
     2b2:	469c      	mov	ip, r3
     2b4:	b91e      	cbnz	r6, 2be <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x151>
     2b6:	2100      	movs	r1, #0
     2b8:	e768      	b.n	18c <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1f>
     2ba:	4638      	mov	r0, r7
     2bc:	e7fa      	b.n	2b4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x147>
     2be:	e9c6 4c00 	strd	r4, ip, [r6]
     2c2:	e7f8      	b.n	2b6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x149>
	 * We remember the size of the argument list as a multiple of
	 * sizeof(int) and limit it to a 8-bit field. That means 1020 bytes
	 * worth of va_list, or about 127 arguments on a 64-bit system
	 * (twice that on 32-bit systems). That ought to be good enough.
	 */
	if (BUF_OFFSET / sizeof(int) > 255) {
     2c4:	f1c7 0c20 	rsb	ip, r7, #32
     2c8:	40bb      	lsls	r3, r7
     2ca:	fa22 f40c 	lsr.w	r4, r2, ip
	/*
	 * If all we wanted was to count required buffer size
	 * then we have it now.
	 */
	if (buf0 == NULL) {
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
     2ce:	431c      	orrs	r4, r3
     2d0:	fa2e f10c 	lsr.w	r1, lr, ip
     2d4:	fa20 f30c 	lsr.w	r3, r0, ip
     2d8:	40b8      	lsls	r0, r7
     2da:	4301      	orrs	r1, r0
     2dc:	ea4f 4914 	mov.w	r9, r4, lsr #16
	*(char **)buf0 = NULL;

	/* Record end of argument list. */
	pkg_hdr->desc.len = BUF_OFFSET / sizeof(int);

	if (rws_pos_en) {
     2e0:	fa0e f507 	lsl.w	r5, lr, r7
	pkg_hdr->desc.len = BUF_OFFSET / sizeof(int);
     2e4:	fbb3 f8f9 	udiv	r8, r3, r9
		/* Strings are appended, update location counter. */
		pkg_hdr->desc.str_cnt = 0;
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
     2e8:	fa1f fe84 	uxth.w	lr, r4
	if (rws_pos_en) {
     2ec:	fb09 3018 	mls	r0, r9, r8, r3
		/* Strings are appended, update append counter. */
		pkg_hdr->desc.str_cnt = s_rw_cnt;
		pkg_hdr->desc.rw_str_cnt = 0;
	}

	pkg_hdr->desc.ro_str_cnt = s_ro_cnt;
     2f0:	0c0b      	lsrs	r3, r1, #16
     2f2:	fb08 fa0e 	mul.w	sl, r8, lr
#ifdef CONFIG_CBPRINTF_PACKAGE_HEADER_STORE_CREATION_FLAGS
	pkg_hdr->desc.pkg_flags = flags;
#endif

	/* Store strings pointer locations of read only strings. */
	if (s_ro_cnt) {
     2f6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
     2fa:	459a      	cmp	sl, r3
		for (i = 0; i < s_idx; i++) {
     2fc:	fa02 f207 	lsl.w	r2, r2, r7
			}

			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;

			/* make sure it fits */
			if (BUF_OFFSET + 1 > len) {
     300:	d940      	bls.n	384 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x217>
		for (i = 0; i < s_idx; i++) {
     302:	18e3      	adds	r3, r4, r3
     304:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
			/* find the string length including terminating '\0' */
			size = strlen(s) + 1;
		}

		/* make sure it fits */
		if (BUF_OFFSET + 1 + size > len) {
     308:	d204      	bcs.n	314 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1a7>
     30a:	459a      	cmp	sl, r3
     30c:	d902      	bls.n	314 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1a7>
			*buf++ = str_ptr_arg[i];
     30e:	f1a8 0002 	sub.w	r0, r8, #2
		if (BUF_OFFSET + 1 + size > len) {
     312:	4423      	add	r3, r4
			*buf++ = str_ptr_arg[i];
     314:	eba3 030a 	sub.w	r3, r3, sl
	for (i = 0; i < s_idx; i++) {
     318:	b289      	uxth	r1, r1
     31a:	fbb3 f8f9 	udiv	r8, r3, r9
	/*
	 * TODO: remove pointers for appended strings since they're useless.
	 * TODO: explore leveraging same mechanism to remove alignment padding
	 */

	return BUF_OFFSET;
     31e:	fb09 3318 	mls	r3, r9, r8, r3
		pkg_hdr->desc.rw_str_cnt = 0;
     322:	fb08 fe0e 	mul.w	lr, r8, lr
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
     326:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     32a:	458e      	cmp	lr, r1
			if (BUF_OFFSET + 1 > len) {
     32c:	d92c      	bls.n	388 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x21b>
     32e:	1861      	adds	r1, r4, r1
     330:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
     334:	d204      	bcs.n	340 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1d3>
			if (BUF_OFFSET + 1 > len) {
     336:	458e      	cmp	lr, r1
     338:	d902      	bls.n	340 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1d3>
			*buf++ = pos;
     33a:	f1a8 0302 	sub.w	r3, r8, #2
		for (i = 0; i < s_idx; i++) {
     33e:	4421      	add	r1, r4
     340:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
     344:	fba0 9802 	umull	r9, r8, r0, r2
     348:	eba1 010e 	sub.w	r1, r1, lr
     34c:	4541      	cmp	r1, r8
     34e:	46ce      	mov	lr, r9
		if (rws_pos_en) {
     350:	4643      	mov	r3, r8
     352:	d302      	bcc.n	35a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1ed>
			*buf++ = str_ptr_arg[i];
     354:	d106      	bne.n	364 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1f7>
     356:	454d      	cmp	r5, r9
     358:	d204      	bcs.n	364 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1f7>
     35a:	ebb9 0e02 	subs.w	lr, r9, r2
		if (BUF_OFFSET + 1 + size > len) {
     35e:	eb68 0304 	sbc.w	r3, r8, r4
     362:	3801      	subs	r0, #1
     364:	2e00      	cmp	r6, #0
     366:	d0a6      	beq.n	2b6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x149>
     368:	ebb5 020e 	subs.w	r2, r5, lr
		*buf++ = str_ptr_pos[i];
     36c:	eb61 0103 	sbc.w	r1, r1, r3
     370:	fa01 fc0c 	lsl.w	ip, r1, ip
		memcpy(buf, s, size);
     374:	fa22 f307 	lsr.w	r3, r2, r7
     378:	ea4c 0303 	orr.w	r3, ip, r3
		buf += size;
     37c:	40f9      	lsrs	r1, r7
     37e:	e9c6 3100 	strd	r3, r1, [r6]
	for (i = 0; i < s_idx; i++) {
     382:	e798      	b.n	2b6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x149>
     384:	4640      	mov	r0, r8
     386:	e7c5      	b.n	314 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1a7>
     388:	4643      	mov	r3, r8
			s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
     38a:	e7d9      	b.n	340 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1d3>

0000038c <main>:
// #include <zephyr/logging/log.h>

// LOG_MODULE_REGISTER(main);

void main(void)
{
     38c:	b510      	push	{r4, lr}
	while (1){
		printk("Test printk\n");
     38e:	4c05      	ldr	r4, [pc, #20]	; (3a4 <main+0x18>)
     390:	4620      	mov	r0, r4
     392:	f003 fd15 	bl	3dc0 <printk>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm0 = { .val = timeout };
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
     396:	2100      	movs	r1, #0
     398:	f44f 4000 	mov.w	r0, #32768	; 0x8000
     39c:	f003 fb2e 	bl	39fc <z_impl_k_sleep>
	while (1){
     3a0:	e7f6      	b.n	390 <main+0x4>
     3a2:	bf00      	nop
     3a4:	00004b74 	.word	0x00004b74

000003a8 <char_out>:
		return -EFAULT;
     3a8:	4b01      	ldr	r3, [pc, #4]	; (3b0 <char_out+0x8>)
}

static int char_out(int c, void *ctx_p)
{
	(void) ctx_p;
	return _char_out(c);
     3aa:	681b      	ldr	r3, [r3, #0]
     3ac:	4718      	bx	r3
     3ae:	bf00      	nop
     3b0:	20000000 	.word	0x20000000

000003b4 <__printk_hook_install>:
	_char_out = fn;
     3b4:	4b01      	ldr	r3, [pc, #4]	; (3bc <__printk_hook_install+0x8>)
     3b6:	6018      	str	r0, [r3, #0]
}
     3b8:	4770      	bx	lr
     3ba:	bf00      	nop
     3bc:	20000000 	.word	0x20000000

000003c0 <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
     3c0:	b507      	push	{r0, r1, r2, lr}
     3c2:	460b      	mov	r3, r1
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap);
#else
static inline
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap)
{
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
     3c4:	2100      	movs	r1, #0
     3c6:	4602      	mov	r2, r0
     3c8:	9100      	str	r1, [sp, #0]
     3ca:	4803      	ldr	r0, [pc, #12]	; (3d8 <vprintk+0x18>)
     3cc:	f000 f914 	bl	5f8 <z_cbvprintf_impl>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
     3d0:	b003      	add	sp, #12
     3d2:	f85d fb04 	ldr.w	pc, [sp], #4
     3d6:	bf00      	nop
     3d8:	000003a9 	.word	0x000003a9

000003dc <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     3dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     3e0:	8b05      	ldrh	r5, [r0, #24]
{
     3e2:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     3e4:	0728      	lsls	r0, r5, #28
{
     3e6:	4690      	mov	r8, r2
	if (processing) {
     3e8:	d411      	bmi.n	40e <CONFIG_MAIN_STACK_SIZE+0xe>

	sys_slist_init(&clients);
	do {
		onoff_transition_fn transit = NULL;

		if (evt == EVT_RECHECK) {
     3ea:	2902      	cmp	r1, #2
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     3ec:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
     3f0:	f040 80cd 	bne.w	58e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xa6>
			evt = process_recheck(mgr);
     3f4:	4620      	mov	r0, r4
     3f6:	f003 fcfa 	bl	3dee <process_recheck>
		}

		if (evt == EVT_NOP) {
     3fa:	b178      	cbz	r0, 41c <CONFIG_MAIN_STACK_SIZE+0x1c>
			break;
		}

		res = 0;
		if (evt == EVT_COMPLETE) {
     3fc:	3801      	subs	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     3fe:	8b21      	ldrh	r1, [r4, #24]
     400:	2804      	cmp	r0, #4
     402:	d811      	bhi.n	428 <CONFIG_MAIN_STACK_SIZE+0x28>
     404:	e8df f000 	tbb	[pc, r0]
     408:	856d10c3 	.word	0x856d10c3
     40c:	95          	.byte	0x95
     40d:	00          	.byte	0x00
		if (evt == EVT_COMPLETE) {
     40e:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     410:	bf0c      	ite	eq
     412:	f045 0510 	orreq.w	r5, r5, #16
			mgr->flags |= ONOFF_FLAG_RECHECK;
     416:	f045 0520 	orrne.w	r5, r5, #32
     41a:	8325      	strh	r5, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     41c:	f388 8811 	msr	BASEPRI, r8
     420:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     424:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     428:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     42c:	45aa      	cmp	sl, r5
     42e:	f000 80a6 	beq.w	57e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x96>
	 * a memory barrier when used like this, and we don't have a
	 * Zephyr framework for that.
	 */
	atomic_clear(&l->locked);
#endif
	arch_irq_unlock(key.key);
     432:	2700      	movs	r7, #0
     434:	46b9      	mov	r9, r7
     436:	463e      	mov	r6, r7
     438:	68a3      	ldr	r3, [r4, #8]
     43a:	2b00      	cmp	r3, #0
     43c:	f000 80bd 	beq.w	5ba <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xd2>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     440:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     444:	8321      	strh	r1, [r4, #24]
     446:	f388 8811 	msr	BASEPRI, r8
     44a:	f3bf 8f6f 	isb	sy
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     44e:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     450:	2900      	cmp	r1, #0
     452:	f000 80bb 	beq.w	5cc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xe4>
	return node->next;
     456:	680d      	ldr	r5, [r1, #0]
     458:	2900      	cmp	r1, #0
     45a:	f000 80b7 	beq.w	5cc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xe4>
		mon->callback(mgr, mon, state, res);
     45e:	f8d1 8004 	ldr.w	r8, [r1, #4]
     462:	4633      	mov	r3, r6
     464:	4652      	mov	r2, sl
     466:	4620      	mov	r0, r4
     468:	47c0      	blx	r8
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     46a:	2d00      	cmp	r5, #0
     46c:	d076      	beq.n	55c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x74>
     46e:	682b      	ldr	r3, [r5, #0]
     470:	4629      	mov	r1, r5
     472:	461d      	mov	r5, r3
     474:	e7f0      	b.n	458 <CONFIG_MAIN_STACK_SIZE+0x58>
     476:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     47a:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     47c:	2a01      	cmp	r2, #1
     47e:	d81b      	bhi.n	4b8 <CONFIG_MAIN_STACK_SIZE+0xb8>
	list->head = NULL;
     480:	2200      	movs	r2, #0
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     482:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
     486:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
     488:	6827      	ldr	r7, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     48a:	b289      	uxth	r1, r1
	list->tail = NULL;
     48c:	e9c4 2200 	strd	r2, r2, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     490:	d109      	bne.n	4a6 <CONFIG_MAIN_STACK_SIZE+0xa6>
     492:	463b      	mov	r3, r7
     494:	e003      	b.n	49e <CONFIG_MAIN_STACK_SIZE+0x9e>
				mgr->refs += 1U;
     496:	8b62      	ldrh	r2, [r4, #26]
     498:	3201      	adds	r2, #1
     49a:	8362      	strh	r2, [r4, #26]
	return node->next;
     49c:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     49e:	2b00      	cmp	r3, #0
     4a0:	d1f9      	bne.n	496 <CONFIG_MAIN_STACK_SIZE+0x96>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4a2:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
     4a6:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     4a8:	4620      	mov	r0, r4
     4aa:	f003 fca0 	bl	3dee <process_recheck>
     4ae:	2800      	cmp	r0, #0
     4b0:	d07b      	beq.n	5aa <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc2>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     4b2:	f041 0120 	orr.w	r1, r1, #32
     4b6:	e077      	b.n	5a8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc0>
	} else if (state == ONOFF_STATE_TO_OFF) {
     4b8:	2b04      	cmp	r3, #4
     4ba:	d10a      	bne.n	4d2 <CONFIG_MAIN_STACK_SIZE+0xd2>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4bc:	f021 0107 	bic.w	r1, r1, #7
     4c0:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
     4c2:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     4c4:	4620      	mov	r0, r4
     4c6:	f003 fc92 	bl	3dee <process_recheck>
     4ca:	b110      	cbz	r0, 4d2 <CONFIG_MAIN_STACK_SIZE+0xd2>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     4cc:	f041 0120 	orr.w	r1, r1, #32
     4d0:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     4d2:	8b21      	ldrh	r1, [r4, #24]
     4d4:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     4d8:	45aa      	cmp	sl, r5
     4da:	d050      	beq.n	57e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x96>
     4dc:	2700      	movs	r7, #0
		onoff_transition_fn transit = NULL;
     4de:	46b9      	mov	r9, r7
     4e0:	e7aa      	b.n	438 <CONFIG_MAIN_STACK_SIZE+0x38>
			transit = mgr->transitions->start;
     4e2:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4e4:	f021 0107 	bic.w	r1, r1, #7
     4e8:	f041 0106 	orr.w	r1, r1, #6
				   && !sys_slist_is_empty(&mgr->monitors);
     4ec:	2d06      	cmp	r5, #6
			transit = mgr->transitions->start;
     4ee:	f8d3 9000 	ldr.w	r9, [r3]
	mgr->flags = (state & ONOFF_STATE_MASK)
     4f2:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
     4f4:	d12d      	bne.n	552 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6a>
		    || (transit != NULL)) {
     4f6:	f1b9 0f00 	cmp.w	r9, #0
     4fa:	d040      	beq.n	57e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x96>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     4fc:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     500:	8321      	strh	r1, [r4, #24]
     502:	f388 8811 	msr	BASEPRI, r8
     506:	f3bf 8f6f 	isb	sy
				transit(mgr, transition_complete);
     50a:	493a      	ldr	r1, [pc, #232]	; (5f4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x10c>)
     50c:	4620      	mov	r0, r4
     50e:	47c8      	blx	r9
     510:	e029      	b.n	566 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x7e>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     512:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->stop;
     516:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     518:	f041 0104 	orr.w	r1, r1, #4
     51c:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
     51e:	2d04      	cmp	r5, #4
			transit = mgr->transitions->stop;
     520:	f8d3 9004 	ldr.w	r9, [r3, #4]
	mgr->flags = (state & ONOFF_STATE_MASK)
     524:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
     526:	d0e6      	beq.n	4f6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xe>
     528:	2700      	movs	r7, #0
		res = 0;
     52a:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     52c:	f04f 0a04 	mov.w	sl, #4
     530:	e782      	b.n	438 <CONFIG_MAIN_STACK_SIZE+0x38>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     532:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->reset;
     536:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     538:	f041 0105 	orr.w	r1, r1, #5
     53c:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
     53e:	2d05      	cmp	r5, #5
			transit = mgr->transitions->reset;
     540:	f8d3 9008 	ldr.w	r9, [r3, #8]
	mgr->flags = (state & ONOFF_STATE_MASK)
     544:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
     546:	d0d6      	beq.n	4f6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xe>
     548:	2700      	movs	r7, #0
		res = 0;
     54a:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     54c:	f04f 0a05 	mov.w	sl, #5
     550:	e772      	b.n	438 <CONFIG_MAIN_STACK_SIZE+0x38>
				   && !sys_slist_is_empty(&mgr->monitors);
     552:	2700      	movs	r7, #0
		res = 0;
     554:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     556:	f04f 0a06 	mov.w	sl, #6
     55a:	e76d      	b.n	438 <CONFIG_MAIN_STACK_SIZE+0x38>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     55c:	462b      	mov	r3, r5
     55e:	e787      	b.n	470 <CONFIG_MAIN_STACK_SIZE+0x70>
			if (transit != NULL) {
     560:	f1b9 0f00 	cmp.w	r9, #0
     564:	d1d1      	bne.n	50a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x22>
	__asm__ volatile(
     566:	f04f 0320 	mov.w	r3, #32
     56a:	f3ef 8811 	mrs	r8, BASEPRI
     56e:	f383 8812 	msr	BASEPRI_MAX, r3
     572:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     576:	8b23      	ldrh	r3, [r4, #24]
     578:	f023 0308 	bic.w	r3, r3, #8
     57c:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     57e:	8b25      	ldrh	r5, [r4, #24]
     580:	06ea      	lsls	r2, r5, #27
     582:	d52e      	bpl.n	5e2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xfa>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     584:	f025 0310 	bic.w	r3, r5, #16
     588:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
     58a:	f005 0507 	and.w	r5, r5, #7
			res = mgr->last_res;
     58e:	6966      	ldr	r6, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     590:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
     592:	2e00      	cmp	r6, #0
     594:	f6bf af6f 	bge.w	476 <CONFIG_MAIN_STACK_SIZE+0x76>
	list->head = NULL;
     598:	2300      	movs	r3, #0
		*clients = mgr->clients;
     59a:	6827      	ldr	r7, [r4, #0]
	list->tail = NULL;
     59c:	e9c4 3300 	strd	r3, r3, [r4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     5a0:	f021 0107 	bic.w	r1, r1, #7
     5a4:	f041 0101 	orr.w	r1, r1, #1
			mgr->flags |= ONOFF_FLAG_RECHECK;
     5a8:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     5aa:	8b21      	ldrh	r1, [r4, #24]
     5ac:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     5b0:	45aa      	cmp	sl, r5
     5b2:	f04f 0900 	mov.w	r9, #0
     5b6:	f47f af3f 	bne.w	438 <CONFIG_MAIN_STACK_SIZE+0x38>
		    || !sys_slist_is_empty(&clients)
     5ba:	2f00      	cmp	r7, #0
     5bc:	d09b      	beq.n	4f6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xe>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     5be:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     5c2:	8321      	strh	r1, [r4, #24]
	__asm__ volatile(
     5c4:	f388 8811 	msr	BASEPRI, r8
     5c8:	f3bf 8f6f 	isb	sy
			if (!sys_slist_is_empty(&clients)) {
     5cc:	2f00      	cmp	r7, #0
     5ce:	d0c7      	beq.n	560 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x78>
	return node->next;
     5d0:	683d      	ldr	r5, [r7, #0]
		notify_one(mgr, cli, state, res);
     5d2:	4639      	mov	r1, r7
     5d4:	4633      	mov	r3, r6
     5d6:	4652      	mov	r2, sl
     5d8:	4620      	mov	r0, r4
     5da:	f003 fc34 	bl	3e46 <notify_one>
	list->head = node;
     5de:	462f      	mov	r7, r5
	while (!sys_slist_is_empty(list)) {
     5e0:	e7f4      	b.n	5cc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xe4>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     5e2:	06ab      	lsls	r3, r5, #26
     5e4:	f57f af1a 	bpl.w	41c <CONFIG_MAIN_STACK_SIZE+0x1c>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     5e8:	f025 0320 	bic.w	r3, r5, #32
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     5ec:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
     5ee:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
     5f2:	e6ff      	b.n	3f4 <process_event+0x18>
     5f4:	00003e73 	.word	0x00003e73

000005f8 <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
     5f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     5fc:	4681      	mov	r9, r0
     5fe:	b095      	sub	sp, #84	; 0x54
     600:	468b      	mov	fp, r1
     602:	4617      	mov	r7, r2
     604:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     606:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     608:	7838      	ldrb	r0, [r7, #0]
     60a:	b908      	cbnz	r0, 610 <z_cbvprintf_impl+0x18>
			OUTC(' ');
			--width;
		}
	}

	return count;
     60c:	4628      	mov	r0, r5
     60e:	e358      	b.n	cc2 <__z_interrupt_stack_SIZEOF+0x482>
			OUTC(*fp++);
     610:	1c7b      	adds	r3, r7, #1
		if (*fp != '%') {
     612:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
     614:	9303      	str	r3, [sp, #12]
		if (*fp != '%') {
     616:	d006      	beq.n	626 <z_cbvprintf_impl+0x2e>
			OUTC('%');
     618:	4659      	mov	r1, fp
     61a:	47c8      	blx	r9
     61c:	2800      	cmp	r0, #0
     61e:	f2c0 8350 	blt.w	cc2 <__z_interrupt_stack_SIZEOF+0x482>
     622:	3501      	adds	r5, #1
		if (bps == NULL) {
     624:	e1fb      	b.n	a1e <__z_interrupt_stack_SIZEOF+0x1de>
		} state = {
     626:	2218      	movs	r2, #24
     628:	2100      	movs	r1, #0
     62a:	a80e      	add	r0, sp, #56	; 0x38
     62c:	f003 fd4c 	bl	40c8 <memset>
	if (*sp == '%') {
     630:	787b      	ldrb	r3, [r7, #1]
     632:	2b25      	cmp	r3, #37	; 0x25
     634:	d07d      	beq.n	732 <z_cbvprintf_impl+0x13a>
     636:	2300      	movs	r3, #0
     638:	1c78      	adds	r0, r7, #1
     63a:	4698      	mov	r8, r3
     63c:	469e      	mov	lr, r3
     63e:	469c      	mov	ip, r3
     640:	461e      	mov	r6, r3
     642:	4601      	mov	r1, r0
		switch (*sp) {
     644:	f810 2b01 	ldrb.w	r2, [r0], #1
     648:	2a2b      	cmp	r2, #43	; 0x2b
     64a:	f000 80a1 	beq.w	790 <z_cbvprintf_impl+0x198>
     64e:	f200 8098 	bhi.w	782 <z_cbvprintf_impl+0x18a>
     652:	2a20      	cmp	r2, #32
     654:	f000 809f 	beq.w	796 <z_cbvprintf_impl+0x19e>
     658:	2a23      	cmp	r2, #35	; 0x23
     65a:	f000 809f 	beq.w	79c <z_cbvprintf_impl+0x1a4>
     65e:	b12b      	cbz	r3, 66c <z_cbvprintf_impl+0x74>
     660:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     664:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     668:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     66c:	f1b8 0f00 	cmp.w	r8, #0
     670:	d005      	beq.n	67e <z_cbvprintf_impl+0x86>
     672:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     676:	f043 0320 	orr.w	r3, r3, #32
     67a:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     67e:	f1be 0f00 	cmp.w	lr, #0
     682:	d005      	beq.n	690 <z_cbvprintf_impl+0x98>
     684:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     688:	f043 0310 	orr.w	r3, r3, #16
     68c:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     690:	f1bc 0f00 	cmp.w	ip, #0
     694:	d005      	beq.n	6a2 <z_cbvprintf_impl+0xaa>
     696:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     69a:	f043 0308 	orr.w	r3, r3, #8
     69e:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     6a2:	b12e      	cbz	r6, 6b0 <z_cbvprintf_impl+0xb8>
     6a4:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     6a8:	f043 0304 	orr.w	r3, r3, #4
     6ac:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (conv->flag_zero && conv->flag_dash) {
     6b0:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     6b4:	f003 0044 	and.w	r0, r3, #68	; 0x44
     6b8:	2844      	cmp	r0, #68	; 0x44
     6ba:	d103      	bne.n	6c4 <z_cbvprintf_impl+0xcc>
		conv->flag_zero = false;
     6bc:	f36f 1386 	bfc	r3, #6, #1
     6c0:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	conv->width_present = true;
     6c4:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
     6c8:	2a2a      	cmp	r2, #42	; 0x2a
	conv->width_present = true;
     6ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     6ce:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
     6d2:	d17f      	bne.n	7d4 <z_cbvprintf_impl+0x1dc>
		conv->width_star = true;
     6d4:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     6d8:	f042 0201 	orr.w	r2, r2, #1
		return ++sp;
     6dc:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
     6de:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	conv->prec_present = (*sp == '.');
     6e2:	781a      	ldrb	r2, [r3, #0]
     6e4:	2a2e      	cmp	r2, #46	; 0x2e
     6e6:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     6ea:	bf0c      	ite	eq
     6ec:	2101      	moveq	r1, #1
     6ee:	2100      	movne	r1, #0
     6f0:	f361 0241 	bfi	r2, r1, #1, #1
     6f4:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	if (!conv->prec_present) {
     6f8:	d178      	bne.n	7ec <z_cbvprintf_impl+0x1f4>
	if (*sp == '*') {
     6fa:	785a      	ldrb	r2, [r3, #1]
     6fc:	2a2a      	cmp	r2, #42	; 0x2a
     6fe:	d06e      	beq.n	7de <z_cbvprintf_impl+0x1e6>
	++sp;
     700:	3301      	adds	r3, #1
	size_t val = 0;
     702:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     704:	f04f 0c0a 	mov.w	ip, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     708:	4619      	mov	r1, r3
     70a:	f811 0b01 	ldrb.w	r0, [r1], #1
     70e:	f1a0 0630 	sub.w	r6, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp) != 0) {
     712:	2e09      	cmp	r6, #9
     714:	f240 8095 	bls.w	842 <__z_interrupt_stack_SIZEOF+0x2>
	conv->unsupported |= ((conv->prec_value < 0)
     718:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
	conv->prec_value = prec;
     71c:	9212      	str	r2, [sp, #72]	; 0x48
	conv->unsupported |= ((conv->prec_value < 0)
     71e:	f3c1 0040 	ubfx	r0, r1, #1, #1
     722:	ea40 70d2 	orr.w	r0, r0, r2, lsr #31
     726:	460a      	mov	r2, r1
     728:	f360 0241 	bfi	r2, r0, #1, #1
     72c:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
     730:	e05c      	b.n	7ec <z_cbvprintf_impl+0x1f4>
		conv->specifier = *sp++;
     732:	1cba      	adds	r2, r7, #2
     734:	9203      	str	r2, [sp, #12]
     736:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
		if (conv->width_star) {
     73a:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
     73e:	07da      	lsls	r2, r3, #31
     740:	f140 812e 	bpl.w	9a0 <__z_interrupt_stack_SIZEOF+0x160>
			width = va_arg(ap, int);
     744:	f854 8b04 	ldr.w	r8, [r4], #4
			if (width < 0) {
     748:	f1b8 0f00 	cmp.w	r8, #0
     74c:	da07      	bge.n	75e <z_cbvprintf_impl+0x166>
				conv->flag_dash = true;
     74e:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
     752:	f042 0204 	orr.w	r2, r2, #4
     756:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				width = -width;
     75a:	f1c8 0800 	rsb	r8, r8, #0
		if (conv->prec_star) {
     75e:	075e      	lsls	r6, r3, #29
     760:	f140 8127 	bpl.w	9b2 <__z_interrupt_stack_SIZEOF+0x172>
			int arg = va_arg(ap, int);
     764:	f854 ab04 	ldr.w	sl, [r4], #4
			if (arg < 0) {
     768:	f1ba 0f00 	cmp.w	sl, #0
     76c:	f280 8126 	bge.w	9bc <__z_interrupt_stack_SIZEOF+0x17c>
				conv->prec_present = false;
     770:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
     774:	f36f 0341 	bfc	r3, #1, #1
     778:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
		int precision = -1;
     77c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
     780:	e11c      	b.n	9bc <__z_interrupt_stack_SIZEOF+0x17c>
		switch (*sp) {
     782:	2a2d      	cmp	r2, #45	; 0x2d
     784:	d00d      	beq.n	7a2 <z_cbvprintf_impl+0x1aa>
     786:	2a30      	cmp	r2, #48	; 0x30
     788:	f47f af69 	bne.w	65e <z_cbvprintf_impl+0x66>
     78c:	2301      	movs	r3, #1
	} while (loop);
     78e:	e758      	b.n	642 <z_cbvprintf_impl+0x4a>
		switch (*sp) {
     790:	f04f 0c01 	mov.w	ip, #1
     794:	e755      	b.n	642 <z_cbvprintf_impl+0x4a>
     796:	f04f 0e01 	mov.w	lr, #1
     79a:	e752      	b.n	642 <z_cbvprintf_impl+0x4a>
     79c:	f04f 0801 	mov.w	r8, #1
     7a0:	e74f      	b.n	642 <z_cbvprintf_impl+0x4a>
     7a2:	2601      	movs	r6, #1
     7a4:	e74d      	b.n	642 <z_cbvprintf_impl+0x4a>
		val = 10U * val + *sp++ - '0';
     7a6:	fb0e 6202 	mla	r2, lr, r2, r6
     7aa:	3a30      	subs	r2, #48	; 0x30
     7ac:	4603      	mov	r3, r0
     7ae:	4618      	mov	r0, r3
     7b0:	f810 6b01 	ldrb.w	r6, [r0], #1
     7b4:	f1a6 0c30 	sub.w	ip, r6, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp) != 0) {
     7b8:	f1bc 0f09 	cmp.w	ip, #9
     7bc:	d9f3      	bls.n	7a6 <z_cbvprintf_impl+0x1ae>
	if (sp != wp) {
     7be:	4299      	cmp	r1, r3
     7c0:	d08f      	beq.n	6e2 <z_cbvprintf_impl+0xea>
		conv->unsupported |= ((conv->width_value < 0)
     7c2:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
		conv->width_value = width;
     7c6:	9211      	str	r2, [sp, #68]	; 0x44
				      || (width != (size_t)conv->width_value));
     7c8:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     7ca:	f362 0141 	bfi	r1, r2, #1, #1
     7ce:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
     7d2:	e786      	b.n	6e2 <z_cbvprintf_impl+0xea>
     7d4:	460b      	mov	r3, r1
	size_t val = 0;
     7d6:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     7d8:	f04f 0e0a 	mov.w	lr, #10
     7dc:	e7e7      	b.n	7ae <z_cbvprintf_impl+0x1b6>
		conv->prec_star = true;
     7de:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     7e2:	f042 0204 	orr.w	r2, r2, #4
     7e6:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		return ++sp;
     7ea:	3302      	adds	r3, #2
	switch (*sp) {
     7ec:	781a      	ldrb	r2, [r3, #0]
     7ee:	2a6c      	cmp	r2, #108	; 0x6c
     7f0:	d047      	beq.n	882 <__z_interrupt_stack_SIZEOF+0x42>
     7f2:	d82b      	bhi.n	84c <__z_interrupt_stack_SIZEOF+0xc>
     7f4:	2a68      	cmp	r2, #104	; 0x68
     7f6:	d031      	beq.n	85c <__z_interrupt_stack_SIZEOF+0x1c>
     7f8:	2a6a      	cmp	r2, #106	; 0x6a
     7fa:	d04b      	beq.n	894 <__z_interrupt_stack_SIZEOF+0x54>
     7fc:	2a4c      	cmp	r2, #76	; 0x4c
     7fe:	d051      	beq.n	8a4 <__z_interrupt_stack_SIZEOF+0x64>
	conv->specifier = *sp++;
     800:	461a      	mov	r2, r3
     802:	f812 3b01 	ldrb.w	r3, [r2], #1
     806:	9203      	str	r2, [sp, #12]
	switch (conv->specifier) {
     808:	2b78      	cmp	r3, #120	; 0x78
		if (conv->length_mod == LENGTH_UPPER_L) {
     80a:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
	conv->specifier = *sp++;
     80e:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
	switch (conv->specifier) {
     812:	f200 80be 	bhi.w	992 <__z_interrupt_stack_SIZEOF+0x152>
     816:	2b6d      	cmp	r3, #109	; 0x6d
     818:	d851      	bhi.n	8be <__z_interrupt_stack_SIZEOF+0x7e>
     81a:	2b69      	cmp	r3, #105	; 0x69
     81c:	f200 80b9 	bhi.w	992 <__z_interrupt_stack_SIZEOF+0x152>
     820:	2b57      	cmp	r3, #87	; 0x57
     822:	d867      	bhi.n	8f4 <__z_interrupt_stack_SIZEOF+0xb4>
     824:	2b41      	cmp	r3, #65	; 0x41
     826:	d003      	beq.n	830 <CONFIG_ISR_STACK_SIZE+0x30>
     828:	3b45      	subs	r3, #69	; 0x45
     82a:	2b02      	cmp	r3, #2
     82c:	f200 80b1 	bhi.w	992 <__z_interrupt_stack_SIZEOF+0x152>
		conv->specifier_cat = SPECIFIER_FP;
     830:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     834:	2204      	movs	r2, #4
     836:	f362 0302 	bfi	r3, r2, #0, #3
     83a:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
			unsupported = true;
     83e:	2301      	movs	r3, #1
			break;
     840:	e073      	b.n	92a <__z_interrupt_stack_SIZEOF+0xea>
		val = 10U * val + *sp++ - '0';
     842:	fb0c 0202 	mla	r2, ip, r2, r0
     846:	3a30      	subs	r2, #48	; 0x30
     848:	460b      	mov	r3, r1
     84a:	e75d      	b.n	708 <z_cbvprintf_impl+0x110>
	switch (*sp) {
     84c:	2a74      	cmp	r2, #116	; 0x74
     84e:	d025      	beq.n	89c <__z_interrupt_stack_SIZEOF+0x5c>
     850:	2a7a      	cmp	r2, #122	; 0x7a
     852:	d1d5      	bne.n	800 <CONFIG_ISR_STACK_SIZE>
		conv->length_mod = LENGTH_Z;
     854:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     858:	2106      	movs	r1, #6
     85a:	e00c      	b.n	876 <__z_interrupt_stack_SIZEOF+0x36>
		if (*++sp == 'h') {
     85c:	785a      	ldrb	r2, [r3, #1]
     85e:	2a68      	cmp	r2, #104	; 0x68
     860:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     864:	d106      	bne.n	874 <__z_interrupt_stack_SIZEOF+0x34>
			conv->length_mod = LENGTH_HH;
     866:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
     868:	f361 02c6 	bfi	r2, r1, #3, #4
     86c:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
			++sp;
     870:	3302      	adds	r3, #2
     872:	e7c5      	b.n	800 <CONFIG_ISR_STACK_SIZE>
			conv->length_mod = LENGTH_H;
     874:	2102      	movs	r1, #2
     876:	f361 02c6 	bfi	r2, r1, #3, #4
     87a:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		if (*++sp == 'h') {
     87e:	3301      	adds	r3, #1
     880:	e7be      	b.n	800 <CONFIG_ISR_STACK_SIZE>
		if (*++sp == 'l') {
     882:	785a      	ldrb	r2, [r3, #1]
     884:	2a6c      	cmp	r2, #108	; 0x6c
     886:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     88a:	d101      	bne.n	890 <__z_interrupt_stack_SIZEOF+0x50>
			conv->length_mod = LENGTH_LL;
     88c:	2104      	movs	r1, #4
     88e:	e7eb      	b.n	868 <__z_interrupt_stack_SIZEOF+0x28>
			conv->length_mod = LENGTH_L;
     890:	2103      	movs	r1, #3
     892:	e7f0      	b.n	876 <__z_interrupt_stack_SIZEOF+0x36>
		conv->length_mod = LENGTH_J;
     894:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     898:	2105      	movs	r1, #5
     89a:	e7ec      	b.n	876 <__z_interrupt_stack_SIZEOF+0x36>
		conv->length_mod = LENGTH_T;
     89c:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     8a0:	2107      	movs	r1, #7
     8a2:	e7e8      	b.n	876 <__z_interrupt_stack_SIZEOF+0x36>
		conv->unsupported = true;
     8a4:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
     8a8:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
     8ac:	f022 0202 	bic.w	r2, r2, #2
     8b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
     8b4:	f042 0202 	orr.w	r2, r2, #2
     8b8:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
		break;
     8bc:	e7df      	b.n	87e <__z_interrupt_stack_SIZEOF+0x3e>
	switch (conv->specifier) {
     8be:	3b6e      	subs	r3, #110	; 0x6e
     8c0:	b2d9      	uxtb	r1, r3
     8c2:	2301      	movs	r3, #1
     8c4:	408b      	lsls	r3, r1
     8c6:	f240 4182 	movw	r1, #1154	; 0x482
     8ca:	420b      	tst	r3, r1
     8cc:	d137      	bne.n	93e <__z_interrupt_stack_SIZEOF+0xfe>
     8ce:	f013 0f24 	tst.w	r3, #36	; 0x24
     8d2:	d151      	bne.n	978 <__z_interrupt_stack_SIZEOF+0x138>
     8d4:	07d8      	lsls	r0, r3, #31
     8d6:	d55c      	bpl.n	992 <__z_interrupt_stack_SIZEOF+0x152>
		conv->specifier_cat = SPECIFIER_PTR;
     8d8:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     8dc:	2103      	movs	r1, #3
     8de:	f361 0302 	bfi	r3, r1, #0, #3
     8e2:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
     8e6:	f002 0378 	and.w	r3, r2, #120	; 0x78
     8ea:	f1a3 0140 	sub.w	r1, r3, #64	; 0x40
     8ee:	424b      	negs	r3, r1
     8f0:	414b      	adcs	r3, r1
     8f2:	e01a      	b.n	92a <__z_interrupt_stack_SIZEOF+0xea>
	switch (conv->specifier) {
     8f4:	f1a3 0158 	sub.w	r1, r3, #88	; 0x58
     8f8:	b2c9      	uxtb	r1, r1
     8fa:	2001      	movs	r0, #1
     8fc:	fa00 f101 	lsl.w	r1, r0, r1
     900:	f411 4f62 	tst.w	r1, #57856	; 0xe200
     904:	d194      	bne.n	830 <CONFIG_ISR_STACK_SIZE+0x30>
     906:	f640 0601 	movw	r6, #2049	; 0x801
     90a:	4231      	tst	r1, r6
     90c:	d11d      	bne.n	94a <__z_interrupt_stack_SIZEOF+0x10a>
     90e:	f411 3f04 	tst.w	r1, #135168	; 0x21000
     912:	d03e      	beq.n	992 <__z_interrupt_stack_SIZEOF+0x152>
		conv->specifier_cat = SPECIFIER_SINT;
     914:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     918:	f360 0302 	bfi	r3, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     91c:	f002 0278 	and.w	r2, r2, #120	; 0x78
     920:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_SINT;
     922:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
     926:	d034      	beq.n	992 <__z_interrupt_stack_SIZEOF+0x152>
	bool unsupported = false;
     928:	2300      	movs	r3, #0
	conv->unsupported |= unsupported;
     92a:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
     92e:	f3c2 0140 	ubfx	r1, r2, #1, #1
     932:	430b      	orrs	r3, r1
     934:	f363 0241 	bfi	r2, r3, #1, #1
     938:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
     93c:	e6fd      	b.n	73a <z_cbvprintf_impl+0x142>
		conv->specifier_cat = SPECIFIER_UINT;
     93e:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     942:	2102      	movs	r1, #2
     944:	f361 0302 	bfi	r3, r1, #0, #3
     948:	e7e8      	b.n	91c <__z_interrupt_stack_SIZEOF+0xdc>
     94a:	f89d 1042 	ldrb.w	r1, [sp, #66]	; 0x42
     94e:	2002      	movs	r0, #2
		if (conv->length_mod == LENGTH_UPPER_L) {
     950:	f002 0278 	and.w	r2, r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
     954:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     958:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
     95a:	f88d 1042 	strb.w	r1, [sp, #66]	; 0x42
			conv->invalid = true;
     95e:	bf02      	ittt	eq
     960:	f89d 1040 	ldrbeq.w	r1, [sp, #64]	; 0x40
     964:	f041 0101 	orreq.w	r1, r1, #1
     968:	f88d 1040 	strbeq.w	r1, [sp, #64]	; 0x40
		if (conv->specifier == 'c') {
     96c:	2b63      	cmp	r3, #99	; 0x63
     96e:	d1db      	bne.n	928 <__z_interrupt_stack_SIZEOF+0xe8>
			unsupported = (conv->length_mod != LENGTH_NONE);
     970:	1e13      	subs	r3, r2, #0
     972:	bf18      	it	ne
     974:	2301      	movne	r3, #1
     976:	e7d8      	b.n	92a <__z_interrupt_stack_SIZEOF+0xea>
		conv->specifier_cat = SPECIFIER_PTR;
     978:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     97c:	2103      	movs	r1, #3
     97e:	f361 0302 	bfi	r3, r1, #0, #3
		if (conv->length_mod != LENGTH_NONE) {
     982:	f012 0f78 	tst.w	r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
     986:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod != LENGTH_NONE) {
     98a:	bf14      	ite	ne
     98c:	2301      	movne	r3, #1
     98e:	2300      	moveq	r3, #0
     990:	e7cb      	b.n	92a <__z_interrupt_stack_SIZEOF+0xea>
		conv->invalid = true;
     992:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     996:	f043 0301 	orr.w	r3, r3, #1
     99a:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
		break;
     99e:	e7c3      	b.n	928 <__z_interrupt_stack_SIZEOF+0xe8>
		} else if (conv->width_present) {
     9a0:	f99d 2040 	ldrsb.w	r2, [sp, #64]	; 0x40
     9a4:	2a00      	cmp	r2, #0
			width = conv->width_value;
     9a6:	bfb4      	ite	lt
     9a8:	f8dd 8044 	ldrlt.w	r8, [sp, #68]	; 0x44
		int width = -1;
     9ac:	f04f 38ff 	movge.w	r8, #4294967295	; 0xffffffff
     9b0:	e6d5      	b.n	75e <z_cbvprintf_impl+0x166>
		} else if (conv->prec_present) {
     9b2:	0798      	lsls	r0, r3, #30
     9b4:	f57f aee2 	bpl.w	77c <z_cbvprintf_impl+0x184>
			precision = conv->prec_value;
     9b8:	f8dd a048 	ldr.w	sl, [sp, #72]	; 0x48
			= (enum length_mod_enum)conv->length_mod;
     9bc:	f89d 1041 	ldrb.w	r1, [sp, #65]	; 0x41
		conv->pad0_value = 0;
     9c0:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
     9c2:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
			= (enum specifier_cat_enum)conv->specifier_cat;
     9c6:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
		enum specifier_cat_enum specifier_cat
     9ca:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
     9ce:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
     9d0:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
     9d4:	d133      	bne.n	a3e <__z_interrupt_stack_SIZEOF+0x1fe>
			switch (length_mod) {
     9d6:	1ecb      	subs	r3, r1, #3
     9d8:	2b04      	cmp	r3, #4
     9da:	d804      	bhi.n	9e6 <__z_interrupt_stack_SIZEOF+0x1a6>
     9dc:	e8df f003 	tbb	[pc, r3]
     9e0:	21464621 	.word	0x21464621
     9e4:	21          	.byte	0x21
     9e5:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
     9e6:	6823      	ldr	r3, [r4, #0]
			if (length_mod == LENGTH_HH) {
     9e8:	2901      	cmp	r1, #1
				value->sint = va_arg(ap, int);
     9ea:	ea4f 72e3 	mov.w	r2, r3, asr #31
     9ee:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
     9f2:	d11c      	bne.n	a2e <__z_interrupt_stack_SIZEOF+0x1ee>
				value->sint = (signed char)value->sint;
     9f4:	f99d 3038 	ldrsb.w	r3, [sp, #56]	; 0x38
     9f8:	17da      	asrs	r2, r3, #31
     9fa:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
				value->sint = va_arg(ap, int);
     9fe:	3404      	adds	r4, #4
		if (conv->invalid || conv->unsupported) {
     a00:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     a04:	f013 0603 	ands.w	r6, r3, #3
     a08:	d050      	beq.n	aac <__z_interrupt_stack_SIZEOF+0x26c>
			OUTS(sp, fp);
     a0a:	9b03      	ldr	r3, [sp, #12]
     a0c:	463a      	mov	r2, r7
     a0e:	4659      	mov	r1, fp
     a10:	4648      	mov	r0, r9
     a12:	f003 fb0b 	bl	402c <outs>
     a16:	2800      	cmp	r0, #0
     a18:	f2c0 8153 	blt.w	cc2 <__z_interrupt_stack_SIZEOF+0x482>
     a1c:	4405      	add	r5, r0
			continue;
     a1e:	9f03      	ldr	r7, [sp, #12]
     a20:	e5f2      	b.n	608 <z_cbvprintf_impl+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     a22:	f854 3b04 	ldr.w	r3, [r4], #4
     a26:	17da      	asrs	r2, r3, #31
				value->uint = (unsigned char)value->uint;
     a28:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
     a2c:	e7e8      	b.n	a00 <__z_interrupt_stack_SIZEOF+0x1c0>
			} else if (length_mod == LENGTH_H) {
     a2e:	2902      	cmp	r1, #2
     a30:	d1e5      	bne.n	9fe <__z_interrupt_stack_SIZEOF+0x1be>
				value->sint = (short)value->sint;
     a32:	b21a      	sxth	r2, r3
     a34:	f343 33c0 	sbfx	r3, r3, #15, #1
     a38:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
     a3c:	e7df      	b.n	9fe <__z_interrupt_stack_SIZEOF+0x1be>
		} else if (specifier_cat == SPECIFIER_UINT) {
     a3e:	2b02      	cmp	r3, #2
     a40:	d124      	bne.n	a8c <__z_interrupt_stack_SIZEOF+0x24c>
			switch (length_mod) {
     a42:	1ecb      	subs	r3, r1, #3
     a44:	2b04      	cmp	r3, #4
     a46:	d804      	bhi.n	a52 <__z_interrupt_stack_SIZEOF+0x212>
     a48:	e8df f003 	tbb	[pc, r3]
     a4c:	18101018 	.word	0x18101018
     a50:	18          	.byte	0x18
     a51:	00          	.byte	0x00
			if (length_mod == LENGTH_HH) {
     a52:	2901      	cmp	r1, #1
				value->uint = va_arg(ap, unsigned int);
     a54:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
     a58:	f04f 0200 	mov.w	r2, #0
     a5c:	d014      	beq.n	a88 <__z_interrupt_stack_SIZEOF+0x248>
			} else if (length_mod == LENGTH_H) {
     a5e:	2902      	cmp	r1, #2
				value->uint = va_arg(ap, unsigned int);
     a60:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			} else if (length_mod == LENGTH_H) {
     a64:	d1cc      	bne.n	a00 <__z_interrupt_stack_SIZEOF+0x1c0>
				value->uint = (unsigned short)value->uint;
     a66:	b29b      	uxth	r3, r3
			value->ptr = va_arg(ap, void *);
     a68:	930e      	str	r3, [sp, #56]	; 0x38
     a6a:	e7c9      	b.n	a00 <__z_interrupt_stack_SIZEOF+0x1c0>
					(uint_value_type)va_arg(ap,
     a6c:	3407      	adds	r4, #7
     a6e:	f024 0407 	bic.w	r4, r4, #7
				value->uint =
     a72:	e8f4 2302 	ldrd	r2, r3, [r4], #8
     a76:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
     a7a:	e7c1      	b.n	a00 <__z_interrupt_stack_SIZEOF+0x1c0>
					(uint_value_type)va_arg(ap, size_t);
     a7c:	f854 3b04 	ldr.w	r3, [r4], #4
     a80:	930e      	str	r3, [sp, #56]	; 0x38
     a82:	2300      	movs	r3, #0
     a84:	930f      	str	r3, [sp, #60]	; 0x3c
			} else if (length_mod == LENGTH_H) {
     a86:	e7bb      	b.n	a00 <__z_interrupt_stack_SIZEOF+0x1c0>
				value->uint = (unsigned char)value->uint;
     a88:	b2db      	uxtb	r3, r3
     a8a:	e7cd      	b.n	a28 <__z_interrupt_stack_SIZEOF+0x1e8>
		} else if (specifier_cat == SPECIFIER_FP) {
     a8c:	2b04      	cmp	r3, #4
     a8e:	d108      	bne.n	aa2 <__z_interrupt_stack_SIZEOF+0x262>
					(sint_value_type)va_arg(ap, long long);
     a90:	3407      	adds	r4, #7
				value->ldbl = va_arg(ap, long double);
     a92:	f024 0407 	bic.w	r4, r4, #7
     a96:	e9d4 2300 	ldrd	r2, r3, [r4]
     a9a:	3408      	adds	r4, #8
     a9c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
     aa0:	e7ae      	b.n	a00 <__z_interrupt_stack_SIZEOF+0x1c0>
		} else if (specifier_cat == SPECIFIER_PTR) {
     aa2:	2b03      	cmp	r3, #3
     aa4:	d1ac      	bne.n	a00 <__z_interrupt_stack_SIZEOF+0x1c0>
			value->ptr = va_arg(ap, void *);
     aa6:	f854 3b04 	ldr.w	r3, [r4], #4
     aaa:	e7dd      	b.n	a68 <__z_interrupt_stack_SIZEOF+0x228>
		switch (conv->specifier) {
     aac:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
     ab0:	2878      	cmp	r0, #120	; 0x78
     ab2:	d8b4      	bhi.n	a1e <__z_interrupt_stack_SIZEOF+0x1de>
     ab4:	2862      	cmp	r0, #98	; 0x62
     ab6:	d81c      	bhi.n	af2 <__z_interrupt_stack_SIZEOF+0x2b2>
     ab8:	2825      	cmp	r0, #37	; 0x25
     aba:	f43f adad 	beq.w	618 <z_cbvprintf_impl+0x20>
     abe:	2858      	cmp	r0, #88	; 0x58
     ac0:	d1ad      	bne.n	a1e <__z_interrupt_stack_SIZEOF+0x1de>
			bps = encode_uint(value->uint, conv, buf, bpe);
     ac2:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     ac6:	9300      	str	r3, [sp, #0]
     ac8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
     acc:	ab08      	add	r3, sp, #32
     ace:	aa10      	add	r2, sp, #64	; 0x40
     ad0:	f003 fa66 	bl	3fa0 <encode_uint>
			if (precision >= 0) {
     ad4:	f1ba 0f00 	cmp.w	sl, #0
			bps = encode_uint(value->uint, conv, buf, bpe);
     ad8:	4607      	mov	r7, r0
			if (precision >= 0) {
     ada:	f280 809a 	bge.w	c12 <__z_interrupt_stack_SIZEOF+0x3d2>
		if (bps == NULL) {
     ade:	2f00      	cmp	r7, #0
     ae0:	d09d      	beq.n	a1e <__z_interrupt_stack_SIZEOF+0x1de>
		size_t nj_len = (bpe - bps);
     ae2:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     ae6:	1bd8      	subs	r0, r3, r7
		if (sign != 0) {
     ae8:	2e00      	cmp	r6, #0
     aea:	f000 80c1 	beq.w	c70 <__z_interrupt_stack_SIZEOF+0x430>
			nj_len += 1U;
     aee:	3001      	adds	r0, #1
     af0:	e0be      	b.n	c70 <__z_interrupt_stack_SIZEOF+0x430>
		switch (conv->specifier) {
     af2:	3863      	subs	r0, #99	; 0x63
     af4:	2815      	cmp	r0, #21
     af6:	d892      	bhi.n	a1e <__z_interrupt_stack_SIZEOF+0x1de>
     af8:	a201      	add	r2, pc, #4	; (adr r2, b00 <__z_interrupt_stack_SIZEOF+0x2c0>)
     afa:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
     afe:	bf00      	nop
     b00:	00000bd5 	.word	0x00000bd5
     b04:	00000be7 	.word	0x00000be7
     b08:	00000a1f 	.word	0x00000a1f
     b0c:	00000a1f 	.word	0x00000a1f
     b10:	00000a1f 	.word	0x00000a1f
     b14:	00000a1f 	.word	0x00000a1f
     b18:	00000be7 	.word	0x00000be7
     b1c:	00000a1f 	.word	0x00000a1f
     b20:	00000a1f 	.word	0x00000a1f
     b24:	00000a1f 	.word	0x00000a1f
     b28:	00000a1f 	.word	0x00000a1f
     b2c:	00000c75 	.word	0x00000c75
     b30:	00000c0d 	.word	0x00000c0d
     b34:	00000c33 	.word	0x00000c33
     b38:	00000a1f 	.word	0x00000a1f
     b3c:	00000a1f 	.word	0x00000a1f
     b40:	00000b59 	.word	0x00000b59
     b44:	00000a1f 	.word	0x00000a1f
     b48:	00000c0d 	.word	0x00000c0d
     b4c:	00000a1f 	.word	0x00000a1f
     b50:	00000a1f 	.word	0x00000a1f
     b54:	00000c0d 	.word	0x00000c0d
			if (precision >= 0) {
     b58:	f1ba 0f00 	cmp.w	sl, #0
			bps = (const char *)value->ptr;
     b5c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
			if (precision >= 0) {
     b5e:	db35      	blt.n	bcc <__z_interrupt_stack_SIZEOF+0x38c>
				len = strnlen(bps, precision);
     b60:	4651      	mov	r1, sl
     b62:	4638      	mov	r0, r7
     b64:	f003 fa9c 	bl	40a0 <strnlen>
			bpe = bps + len;
     b68:	eb07 0a00 	add.w	sl, r7, r0
		if (bps == NULL) {
     b6c:	2f00      	cmp	r7, #0
     b6e:	f43f af56 	beq.w	a1e <__z_interrupt_stack_SIZEOF+0x1de>
		char sign = 0;
     b72:	2600      	movs	r6, #0
		if (conv->altform_0c) {
     b74:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     b78:	f013 0210 	ands.w	r2, r3, #16
     b7c:	9205      	str	r2, [sp, #20]
     b7e:	f000 8093 	beq.w	ca8 <__z_interrupt_stack_SIZEOF+0x468>
			nj_len += 2U;
     b82:	3002      	adds	r0, #2
		if (conv->pad_fp) {
     b84:	065b      	lsls	r3, r3, #25
		nj_len += conv->pad0_value;
     b86:	9a11      	ldr	r2, [sp, #68]	; 0x44
			nj_len += conv->pad0_pre_exp;
     b88:	bf48      	it	mi
     b8a:	9b12      	ldrmi	r3, [sp, #72]	; 0x48
		nj_len += conv->pad0_value;
     b8c:	9204      	str	r2, [sp, #16]
     b8e:	4410      	add	r0, r2
			nj_len += conv->pad0_pre_exp;
     b90:	bf48      	it	mi
     b92:	18c0      	addmi	r0, r0, r3
		if (width > 0) {
     b94:	f1b8 0f00 	cmp.w	r8, #0
     b98:	f340 80a0 	ble.w	cdc <__z_interrupt_stack_SIZEOF+0x49c>
			if (!conv->flag_dash) {
     b9c:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
			width -= (int)nj_len;
     ba0:	eba8 0800 	sub.w	r8, r8, r0
			if (!conv->flag_dash) {
     ba4:	f3c2 0380 	ubfx	r3, r2, #2, #1
     ba8:	0750      	lsls	r0, r2, #29
     baa:	9306      	str	r3, [sp, #24]
     bac:	f100 8096 	bmi.w	cdc <__z_interrupt_stack_SIZEOF+0x49c>
				if (conv->flag_zero) {
     bb0:	0651      	lsls	r1, r2, #25
     bb2:	f140 8089 	bpl.w	cc8 <__z_interrupt_stack_SIZEOF+0x488>
					if (sign != 0) {
     bb6:	b13e      	cbz	r6, bc8 <__z_interrupt_stack_SIZEOF+0x388>
						OUTC(sign);
     bb8:	4659      	mov	r1, fp
     bba:	4630      	mov	r0, r6
     bbc:	47c8      	blx	r9
     bbe:	2800      	cmp	r0, #0
     bc0:	db7f      	blt.n	cc2 <__z_interrupt_stack_SIZEOF+0x482>
     bc2:	9b06      	ldr	r3, [sp, #24]
     bc4:	3501      	adds	r5, #1
     bc6:	461e      	mov	r6, r3
					pad = '0';
     bc8:	2230      	movs	r2, #48	; 0x30
     bca:	e07e      	b.n	cca <__z_interrupt_stack_SIZEOF+0x48a>
				len = strlen(bps);
     bcc:	4638      	mov	r0, r7
     bce:	f003 fa60 	bl	4092 <strlen>
     bd2:	e7c9      	b.n	b68 <__z_interrupt_stack_SIZEOF+0x328>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     bd4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
     bd6:	f88d 3020 	strb.w	r3, [sp, #32]
		char sign = 0;
     bda:	2600      	movs	r6, #0
			bps = buf;
     bdc:	af08      	add	r7, sp, #32
			bpe = buf + 1;
     bde:	f10d 0a21 	add.w	sl, sp, #33	; 0x21
		size_t nj_len = (bpe - bps);
     be2:	2001      	movs	r0, #1
     be4:	e7c6      	b.n	b74 <__z_interrupt_stack_SIZEOF+0x334>
			if (conv->flag_plus) {
     be6:	0719      	lsls	r1, r3, #28
			} else if (conv->flag_space) {
     be8:	bf5c      	itt	pl
     bea:	f3c3 1300 	ubfxpl	r3, r3, #4, #1
     bee:	015e      	lslpl	r6, r3, #5
			sint = value->sint;
     bf0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
				sign = '+';
     bf4:	bf48      	it	mi
     bf6:	262b      	movmi	r6, #43	; 0x2b
			if (sint < 0) {
     bf8:	2b00      	cmp	r3, #0
     bfa:	f6bf af62 	bge.w	ac2 <__z_interrupt_stack_SIZEOF+0x282>
				value->uint = (uint_value_type)-sint;
     bfe:	4252      	negs	r2, r2
     c00:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     c04:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
				sign = '-';
     c08:	262d      	movs	r6, #45	; 0x2d
     c0a:	e75a      	b.n	ac2 <__z_interrupt_stack_SIZEOF+0x282>
		switch (conv->specifier) {
     c0c:	2600      	movs	r6, #0
     c0e:	e758      	b.n	ac2 <__z_interrupt_stack_SIZEOF+0x282>
		char sign = 0;
     c10:	2600      	movs	r6, #0
				conv->flag_zero = false;
     c12:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
				size_t len = bpe - bps;
     c16:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     c1a:	1bdb      	subs	r3, r3, r7
				conv->flag_zero = false;
     c1c:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
     c20:	459a      	cmp	sl, r3
				conv->flag_zero = false;
     c22:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				if (len < (size_t)precision) {
     c26:	f67f af5a 	bls.w	ade <__z_interrupt_stack_SIZEOF+0x29e>
					conv->pad0_value = precision - (int)len;
     c2a:	ebaa 0303 	sub.w	r3, sl, r3
     c2e:	9311      	str	r3, [sp, #68]	; 0x44
     c30:	e755      	b.n	ade <__z_interrupt_stack_SIZEOF+0x29e>
			if (value->ptr != NULL) {
     c32:	980e      	ldr	r0, [sp, #56]	; 0x38
     c34:	b390      	cbz	r0, c9c <__z_interrupt_stack_SIZEOF+0x45c>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     c36:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     c3a:	9300      	str	r3, [sp, #0]
     c3c:	aa10      	add	r2, sp, #64	; 0x40
     c3e:	ab08      	add	r3, sp, #32
     c40:	2100      	movs	r1, #0
     c42:	f003 f9ad 	bl	3fa0 <encode_uint>
				conv->altform_0c = true;
     c46:	f8bd 3042 	ldrh.w	r3, [sp, #66]	; 0x42
     c4a:	f003 03ef 	and.w	r3, r3, #239	; 0xef
     c4e:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
     c52:	f043 0310 	orr.w	r3, r3, #16
			if (precision >= 0) {
     c56:	f1ba 0f00 	cmp.w	sl, #0
				bps = encode_uint((uintptr_t)value->ptr, conv,
     c5a:	4607      	mov	r7, r0
				conv->altform_0c = true;
     c5c:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
			if (precision >= 0) {
     c60:	dad6      	bge.n	c10 <__z_interrupt_stack_SIZEOF+0x3d0>
		if (bps == NULL) {
     c62:	2800      	cmp	r0, #0
     c64:	f43f aedb 	beq.w	a1e <__z_interrupt_stack_SIZEOF+0x1de>
		size_t nj_len = (bpe - bps);
     c68:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     c6c:	1a18      	subs	r0, r3, r0
		char sign = 0;
     c6e:	2600      	movs	r6, #0
     c70:	469a      	mov	sl, r3
     c72:	e77f      	b.n	b74 <__z_interrupt_stack_SIZEOF+0x334>
				store_count(conv, value->ptr, count);
     c74:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	switch ((enum length_mod_enum)conv->length_mod) {
     c76:	2907      	cmp	r1, #7
     c78:	f63f aed1 	bhi.w	a1e <__z_interrupt_stack_SIZEOF+0x1de>
     c7c:	e8df f001 	tbb	[pc, r1]
     c80:	0c06040c 	.word	0x0c06040c
     c84:	0c0c0808 	.word	0x0c0c0808
		*(signed char *)dp = (signed char)count;
     c88:	701d      	strb	r5, [r3, #0]
		if (bps == NULL) {
     c8a:	e6c8      	b.n	a1e <__z_interrupt_stack_SIZEOF+0x1de>
		*(short *)dp = (short)count;
     c8c:	801d      	strh	r5, [r3, #0]
		if (bps == NULL) {
     c8e:	e6c6      	b.n	a1e <__z_interrupt_stack_SIZEOF+0x1de>
		*(intmax_t *)dp = (intmax_t)count;
     c90:	17ea      	asrs	r2, r5, #31
     c92:	e9c3 5200 	strd	r5, r2, [r3]
		if (bps == NULL) {
     c96:	e6c2      	b.n	a1e <__z_interrupt_stack_SIZEOF+0x1de>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
     c98:	601d      	str	r5, [r3, #0]
		if (bps == NULL) {
     c9a:	e6c0      	b.n	a1e <__z_interrupt_stack_SIZEOF+0x1de>
     c9c:	4f2e      	ldr	r7, [pc, #184]	; (d58 <__z_interrupt_stack_SIZEOF+0x518>)
		char sign = 0;
     c9e:	4606      	mov	r6, r0
			bpe = bps + 5;
     ca0:	f107 0a05 	add.w	sl, r7, #5
		size_t nj_len = (bpe - bps);
     ca4:	2005      	movs	r0, #5
     ca6:	e765      	b.n	b74 <__z_interrupt_stack_SIZEOF+0x334>
		} else if (conv->altform_0) {
     ca8:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
     caa:	bf48      	it	mi
     cac:	3001      	addmi	r0, #1
     cae:	e769      	b.n	b84 <__z_interrupt_stack_SIZEOF+0x344>
     cb0:	9307      	str	r3, [sp, #28]
					OUTC(pad);
     cb2:	4610      	mov	r0, r2
     cb4:	9206      	str	r2, [sp, #24]
     cb6:	4659      	mov	r1, fp
     cb8:	47c8      	blx	r9
     cba:	2800      	cmp	r0, #0
     cbc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
     cc0:	da04      	bge.n	ccc <__z_interrupt_stack_SIZEOF+0x48c>
#undef OUTS
#undef OUTC
}
     cc2:	b015      	add	sp, #84	; 0x54
     cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
     cc8:	2220      	movs	r2, #32
					pad = '0';
     cca:	4643      	mov	r3, r8
				while (width-- > 0) {
     ccc:	4619      	mov	r1, r3
     cce:	2900      	cmp	r1, #0
     cd0:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
     cd4:	dcec      	bgt.n	cb0 <__z_interrupt_stack_SIZEOF+0x470>
     cd6:	4445      	add	r5, r8
     cd8:	1a6d      	subs	r5, r5, r1
     cda:	4698      	mov	r8, r3
		if (sign != 0) {
     cdc:	b12e      	cbz	r6, cea <__z_interrupt_stack_SIZEOF+0x4aa>
			OUTC(sign);
     cde:	4659      	mov	r1, fp
     ce0:	4630      	mov	r0, r6
     ce2:	47c8      	blx	r9
     ce4:	2800      	cmp	r0, #0
     ce6:	dbec      	blt.n	cc2 <__z_interrupt_stack_SIZEOF+0x482>
     ce8:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
     cea:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     cee:	06da      	lsls	r2, r3, #27
     cf0:	d401      	bmi.n	cf6 <__z_interrupt_stack_SIZEOF+0x4b6>
     cf2:	071b      	lsls	r3, r3, #28
     cf4:	d505      	bpl.n	d02 <__z_interrupt_stack_SIZEOF+0x4c2>
				OUTC('0');
     cf6:	4659      	mov	r1, fp
     cf8:	2030      	movs	r0, #48	; 0x30
     cfa:	47c8      	blx	r9
     cfc:	2800      	cmp	r0, #0
     cfe:	dbe0      	blt.n	cc2 <__z_interrupt_stack_SIZEOF+0x482>
     d00:	3501      	adds	r5, #1
			if (conv->altform_0c) {
     d02:	9b05      	ldr	r3, [sp, #20]
     d04:	b133      	cbz	r3, d14 <__z_interrupt_stack_SIZEOF+0x4d4>
				OUTC(conv->specifier);
     d06:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
     d0a:	4659      	mov	r1, fp
     d0c:	47c8      	blx	r9
     d0e:	2800      	cmp	r0, #0
     d10:	dbd7      	blt.n	cc2 <__z_interrupt_stack_SIZEOF+0x482>
     d12:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
     d14:	9e04      	ldr	r6, [sp, #16]
     d16:	442e      	add	r6, r5
     d18:	e005      	b.n	d26 <__z_interrupt_stack_SIZEOF+0x4e6>
				OUTC('0');
     d1a:	4659      	mov	r1, fp
     d1c:	2030      	movs	r0, #48	; 0x30
     d1e:	47c8      	blx	r9
     d20:	2800      	cmp	r0, #0
     d22:	dbce      	blt.n	cc2 <__z_interrupt_stack_SIZEOF+0x482>
     d24:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
     d26:	1b73      	subs	r3, r6, r5
     d28:	2b00      	cmp	r3, #0
     d2a:	dcf6      	bgt.n	d1a <__z_interrupt_stack_SIZEOF+0x4da>
			OUTS(bps, bpe);
     d2c:	4653      	mov	r3, sl
     d2e:	463a      	mov	r2, r7
     d30:	4659      	mov	r1, fp
     d32:	4648      	mov	r0, r9
     d34:	f003 f97a 	bl	402c <outs>
     d38:	2800      	cmp	r0, #0
     d3a:	dbc2      	blt.n	cc2 <__z_interrupt_stack_SIZEOF+0x482>
     d3c:	4405      	add	r5, r0
		while (width > 0) {
     d3e:	44a8      	add	r8, r5
     d40:	eba8 0305 	sub.w	r3, r8, r5
     d44:	2b00      	cmp	r3, #0
     d46:	f77f ae6a 	ble.w	a1e <__z_interrupt_stack_SIZEOF+0x1de>
			OUTC(' ');
     d4a:	4659      	mov	r1, fp
     d4c:	2020      	movs	r0, #32
     d4e:	47c8      	blx	r9
     d50:	2800      	cmp	r0, #0
     d52:	dbb6      	blt.n	cc2 <__z_interrupt_stack_SIZEOF+0x482>
     d54:	3501      	adds	r5, #1
			--width;
     d56:	e7f3      	b.n	d40 <__z_interrupt_stack_SIZEOF+0x500>
     d58:	00004b92 	.word	0x00004b92

00000d5c <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
     d5c:	f001 bbfa 	b.w	2554 <SystemInit>

00000d60 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
     d60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     d64:	4605      	mov	r5, r0
	__asm__ volatile(
     d66:	f04f 0320 	mov.w	r3, #32
     d6a:	f3ef 8611 	mrs	r6, BASEPRI
     d6e:	f383 8812 	msr	BASEPRI_MAX, r3
     d72:	f3bf 8f6f 	isb	sy
	return list->head;
     d76:	4b0e      	ldr	r3, [pc, #56]	; (db0 <pm_state_notify+0x50>)
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
     d78:	4f0e      	ldr	r7, [pc, #56]	; (db4 <pm_state_notify+0x54>)
     d7a:	681c      	ldr	r4, [r3, #0]
     d7c:	f8df 8038 	ldr.w	r8, [pc, #56]	; db8 <pm_state_notify+0x58>
     d80:	f04f 090c 	mov.w	r9, #12
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
     d84:	b92c      	cbnz	r4, d92 <pm_state_notify+0x32>
	__asm__ volatile(
     d86:	f386 8811 	msr	BASEPRI, r6
     d8a:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
     d8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			callback = notifier->state_exit;
     d92:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
			callback = notifier->state_entry;
     d96:	2d00      	cmp	r5, #0
     d98:	bf18      	it	ne
     d9a:	4613      	movne	r3, r2
		if (callback) {
     d9c:	b12b      	cbz	r3, daa <pm_state_notify+0x4a>
			callback(z_cpus_pm_state[_current_cpu->id].state);
     d9e:	f898 2010 	ldrb.w	r2, [r8, #16]
     da2:	fb09 f202 	mul.w	r2, r9, r2
     da6:	5cb8      	ldrb	r0, [r7, r2]
     da8:	4798      	blx	r3
	return node->next;
     daa:	6824      	ldr	r4, [r4, #0]
     dac:	e7ea      	b.n	d84 <pm_state_notify+0x24>
     dae:	bf00      	nop
     db0:	200001f0 	.word	0x200001f0
     db4:	200001e4 	.word	0x200001e4
     db8:	20000338 	.word	0x20000338

00000dbc <pm_system_resume>:

void pm_system_resume(void)
{
     dbc:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = CURRENT_CPU;
     dbe:	4b19      	ldr	r3, [pc, #100]	; (e24 <pm_system_resume+0x68>)
     dc0:	7c1c      	ldrb	r4, [r3, #16]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
     dc2:	f3bf 8f5b 	dmb	ish
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
     dc6:	f004 031f 	and.w	r3, r4, #31
     dca:	2201      	movs	r2, #1
     dcc:	409a      	lsls	r2, r3
     dce:	4b16      	ldr	r3, [pc, #88]	; (e28 <pm_system_resume+0x6c>)
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     dd0:	0961      	lsrs	r1, r4, #5
     dd2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
     dd6:	43d0      	mvns	r0, r2
     dd8:	e853 1f00 	ldrex	r1, [r3]
     ddc:	ea01 0500 	and.w	r5, r1, r0
     de0:	e843 5600 	strex	r6, r5, [r3]
     de4:	2e00      	cmp	r6, #0
     de6:	d1f7      	bne.n	dd8 <pm_system_resume+0x1c>
     de8:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
     dec:	420a      	tst	r2, r1
     dee:	d013      	beq.n	e18 <pm_system_resume+0x5c>
	if (pm_state_exit_post_ops != NULL) {
     df0:	4b0e      	ldr	r3, [pc, #56]	; (e2c <pm_system_resume+0x70>)
     df2:	4d0f      	ldr	r5, [pc, #60]	; (e30 <pm_system_resume+0x74>)
     df4:	b18b      	cbz	r3, e1a <pm_system_resume+0x5e>
		pm_state_exit_post_ops(info->state, info->substate_id);
     df6:	230c      	movs	r3, #12
     df8:	4363      	muls	r3, r4
     dfa:	18ea      	adds	r2, r5, r3
     dfc:	5ce8      	ldrb	r0, [r5, r3]
     dfe:	7851      	ldrb	r1, [r2, #1]
     e00:	f003 f98d 	bl	411e <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
     e04:	2000      	movs	r0, #0
     e06:	f7ff ffab 	bl	d60 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
     e0a:	230c      	movs	r3, #12
     e0c:	435c      	muls	r4, r3
     e0e:	192a      	adds	r2, r5, r4
     e10:	2300      	movs	r3, #0
     e12:	512b      	str	r3, [r5, r4]
     e14:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
     e18:	bd70      	pop	{r4, r5, r6, pc}
     e1a:	f383 8811 	msr	BASEPRI, r3
     e1e:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
     e22:	e7ef      	b.n	e04 <pm_system_resume+0x48>
     e24:	20000338 	.word	0x20000338
     e28:	200001f8 	.word	0x200001f8
     e2c:	0000411f 	.word	0x0000411f
     e30:	200001e4 	.word	0x200001e4

00000e34 <pm_system_suspend>:

	return true;
}

bool pm_system_suspend(int32_t ticks)
{
     e34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t id = CURRENT_CPU;
     e38:	4b35      	ldr	r3, [pc, #212]	; (f10 <pm_system_suspend+0xdc>)
{
     e3a:	4607      	mov	r7, r0
	uint8_t id = CURRENT_CPU;
     e3c:	7c1d      	ldrb	r5, [r3, #16]
	__asm__ volatile(
     e3e:	f04f 0320 	mov.w	r3, #32
     e42:	f3ef 8811 	mrs	r8, BASEPRI
     e46:	f383 8812 	msr	BASEPRI_MAX, r3
     e4a:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key;

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	key = k_spin_lock(&pm_forced_state_lock);
	if (z_cpus_pm_forced_state[id].state != PM_STATE_ACTIVE) {
     e4e:	240c      	movs	r4, #12
     e50:	4b30      	ldr	r3, [pc, #192]	; (f14 <pm_system_suspend+0xe0>)
     e52:	4e31      	ldr	r6, [pc, #196]	; (f18 <pm_system_suspend+0xe4>)
     e54:	436c      	muls	r4, r5
     e56:	191a      	adds	r2, r3, r4
     e58:	5d19      	ldrb	r1, [r3, r4]
     e5a:	2900      	cmp	r1, #0
     e5c:	d04c      	beq.n	ef8 <pm_system_suspend+0xc4>
		z_cpus_pm_state[id] = z_cpus_pm_forced_state[id];
     e5e:	ca07      	ldmia	r2, {r0, r1, r2}
     e60:	eb06 0c04 	add.w	ip, r6, r4
     e64:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
		z_cpus_pm_forced_state[id].state = PM_STATE_ACTIVE;
     e68:	2200      	movs	r2, #0
     e6a:	551a      	strb	r2, [r3, r4]
	__asm__ volatile(
     e6c:	f388 8811 	msr	BASEPRI, r8
     e70:	f3bf 8f6f 	isb	sy
			z_cpus_pm_state[id] = *info;
		}
	}
	k_spin_unlock(&pm_forced_state_lock, key);

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
     e74:	230c      	movs	r3, #12
     e76:	436b      	muls	r3, r5
     e78:	18f2      	adds	r2, r6, r3
     e7a:	5cf0      	ldrb	r0, [r6, r3]
     e7c:	2800      	cmp	r0, #0
     e7e:	d039      	beq.n	ef4 <pm_system_suspend+0xc0>
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		return false;
	}

	if (ticks != K_TICKS_FOREVER) {
     e80:	1c7b      	adds	r3, r7, #1
     e82:	d010      	beq.n	ea6 <pm_system_suspend+0x72>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
     e84:	f8d2 c008 	ldr.w	ip, [r2, #8]
     e88:	4c24      	ldr	r4, [pc, #144]	; (f1c <pm_system_suspend+0xe8>)
     e8a:	4a25      	ldr	r2, [pc, #148]	; (f20 <pm_system_suspend+0xec>)
     e8c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
     e90:	2100      	movs	r1, #0
     e92:	fbec 4100 	umlal	r4, r1, ip, r0
     e96:	2300      	movs	r3, #0
     e98:	4620      	mov	r0, r4
     e9a:	f7ff f90d 	bl	b8 <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		sys_clock_set_timeout(ticks -
     e9e:	2101      	movs	r1, #1
     ea0:	1a38      	subs	r0, r7, r0
     ea2:	f001 fad3 	bl	244c <sys_clock_set_timeout>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
     ea6:	f002 fcef 	bl	3888 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
     eaa:	2001      	movs	r0, #1
     eac:	f7ff ff58 	bl	d60 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
     eb0:	f3bf 8f5b 	dmb	ish
     eb4:	4b1b      	ldr	r3, [pc, #108]	; (f24 <pm_system_suspend+0xf0>)
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
     eb6:	096a      	lsrs	r2, r5, #5
     eb8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
	atomic_val_t mask = ATOMIC_MASK(bit);
     ebc:	f005 011f 	and.w	r1, r5, #31
     ec0:	2201      	movs	r2, #1
     ec2:	408a      	lsls	r2, r1
     ec4:	e853 0f00 	ldrex	r0, [r3]
     ec8:	4310      	orrs	r0, r2
     eca:	e843 0100 	strex	r1, r0, [r3]
     ece:	2900      	cmp	r1, #0
     ed0:	d1f8      	bne.n	ec4 <pm_system_suspend+0x90>
     ed2:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
     ed6:	4b14      	ldr	r3, [pc, #80]	; (f28 <pm_system_suspend+0xf4>)
     ed8:	b13b      	cbz	r3, eea <pm_system_suspend+0xb6>
		pm_state_set(info->state, info->substate_id);
     eda:	230c      	movs	r3, #12
     edc:	fb03 f005 	mul.w	r0, r3, r5
     ee0:	1833      	adds	r3, r6, r0
     ee2:	5c30      	ldrb	r0, [r6, r0]
     ee4:	7859      	ldrb	r1, [r3, #1]
     ee6:	f003 f90e 	bl	4106 <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
     eea:	f7ff ff67 	bl	dbc <pm_system_resume>
	k_sched_unlock();
     eee:	f002 fcdf 	bl	38b0 <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

	return true;
     ef2:	2001      	movs	r0, #1
}
     ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		info = pm_policy_next_state(id, ticks);
     ef8:	4601      	mov	r1, r0
     efa:	4628      	mov	r0, r5
     efc:	f000 f816 	bl	f2c <pm_policy_next_state>
		if (info != NULL) {
     f00:	2800      	cmp	r0, #0
     f02:	d0b3      	beq.n	e6c <pm_system_suspend+0x38>
			z_cpus_pm_state[id] = *info;
     f04:	c807      	ldmia	r0, {r0, r1, r2}
     f06:	4434      	add	r4, r6
     f08:	e884 0007 	stmia.w	r4, {r0, r1, r2}
     f0c:	e7ae      	b.n	e6c <pm_system_suspend+0x38>
     f0e:	bf00      	nop
     f10:	20000338 	.word	0x20000338
     f14:	200001d8 	.word	0x200001d8
     f18:	200001e4 	.word	0x200001e4
     f1c:	000f423f 	.word	0x000f423f
     f20:	000f4240 	.word	0x000f4240
     f24:	200001f8 	.word	0x200001f8
     f28:	00004107 	.word	0x00004107

00000f2c <pm_policy_next_state>:
	}
}

#ifdef CONFIG_PM_POLICY_DEFAULT
const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
     f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     f30:	b085      	sub	sp, #20
     f32:	460e      	mov	r6, r1
	uint8_t num_cpu_states;
	const struct pm_state_info *cpu_states;

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
     f34:	a903      	add	r1, sp, #12
     f36:	f000 f843 	bl	fc0 <pm_state_cpu_get_all>

		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);

		/* skip state if it brings too much latency */
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
     f3a:	4b1e      	ldr	r3, [pc, #120]	; (fb4 <pm_policy_next_state+0x88>)
     f3c:	9d03      	ldr	r5, [sp, #12]
     f3e:	f8d3 a000 	ldr.w	sl, [r3]
     f42:	f8df 8074 	ldr.w	r8, [pc, #116]	; fb8 <pm_policy_next_state+0x8c>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
     f46:	1e43      	subs	r3, r0, #1
     f48:	b21b      	sxth	r3, r3
     f4a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
     f4e:	4604      	mov	r4, r0
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
     f50:	eb05 0583 	add.w	r5, r5, r3, lsl #2
     f54:	f44f 4700 	mov.w	r7, #32768	; 0x8000
     f58:	f04f 0b00 	mov.w	fp, #0
     f5c:	b924      	cbnz	r4, f68 <pm_policy_next_state+0x3c>
		    (ticks >= (min_residency + exit_latency))) {
			return state;
		}
	}

	return NULL;
     f5e:	46a1      	mov	r9, r4
}
     f60:	4648      	mov	r0, r9
     f62:	b005      	add	sp, #20
     f64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     f68:	6868      	ldr	r0, [r5, #4]
     f6a:	4a14      	ldr	r2, [pc, #80]	; (fbc <pm_policy_next_state+0x90>)
     f6c:	46c4      	mov	ip, r8
     f6e:	4659      	mov	r1, fp
     f70:	fbe0 c107 	umlal	ip, r1, r0, r7
     f74:	2300      	movs	r3, #0
     f76:	4660      	mov	r0, ip
     f78:	f7ff f89e 	bl	b8 <__aeabi_uldivmod>
     f7c:	9001      	str	r0, [sp, #4]
     f7e:	68a8      	ldr	r0, [r5, #8]
     f80:	4a0e      	ldr	r2, [pc, #56]	; (fbc <pm_policy_next_state+0x90>)
     f82:	46c4      	mov	ip, r8
     f84:	4659      	mov	r1, fp
     f86:	fbe0 c107 	umlal	ip, r1, r0, r7
     f8a:	2300      	movs	r3, #0
     f8c:	4660      	mov	r0, ip
     f8e:	f7ff f893 	bl	b8 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
     f92:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
		const struct pm_state_info *state = &cpu_states[i];
     f96:	46a9      	mov	r9, r5
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
     f98:	d001      	beq.n	f9e <pm_policy_next_state+0x72>
     f9a:	4582      	cmp	sl, r0
     f9c:	d905      	bls.n	faa <pm_policy_next_state+0x7e>
		if ((ticks == K_TICKS_FOREVER) ||
     f9e:	1c73      	adds	r3, r6, #1
     fa0:	d0de      	beq.n	f60 <pm_policy_next_state+0x34>
		    (ticks >= (min_residency + exit_latency))) {
     fa2:	9b01      	ldr	r3, [sp, #4]
     fa4:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
     fa6:	42b0      	cmp	r0, r6
     fa8:	d9da      	bls.n	f60 <pm_policy_next_state+0x34>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
     faa:	3c01      	subs	r4, #1
     fac:	b2a4      	uxth	r4, r4
     fae:	3d0c      	subs	r5, #12
     fb0:	e7d4      	b.n	f5c <pm_policy_next_state+0x30>
     fb2:	bf00      	nop
     fb4:	20000004 	.word	0x20000004
     fb8:	000f423f 	.word	0x000f423f
     fbc:	000f4240 	.word	0x000f4240

00000fc0 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD_SEP(DT_PATH(cpus), DT_NUM_CPU_POWER_STATES, (,))
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
     fc0:	b908      	cbnz	r0, fc6 <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
     fc2:	4b02      	ldr	r3, [pc, #8]	; (fcc <pm_state_cpu_get_all+0xc>)
     fc4:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
     fc6:	2000      	movs	r0, #0
     fc8:	4770      	bx	lr
     fca:	bf00      	nop
     fcc:	00004a78 	.word	0x00004a78

00000fd0 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
     fd0:	4901      	ldr	r1, [pc, #4]	; (fd8 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
     fd2:	2210      	movs	r2, #16
	str	r2, [r1]
     fd4:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
     fd6:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
     fd8:	e000ed10 	.word	0xe000ed10

00000fdc <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
     fdc:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
     fde:	4040      	eors	r0, r0
	msr	BASEPRI, r0
     fe0:	f380 8811 	msr	BASEPRI, r0
	isb
     fe4:	f3bf 8f6f 	isb	sy
	 * (i.e. if the caller sets _kernel.idle).
	 */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */

	/* Enter low power state */
	_sleep_if_allowed wfi
     fe8:	f3bf 8f4f 	dsb	sy
     fec:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
     fee:	b662      	cpsie	i
	isb
     ff0:	f3bf 8f6f 	isb	sy

	bx	lr
     ff4:	4770      	bx	lr
     ff6:	bf00      	nop

00000ff8 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
     ff8:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
     ffa:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
     ffc:	f381 8811 	msr	BASEPRI, r1

	_sleep_if_allowed wfe
    1000:	f3bf 8f4f 	dsb	sy
    1004:	bf20      	wfe

	msr	BASEPRI, r0
    1006:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    100a:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    100c:	4770      	bx	lr
    100e:	bf00      	nop

00001010 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    1010:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    1012:	2800      	cmp	r0, #0
    1014:	db07      	blt.n	1026 <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1016:	4a04      	ldr	r2, [pc, #16]	; (1028 <arch_irq_enable+0x18>)
    1018:	0941      	lsrs	r1, r0, #5
    101a:	2301      	movs	r3, #1
    101c:	f000 001f 	and.w	r0, r0, #31
    1020:	4083      	lsls	r3, r0
    1022:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    1026:	4770      	bx	lr
    1028:	e000e100 	.word	0xe000e100

0000102c <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    102c:	4b05      	ldr	r3, [pc, #20]	; (1044 <arch_irq_is_enabled+0x18>)
    102e:	0942      	lsrs	r2, r0, #5
    1030:	f000 001f 	and.w	r0, r0, #31
    1034:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    1038:	2301      	movs	r3, #1
    103a:	fa03 f000 	lsl.w	r0, r3, r0
}
    103e:	4010      	ands	r0, r2
    1040:	4770      	bx	lr
    1042:	bf00      	nop
    1044:	e000e100 	.word	0xe000e100

00001048 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    1048:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    104a:	2800      	cmp	r0, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    104c:	bfa8      	it	ge
    104e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    1052:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1056:	bfb8      	it	lt
    1058:	4b06      	ldrlt	r3, [pc, #24]	; (1074 <z_arm_irq_priority_set+0x2c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    105a:	ea4f 1141 	mov.w	r1, r1, lsl #5
    105e:	bfac      	ite	ge
    1060:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1064:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1068:	b2c9      	uxtb	r1, r1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    106a:	bfb4      	ite	lt
    106c:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    106e:	f880 1300 	strbge.w	r1, [r0, #768]	; 0x300
}
    1072:	4770      	bx	lr
    1074:	e000ed14 	.word	0xe000ed14

00001078 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    1078:	bf30      	wfi
    b z_SysNmiOnReset
    107a:	f7ff bffd 	b.w	1078 <z_SysNmiOnReset>
    107e:	bf00      	nop

00001080 <z_arm_prep_c>:
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    1080:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1082:	4b08      	ldr	r3, [pc, #32]	; (10a4 <z_arm_prep_c+0x24>)
    1084:	4a08      	ldr	r2, [pc, #32]	; (10a8 <z_arm_prep_c+0x28>)
    1086:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    108a:	6093      	str	r3, [r2, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    108c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1090:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    1094:	f002 f894 	bl	31c0 <z_bss_zero>
	z_data_copy();
    1098:	f002 fd30 	bl	3afc <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    109c:	f000 fa0e 	bl	14bc <z_arm_interrupt_init>
	z_cstart();
    10a0:	f002 f8d2 	bl	3248 <z_cstart>
    10a4:	00000000 	.word	0x00000000
    10a8:	e000ed00 	.word	0xe000ed00

000010ac <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    10ac:	4a09      	ldr	r2, [pc, #36]	; (10d4 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    10ae:	490a      	ldr	r1, [pc, #40]	; (10d8 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    10b0:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    10b2:	6809      	ldr	r1, [r1, #0]
    10b4:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    10b6:	4909      	ldr	r1, [pc, #36]	; (10dc <arch_swap+0x30>)
	_current->arch.basepri = key;
    10b8:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    10ba:	684b      	ldr	r3, [r1, #4]
    10bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    10c0:	604b      	str	r3, [r1, #4]
    10c2:	2300      	movs	r3, #0
    10c4:	f383 8811 	msr	BASEPRI, r3
    10c8:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    10cc:	6893      	ldr	r3, [r2, #8]
}
    10ce:	6f98      	ldr	r0, [r3, #120]	; 0x78
    10d0:	4770      	bx	lr
    10d2:	bf00      	nop
    10d4:	20000338 	.word	0x20000338
    10d8:	00004b58 	.word	0x00004b58
    10dc:	e000ed00 	.word	0xe000ed00

000010e0 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    10e0:	4912      	ldr	r1, [pc, #72]	; (112c <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    10e2:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    10e4:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    10e8:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    10ea:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    10ee:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    10f2:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    10f4:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    10f8:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    10fc:	4f0c      	ldr	r7, [pc, #48]	; (1130 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    10fe:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    1102:	698a      	ldr	r2, [r1, #24]

    str r2, [r1, #_kernel_offset_to_current]
    1104:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    1106:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1108:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    110a:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    110c:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    110e:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    1112:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    1114:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    1116:	f000 fa6d 	bl	15f4 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    111a:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    111e:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    1122:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    1126:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    112a:	4770      	bx	lr
    ldr r1, =_kernel
    112c:	20000338 	.word	0x20000338
    ldr v4, =_SCS_ICSR
    1130:	e000ed04 	.word	0xe000ed04

00001134 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    1134:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1138:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    113a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    113e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    1142:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1144:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    1148:	2902      	cmp	r1, #2
    beq _oops
    114a:	d0ff      	beq.n	114c <_oops>

0000114c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    114c:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
    114e:	f002 ff87 	bl	4060 <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
    1152:	bd01      	pop	{r0, pc}

00001154 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    1154:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    1158:	9b00      	ldr	r3, [sp, #0]
    115a:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    115e:	490a      	ldr	r1, [pc, #40]	; (1188 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    1160:	9b01      	ldr	r3, [sp, #4]
    1162:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    1166:	9b02      	ldr	r3, [sp, #8]
    1168:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    116c:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    1170:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    1174:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    1178:	f842 1c08 	str.w	r1, [r2, #-8]
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    117c:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    117e:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    1180:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    1182:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    1184:	4770      	bx	lr
    1186:	bf00      	nop
    1188:	00003ddb 	.word	0x00003ddb

0000118c <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    118c:	4a09      	ldr	r2, [pc, #36]	; (11b4 <z_check_thread_stack_fail+0x28>)
{
    118e:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    1190:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    1192:	b170      	cbz	r0, 11b2 <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    1194:	f113 0f16 	cmn.w	r3, #22
    1198:	6e40      	ldr	r0, [r0, #100]	; 0x64
    119a:	d005      	beq.n	11a8 <z_check_thread_stack_fail+0x1c>
    119c:	f1a0 0240 	sub.w	r2, r0, #64	; 0x40
    11a0:	429a      	cmp	r2, r3
    11a2:	d805      	bhi.n	11b0 <z_check_thread_stack_fail+0x24>
    11a4:	4283      	cmp	r3, r0
    11a6:	d203      	bcs.n	11b0 <z_check_thread_stack_fail+0x24>
		return 0;
    11a8:	4281      	cmp	r1, r0
    11aa:	bf28      	it	cs
    11ac:	2000      	movcs	r0, #0
    11ae:	4770      	bx	lr
    11b0:	2000      	movs	r0, #0
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
}
    11b2:	4770      	bx	lr
    11b4:	20000338 	.word	0x20000338

000011b8 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    11b8:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    11ba:	4b09      	ldr	r3, [pc, #36]	; (11e0 <arch_switch_to_main_thread+0x28>)
{
    11bc:	460d      	mov	r5, r1
    11be:	4614      	mov	r4, r2
	_current = main_thread;
    11c0:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    11c2:	f000 fa17 	bl	15f4 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    11c6:	4620      	mov	r0, r4
    11c8:	f385 8809 	msr	PSP, r5
    11cc:	2100      	movs	r1, #0
    11ce:	b663      	cpsie	if
    11d0:	f381 8811 	msr	BASEPRI, r1
    11d4:	f3bf 8f6f 	isb	sy
    11d8:	2200      	movs	r2, #0
    11da:	2300      	movs	r3, #0
    11dc:	f002 fdfd 	bl	3dda <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    11e0:	20000338 	.word	0x20000338

000011e4 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    11e4:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    11e6:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    11e8:	4a0b      	ldr	r2, [pc, #44]	; (1218 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    11ea:	6950      	ldr	r0, [r2, #20]
	cmp r0, #0
    11ec:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    11ee:	bf1e      	ittt	ne
	movne	r1, #0
    11f0:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    11f2:	6151      	strne	r1, [r2, #20]
		blne	z_pm_save_idle_exit
    11f4:	f003 fa6b 	blne	46ce <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    11f8:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    11fa:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    11fe:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    1202:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    1206:	4905      	ldr	r1, [pc, #20]	; (121c <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    1208:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    120a:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    120c:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    120e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    1212:	4903      	ldr	r1, [pc, #12]	; (1220 <_isr_wrapper+0x3c>)
	bx r1
    1214:	4708      	bx	r1
    1216:	0000      	.short	0x0000
	ldr r2, =_kernel
    1218:	20000338 	.word	0x20000338
	ldr r1, =_sw_isr_table
    121c:	00004908 	.word	0x00004908
	ldr r1, =z_arm_int_exit
    1220:	00001225 	.word	0x00001225

00001224 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    1224:	4b04      	ldr	r3, [pc, #16]	; (1238 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    1226:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    1228:	6998      	ldr	r0, [r3, #24]
	cmp r0, r1
    122a:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    122c:	d003      	beq.n	1236 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    122e:	4903      	ldr	r1, [pc, #12]	; (123c <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    1230:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    1234:	600a      	str	r2, [r1, #0]

00001236 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    1236:	4770      	bx	lr
	ldr r3, =_kernel
    1238:	20000338 	.word	0x20000338
	ldr r1, =_SCS_ICSR
    123c:	e000ed04 	.word	0xe000ed04

00001240 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    1240:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_ARM_MEM_GENERIC;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1242:	4b20      	ldr	r3, [pc, #128]	; (12c4 <mem_manage_fault+0x84>)
{
    1244:	4615      	mov	r5, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1246:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_MEM_GENERIC;
    1248:	f012 0f10 	tst.w	r2, #16
		reason = K_ERR_ARM_MEM_STACKING;
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    124c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_MEM_GENERIC;
    124e:	bf14      	ite	ne
    1250:	2411      	movne	r4, #17
    1252:	2410      	moveq	r4, #16
		reason = K_ERR_ARM_MEM_UNSTACKING;
    1254:	f012 0f08 	tst.w	r2, #8
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1258:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_MEM_UNSTACKING;
    125a:	bf18      	it	ne
    125c:	2412      	movne	r4, #18
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    125e:	0792      	lsls	r2, r2, #30
{
    1260:	4606      	mov	r6, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1262:	d50a      	bpl.n	127a <mem_manage_fault+0x3a>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    1264:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    1266:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1268:	0614      	lsls	r4, r2, #24
    126a:	d528      	bpl.n	12be <mem_manage_fault+0x7e>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    126c:	b119      	cbz	r1, 1276 <mem_manage_fault+0x36>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    126e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1270:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1274:	629a      	str	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_MEM_DATA_ACCESS;
    1276:	2413      	movs	r4, #19
    1278:	e001      	b.n	127e <mem_manage_fault+0x3e>
	uint32_t mmfar = -EINVAL;
    127a:	f06f 0015 	mvn.w	r0, #21
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    127e:	4b11      	ldr	r3, [pc, #68]	; (12c4 <mem_manage_fault+0x84>)
    1280:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_MEM_INSTRUCTION_ACCESS;
    1282:	f012 0f01 	tst.w	r2, #1
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1286:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_MEM_INSTRUCTION_ACCESS;
    1288:	bf18      	it	ne
    128a:	2414      	movne	r4, #20
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    128c:	06d1      	lsls	r1, r2, #27
    128e:	d402      	bmi.n	1296 <mem_manage_fault+0x56>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    1290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1292:	079a      	lsls	r2, r3, #30
    1294:	d50a      	bpl.n	12ac <mem_manage_fault+0x6c>
		 * not accompanied by a data access violation error (i.e.
		 * when stack overflows due to the exception entry frame
		 * stacking): z_check_thread_stack_fail() shall be able to
		 * handle the case of 'mmfar' holding the -EINVAL value.
		 */
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    1296:	4b0b      	ldr	r3, [pc, #44]	; (12c4 <mem_manage_fault+0x84>)
    1298:	685b      	ldr	r3, [r3, #4]
    129a:	051b      	lsls	r3, r3, #20
    129c:	d506      	bpl.n	12ac <mem_manage_fault+0x6c>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    129e:	4631      	mov	r1, r6
    12a0:	f7ff ff74 	bl	118c <z_check_thread_stack_fail>
				((uint32_t) &esf[0]));

			if (min_stack_ptr) {
    12a4:	b110      	cbz	r0, 12ac <mem_manage_fault+0x6c>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    12a6:	f380 8809 	msr	PSP, r0
				 * fatal error and a thread that corrupted its
				 * stack needs to be aborted.
				 */
				__set_PSP(min_stack_ptr);

				reason = K_ERR_STACK_CHK_FAIL;
    12aa:	2402      	movs	r4, #2
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
	}
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    12ac:	4a05      	ldr	r2, [pc, #20]	; (12c4 <mem_manage_fault+0x84>)
    12ae:	6a93      	ldr	r3, [r2, #40]	; 0x28
    12b0:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    12b4:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    12b6:	2300      	movs	r3, #0
    12b8:	702b      	strb	r3, [r5, #0]

	return reason;
}
    12ba:	4620      	mov	r0, r4
    12bc:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    12be:	f06f 0015 	mvn.w	r0, #21
    12c2:	e7d8      	b.n	1276 <mem_manage_fault+0x36>
    12c4:	e000ed00 	.word	0xe000ed00

000012c8 <usage_fault.constprop.0>:
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    12c8:	4b13      	ldr	r3, [pc, #76]	; (1318 <usage_fault.constprop.0+0x50>)
    12ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;
    12cc:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
		reason = K_ERR_ARM_USAGE_DIV_0;
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    12d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;
    12d2:	bf14      	ite	ne
    12d4:	201e      	movne	r0, #30
    12d6:	201d      	moveq	r0, #29
		reason = K_ERR_ARM_USAGE_UNALIGNED_ACCESS;
    12d8:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    12dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_USAGE_UNALIGNED_ACCESS;
    12de:	bf18      	it	ne
    12e0:	201f      	movne	r0, #31
		reason = K_ERR_ARM_USAGE_NO_COPROCESSOR;
    12e2:	f412 2f00 	tst.w	r2, #524288	; 0x80000
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    12e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_USAGE_NO_COPROCESSOR;
    12e8:	bf18      	it	ne
    12ea:	2021      	movne	r0, #33	; 0x21
		reason = K_ERR_ARM_USAGE_ILLEGAL_EXC_RETURN;
    12ec:	f412 2f80 	tst.w	r2, #262144	; 0x40000
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    12f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_USAGE_ILLEGAL_EXC_RETURN;
    12f2:	bf18      	it	ne
    12f4:	2022      	movne	r0, #34	; 0x22
		reason = K_ERR_ARM_USAGE_ILLEGAL_EPSR;
    12f6:	f412 3f00 	tst.w	r2, #131072	; 0x20000
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    12fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_USAGE_ILLEGAL_EPSR;
    12fc:	bf18      	it	ne
    12fe:	2023      	movne	r0, #35	; 0x23
		reason = K_ERR_ARM_USAGE_UNDEFINED_INSTRUCTION;
    1300:	f412 3f80 	tst.w	r2, #65536	; 0x10000
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1304:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1306:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    130a:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    130e:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    1310:	bf18      	it	ne
    1312:	2024      	movne	r0, #36	; 0x24
    1314:	4770      	bx	lr
    1316:	bf00      	nop
    1318:	e000ed00 	.word	0xe000ed00

0000131c <bus_fault.constprop.0>:
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    131c:	b510      	push	{r4, lr}
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    131e:	4b16      	ldr	r3, [pc, #88]	; (1378 <bus_fault.constprop.0+0x5c>)
    1320:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    1322:	6a9c      	ldr	r4, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_BUS_GENERIC;
    1324:	f412 5f80 	tst.w	r2, #4096	; 0x1000
    1328:	bf14      	ite	ne
    132a:	2217      	movne	r2, #23
    132c:	2216      	moveq	r2, #22
		reason = K_ERR_ARM_BUS_UNSTACKING;
    132e:	f414 6f00 	tst.w	r4, #2048	; 0x800
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    1332:	6a9c      	ldr	r4, [r3, #40]	; 0x28
		reason = K_ERR_ARM_BUS_UNSTACKING;
    1334:	bf18      	it	ne
    1336:	2218      	movne	r2, #24
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    1338:	05a4      	lsls	r4, r4, #22
    133a:	d509      	bpl.n	1350 <bus_fault.constprop.0+0x34>
		STORE_xFAR(bfar, SCB->BFAR);
    133c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    133e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1340:	0412      	lsls	r2, r2, #16
    1342:	d504      	bpl.n	134e <bus_fault.constprop.0+0x32>
			if (from_hard_fault != 0) {
    1344:	b118      	cbz	r0, 134e <bus_fault.constprop.0+0x32>
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    1346:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1348:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    134c:	629a      	str	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_BUS_PRECISE_DATA_BUS;
    134e:	2219      	movs	r2, #25
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    1350:	4b09      	ldr	r3, [pc, #36]	; (1378 <bus_fault.constprop.0+0x5c>)
    1352:	6a98      	ldr	r0, [r3, #40]	; 0x28
		reason = K_ERR_ARM_BUS_IMPRECISE_DATA_BUS;
    1354:	f410 6f80 	tst.w	r0, #1024	; 0x400
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    1358:	6a98      	ldr	r0, [r3, #40]	; 0x28
		reason = K_ERR_ARM_BUS_IMPRECISE_DATA_BUS;
    135a:	bf18      	it	ne
    135c:	221a      	movne	r2, #26
		reason = K_ERR_ARM_BUS_INSTRUCTION_BUS;
    135e:	f410 7f80 	tst.w	r0, #256	; 0x100
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1362:	6a98      	ldr	r0, [r3, #40]	; 0x28
    1364:	f440 407f 	orr.w	r0, r0, #65280	; 0xff00
    1368:	6298      	str	r0, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    136a:	f04f 0300 	mov.w	r3, #0
    136e:	700b      	strb	r3, [r1, #0]
}
    1370:	bf0c      	ite	eq
    1372:	4610      	moveq	r0, r2
    1374:	201b      	movne	r0, #27
    1376:	bd10      	pop	{r4, pc}
    1378:	e000ed00 	.word	0xe000ed00

0000137c <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    137c:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    137e:	4b45      	ldr	r3, [pc, #276]	; (1494 <z_arm_fault+0x118>)
    1380:	685b      	ldr	r3, [r3, #4]
{
    1382:	b08a      	sub	sp, #40	; 0x28
    1384:	4605      	mov	r5, r0
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1386:	f3c3 0308 	ubfx	r3, r3, #0, #9
    138a:	2600      	movs	r6, #0
    138c:	f386 8811 	msr	BASEPRI, r6
    1390:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    1394:	f002 407f 	and.w	r0, r2, #4278190080	; 0xff000000
    1398:	f1b0 4f7f 	cmp.w	r0, #4278190080	; 0xff000000
    139c:	d111      	bne.n	13c2 <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    139e:	f002 000c 	and.w	r0, r2, #12
    13a2:	2808      	cmp	r0, #8
    13a4:	d00d      	beq.n	13c2 <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    13a6:	0710      	lsls	r0, r2, #28
			ptr_esf =  (z_arch_esf_t *)psp;
    13a8:	bf4c      	ite	mi
    13aa:	460d      	movmi	r5, r1
			*nested_exc = true;
    13ac:	2601      	movpl	r6, #1
	*recoverable = false;
    13ae:	2200      	movs	r2, #0
	switch (fault) {
    13b0:	3b03      	subs	r3, #3
	*recoverable = false;
    13b2:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    13b6:	2b03      	cmp	r3, #3
    13b8:	d805      	bhi.n	13c6 <z_arm_fault+0x4a>
    13ba:	e8df f003 	tbb	[pc, r3]
    13be:	5d1e      	.short	0x5d1e
    13c0:	5a61      	.short	0x5a61
		return NULL;
    13c2:	4635      	mov	r5, r6
    13c4:	e7f3      	b.n	13ae <z_arm_fault+0x32>
    13c6:	2400      	movs	r4, #0
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    13c8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    13cc:	b99b      	cbnz	r3, 13f6 <z_arm_fault+0x7a>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    13ce:	2220      	movs	r2, #32
    13d0:	4629      	mov	r1, r5
    13d2:	a802      	add	r0, sp, #8
    13d4:	f002 fe6d 	bl	40b2 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    13d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    13da:	2e00      	cmp	r6, #0
    13dc:	d054      	beq.n	1488 <z_arm_fault+0x10c>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    13de:	f3c3 0208 	ubfx	r2, r3, #0, #9
    13e2:	b922      	cbnz	r2, 13ee <z_arm_fault+0x72>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    13e4:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    13e8:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    13ec:	9309      	str	r3, [sp, #36]	; 0x24

	if (IS_ENABLED(CONFIG_SIMPLIFIED_EXCEPTION_CODES) && (reason >= K_ERR_ARCH_START)) {
		reason = K_ERR_CPU_EXCEPTION;
	}

	z_arm_fatal_error(reason, &esf_copy);
    13ee:	a902      	add	r1, sp, #8
    13f0:	4620      	mov	r0, r4
    13f2:	f002 fe33 	bl	405c <z_arm_fatal_error>
}
    13f6:	b00a      	add	sp, #40	; 0x28
    13f8:	bd70      	pop	{r4, r5, r6, pc}
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    13fa:	4b26      	ldr	r3, [pc, #152]	; (1494 <z_arm_fault+0x118>)
    13fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    13fe:	0791      	lsls	r1, r2, #30
    1400:	d4e1      	bmi.n	13c6 <z_arm_fault+0x4a>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    1402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1404:	2a00      	cmp	r2, #0
    1406:	dbde      	blt.n	13c6 <z_arm_fault+0x4a>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    1408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    140a:	0052      	lsls	r2, r2, #1
    140c:	d5db      	bpl.n	13c6 <z_arm_fault+0x4a>
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    140e:	695a      	ldr	r2, [r3, #20]
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    1410:	69a9      	ldr	r1, [r5, #24]
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    1412:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1416:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    1418:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    141c:	f3bf 8f6f 	isb	sy
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    1420:	695a      	ldr	r2, [r3, #20]
	uint16_t fault_insn = *(ret_addr - 1);
    1422:	f831 1c02 	ldrh.w	r1, [r1, #-2]
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    1426:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    142a:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    142c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1430:	f3bf 8f6f 	isb	sy
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    1434:	f64d 7202 	movw	r2, #57090	; 0xdf02
    1438:	4291      	cmp	r1, r2
    143a:	d00a      	beq.n	1452 <z_arm_fault+0xd6>
		} else if ((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk) != 0) {
    143c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    143e:	b2d2      	uxtb	r2, r2
    1440:	b14a      	cbz	r2, 1456 <z_arm_fault+0xda>
			reason = mem_manage_fault(esf, 1, recoverable);
    1442:	f10d 0207 	add.w	r2, sp, #7
    1446:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    1448:	4628      	mov	r0, r5
    144a:	f7ff fef9 	bl	1240 <mem_manage_fault>
		reason = usage_fault(esf);
    144e:	4604      	mov	r4, r0
		break;
    1450:	e7ba      	b.n	13c8 <z_arm_fault+0x4c>
			reason = esf->basic.r0;
    1452:	682c      	ldr	r4, [r5, #0]
    1454:	e7b8      	b.n	13c8 <z_arm_fault+0x4c>
		} else if ((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk) != 0) {
    1456:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1458:	f412 4f7f 	tst.w	r2, #65280	; 0xff00
    145c:	d005      	beq.n	146a <z_arm_fault+0xee>
			reason = bus_fault(esf, 1, recoverable);
    145e:	f10d 0107 	add.w	r1, sp, #7
    1462:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    1464:	f7ff ff5a 	bl	131c <bus_fault.constprop.0>
    1468:	e7f1      	b.n	144e <z_arm_fault+0xd2>
		} else if ((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk) != 0) {
    146a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    146c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    1470:	d3a9      	bcc.n	13c6 <z_arm_fault+0x4a>
		reason = usage_fault(esf);
    1472:	f7ff ff29 	bl	12c8 <usage_fault.constprop.0>
    1476:	e7ea      	b.n	144e <z_arm_fault+0xd2>
		reason = mem_manage_fault(esf, 0, recoverable);
    1478:	f10d 0207 	add.w	r2, sp, #7
    147c:	2100      	movs	r1, #0
    147e:	e7e3      	b.n	1448 <z_arm_fault+0xcc>
		reason = bus_fault(esf, 0, recoverable);
    1480:	f10d 0107 	add.w	r1, sp, #7
    1484:	2000      	movs	r0, #0
    1486:	e7ed      	b.n	1464 <z_arm_fault+0xe8>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1488:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    148c:	f023 0301 	bic.w	r3, r3, #1
    1490:	e7ac      	b.n	13ec <z_arm_fault+0x70>
    1492:	bf00      	nop
    1494:	e000ed00 	.word	0xe000ed00

00001498 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1498:	4a02      	ldr	r2, [pc, #8]	; (14a4 <z_arm_fault_init+0xc>)
    149a:	6953      	ldr	r3, [r2, #20]
    149c:	f043 0310 	orr.w	r3, r3, #16
    14a0:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    14a2:	4770      	bx	lr
    14a4:	e000ed00 	.word	0xe000ed00

000014a8 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    14a8:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    14ac:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    14b0:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    14b2:	4672      	mov	r2, lr
	bl z_arm_fault
    14b4:	f7ff ff62 	bl	137c <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    14b8:	bd01      	pop	{r0, pc}
    14ba:	bf00      	nop

000014bc <z_arm_interrupt_init>:
    14bc:	4804      	ldr	r0, [pc, #16]	; (14d0 <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    14be:	2300      	movs	r3, #0
    14c0:	2120      	movs	r1, #32
    14c2:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    14c4:	3301      	adds	r3, #1
    14c6:	2b1e      	cmp	r3, #30
    14c8:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    14cc:	d1f9      	bne.n	14c2 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    14ce:	4770      	bx	lr
    14d0:	e000e100 	.word	0xe000e100

000014d4 <__start>:
    strb r0, [r1]
#endif /* CONFIG_DEBUG_THREAD_INFO */

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    14d4:	2000      	movs	r0, #0
    msr CONTROL, r0
    14d6:	f380 8814 	msr	CONTROL, r0
    isb
    14da:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_PM_S2RAM)
    bl arch_pm_s2ram_resume
#endif /* CONFIG_PM_S2RAM */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    14de:	f7ff fc3d 	bl	d5c <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    14e2:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    14e4:	490d      	ldr	r1, [pc, #52]	; (151c <__start+0x48>)
    str r0, [r1]
    14e6:	6008      	str	r0, [r1, #0]
    dsb
    14e8:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    14ec:	480c      	ldr	r0, [pc, #48]	; (1520 <__start+0x4c>)
    msr msp, r0
    14ee:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    14f2:	f000 f82b 	bl	154c <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    14f6:	2020      	movs	r0, #32
    msr BASEPRI, r0
    14f8:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    14fc:	4809      	ldr	r0, [pc, #36]	; (1524 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    14fe:	f44f 6104 	mov.w	r1, #2112	; 0x840
    adds r0, r0, r1
    1502:	1840      	adds	r0, r0, r1
    msr PSP, r0
    1504:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    1508:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    150c:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    150e:	4308      	orrs	r0, r1
    msr CONTROL, r0
    1510:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    1514:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    1518:	f7ff fdb2 	bl	1080 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    151c:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1520:	20001540 	.word	0x20001540
    ldr r0, =z_interrupt_stacks
    1524:	200007c0 	.word	0x200007c0

00001528 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    1528:	4907      	ldr	r1, [pc, #28]	; (1548 <z_arm_clear_arm_mpu_config+0x20>)
    152a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

	for (i = 0; i < num_regions; i++) {
    152e:	2300      	movs	r3, #0
	int num_regions =
    1530:	f3c2 2207 	ubfx	r2, r2, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    1534:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    1536:	4293      	cmp	r3, r2
    1538:	db00      	blt.n	153c <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
    153a:	4770      	bx	lr
  MPU->RNR = rnr;
    153c:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  MPU->RASR = 0U;
    1540:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
    1544:	3301      	adds	r3, #1
    1546:	e7f6      	b.n	1536 <z_arm_clear_arm_mpu_config+0xe>
    1548:	e000ed00 	.word	0xe000ed00

0000154c <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    154c:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    154e:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    1550:	2300      	movs	r3, #0
    1552:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    1556:	f7ff ffe7 	bl	1528 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    155a:	4b14      	ldr	r3, [pc, #80]	; (15ac <z_arm_init_arch_hw_at_boot+0x60>)
    155c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1560:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    1564:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    1568:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    156c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    1570:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    1574:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    1578:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    157c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    1580:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    1584:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    1588:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    158c:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    1590:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    1594:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    1598:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    159c:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    15a0:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    15a2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    15a6:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    15aa:	bd08      	pop	{r3, pc}
    15ac:	e000e100 	.word	0xe000e100

000015b0 <z_impl_k_thread_abort>:
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    15b0:	4b08      	ldr	r3, [pc, #32]	; (15d4 <z_impl_k_thread_abort+0x24>)
    15b2:	689b      	ldr	r3, [r3, #8]
    15b4:	4283      	cmp	r3, r0
    15b6:	d10b      	bne.n	15d0 <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    15b8:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    15bc:	b143      	cbz	r3, 15d0 <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    15be:	4b06      	ldr	r3, [pc, #24]	; (15d8 <z_impl_k_thread_abort+0x28>)
    15c0:	685a      	ldr	r2, [r3, #4]
    15c2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    15c6:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    15c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    15ca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    15ce:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
    15d0:	f002 ba34 	b.w	3a3c <z_thread_abort>
    15d4:	20000338 	.word	0x20000338
    15d8:	e000ed00 	.word	0xe000ed00

000015dc <z_arm_configure_static_mpu_regions>:
	 * into account the unused SRAM area, as well.
	 */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    15dc:	4b02      	ldr	r3, [pc, #8]	; (15e8 <z_arm_configure_static_mpu_regions+0xc>)
    15de:	4a03      	ldr	r2, [pc, #12]	; (15ec <z_arm_configure_static_mpu_regions+0x10>)
    15e0:	4803      	ldr	r0, [pc, #12]	; (15f0 <z_arm_configure_static_mpu_regions+0x14>)
    15e2:	2101      	movs	r1, #1
    15e4:	f000 b870 	b.w	16c8 <arm_core_mpu_configure_static_mpu_regions>
    15e8:	20006000 	.word	0x20006000
    15ec:	20000000 	.word	0x20000000
    15f0:	00004a78 	.word	0x00004a78

000015f4 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    15f4:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    15f6:	4b05      	ldr	r3, [pc, #20]	; (160c <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    15f8:	3a40      	subs	r2, #64	; 0x40
	dynamic_regions[region_num].start = guard_start;
    15fa:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    15fc:	4a04      	ldr	r2, [pc, #16]	; (1610 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    15fe:	2140      	movs	r1, #64	; 0x40
    1600:	e9c3 1201 	strd	r1, r2, [r3, #4]

	/* Configure the dynamic MPU regions */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    1604:	4618      	mov	r0, r3
    1606:	2101      	movs	r1, #1
    1608:	f000 b868 	b.w	16dc <arm_core_mpu_configure_dynamic_mpu_regions>
    160c:	200001fc 	.word	0x200001fc
    1610:	150b0000 	.word	0x150b0000

00001614 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    1614:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    1616:	4e20      	ldr	r6, [pc, #128]	; (1698 <mpu_configure_regions+0x84>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    1618:	2500      	movs	r5, #0
    161a:	428d      	cmp	r5, r1
    161c:	da39      	bge.n	1692 <mpu_configure_regions+0x7e>
		if (regions[i].size == 0U) {
    161e:	6844      	ldr	r4, [r0, #4]
    1620:	b374      	cbz	r4, 1680 <mpu_configure_regions+0x6c>
			continue;
		}
		/* Non-empty region. */

		if (do_sanity_check &&
    1622:	b153      	cbz	r3, 163a <mpu_configure_regions+0x26>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    1624:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    1628:	ea14 0f0c 	tst.w	r4, ip
    162c:	d12f      	bne.n	168e <mpu_configure_regions+0x7a>
		&&
    162e:	2c1f      	cmp	r4, #31
    1630:	d92d      	bls.n	168e <mpu_configure_regions+0x7a>
		((part->start & (part->size - 1U)) == 0U);
    1632:	6807      	ldr	r7, [r0, #0]
		&&
    1634:	ea1c 0f07 	tst.w	ip, r7
    1638:	d129      	bne.n	168e <mpu_configure_regions+0x7a>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    163a:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    163c:	6807      	ldr	r7, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    163e:	f8d0 c008 	ldr.w	ip, [r0, #8]
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
			return -EINVAL;
		}

		reg_index = mpu_configure_region(reg_index, &regions[i]);
    1642:	fa5f fe82 	uxtb.w	lr, r2
	if (size <= 32U) {
    1646:	d91e      	bls.n	1686 <mpu_configure_regions+0x72>
	if (size > (1UL << 31)) {
    1648:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    164c:	d81d      	bhi.n	168a <mpu_configure_regions+0x76>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    164e:	3c01      	subs	r4, #1
    1650:	fab4 f484 	clz	r4, r4
    1654:	f1c4 041f 	rsb	r4, r4, #31
    1658:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    165a:	f1be 0f07 	cmp.w	lr, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    165e:	ea4c 0c04 	orr.w	ip, ip, r4
    1662:	d814      	bhi.n	168e <mpu_configure_regions+0x7a>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1664:	f027 041f 	bic.w	r4, r7, #31
				| MPU_RBAR_VALID_Msk | index;
    1668:	4314      	orrs	r4, r2
    166a:	f044 0410 	orr.w	r4, r4, #16
    166e:	f8c6 2098 	str.w	r2, [r6, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1672:	f8c6 409c 	str.w	r4, [r6, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    1676:	f04c 0401 	orr.w	r4, ip, #1
    167a:	f8c6 40a0 	str.w	r4, [r6, #160]	; 0xa0
		if (reg_index == -EINVAL) {
			return reg_index;
		}

		/* Increment number of programmed MPU indices. */
		reg_index++;
    167e:	3201      	adds	r2, #1
	for (i = 0; i < regions_num; i++) {
    1680:	3501      	adds	r5, #1
    1682:	300c      	adds	r0, #12
    1684:	e7c9      	b.n	161a <mpu_configure_regions+0x6>
		return REGION_32B;
    1686:	2408      	movs	r4, #8
    1688:	e7e7      	b.n	165a <mpu_configure_regions+0x46>
		return REGION_4G;
    168a:	243e      	movs	r4, #62	; 0x3e
    168c:	e7e5      	b.n	165a <mpu_configure_regions+0x46>
			return -EINVAL;
    168e:	f06f 0215 	mvn.w	r2, #21
	}

	return reg_index;
}
    1692:	4610      	mov	r0, r2
    1694:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1696:	bf00      	nop
    1698:	e000ed00 	.word	0xe000ed00

0000169c <arm_core_mpu_enable>:
	 * background region for privileged software access if desired.
	 */
#if defined(CONFIG_MPU_DISABLE_BACKGROUND_MAP)
	MPU->CTRL = MPU_CTRL_ENABLE_Msk;
#else
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    169c:	4b04      	ldr	r3, [pc, #16]	; (16b0 <arm_core_mpu_enable+0x14>)
    169e:	2205      	movs	r2, #5
    16a0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    16a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    16a8:	f3bf 8f6f 	isb	sy
#endif

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    16ac:	4770      	bx	lr
    16ae:	bf00      	nop
    16b0:	e000ed00 	.word	0xe000ed00

000016b4 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    16b4:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    16b8:	4b02      	ldr	r3, [pc, #8]	; (16c4 <arm_core_mpu_disable+0x10>)
    16ba:	2200      	movs	r2, #0
    16bc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    16c0:	4770      	bx	lr
    16c2:	bf00      	nop
    16c4:	e000ed00 	.word	0xe000ed00

000016c8 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	*static_regions, const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    16c8:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    16ca:	4c03      	ldr	r4, [pc, #12]	; (16d8 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    16cc:	2301      	movs	r3, #1
    16ce:	7822      	ldrb	r2, [r4, #0]
    16d0:	f7ff ffa0 	bl	1614 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    16d4:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    16d6:	bd10      	pop	{r4, pc}
    16d8:	2000036c 	.word	0x2000036c

000016dc <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	*dynamic_regions, uint8_t regions_num)
{
    16dc:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    16de:	4a09      	ldr	r2, [pc, #36]	; (1704 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
    16e0:	2300      	movs	r3, #0
    16e2:	7812      	ldrb	r2, [r2, #0]
    16e4:	f7ff ff96 	bl	1614 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    16e8:	f110 0f16 	cmn.w	r0, #22
    16ec:	d002      	beq.n	16f4 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
  MPU->RNR = rnr;
    16ee:	4a06      	ldr	r2, [pc, #24]	; (1708 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    16f0:	2807      	cmp	r0, #7
    16f2:	dd00      	ble.n	16f6 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    16f4:	bd08      	pop	{r3, pc}
    16f6:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    16fa:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
    16fe:	3001      	adds	r0, #1
    1700:	e7f6      	b.n	16f0 <arm_core_mpu_configure_dynamic_mpu_regions+0x14>
    1702:	bf00      	nop
    1704:	2000036c 	.word	0x2000036c
    1708:	e000ed00 	.word	0xe000ed00

0000170c <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    170c:	4914      	ldr	r1, [pc, #80]	; (1760 <z_arm_mpu_init+0x54>)
    170e:	6808      	ldr	r0, [r1, #0]
    1710:	2808      	cmp	r0, #8
{
    1712:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    1714:	d821      	bhi.n	175a <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    1716:	f7ff ffcd 	bl	16b4 <arm_core_mpu_disable>
    171a:	4c12      	ldr	r4, [pc, #72]	; (1764 <z_arm_mpu_init+0x58>)
    171c:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    171e:	2200      	movs	r2, #0
    1720:	4290      	cmp	r0, r2
    1722:	f101 010c 	add.w	r1, r1, #12
    1726:	d105      	bne.n	1734 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    1728:	4b0f      	ldr	r3, [pc, #60]	; (1768 <z_arm_mpu_init+0x5c>)
    172a:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    172c:	f7ff ffb6 	bl	169c <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    1730:	2000      	movs	r0, #0
}
    1732:	bd10      	pop	{r4, pc}
    1734:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1738:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    173c:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    1740:	4313      	orrs	r3, r2
    1742:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1746:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    174a:	f851 3c04 	ldr.w	r3, [r1, #-4]
    174e:	f043 0301 	orr.w	r3, r3, #1
    1752:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1756:	3201      	adds	r2, #1
    1758:	e7e2      	b.n	1720 <z_arm_mpu_init+0x14>
		return -1;
    175a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    175e:	e7e8      	b.n	1732 <z_arm_mpu_init+0x26>
    1760:	00004a84 	.word	0x00004a84
    1764:	e000ed00 	.word	0xe000ed00
    1768:	2000036c 	.word	0x2000036c

0000176c <__stdout_hook_install>:

static int (*_stdout_hook)(int c) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int c))
{
	_stdout_hook = hook;
    176c:	4b01      	ldr	r3, [pc, #4]	; (1774 <__stdout_hook_install+0x8>)
    176e:	6018      	str	r0, [r3, #0]
}
    1770:	4770      	bx	lr
    1772:	bf00      	nop
    1774:	20000008 	.word	0x20000008

00001778 <sys_arch_reboot>:
    }
    else
    {
        p_gpregret = &((volatile uint32_t *)&p_reg->GPREGRET)[0];
    }
    *p_gpregret = val;
    1778:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    177c:	b2c0      	uxtb	r0, r0
    177e:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    1782:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1786:	4905      	ldr	r1, [pc, #20]	; (179c <sys_arch_reboot+0x24>)
    1788:	4b05      	ldr	r3, [pc, #20]	; (17a0 <sys_arch_reboot+0x28>)
    178a:	68ca      	ldr	r2, [r1, #12]
    178c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    1790:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1792:	60cb      	str	r3, [r1, #12]
    1794:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1798:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    179a:	e7fd      	b.n	1798 <sys_arch_reboot+0x20>
    179c:	e000ed00 	.word	0xe000ed00
    17a0:	05fa0004 	.word	0x05fa0004

000017a4 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    17a4:	b120      	cbz	r0, 17b0 <arch_busy_wait+0xc>
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    17a6:	4b03      	ldr	r3, [pc, #12]	; (17b4 <arch_busy_wait+0x10>)
    17a8:	0180      	lsls	r0, r0, #6
    17aa:	f043 0301 	orr.w	r3, r3, #1
    17ae:	4718      	bx	r3
}

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    17b0:	4770      	bx	lr
    17b2:	bf00      	nop
    17b4:	00004a70 	.word	0x00004a70

000017b8 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    17b8:	4b08      	ldr	r3, [pc, #32]	; (17dc <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    17ba:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    17bc:	1ac3      	subs	r3, r0, r3
{
    17be:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    17c0:	4907      	ldr	r1, [pc, #28]	; (17e0 <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    17c2:	109b      	asrs	r3, r3, #2
{
    17c4:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    17c6:	4359      	muls	r1, r3
    17c8:	4806      	ldr	r0, [pc, #24]	; (17e4 <onoff_stop+0x2c>)
    17ca:	2240      	movs	r2, #64	; 0x40
    17cc:	f002 fcc9 	bl	4162 <stop>
	notify(mgr, res);
    17d0:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    17d2:	4601      	mov	r1, r0
	notify(mgr, res);
    17d4:	4620      	mov	r0, r4
}
    17d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    17da:	4718      	bx	r3
    17dc:	2000021c 	.word	0x2000021c
    17e0:	b6db6db7 	.word	0xb6db6db7
    17e4:	000048c0 	.word	0x000048c0

000017e8 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    17e8:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    17ea:	4c0c      	ldr	r4, [pc, #48]	; (181c <onoff_start+0x34>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    17ec:	4a0c      	ldr	r2, [pc, #48]	; (1820 <onoff_start+0x38>)
    17ee:	2340      	movs	r3, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
    17f0:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    17f2:	9300      	str	r3, [sp, #0]
{
    17f4:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    17f6:	460b      	mov	r3, r1
    17f8:	490a      	ldr	r1, [pc, #40]	; (1824 <onoff_start+0x3c>)
	size_t offset = (size_t)(mgr - data->mgr);
    17fa:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    17fc:	4361      	muls	r1, r4
{
    17fe:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1800:	4809      	ldr	r0, [pc, #36]	; (1828 <onoff_start+0x40>)
    1802:	f002 fcdb 	bl	41bc <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    1806:	1e01      	subs	r1, r0, #0
    1808:	da05      	bge.n	1816 <onoff_start+0x2e>
		notify(mgr, err);
    180a:	4630      	mov	r0, r6
    180c:	462b      	mov	r3, r5
	}
}
    180e:	b002      	add	sp, #8
    1810:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    1814:	4718      	bx	r3
}
    1816:	b002      	add	sp, #8
    1818:	bd70      	pop	{r4, r5, r6, pc}
    181a:	bf00      	nop
    181c:	2000021c 	.word	0x2000021c
    1820:	00004229 	.word	0x00004229
    1824:	b6db6db7 	.word	0xb6db6db7
    1828:	000048c0 	.word	0x000048c0

0000182c <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    182c:	2200      	movs	r2, #0
{
    182e:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1830:	2101      	movs	r1, #1
{
    1832:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1834:	4610      	mov	r0, r2
    1836:	f7ff fc07 	bl	1048 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    183a:	480f      	ldr	r0, [pc, #60]	; (1878 <clk_init+0x4c>)
    183c:	f001 f8aa 	bl	2994 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    1840:	4b0e      	ldr	r3, [pc, #56]	; (187c <clk_init+0x50>)
    1842:	4298      	cmp	r0, r3
    1844:	d115      	bne.n	1872 <clk_init+0x46>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    1846:	f002 fe6a 	bl	451e <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    184a:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    184c:	490c      	ldr	r1, [pc, #48]	; (1880 <clk_init+0x54>)
    184e:	4630      	mov	r0, r6
    1850:	f002 fb1d 	bl	3e8e <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    1854:	2800      	cmp	r0, #0
    1856:	db0b      	blt.n	1870 <clk_init+0x44>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1858:	2501      	movs	r5, #1
    185a:	6435      	str	r5, [r6, #64]	; 0x40
	struct nrf_clock_control_data *data = dev->data;
    185c:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    185e:	4908      	ldr	r1, [pc, #32]	; (1880 <clk_init+0x54>)
    1860:	f104 001c 	add.w	r0, r4, #28
    1864:	f002 fb13 	bl	3e8e <onoff_manager_init>
		if (err < 0) {
    1868:	2800      	cmp	r0, #0
    186a:	db01      	blt.n	1870 <clk_init+0x44>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    186c:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    186e:	2000      	movs	r0, #0
}
    1870:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    1872:	f06f 0004 	mvn.w	r0, #4
    1876:	e7fb      	b.n	1870 <clk_init+0x44>
    1878:	000018b9 	.word	0x000018b9
    187c:	0bad0000 	.word	0x0bad0000
    1880:	00004aa4 	.word	0x00004aa4

00001884 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    1884:	b570      	push	{r4, r5, r6, lr}
    1886:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    1888:	230c      	movs	r3, #12
    188a:	4809      	ldr	r0, [pc, #36]	; (18b0 <clkstarted_handle.constprop.0+0x2c>)
    188c:	434b      	muls	r3, r1
    188e:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    1890:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    1894:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    1896:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    1898:	4418      	add	r0, r3
	sub_data->cb = NULL;
    189a:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    189c:	f002 fc4e 	bl	413c <set_on_state>
	if (callback) {
    18a0:	b12d      	cbz	r5, 18ae <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    18a2:	4632      	mov	r2, r6
    18a4:	462b      	mov	r3, r5
    18a6:	4803      	ldr	r0, [pc, #12]	; (18b4 <clkstarted_handle.constprop.0+0x30>)
}
    18a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    18ac:	4718      	bx	r3
}
    18ae:	bd70      	pop	{r4, r5, r6, pc}
    18b0:	2000021c 	.word	0x2000021c
    18b4:	000048c0 	.word	0x000048c0

000018b8 <clock_event_handler>:
	switch (event) {
    18b8:	b110      	cbz	r0, 18c0 <clock_event_handler+0x8>
    18ba:	2801      	cmp	r0, #1
    18bc:	d004      	beq.n	18c8 <clock_event_handler+0x10>
    18be:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    18c0:	4b03      	ldr	r3, [pc, #12]	; (18d0 <clock_event_handler+0x18>)
    18c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    18c4:	075b      	lsls	r3, r3, #29
    18c6:	d101      	bne.n	18cc <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    18c8:	f7ff bfdc 	b.w	1884 <clkstarted_handle.constprop.0>
}
    18cc:	4770      	bx	lr
    18ce:	bf00      	nop
    18d0:	2000021c 	.word	0x2000021c

000018d4 <generic_hfclk_start>:
{
    18d4:	b508      	push	{r3, lr}
	__asm__ volatile(
    18d6:	f04f 0320 	mov.w	r3, #32
    18da:	f3ef 8111 	mrs	r1, BASEPRI
    18de:	f383 8812 	msr	BASEPRI_MAX, r3
    18e2:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    18e6:	4a12      	ldr	r2, [pc, #72]	; (1930 <generic_hfclk_start+0x5c>)
    18e8:	6813      	ldr	r3, [r2, #0]
    18ea:	f043 0002 	orr.w	r0, r3, #2
    18ee:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    18f0:	07da      	lsls	r2, r3, #31
    18f2:	d408      	bmi.n	1906 <generic_hfclk_start+0x32>
	__asm__ volatile(
    18f4:	f381 8811 	msr	BASEPRI, r1
    18f8:	f3bf 8f6f 	isb	sy
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    18fc:	2001      	movs	r0, #1
}
    18fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    1902:	f002 be19 	b.w	4538 <nrfx_clock_start>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    1906:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    190a:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    190e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    1912:	07d3      	lsls	r3, r2, #31
    1914:	d5ee      	bpl.n	18f4 <generic_hfclk_start+0x20>
			set_on_state(get_hf_flags());
    1916:	4807      	ldr	r0, [pc, #28]	; (1934 <generic_hfclk_start+0x60>)
    1918:	f002 fc10 	bl	413c <set_on_state>
    191c:	f381 8811 	msr	BASEPRI, r1
    1920:	f3bf 8f6f 	isb	sy
		clkstarted_handle(CLOCK_DEVICE,
    1924:	2000      	movs	r0, #0
}
    1926:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    192a:	f7ff bfab 	b.w	1884 <clkstarted_handle.constprop.0>
    192e:	bf00      	nop
    1930:	2000026c 	.word	0x2000026c
    1934:	2000025c 	.word	0x2000025c

00001938 <api_blocking_start>:
{
    1938:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    193a:	2200      	movs	r2, #0
    193c:	2301      	movs	r3, #1
    193e:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1942:	4a09      	ldr	r2, [pc, #36]	; (1968 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1944:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1948:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    194a:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    194e:	f002 fc64 	bl	421a <api_start>
	if (err < 0) {
    1952:	2800      	cmp	r0, #0
    1954:	db05      	blt.n	1962 <api_blocking_start+0x2a>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    1956:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    195a:	2300      	movs	r3, #0
    195c:	4668      	mov	r0, sp
    195e:	f001 fda9 	bl	34b4 <z_impl_k_sem_take>
}
    1962:	b005      	add	sp, #20
    1964:	f85d fb04 	ldr.w	pc, [sp], #4
    1968:	00004247 	.word	0x00004247

0000196c <generic_hfclk_stop>:
{
    196c:	b510      	push	{r4, lr}
	__asm__ volatile(
    196e:	f04f 0320 	mov.w	r3, #32
    1972:	f3ef 8411 	mrs	r4, BASEPRI
    1976:	f383 8812 	msr	BASEPRI_MAX, r3
    197a:	f3bf 8f6f 	isb	sy
	hfclk_users &= ~HF_USER_GENERIC;
    197e:	4a07      	ldr	r2, [pc, #28]	; (199c <generic_hfclk_stop+0x30>)
    1980:	6813      	ldr	r3, [r2, #0]
    1982:	f023 0102 	bic.w	r1, r3, #2
	if (!(hfclk_users & HF_USER_BT)) {
    1986:	07db      	lsls	r3, r3, #31
	hfclk_users &= ~HF_USER_GENERIC;
    1988:	6011      	str	r1, [r2, #0]
	if (!(hfclk_users & HF_USER_BT)) {
    198a:	d402      	bmi.n	1992 <generic_hfclk_stop+0x26>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    198c:	2001      	movs	r0, #1
    198e:	f002 fe0f 	bl	45b0 <nrfx_clock_stop>
	__asm__ volatile(
    1992:	f384 8811 	msr	BASEPRI, r4
    1996:	f3bf 8f6f 	isb	sy
}
    199a:	bd10      	pop	{r4, pc}
    199c:	2000026c 	.word	0x2000026c

000019a0 <z_nrf_clock_control_lf_on>:
{
    19a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    19a4:	4938      	ldr	r1, [pc, #224]	; (1a88 <z_nrf_clock_control_lf_on+0xe8>)
    19a6:	f3bf 8f5b 	dmb	ish
    19aa:	4607      	mov	r7, r0
    19ac:	2201      	movs	r2, #1
    19ae:	e851 3f00 	ldrex	r3, [r1]
    19b2:	e841 2000 	strex	r0, r2, [r1]
    19b6:	2800      	cmp	r0, #0
    19b8:	d1f9      	bne.n	19ae <z_nrf_clock_control_lf_on+0xe>
    19ba:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    19be:	b933      	cbnz	r3, 19ce <z_nrf_clock_control_lf_on+0x2e>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    19c0:	4932      	ldr	r1, [pc, #200]	; (1a8c <z_nrf_clock_control_lf_on+0xec>)
		err = onoff_request(mgr, &cli);
    19c2:	4833      	ldr	r0, [pc, #204]	; (1a90 <z_nrf_clock_control_lf_on+0xf0>)
    19c4:	604b      	str	r3, [r1, #4]
    19c6:	60cb      	str	r3, [r1, #12]
    19c8:	608a      	str	r2, [r1, #8]
    19ca:	f002 fa73 	bl	3eb4 <onoff_request>
	switch (start_mode) {
    19ce:	1e7b      	subs	r3, r7, #1
    19d0:	2b01      	cmp	r3, #1
    19d2:	d82b      	bhi.n	1a2c <z_nrf_clock_control_lf_on+0x8c>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    19d4:	2f01      	cmp	r7, #1
    19d6:	d107      	bne.n	19e8 <z_nrf_clock_control_lf_on+0x48>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    19d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    19dc:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    19e0:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    19e4:	2b01      	cmp	r3, #1
    19e6:	d021      	beq.n	1a2c <z_nrf_clock_control_lf_on+0x8c>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    19e8:	f002 fe6b 	bl	46c2 <k_is_in_isr>
    19ec:	4605      	mov	r5, r0
    19ee:	b9f8      	cbnz	r0, 1a30 <z_nrf_clock_control_lf_on+0x90>
 */
static inline bool k_is_pre_kernel(void)
{
	extern bool z_sys_post_kernel; /* in init.c */

	return !z_sys_post_kernel;
    19f0:	4b28      	ldr	r3, [pc, #160]	; (1a94 <z_nrf_clock_control_lf_on+0xf4>)
    19f2:	781b      	ldrb	r3, [r3, #0]
    19f4:	b1e3      	cbz	r3, 1a30 <z_nrf_clock_control_lf_on+0x90>
    p_reg->INTENCLR = mask;
    19f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    19fa:	2202      	movs	r2, #2
    19fc:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    1a00:	4606      	mov	r6, r0
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1a02:	f8df 8094 	ldr.w	r8, [pc, #148]	; 1a98 <z_nrf_clock_control_lf_on+0xf8>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    1a06:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    1a0a:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    1a0e:	f8d4 2418 	ldr.w	r2, [r4, #1048]	; 0x418
    1a12:	03d2      	lsls	r2, r2, #15
    1a14:	d516      	bpl.n	1a44 <z_nrf_clock_control_lf_on+0xa4>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    1a16:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1a1a:	2b01      	cmp	r3, #1
    1a1c:	d001      	beq.n	1a22 <z_nrf_clock_control_lf_on+0x82>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    1a1e:	2f01      	cmp	r7, #1
    1a20:	d110      	bne.n	1a44 <z_nrf_clock_control_lf_on+0xa4>
	if (isr_mode) {
    1a22:	b35d      	cbz	r5, 1a7c <z_nrf_clock_control_lf_on+0xdc>
    1a24:	f386 8811 	msr	BASEPRI, r6
    1a28:	f3bf 8f6f 	isb	sy
}
    1a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm__ volatile(
    1a30:	f04f 0320 	mov.w	r3, #32
    1a34:	f3ef 8611 	mrs	r6, BASEPRI
    1a38:	f383 8812 	msr	BASEPRI_MAX, r3
    1a3c:	f3bf 8f6f 	isb	sy
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1a40:	2501      	movs	r5, #1
    1a42:	e7de      	b.n	1a02 <z_nrf_clock_control_lf_on+0x62>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    1a44:	b1ad      	cbz	r5, 1a72 <z_nrf_clock_control_lf_on+0xd2>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    1a46:	4630      	mov	r0, r6
    1a48:	f7ff fad6 	bl	ff8 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    1a4c:	f8d4 3518 	ldr.w	r3, [r4, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    1a50:	2b00      	cmp	r3, #0
    1a52:	d1da      	bne.n	1a0a <z_nrf_clock_control_lf_on+0x6a>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    1a54:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    1a58:	2a00      	cmp	r2, #0
    1a5a:	d0d6      	beq.n	1a0a <z_nrf_clock_control_lf_on+0x6a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1a5c:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    1a60:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    1a64:	2301      	movs	r3, #1
    1a66:	f8c4 3518 	str.w	r3, [r4, #1304]	; 0x518
    1a6a:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1a6e:	60a3      	str	r3, [r4, #8]
}
    1a70:	e7cb      	b.n	1a0a <z_nrf_clock_control_lf_on+0x6a>
	return z_impl_k_sleep(timeout);
    1a72:	2100      	movs	r1, #0
    1a74:	2021      	movs	r0, #33	; 0x21
    1a76:	f001 ffc1 	bl	39fc <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    1a7a:	e7e7      	b.n	1a4c <z_nrf_clock_control_lf_on+0xac>
    p_reg->INTENSET = mask;
    1a7c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1a80:	2202      	movs	r2, #2
    1a82:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    1a86:	e7d1      	b.n	1a2c <z_nrf_clock_control_lf_on+0x8c>
    1a88:	20000218 	.word	0x20000218
    1a8c:	20000208 	.word	0x20000208
    1a90:	20000238 	.word	0x20000238
    1a94:	20000780 	.word	0x20000780
    1a98:	e000e100 	.word	0xe000e100

00001a9c <rtt_console_init>:

	return character;
}

static int rtt_console_init(void)
{
    1a9c:	b510      	push	{r4, lr}

#ifdef CONFIG_PRINTK
	__printk_hook_install(rtt_console_out);
    1a9e:	4c04      	ldr	r4, [pc, #16]	; (1ab0 <rtt_console_init+0x14>)
    1aa0:	4620      	mov	r0, r4
    1aa2:	f7fe fc87 	bl	3b4 <__printk_hook_install>
#endif
	__stdout_hook_install(rtt_console_out);
    1aa6:	4620      	mov	r0, r4
    1aa8:	f7ff fe60 	bl	176c <__stdout_hook_install>

	return 0;
}
    1aac:	2000      	movs	r0, #0
    1aae:	bd10      	pop	{r4, pc}
    1ab0:	00001ab5 	.word	0x00001ab5

00001ab4 <rtt_console_out>:
{
    1ab4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    1ab6:	4e14      	ldr	r6, [pc, #80]	; (1b08 <rtt_console_out+0x54>)
	char c = (char)character;
    1ab8:	f88d 0007 	strb.w	r0, [sp, #7]
{
    1abc:	4604      	mov	r4, r0
	char c = (char)character;
    1abe:	2503      	movs	r5, #3
		SEGGER_RTT_LOCK();
    1ac0:	f3ef 8711 	mrs	r7, BASEPRI
    1ac4:	f04f 0120 	mov.w	r1, #32
    1ac8:	f381 8811 	msr	BASEPRI, r1
		cnt = SEGGER_RTT_WriteNoLock(0, &c, 1);
    1acc:	2201      	movs	r2, #1
    1ace:	f10d 0107 	add.w	r1, sp, #7
    1ad2:	2000      	movs	r0, #0
    1ad4:	f001 fb0a 	bl	30ec <SEGGER_RTT_WriteNoLock>
		SEGGER_RTT_UNLOCK();
    1ad8:	f387 8811 	msr	BASEPRI, r7
		if (cnt) {
    1adc:	b120      	cbz	r0, 1ae8 <rtt_console_out+0x34>
			host_present = true;
    1ade:	2301      	movs	r3, #1
    1ae0:	7033      	strb	r3, [r6, #0]
}
    1ae2:	4620      	mov	r0, r4
    1ae4:	b003      	add	sp, #12
    1ae6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		} else if (host_present) {
    1ae8:	7833      	ldrb	r3, [r6, #0]
    1aea:	2b00      	cmp	r3, #0
    1aec:	d0f9      	beq.n	1ae2 <rtt_console_out+0x2e>
			if (max_cnt) {
    1aee:	3d01      	subs	r5, #1
    1af0:	d008      	beq.n	1b04 <rtt_console_out+0x50>
	if (!IS_ENABLED(CONFIG_MULTITHREADING) || k_is_in_isr()) {
    1af2:	f002 fde6 	bl	46c2 <k_is_in_isr>
    1af6:	2800      	cmp	r0, #0
    1af8:	d1e2      	bne.n	1ac0 <rtt_console_out+0xc>
    1afa:	2100      	movs	r1, #0
    1afc:	2042      	movs	r0, #66	; 0x42
    1afe:	f001 ff7d 	bl	39fc <z_impl_k_sleep>
		SEGGER_RTT_LOCK();
    1b02:	e7dd      	b.n	1ac0 <rtt_console_out+0xc>
				host_present = false;
    1b04:	7035      	strb	r5, [r6, #0]
    1b06:	e7ec      	b.n	1ae2 <rtt_console_out+0x2e>
    1b08:	2000036d 	.word	0x2000036d

00001b0c <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
    1b0c:	b530      	push	{r4, r5, lr}
	return port->config;
    1b0e:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1b10:	7b05      	ldrb	r5, [r0, #12]
    1b12:	f001 041f 	and.w	r4, r1, #31
	nrfx_err_t err;
	uint8_t ch;

	if (mode == GPIO_INT_MODE_DISABLED) {
    1b16:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
{
    1b1a:	b085      	sub	sp, #20
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1b1c:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    1b20:	d105      	bne.n	1b2e <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
    1b22:	4620      	mov	r0, r4
    1b24:	f001 f9b2 	bl	2e8c <nrfx_gpiote_trigger_disable>

		return 0;
    1b28:	2000      	movs	r0, #0
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);

	return 0;
}
    1b2a:	b005      	add	sp, #20
    1b2c:	bd30      	pop	{r4, r5, pc}
	nrfx_gpiote_trigger_config_t trigger_config = {
    1b2e:	2500      	movs	r5, #0
	if (mode == GPIO_INT_MODE_LEVEL) {
    1b30:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
    1b34:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    1b38:	d114      	bne.n	1b64 <gpio_nrfx_pin_interrupt_configure+0x58>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    1b3a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
	nrfx_gpiote_trigger_config_t trigger_config = {
    1b3e:	bf0c      	ite	eq
    1b40:	2304      	moveq	r3, #4
    1b42:	2305      	movne	r3, #5
    1b44:	f88d 3008 	strb.w	r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1b48:	2300      	movs	r3, #0
    1b4a:	4619      	mov	r1, r3
    1b4c:	aa02      	add	r2, sp, #8
    1b4e:	4620      	mov	r0, r4
    1b50:	f000 ffd2 	bl	2af8 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1b54:	4b1d      	ldr	r3, [pc, #116]	; (1bcc <gpio_nrfx_pin_interrupt_configure+0xc0>)
    1b56:	4298      	cmp	r0, r3
    1b58:	d135      	bne.n	1bc6 <gpio_nrfx_pin_interrupt_configure+0xba>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    1b5a:	2101      	movs	r1, #1
    1b5c:	4620      	mov	r0, r4
    1b5e:	f001 f951 	bl	2e04 <nrfx_gpiote_trigger_enable>
	return 0;
    1b62:	e7e1      	b.n	1b28 <gpio_nrfx_pin_interrupt_configure+0x1c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    1b64:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    1b68:	d022      	beq.n	1bb0 <gpio_nrfx_pin_interrupt_configure+0xa4>
    1b6a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    1b6e:	bf14      	ite	ne
    1b70:	2301      	movne	r3, #1
    1b72:	2302      	moveq	r3, #2
	nrfx_gpiote_trigger_config_t trigger_config = {
    1b74:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    1b78:	6883      	ldr	r3, [r0, #8]
    1b7a:	40cb      	lsrs	r3, r1
    1b7c:	07d9      	lsls	r1, r3, #31
    1b7e:	d4e3      	bmi.n	1b48 <gpio_nrfx_pin_interrupt_configure+0x3c>
    1b80:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
    1b84:	d1e0      	bne.n	1b48 <gpio_nrfx_pin_interrupt_configure+0x3c>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    1b86:	f004 031f 	and.w	r3, r4, #31
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1b8a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    1b8e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    1b92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    1b96:	07db      	lsls	r3, r3, #31
    1b98:	d4d6      	bmi.n	1b48 <gpio_nrfx_pin_interrupt_configure+0x3c>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1b9a:	f10d 0507 	add.w	r5, sp, #7
    1b9e:	4629      	mov	r1, r5
    1ba0:	4620      	mov	r0, r4
    1ba2:	f001 f8db 	bl	2d5c <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    1ba6:	4b0a      	ldr	r3, [pc, #40]	; (1bd0 <gpio_nrfx_pin_interrupt_configure+0xc4>)
    1ba8:	4298      	cmp	r0, r3
    1baa:	d003      	beq.n	1bb4 <gpio_nrfx_pin_interrupt_configure+0xa8>
		trigger_config.p_in_channel = &ch;
    1bac:	9503      	str	r5, [sp, #12]
    1bae:	e7cb      	b.n	1b48 <gpio_nrfx_pin_interrupt_configure+0x3c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    1bb0:	2303      	movs	r3, #3
    1bb2:	e7df      	b.n	1b74 <gpio_nrfx_pin_interrupt_configure+0x68>
			err = nrfx_gpiote_channel_alloc(&ch);
    1bb4:	4628      	mov	r0, r5
    1bb6:	f001 f91f 	bl	2df8 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    1bba:	4b04      	ldr	r3, [pc, #16]	; (1bcc <gpio_nrfx_pin_interrupt_configure+0xc0>)
    1bbc:	4298      	cmp	r0, r3
    1bbe:	d0f5      	beq.n	1bac <gpio_nrfx_pin_interrupt_configure+0xa0>
				return -ENOMEM;
    1bc0:	f06f 000b 	mvn.w	r0, #11
    1bc4:	e7b1      	b.n	1b2a <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EINVAL;
    1bc6:	f06f 0015 	mvn.w	r0, #21
    1bca:	e7ae      	b.n	1b2a <gpio_nrfx_pin_interrupt_configure+0x1e>
    1bcc:	0bad0000 	.word	0x0bad0000
    1bd0:	0bad0004 	.word	0x0bad0004

00001bd4 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    1bd4:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    1bd6:	f001 f8ff 	bl	2dd8 <nrfx_gpiote_is_init>
    1bda:	4604      	mov	r4, r0
    1bdc:	b968      	cbnz	r0, 1bfa <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    1bde:	f001 f8d3 	bl	2d88 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    1be2:	4b08      	ldr	r3, [pc, #32]	; (1c04 <gpio_nrfx_init+0x30>)
    1be4:	4298      	cmp	r0, r3
    1be6:	d10a      	bne.n	1bfe <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    1be8:	4807      	ldr	r0, [pc, #28]	; (1c08 <gpio_nrfx_init+0x34>)
    1bea:	4621      	mov	r1, r4
    1bec:	f001 f8b0 	bl	2d50 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    1bf0:	4622      	mov	r2, r4
    1bf2:	2105      	movs	r1, #5
    1bf4:	2006      	movs	r0, #6
    1bf6:	f7ff fa27 	bl	1048 <z_arm_irq_priority_set>
		return 0;
    1bfa:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    1bfc:	bd10      	pop	{r4, pc}
		return -EIO;
    1bfe:	f06f 0004 	mvn.w	r0, #4
    1c02:	e7fb      	b.n	1bfc <gpio_nrfx_init+0x28>
    1c04:	0bad0000 	.word	0x0bad0000
    1c08:	00001c0d 	.word	0x00001c0d

00001c0c <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1c0c:	0943      	lsrs	r3, r0, #5
{
    1c0e:	b570      	push	{r4, r5, r6, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1c10:	d107      	bne.n	1c22 <nrfx_gpio_handler+0x16>
	return list->head;
    1c12:	4b0b      	ldr	r3, [pc, #44]	; (1c40 <nrfx_gpio_handler+0x34>)
    1c14:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    1c16:	b121      	cbz	r1, 1c22 <nrfx_gpio_handler+0x16>
	gpio_fire_callbacks(list, port, BIT(pin));
    1c18:	2501      	movs	r5, #1
	return node->next;
    1c1a:	680c      	ldr	r4, [r1, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    1c1c:	4e09      	ldr	r6, [pc, #36]	; (1c44 <nrfx_gpio_handler+0x38>)
    1c1e:	4085      	lsls	r5, r0
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    1c20:	b901      	cbnz	r1, 1c24 <nrfx_gpio_handler+0x18>
}
    1c22:	bd70      	pop	{r4, r5, r6, pc}
		if (cb->pin_mask & pins) {
    1c24:	688a      	ldr	r2, [r1, #8]
    1c26:	402a      	ands	r2, r5
    1c28:	d002      	beq.n	1c30 <nrfx_gpio_handler+0x24>
			cb->handler(port, cb, cb->pin_mask & pins);
    1c2a:	684b      	ldr	r3, [r1, #4]
    1c2c:	4630      	mov	r0, r6
    1c2e:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    1c30:	b11c      	cbz	r4, 1c3a <nrfx_gpio_handler+0x2e>
    1c32:	6823      	ldr	r3, [r4, #0]
    1c34:	4621      	mov	r1, r4
    1c36:	461c      	mov	r4, r3
    1c38:	e7f2      	b.n	1c20 <nrfx_gpio_handler+0x14>
    1c3a:	4623      	mov	r3, r4
    1c3c:	e7fa      	b.n	1c34 <nrfx_gpio_handler+0x28>
    1c3e:	bf00      	nop
    1c40:	20000270 	.word	0x20000270
    1c44:	000048d8 	.word	0x000048d8

00001c48 <gpio_nrfx_pin_configure>:
{
    1c48:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	return port->config;
    1c4c:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1c4e:	7b3b      	ldrb	r3, [r7, #12]
    1c50:	f001 051f 	and.w	r5, r1, #31
    1c54:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
{
    1c58:	460e      	mov	r6, r1
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1c5a:	4628      	mov	r0, r5
    1c5c:	f10d 0103 	add.w	r1, sp, #3
{
    1c60:	4614      	mov	r4, r2
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1c62:	f001 f87b 	bl	2d5c <nrfx_gpiote_channel_get>
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    1c66:	f414 3f40 	tst.w	r4, #196608	; 0x30000
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1c6a:	4680      	mov	r8, r0
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    1c6c:	d10b      	bne.n	1c86 <gpio_nrfx_pin_configure+0x3e>
		(void)nrfx_gpiote_pin_uninit(abs_pin);
    1c6e:	4628      	mov	r0, r5
    1c70:	f001 f934 	bl	2edc <nrfx_gpiote_pin_uninit>
		if (free_ch) {
    1c74:	4b3d      	ldr	r3, [pc, #244]	; (1d6c <gpio_nrfx_pin_configure+0x124>)
    1c76:	4598      	cmp	r8, r3
    1c78:	d103      	bne.n	1c82 <gpio_nrfx_pin_configure+0x3a>
			err = nrfx_gpiote_channel_free(ch);
    1c7a:	f89d 0003 	ldrb.w	r0, [sp, #3]
    1c7e:	f001 f8b5 	bl	2dec <nrfx_gpiote_channel_free>
		return 0;
    1c82:	2000      	movs	r0, #0
    1c84:	e00c      	b.n	1ca0 <gpio_nrfx_pin_configure+0x58>
	nrfx_gpiote_trigger_config_t trigger_config = {
    1c86:	2300      	movs	r3, #0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1c88:	4619      	mov	r1, r3
    1c8a:	aa02      	add	r2, sp, #8
    1c8c:	4628      	mov	r0, r5
	nrfx_gpiote_trigger_config_t trigger_config = {
    1c8e:	e9cd 3302 	strd	r3, r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1c92:	f000 ff31 	bl	2af8 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1c96:	4b35      	ldr	r3, [pc, #212]	; (1d6c <gpio_nrfx_pin_configure+0x124>)
    1c98:	4298      	cmp	r0, r3
    1c9a:	d004      	beq.n	1ca6 <gpio_nrfx_pin_configure+0x5e>
		return NRF_GPIO_PIN_PULLUP;
    1c9c:	f06f 0015 	mvn.w	r0, #21
}
    1ca0:	b004      	add	sp, #16
    1ca2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (free_ch) {
    1ca6:	4580      	cmp	r8, r0
    1ca8:	d103      	bne.n	1cb2 <gpio_nrfx_pin_configure+0x6a>
		err = nrfx_gpiote_channel_free(ch);
    1caa:	f89d 0003 	ldrb.w	r0, [sp, #3]
    1cae:	f001 f89d 	bl	2dec <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    1cb2:	03a3      	lsls	r3, r4, #14
    1cb4:	d54b      	bpl.n	1d4e <gpio_nrfx_pin_configure+0x106>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    1cb6:	f240 3306 	movw	r3, #774	; 0x306
    1cba:	4023      	ands	r3, r4
    1cbc:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
    1cc0:	d019      	beq.n	1cf6 <gpio_nrfx_pin_configure+0xae>
    1cc2:	d80c      	bhi.n	1cde <gpio_nrfx_pin_configure+0x96>
    1cc4:	2b06      	cmp	r3, #6
    1cc6:	d017      	beq.n	1cf8 <gpio_nrfx_pin_configure+0xb0>
    1cc8:	d804      	bhi.n	1cd4 <gpio_nrfx_pin_configure+0x8c>
    1cca:	b1ab      	cbz	r3, 1cf8 <gpio_nrfx_pin_configure+0xb0>
    1ccc:	2b02      	cmp	r3, #2
    1cce:	d1e5      	bne.n	1c9c <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_D0S1;
    1cd0:	2304      	movs	r3, #4
    1cd2:	e011      	b.n	1cf8 <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    1cd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    1cd8:	d1e0      	bne.n	1c9c <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_H0S1;
    1cda:	2301      	movs	r3, #1
    1cdc:	e00c      	b.n	1cf8 <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    1cde:	f240 2202 	movw	r2, #514	; 0x202
    1ce2:	4293      	cmp	r3, r2
    1ce4:	d027      	beq.n	1d36 <gpio_nrfx_pin_configure+0xee>
    1ce6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    1cea:	d026      	beq.n	1d3a <gpio_nrfx_pin_configure+0xf2>
    1cec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    1cf0:	d1d4      	bne.n	1c9c <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_S0H1;
    1cf2:	2302      	movs	r3, #2
    1cf4:	e000      	b.n	1cf8 <gpio_nrfx_pin_configure+0xb0>
		*drive = NRF_GPIO_PIN_H0D1;
    1cf6:	2307      	movs	r3, #7
		nrfx_gpiote_output_config_t output_config = {
    1cf8:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    1cfc:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
    1d00:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
    1d04:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    1d06:	f88d 3005 	strb.w	r3, [sp, #5]
	} else if (flags & GPIO_PULL_DOWN) {
    1d0a:	bf54      	ite	pl
    1d0c:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    1d10:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    1d12:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
    1d14:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    1d18:	d511      	bpl.n	1d3e <gpio_nrfx_pin_configure+0xf6>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    1d1a:	687a      	ldr	r2, [r7, #4]
    1d1c:	2301      	movs	r3, #1
    1d1e:	40b3      	lsls	r3, r6
    p_reg->OUTSET = set_mask;
    1d20:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    1d24:	2200      	movs	r2, #0
    1d26:	a901      	add	r1, sp, #4
    1d28:	4628      	mov	r0, r5
    1d2a:	f000 ff93 	bl	2c54 <nrfx_gpiote_output_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1d2e:	4b0f      	ldr	r3, [pc, #60]	; (1d6c <gpio_nrfx_pin_configure+0x124>)
    1d30:	4298      	cmp	r0, r3
    1d32:	d0a6      	beq.n	1c82 <gpio_nrfx_pin_configure+0x3a>
    1d34:	e7b2      	b.n	1c9c <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_D0H1;
    1d36:	2305      	movs	r3, #5
    1d38:	e7de      	b.n	1cf8 <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    1d3a:	2303      	movs	r3, #3
    1d3c:	e7dc      	b.n	1cf8 <gpio_nrfx_pin_configure+0xb0>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    1d3e:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    1d40:	bf41      	itttt	mi
    1d42:	2301      	movmi	r3, #1
    1d44:	687a      	ldrmi	r2, [r7, #4]
    1d46:	40b3      	lslmi	r3, r6
    p_reg->OUTCLR = clr_mask;
    1d48:	f8c2 350c 	strmi.w	r3, [r2, #1292]	; 0x50c
}
    1d4c:	e7ea      	b.n	1d24 <gpio_nrfx_pin_configure+0xdc>
	if (flags & GPIO_PULL_UP) {
    1d4e:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1d50:	f04f 0300 	mov.w	r3, #0
	} else if (flags & GPIO_PULL_DOWN) {
    1d54:	bf54      	ite	pl
    1d56:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    1d5a:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1d5c:	461a      	mov	r2, r3
    1d5e:	a901      	add	r1, sp, #4
    1d60:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    1d62:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1d66:	f000 fec7 	bl	2af8 <nrfx_gpiote_input_configure>
    1d6a:	e7e0      	b.n	1d2e <gpio_nrfx_pin_configure+0xe6>
    1d6c:	0bad0000 	.word	0x0bad0000

00001d70 <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    1d70:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = dev->data;
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    1d72:	794b      	ldrb	r3, [r1, #5]
    1d74:	2b01      	cmp	r3, #1
    1d76:	d026      	beq.n	1dc6 <uarte_nrfx_configure+0x56>
    1d78:	2b03      	cmp	r3, #3
    1d7a:	d121      	bne.n	1dc0 <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    1d7c:	2510      	movs	r5, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    1d7e:	798b      	ldrb	r3, [r1, #6]
    1d80:	2b03      	cmp	r3, #3
    1d82:	d11d      	bne.n	1dc0 <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    1d84:	79ce      	ldrb	r6, [r1, #7]
    1d86:	b10e      	cbz	r6, 1d8c <uarte_nrfx_configure+0x1c>
    1d88:	2e01      	cmp	r6, #1
    1d8a:	d119      	bne.n	1dc0 <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    1d8c:	790a      	ldrb	r2, [r1, #4]
    1d8e:	b112      	cbz	r2, 1d96 <uarte_nrfx_configure+0x26>
    1d90:	2a02      	cmp	r2, #2
    1d92:	d115      	bne.n	1dc0 <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    1d94:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    1d96:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    1d98:	6844      	ldr	r4, [r0, #4]
	switch (baudrate) {
    1d9a:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    1d9e:	6827      	ldr	r7, [r4, #0]
	switch (baudrate) {
    1da0:	d067      	beq.n	1e72 <uarte_nrfx_configure+0x102>
    1da2:	d82d      	bhi.n	1e00 <uarte_nrfx_configure+0x90>
    1da4:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    1da8:	d066      	beq.n	1e78 <uarte_nrfx_configure+0x108>
    1daa:	d816      	bhi.n	1dda <uarte_nrfx_configure+0x6a>
    1dac:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    1db0:	d064      	beq.n	1e7c <uarte_nrfx_configure+0x10c>
    1db2:	d80a      	bhi.n	1dca <uarte_nrfx_configure+0x5a>
    1db4:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    1db8:	d063      	beq.n	1e82 <uarte_nrfx_configure+0x112>
    1dba:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    1dbe:	d063      	beq.n	1e88 <uarte_nrfx_configure+0x118>
		return -ENOTSUP;
    1dc0:	f06f 0085 	mvn.w	r0, #133	; 0x85
    1dc4:	e054      	b.n	1e70 <uarte_nrfx_configure+0x100>
	switch (cfg->stop_bits) {
    1dc6:	2500      	movs	r5, #0
    1dc8:	e7d9      	b.n	1d7e <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    1dca:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    1dce:	d05e      	beq.n	1e8e <uarte_nrfx_configure+0x11e>
    1dd0:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    1dd4:	d1f4      	bne.n	1dc0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    1dd6:	4b38      	ldr	r3, [pc, #224]	; (1eb8 <uarte_nrfx_configure+0x148>)
    1dd8:	e03c      	b.n	1e54 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    1dda:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    1dde:	d059      	beq.n	1e94 <uarte_nrfx_configure+0x124>
    1de0:	d807      	bhi.n	1df2 <uarte_nrfx_configure+0x82>
    1de2:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    1de6:	d057      	beq.n	1e98 <uarte_nrfx_configure+0x128>
    1de8:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    1dec:	d1e8      	bne.n	1dc0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    1dee:	4b33      	ldr	r3, [pc, #204]	; (1ebc <uarte_nrfx_configure+0x14c>)
    1df0:	e030      	b.n	1e54 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    1df2:	f647 2412 	movw	r4, #31250	; 0x7a12
    1df6:	42a3      	cmp	r3, r4
    1df8:	d1e2      	bne.n	1dc0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    1dfa:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    1dfe:	e029      	b.n	1e54 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    1e00:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    1e04:	d04a      	beq.n	1e9c <uarte_nrfx_configure+0x12c>
    1e06:	d813      	bhi.n	1e30 <uarte_nrfx_configure+0xc0>
    1e08:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    1e0c:	d049      	beq.n	1ea2 <uarte_nrfx_configure+0x132>
    1e0e:	d809      	bhi.n	1e24 <uarte_nrfx_configure+0xb4>
    1e10:	f64d 24c0 	movw	r4, #56000	; 0xdac0
    1e14:	42a3      	cmp	r3, r4
    1e16:	d046      	beq.n	1ea6 <uarte_nrfx_configure+0x136>
    1e18:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    1e1c:	d1d0      	bne.n	1dc0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    1e1e:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    1e22:	e017      	b.n	1e54 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    1e24:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    1e28:	d1ca      	bne.n	1dc0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    1e2a:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    1e2e:	e011      	b.n	1e54 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    1e30:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    1e34:	d03a      	beq.n	1eac <uarte_nrfx_configure+0x13c>
    1e36:	d808      	bhi.n	1e4a <uarte_nrfx_configure+0xda>
    1e38:	4c21      	ldr	r4, [pc, #132]	; (1ec0 <uarte_nrfx_configure+0x150>)
    1e3a:	42a3      	cmp	r3, r4
    1e3c:	d039      	beq.n	1eb2 <uarte_nrfx_configure+0x142>
    1e3e:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    1e42:	d1bd      	bne.n	1dc0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    1e44:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    1e48:	e004      	b.n	1e54 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    1e4a:	4c1e      	ldr	r4, [pc, #120]	; (1ec4 <uarte_nrfx_configure+0x154>)
    1e4c:	42a3      	cmp	r3, r4
    1e4e:	d1b7      	bne.n	1dc0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    1e50:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uarte_nrfx_data *data = dev->data;
    1e54:	6904      	ldr	r4, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    1e56:	f8c7 3524 	str.w	r3, [r7, #1316]	; 0x524
	return config->uarte_regs;
    1e5a:	6843      	ldr	r3, [r0, #4]
                    | (uint32_t)p_cfg->hwfc;
    1e5c:	4335      	orrs	r5, r6
    1e5e:	681b      	ldr	r3, [r3, #0]
    1e60:	432a      	orrs	r2, r5
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    1e62:	f8c3 256c 	str.w	r2, [r3, #1388]	; 0x56c
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	data->uart_config = *cfg;
    1e66:	c903      	ldmia	r1, {r0, r1}
    1e68:	1d23      	adds	r3, r4, #4
    1e6a:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    1e6e:	2000      	movs	r0, #0
}
    1e70:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    1e72:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    1e76:	e7ed      	b.n	1e54 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    1e78:	4b13      	ldr	r3, [pc, #76]	; (1ec8 <uarte_nrfx_configure+0x158>)
    1e7a:	e7eb      	b.n	1e54 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    1e7c:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    1e80:	e7e8      	b.n	1e54 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    1e82:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    1e86:	e7e5      	b.n	1e54 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    1e88:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    1e8c:	e7e2      	b.n	1e54 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    1e8e:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    1e92:	e7df      	b.n	1e54 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    1e94:	4b0d      	ldr	r3, [pc, #52]	; (1ecc <uarte_nrfx_configure+0x15c>)
    1e96:	e7dd      	b.n	1e54 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    1e98:	4b0d      	ldr	r3, [pc, #52]	; (1ed0 <uarte_nrfx_configure+0x160>)
    1e9a:	e7db      	b.n	1e54 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    1e9c:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    1ea0:	e7d8      	b.n	1e54 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    1ea2:	4b0c      	ldr	r3, [pc, #48]	; (1ed4 <uarte_nrfx_configure+0x164>)
    1ea4:	e7d6      	b.n	1e54 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    1ea6:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    1eaa:	e7d3      	b.n	1e54 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    1eac:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    1eb0:	e7d0      	b.n	1e54 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    1eb2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    1eb6:	e7cd      	b.n	1e54 <uarte_nrfx_configure+0xe4>
    1eb8:	0013b000 	.word	0x0013b000
    1ebc:	004ea000 	.word	0x004ea000
    1ec0:	0003d090 	.word	0x0003d090
    1ec4:	000f4240 	.word	0x000f4240
    1ec8:	00275000 	.word	0x00275000
    1ecc:	0075c000 	.word	0x0075c000
    1ed0:	003af000 	.word	0x003af000
    1ed4:	013a9000 	.word	0x013a9000

00001ed8 <uarte_0_init>:
		(__attribute__((__section__(LINKER_DT_NODE_REGION_NAME(	       \
			DT_PHANDLE(UARTE(idx), memory_regions)))))),	       \
		())

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    1ed8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    1edc:	4680      	mov	r8, r0
    1ede:	2200      	movs	r2, #0
    1ee0:	2101      	movs	r1, #1
    1ee2:	2002      	movs	r0, #2
    1ee4:	f7ff f8b0 	bl	1048 <z_arm_irq_priority_set>
    1ee8:	2002      	movs	r0, #2
    1eea:	f7ff f891 	bl	1010 <arch_irq_enable>
	const struct uarte_nrfx_config *config = dev->config;
    1eee:	f8d8 7004 	ldr.w	r7, [r8, #4]
	struct uarte_nrfx_data *data = dev->data;
    1ef2:	f8d8 6010 	ldr.w	r6, [r8, #16]
	return config->uarte_regs;
    1ef6:	683c      	ldr	r4, [r7, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    1ef8:	2100      	movs	r1, #0
    1efa:	f8c4 1500 	str.w	r1, [r4, #1280]	; 0x500
	data->dev = dev;
    1efe:	f8c6 8000 	str.w	r8, [r6]
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
    1f02:	f8d7 900c 	ldr.w	r9, [r7, #12]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    1f06:	aa01      	add	r2, sp, #4
    1f08:	4648      	mov	r0, r9
    1f0a:	f002 f9f4 	bl	42f6 <pinctrl_lookup_state>
	if (ret < 0) {
    1f0e:	1e05      	subs	r5, r0, #0
    1f10:	db54      	blt.n	1fbc <uarte_0_init+0xe4>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    1f12:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    1f14:	f8d9 2000 	ldr.w	r2, [r9]
    1f18:	7919      	ldrb	r1, [r3, #4]
    1f1a:	6818      	ldr	r0, [r3, #0]
    1f1c:	f002 f9fe 	bl	431c <pinctrl_configure_pins>
	if (err < 0) {
    1f20:	1e05      	subs	r5, r0, #0
    1f22:	db4b      	blt.n	1fbc <uarte_0_init+0xe4>
	err = uarte_nrfx_configure(dev, &data->uart_config);
    1f24:	1d31      	adds	r1, r6, #4
    1f26:	4640      	mov	r0, r8
    1f28:	f7ff ff22 	bl	1d70 <uarte_nrfx_configure>
	if (err) {
    1f2c:	4605      	mov	r5, r0
    1f2e:	2800      	cmp	r0, #0
    1f30:	d144      	bne.n	1fbc <uarte_0_init+0xe4>
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    1f32:	687b      	ldr	r3, [r7, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    1f34:	0799      	lsls	r1, r3, #30
    1f36:	d51a      	bpl.n	1f6e <uarte_0_init+0x96>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    1f38:	f106 0018 	add.w	r0, r6, #24
    1f3c:	f001 f89a 	bl	3074 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    1f40:	4b22      	ldr	r3, [pc, #136]	; (1fcc <uarte_0_init+0xf4>)
    1f42:	4298      	cmp	r0, r3
    1f44:	d13e      	bne.n	1fc4 <uarte_0_init+0xec>
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    1f46:	7e33      	ldrb	r3, [r6, #24]
    1f48:	00db      	lsls	r3, r3, #3
    1f4a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    1f4e:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    1f52:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    1f56:	f504 7190 	add.w	r1, r4, #288	; 0x120
    1f5a:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    1f5e:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    1f62:	7e32      	ldrb	r2, [r6, #24]
    1f64:	2301      	movs	r3, #1
    1f66:	4093      	lsls	r3, r2
    p_reg->CHENSET = mask;
    1f68:	4a19      	ldr	r2, [pc, #100]	; (1fd0 <uarte_0_init+0xf8>)
    1f6a:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    1f6e:	2308      	movs	r3, #8
    1f70:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
		if (!cfg->disable_rx) {
    1f74:	7a3b      	ldrb	r3, [r7, #8]
    1f76:	b953      	cbnz	r3, 1f8e <uarte_0_init+0xb6>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1f78:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    1f7c:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    1f80:	6973      	ldr	r3, [r6, #20]
    1f82:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    1f86:	2301      	movs	r3, #1
    1f88:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1f8c:	6023      	str	r3, [r4, #0]
	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    1f8e:	687b      	ldr	r3, [r7, #4]
    1f90:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    1f92:	bf5c      	itt	pl
    1f94:	f44f 7380 	movpl.w	r3, #256	; 0x100
    1f98:	f8c4 3304 	strpl.w	r3, [r4, #772]	; 0x304
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    1f9c:	687b      	ldr	r3, [r7, #4]
    1f9e:	06db      	lsls	r3, r3, #27
    1fa0:	bf44      	itt	mi
    1fa2:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    1fa6:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    1faa:	6933      	ldr	r3, [r6, #16]
    1fac:	f8c4 3544 	str.w	r3, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    1fb0:	2300      	movs	r3, #0
    1fb2:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1fb6:	2301      	movs	r3, #1
    1fb8:	60a3      	str	r3, [r4, #8]
    1fba:	60e3      	str	r3, [r4, #12]
UART_NRF_UARTE_DEVICE(0);
    1fbc:	4628      	mov	r0, r5
    1fbe:	b003      	add	sp, #12
    1fc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
    1fc4:	f06f 0504 	mvn.w	r5, #4
UART_NRF_UARTE_DEVICE(0);
    1fc8:	e7f8      	b.n	1fbc <uarte_0_init+0xe4>
    1fca:	bf00      	nop
    1fcc:	0bad0000 	.word	0x0bad0000
    1fd0:	4001f000 	.word	0x4001f000

00001fd4 <uarte_nrfx_poll_out>:
{
    1fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1fd6:	4604      	mov	r4, r0
	struct uarte_nrfx_data *data = dev->data;
    1fd8:	6907      	ldr	r7, [r0, #16]
{
    1fda:	460d      	mov	r5, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1fdc:	f002 fb71 	bl	46c2 <k_is_in_isr>
    1fe0:	b9b0      	cbnz	r0, 2010 <uarte_nrfx_poll_out+0x3c>
	return !z_sys_post_kernel;
    1fe2:	4b2e      	ldr	r3, [pc, #184]	; (209c <uarte_nrfx_poll_out+0xc8>)
    1fe4:	781b      	ldrb	r3, [r3, #0]
    1fe6:	b19b      	cbz	r3, 2010 <uarte_nrfx_poll_out+0x3c>
{
    1fe8:	2664      	movs	r6, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    1fea:	6860      	ldr	r0, [r4, #4]
    1fec:	f002 fa27 	bl	443e <is_tx_ready.isra.0>
    1ff0:	bb00      	cbnz	r0, 2034 <uarte_nrfx_poll_out+0x60>
    1ff2:	2001      	movs	r0, #1
    1ff4:	f002 fa91 	bl	451a <nrfx_busy_wait>
    1ff8:	3e01      	subs	r6, #1
    1ffa:	d1f6      	bne.n	1fea <uarte_nrfx_poll_out+0x16>
    1ffc:	2100      	movs	r1, #0
    1ffe:	2021      	movs	r0, #33	; 0x21
    2000:	f001 fcfc 	bl	39fc <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    2004:	e7f0      	b.n	1fe8 <uarte_nrfx_poll_out+0x14>
	__asm__ volatile(
    2006:	f386 8811 	msr	BASEPRI, r6
    200a:	f3bf 8f6f 	isb	sy
}
    200e:	e7f5      	b.n	1ffc <uarte_nrfx_poll_out+0x28>
	__asm__ volatile(
    2010:	f04f 0320 	mov.w	r3, #32
    2014:	f3ef 8611 	mrs	r6, BASEPRI
    2018:	f383 8812 	msr	BASEPRI_MAX, r3
    201c:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    2020:	6860      	ldr	r0, [r4, #4]
    2022:	4631      	mov	r1, r6
    2024:	f002 fa0b 	bl	443e <is_tx_ready.isra.0>
    2028:	b990      	cbnz	r0, 2050 <uarte_nrfx_poll_out+0x7c>
	__asm__ volatile(
    202a:	f386 8811 	msr	BASEPRI, r6
    202e:	f3bf 8f6f 	isb	sy
}
    2032:	e7ed      	b.n	2010 <uarte_nrfx_poll_out+0x3c>
	__asm__ volatile(
    2034:	f04f 0320 	mov.w	r3, #32
    2038:	f3ef 8611 	mrs	r6, BASEPRI
    203c:	f383 8812 	msr	BASEPRI_MAX, r3
    2040:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    2044:	6860      	ldr	r0, [r4, #4]
    2046:	4631      	mov	r1, r6
    2048:	f002 f9f9 	bl	443e <is_tx_ready.isra.0>
    204c:	2800      	cmp	r0, #0
    204e:	d0da      	beq.n	2006 <uarte_nrfx_poll_out+0x32>
	*data->char_out = c;
    2050:	693b      	ldr	r3, [r7, #16]
    2052:	701d      	strb	r5, [r3, #0]
	const struct uarte_nrfx_config *config = dev->config;
    2054:	6862      	ldr	r2, [r4, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    2056:	6938      	ldr	r0, [r7, #16]
	return config->uarte_regs;
    2058:	6813      	ldr	r3, [r2, #0]
    205a:	f8c3 0544 	str.w	r0, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    205e:	2001      	movs	r0, #1
    2060:	f8c3 0548 	str.w	r0, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2064:	2000      	movs	r0, #0
    2066:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
    206a:	f8d3 5120 	ldr.w	r5, [r3, #288]	; 0x120
    206e:	f8c3 0158 	str.w	r0, [r3, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    2072:	6852      	ldr	r2, [r2, #4]
    2074:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
    2078:	06d2      	lsls	r2, r2, #27
    207a:	d508      	bpl.n	208e <uarte_nrfx_poll_out+0xba>
	return config->uarte_regs;
    207c:	6862      	ldr	r2, [r4, #4]
    207e:	6812      	ldr	r2, [r2, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    2080:	2008      	movs	r0, #8
    2082:	f8c2 0500 	str.w	r0, [r2, #1280]	; 0x500
    p_reg->INTENSET = mask;
    2086:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    208a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    208e:	2201      	movs	r2, #1
    2090:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    2092:	f381 8811 	msr	BASEPRI, r1
    2096:	f3bf 8f6f 	isb	sy
}
    209a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    209c:	20000780 	.word	0x20000780

000020a0 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    20a0:	b570      	push	{r4, r5, r6, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    20a2:	2301      	movs	r3, #1
    20a4:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    20a6:	4a0e      	ldr	r2, [pc, #56]	; (20e0 <compare_int_lock+0x40>)
    20a8:	f3bf 8f5b 	dmb	ish
    20ac:	43dc      	mvns	r4, r3
    20ae:	e852 1f00 	ldrex	r1, [r2]
    20b2:	ea01 0504 	and.w	r5, r1, r4
    20b6:	e842 5600 	strex	r6, r5, [r2]
    20ba:	2e00      	cmp	r6, #0
    20bc:	d1f7      	bne.n	20ae <compare_int_lock+0xe>
    20be:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    20c2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    20c6:	4082      	lsls	r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    20c8:	4806      	ldr	r0, [pc, #24]	; (20e4 <compare_int_lock+0x44>)
    20ca:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    20ce:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    20d2:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    20d6:	420b      	tst	r3, r1
}
    20d8:	bf14      	ite	ne
    20da:	2001      	movne	r0, #1
    20dc:	2000      	moveq	r0, #0
    20de:	bd70      	pop	{r4, r5, r6, pc}
    20e0:	20000280 	.word	0x20000280
    20e4:	40011000 	.word	0x40011000

000020e8 <sys_clock_timeout_handler>:
}

static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
    20e8:	b470      	push	{r4, r5, r6}
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint32_t dticks = (uint32_t)(expire_time - last_count) / CYC_PER_TICK;
    20ea:	490e      	ldr	r1, [pc, #56]	; (2124 <sys_clock_timeout_handler+0x3c>)
    20ec:	e9d1 3400 	ldrd	r3, r4, [r1]
    20f0:	1ad0      	subs	r0, r2, r3

	last_count += dticks * CYC_PER_TICK;
    20f2:	18c3      	adds	r3, r0, r3
    20f4:	f144 0400 	adc.w	r4, r4, #0
	return absolute_time & COUNTER_MAX;
    20f8:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	last_count += dticks * CYC_PER_TICK;
    20fc:	e9c1 3400 	strd	r3, r4, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    2100:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    2104:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    2108:	d209      	bcs.n	211e <sys_clock_timeout_handler+0x36>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    210a:	4b07      	ldr	r3, [pc, #28]	; (2128 <sys_clock_timeout_handler+0x40>)
    210c:	681b      	ldr	r3, [r3, #0]
    210e:	0a1a      	lsrs	r2, r3, #8
    2110:	061b      	lsls	r3, r3, #24
    2112:	199c      	adds	r4, r3, r6
    2114:	4b05      	ldr	r3, [pc, #20]	; (212c <sys_clock_timeout_handler+0x44>)
    2116:	f142 0500 	adc.w	r5, r2, #0
    211a:	e9c3 4500 	strd	r4, r5, [r3]
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(dticks);
}
    211e:	bc70      	pop	{r4, r5, r6}
	sys_clock_announce(dticks);
    2120:	f001 bdc2 	b.w	3ca8 <sys_clock_announce>
    2124:	200000a8 	.word	0x200000a8
    2128:	20000284 	.word	0x20000284
    212c:	200000b0 	.word	0x200000b0

00002130 <compare_int_unlock>:
	if (key) {
    2130:	b311      	cbz	r1, 2178 <compare_int_unlock+0x48>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2132:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    2136:	2301      	movs	r3, #1
    2138:	4a10      	ldr	r2, [pc, #64]	; (217c <compare_int_unlock+0x4c>)
    213a:	4083      	lsls	r3, r0
    213c:	e852 cf00 	ldrex	ip, [r2]
    2140:	ea4c 0c03 	orr.w	ip, ip, r3
    2144:	e842 c100 	strex	r1, ip, [r2]
    2148:	2900      	cmp	r1, #0
    214a:	d1f7      	bne.n	213c <compare_int_unlock+0xc>
    214c:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    2150:	4a0b      	ldr	r2, [pc, #44]	; (2180 <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2152:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2156:	4083      	lsls	r3, r0
    2158:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    215c:	4b09      	ldr	r3, [pc, #36]	; (2184 <compare_int_unlock+0x54>)
    215e:	f3bf 8f5b 	dmb	ish
    2162:	681b      	ldr	r3, [r3, #0]
    2164:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    2168:	40c3      	lsrs	r3, r0
    216a:	07db      	lsls	r3, r3, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    216c:	bf42      	ittt	mi
    216e:	4b06      	ldrmi	r3, [pc, #24]	; (2188 <compare_int_unlock+0x58>)
    2170:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    2174:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    2178:	4770      	bx	lr
    217a:	bf00      	nop
    217c:	20000280 	.word	0x20000280
    2180:	40011000 	.word	0x40011000
    2184:	2000027c 	.word	0x2000027c
    2188:	e000e100 	.word	0xe000e100

0000218c <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    218c:	4b0d      	ldr	r3, [pc, #52]	; (21c4 <z_nrf_rtc_timer_read+0x38>)
    218e:	6818      	ldr	r0, [r3, #0]
    2190:	0a01      	lsrs	r1, r0, #8
    2192:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    2194:	f3bf 8f5f 	dmb	sy
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
    2198:	4b0b      	ldr	r3, [pc, #44]	; (21c8 <z_nrf_rtc_timer_read+0x3c>)
    219a:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    219e:	1818      	adds	r0, r3, r0
    21a0:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    21a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    21a8:	d20a      	bcs.n	21c0 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    21aa:	4b08      	ldr	r3, [pc, #32]	; (21cc <z_nrf_rtc_timer_read+0x40>)
    21ac:	e9d3 2300 	ldrd	r2, r3, [r3]
    21b0:	4290      	cmp	r0, r2
    21b2:	eb71 0303 	sbcs.w	r3, r1, r3
    21b6:	d203      	bcs.n	21c0 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    21b8:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    21bc:	f141 0100 	adc.w	r1, r1, #0
}
    21c0:	4770      	bx	lr
    21c2:	bf00      	nop
    21c4:	20000284 	.word	0x20000284
    21c8:	40011000 	.word	0x40011000
    21cc:	200000b0 	.word	0x200000b0

000021d0 <compare_set>:
{
    21d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    21d4:	4616      	mov	r6, r2
    21d6:	461f      	mov	r7, r3
    21d8:	4604      	mov	r4, r0
	key = compare_int_lock(chan);
    21da:	f7ff ff61 	bl	20a0 <compare_int_lock>
    21de:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    21e0:	f7ff ffd4 	bl	218c <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    21e4:	42b0      	cmp	r0, r6
    21e6:	eb71 0307 	sbcs.w	r3, r1, r7
    21ea:	d251      	bcs.n	2290 <compare_set+0xc0>
		if (target_time - curr_time > COUNTER_HALF_SPAN) {
    21ec:	4b3a      	ldr	r3, [pc, #232]	; (22d8 <compare_set+0x108>)
    21ee:	1a30      	subs	r0, r6, r0
    21f0:	eb67 0101 	sbc.w	r1, r7, r1
    21f4:	4298      	cmp	r0, r3
    21f6:	f171 0100 	sbcs.w	r1, r1, #0
    21fa:	d26a      	bcs.n	22d2 <compare_set+0x102>
		if (target_time != cc_data[chan].target_time) {
    21fc:	4b37      	ldr	r3, [pc, #220]	; (22dc <compare_set+0x10c>)
    21fe:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2202:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    2206:	429f      	cmp	r7, r3
    2208:	bf08      	it	eq
    220a:	4296      	cmpeq	r6, r2
    220c:	d04e      	beq.n	22ac <compare_set+0xdc>
    p_reg->EVTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    220e:	4934      	ldr	r1, [pc, #208]	; (22e0 <compare_set+0x110>)
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2210:	f44f 3980 	mov.w	r9, #65536	; 0x10000
	return nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    2214:	f104 0550 	add.w	r5, r4, #80	; 0x50
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2218:	fa09 f904 	lsl.w	r9, r9, r4
	return nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    221c:	00ad      	lsls	r5, r5, #2
    221e:	f8c1 9348 	str.w	r9, [r1, #840]	; 0x348
	event_clear(chan);
    2222:	4620      	mov	r0, r4
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2224:	b2ad      	uxth	r5, r5
    2226:	f002 f954 	bl	44d2 <event_clear>
	return absolute_time & COUNTER_MAX;
    222a:	f026 4b7f 	bic.w	fp, r6, #4278190080	; 0xff000000
    222e:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
    p_reg->CC[ch] = cc_val;
    2232:	f504 73a8 	add.w	r3, r4, #336	; 0x150
		if (counter_sub(cc_val, now + MIN_CYCLES_FROM_NOW) >
    2236:	4a2b      	ldr	r2, [pc, #172]	; (22e4 <compare_set+0x114>)
    2238:	9301      	str	r3, [sp, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    223a:	f505 3588 	add.w	r5, r5, #69632	; 0x11000
	uint32_t cc_val = req_cc;
    223e:	46dc      	mov	ip, fp
	uint32_t cc_inc = MIN_CYCLES_FROM_NOW;
    2240:	f04f 0a03 	mov.w	sl, #3
    p_reg->CC[ch] = cc_val;
    2244:	9b01      	ldr	r3, [sp, #4]
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    2246:	f02c 407f 	bic.w	r0, ip, #4278190080	; 0xff000000
    224a:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    p_reg->EVTENSET = mask;
    224e:	f8c1 9344 	str.w	r9, [r1, #836]	; 0x344
     return p_reg->COUNTER;
    2252:	f8d1 8504 	ldr.w	r8, [r1, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    2256:	f06f 0002 	mvn.w	r0, #2
    225a:	eba0 0008 	sub.w	r0, r0, r8
    225e:	4460      	add	r0, ip
    2260:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		if (counter_sub(cc_val, now + MIN_CYCLES_FROM_NOW) >
    2264:	4290      	cmp	r0, r2
    2266:	d921      	bls.n	22ac <compare_set+0xdc>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2268:	6828      	ldr	r0, [r5, #0]
			if (event_check(chan)) {
    226a:	b160      	cbz	r0, 2286 <compare_set+0xb6>
     return p_reg->COUNTER;
    226c:	f8d1 8504 	ldr.w	r8, [r1, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    2270:	eba8 000b 	sub.w	r0, r8, fp
    2274:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
				if (counter_sub(now, req_cc) > COUNTER_HALF_SPAN) {
    2278:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    227c:	d916      	bls.n	22ac <compare_set+0xdc>
					event_clear(chan);
    227e:	4620      	mov	r0, r4
    2280:	f002 f927 	bl	44d2 <event_clear>
    2284:	4a17      	ldr	r2, [pc, #92]	; (22e4 <compare_set+0x114>)
			cc_val = now + cc_inc;
    2286:	eb0a 0c08 	add.w	ip, sl, r8
			cc_inc++;
    228a:	f10a 0a01 	add.w	sl, sl, #1
	for (;;) {
    228e:	e7d9      	b.n	2244 <compare_set+0x74>
		atomic_or(&force_isr_mask, BIT(chan));
    2290:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2292:	4a15      	ldr	r2, [pc, #84]	; (22e8 <compare_set+0x118>)
    2294:	f3bf 8f5b 	dmb	ish
    2298:	40a3      	lsls	r3, r4
    229a:	e852 0f00 	ldrex	r0, [r2]
    229e:	4318      	orrs	r0, r3
    22a0:	e842 0100 	strex	r1, r0, [r2]
    22a4:	2900      	cmp	r1, #0
    22a6:	d1f8      	bne.n	229a <compare_set+0xca>
    22a8:	f3bf 8f5b 	dmb	ish
	cc_data[chan].target_time = target_time;
    22ac:	490b      	ldr	r1, [pc, #44]	; (22dc <compare_set+0x10c>)
	cc_data[chan].callback = handler;
    22ae:	980c      	ldr	r0, [sp, #48]	; 0x30
	cc_data[chan].target_time = target_time;
    22b0:	0123      	lsls	r3, r4, #4
    22b2:	eb01 1204 	add.w	r2, r1, r4, lsl #4
    22b6:	e9c2 6702 	strd	r6, r7, [r2, #8]
	cc_data[chan].callback = handler;
    22ba:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    22bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    22be:	6053      	str	r3, [r2, #4]
	return ret;
    22c0:	2500      	movs	r5, #0
	compare_int_unlock(chan, key);
    22c2:	4620      	mov	r0, r4
    22c4:	9900      	ldr	r1, [sp, #0]
    22c6:	f7ff ff33 	bl	2130 <compare_int_unlock>
}
    22ca:	4628      	mov	r0, r5
    22cc:	b003      	add	sp, #12
    22ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			return -EINVAL;
    22d2:	f06f 0515 	mvn.w	r5, #21
    22d6:	e7f4      	b.n	22c2 <compare_set+0xf2>
    22d8:	00800001 	.word	0x00800001
    22dc:	20000098 	.word	0x20000098
    22e0:	40011000 	.word	0x40011000
    22e4:	007ffffd 	.word	0x007ffffd
    22e8:	2000027c 	.word	0x2000027c

000022ec <sys_clock_driver_init>:
	int_event_disable_rtc();
	NVIC_ClearPendingIRQ(RTC_IRQn);
}

static int sys_clock_driver_init(void)
{
    22ec:	b573      	push	{r0, r1, r4, r5, r6, lr}
    p_reg->INTENCLR = mask;
    22ee:	4c1b      	ldr	r4, [pc, #108]	; (235c <sys_clock_driver_init+0x70>)
    22f0:	4b1b      	ldr	r3, [pc, #108]	; (2360 <sys_clock_driver_init+0x74>)
    22f2:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    p_reg->EVTENCLR = mask;
    22f6:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	int_event_disable_rtc();

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    22fa:	4b1a      	ldr	r3, [pc, #104]	; (2364 <sys_clock_driver_init+0x78>)
    p_reg->PRESCALER = val;
    22fc:	2500      	movs	r5, #0
    22fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2302:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    2306:	f8c4 5508 	str.w	r5, [r4, #1288]	; 0x508
    230a:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    230e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2312:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2316:	4b14      	ldr	r3, [pc, #80]	; (2368 <sys_clock_driver_init+0x7c>)
    2318:	2602      	movs	r6, #2
    231a:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    231e:	2101      	movs	r1, #1
    2320:	f8c4 6304 	str.w	r6, [r4, #772]	; 0x304
    2324:	2011      	movs	r0, #17
    2326:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    232a:	462a      	mov	r2, r5
    232c:	f7fe fe8c 	bl	1048 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    2330:	2011      	movs	r0, #17
    2332:	f7fe fe6d 	bl	1010 <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    2336:	4a0d      	ldr	r2, [pc, #52]	; (236c <sys_clock_driver_init+0x80>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    2338:	2301      	movs	r3, #1
    233a:	60a3      	str	r3, [r4, #8]
    233c:	6023      	str	r3, [r4, #0]
    233e:	6013      	str	r3, [r2, #0]
	}

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		MAX_CYCLES : CYC_PER_TICK;

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    2340:	4b0b      	ldr	r3, [pc, #44]	; (2370 <sys_clock_driver_init+0x84>)
    2342:	4a0c      	ldr	r2, [pc, #48]	; (2374 <sys_clock_driver_init+0x88>)
    2344:	9300      	str	r3, [sp, #0]
    2346:	9501      	str	r5, [sp, #4]
    2348:	2300      	movs	r3, #0
    234a:	4628      	mov	r0, r5
    234c:	f7ff ff40 	bl	21d0 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    2350:	4630      	mov	r0, r6
    2352:	f7ff fb25 	bl	19a0 <z_nrf_clock_control_lf_on>

	return 0;
}
    2356:	4628      	mov	r0, r5
    2358:	b002      	add	sp, #8
    235a:	bd70      	pop	{r4, r5, r6, pc}
    235c:	40011000 	.word	0x40011000
    2360:	000f0003 	.word	0x000f0003
    2364:	20000098 	.word	0x20000098
    2368:	e000e100 	.word	0xe000e100
    236c:	20000280 	.word	0x20000280
    2370:	000020e9 	.word	0x000020e9
    2374:	007fffff 	.word	0x007fffff

00002378 <rtc_nrf_isr>:
{
    2378:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    237c:	4c2f      	ldr	r4, [pc, #188]	; (243c <rtc_nrf_isr+0xc4>)
    237e:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    2382:	0799      	lsls	r1, r3, #30
    2384:	d50b      	bpl.n	239e <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2386:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    238a:	b143      	cbz	r3, 239e <rtc_nrf_isr+0x26>
		overflow_cnt++;
    238c:	4a2c      	ldr	r2, [pc, #176]	; (2440 <rtc_nrf_isr+0xc8>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    238e:	2300      	movs	r3, #0
    2390:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    2394:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    2398:	6813      	ldr	r3, [r2, #0]
    239a:	3301      	adds	r3, #1
    239c:	6013      	str	r3, [r2, #0]
    return p_reg->INTENSET & mask;
    239e:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    23a2:	03da      	lsls	r2, r3, #15
    23a4:	d52a      	bpl.n	23fc <rtc_nrf_isr+0x84>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    23a6:	f3bf 8f5b 	dmb	ish
    23aa:	4b26      	ldr	r3, [pc, #152]	; (2444 <rtc_nrf_isr+0xcc>)
    23ac:	e853 2f00 	ldrex	r2, [r3]
    23b0:	f022 0101 	bic.w	r1, r2, #1
    23b4:	e843 1000 	strex	r0, r1, [r3]
    23b8:	2800      	cmp	r0, #0
    23ba:	d1f7      	bne.n	23ac <rtc_nrf_isr+0x34>
    23bc:	f3bf 8f5b 	dmb	ish
		if ((atomic_and(&force_isr_mask, ~BIT(chan)) & BIT(chan)) ||
    23c0:	07d3      	lsls	r3, r2, #31
    23c2:	d402      	bmi.n	23ca <rtc_nrf_isr+0x52>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    23c4:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    23c8:	b1c3      	cbz	r3, 23fc <rtc_nrf_isr+0x84>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    23ca:	2500      	movs	r5, #0
    23cc:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    23d0:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		curr_time = z_nrf_rtc_timer_read();
    23d4:	f7ff feda 	bl	218c <z_nrf_rtc_timer_read>
	__asm__ volatile(
    23d8:	f04f 0320 	mov.w	r3, #32
    23dc:	f3ef 8211 	mrs	r2, BASEPRI
    23e0:	f383 8812 	msr	BASEPRI_MAX, r3
    23e4:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    23e8:	4b17      	ldr	r3, [pc, #92]	; (2448 <rtc_nrf_isr+0xd0>)
    23ea:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    23ee:	42b0      	cmp	r0, r6
    23f0:	41b9      	sbcs	r1, r7
    23f2:	d206      	bcs.n	2402 <rtc_nrf_isr+0x8a>
	__asm__ volatile(
    23f4:	f382 8811 	msr	BASEPRI, r2
    23f8:	f3bf 8f6f 	isb	sy
}
    23fc:	b003      	add	sp, #12
    23fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    2402:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    2406:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
    240a:	e9c3 8902 	strd	r8, r9, [r3, #8]
			user_context = cc_data[chan].user_context;
    240e:	e9d3 1000 	ldrd	r1, r0, [r3]
			cc_data[chan].callback = NULL;
    2412:	601d      	str	r5, [r3, #0]
    p_reg->EVTENCLR = mask;
    2414:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2418:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    241c:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    2420:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    2424:	f382 8811 	msr	BASEPRI, r2
    2428:	f3bf 8f6f 	isb	sy
		if (handler) {
    242c:	2900      	cmp	r1, #0
    242e:	d0e5      	beq.n	23fc <rtc_nrf_isr+0x84>
			handler(chan, expire_time, user_context);
    2430:	9000      	str	r0, [sp, #0]
    2432:	4632      	mov	r2, r6
    2434:	463b      	mov	r3, r7
    2436:	4628      	mov	r0, r5
    2438:	4788      	blx	r1
    243a:	e7df      	b.n	23fc <rtc_nrf_isr+0x84>
    243c:	40011000 	.word	0x40011000
    2440:	20000284 	.word	0x20000284
    2444:	2000027c 	.word	0x2000027c
    2448:	20000098 	.word	0x20000098

0000244c <sys_clock_set_timeout>:
	if (ticks == K_TICKS_FOREVER) {
    244c:	1c43      	adds	r3, r0, #1
{
    244e:	b513      	push	{r0, r1, r4, lr}
	if (ticks == K_TICKS_FOREVER) {
    2450:	d022      	beq.n	2498 <sys_clock_set_timeout+0x4c>
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    2452:	2801      	cmp	r0, #1
    2454:	dd22      	ble.n	249c <sys_clock_set_timeout+0x50>
    2456:	4a12      	ldr	r2, [pc, #72]	; (24a0 <sys_clock_set_timeout+0x54>)
    2458:	4b12      	ldr	r3, [pc, #72]	; (24a4 <sys_clock_set_timeout+0x58>)
    245a:	4290      	cmp	r0, r2
    245c:	bfd4      	ite	le
    245e:	4604      	movle	r4, r0
    2460:	461c      	movgt	r4, r3
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    2462:	f7ff fe93 	bl	218c <z_nrf_rtc_timer_read>
    2466:	4b10      	ldr	r3, [pc, #64]	; (24a8 <sys_clock_set_timeout+0x5c>)
	if (cyc > MAX_CYCLES) {
    2468:	490e      	ldr	r1, [pc, #56]	; (24a4 <sys_clock_set_timeout+0x58>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    246a:	e9d3 2300 	ldrd	r2, r3, [r3]
    246e:	1a80      	subs	r0, r0, r2
		cyc = 0;
    2470:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2474:	bf28      	it	cs
    2476:	2400      	movcs	r4, #0
	cyc += unannounced;
    2478:	4404      	add	r4, r0
	if (cyc > MAX_CYCLES) {
    247a:	428c      	cmp	r4, r1
    247c:	bf28      	it	cs
    247e:	460c      	movcs	r4, r1
	uint64_t target_time = cyc + last_count;
    2480:	18a2      	adds	r2, r4, r2
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    2482:	490a      	ldr	r1, [pc, #40]	; (24ac <sys_clock_set_timeout+0x60>)
    2484:	9100      	str	r1, [sp, #0]
	uint64_t target_time = cyc + last_count;
    2486:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    248a:	9001      	str	r0, [sp, #4]
    248c:	f143 0300 	adc.w	r3, r3, #0
    2490:	f7ff fe9e 	bl	21d0 <compare_set>
}
    2494:	b002      	add	sp, #8
    2496:	bd10      	pop	{r4, pc}
		cyc = MAX_TICKS * CYC_PER_TICK;
    2498:	4c02      	ldr	r4, [pc, #8]	; (24a4 <sys_clock_set_timeout+0x58>)
    249a:	e7e2      	b.n	2462 <sys_clock_set_timeout+0x16>
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    249c:	2401      	movs	r4, #1
    249e:	e7e0      	b.n	2462 <sys_clock_set_timeout+0x16>
    24a0:	007ffffe 	.word	0x007ffffe
    24a4:	007fffff 	.word	0x007fffff
    24a8:	200000a8 	.word	0x200000a8
    24ac:	000020e9 	.word	0x000020e9

000024b0 <sys_clock_elapsed>:
{
    24b0:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    24b2:	f7ff fe6b 	bl	218c <z_nrf_rtc_timer_read>
    24b6:	4b02      	ldr	r3, [pc, #8]	; (24c0 <sys_clock_elapsed+0x10>)
    24b8:	681b      	ldr	r3, [r3, #0]
}
    24ba:	1ac0      	subs	r0, r0, r3
    24bc:	bd08      	pop	{r3, pc}
    24be:	bf00      	nop
    24c0:	200000a8 	.word	0x200000a8

000024c4 <__NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
    24c4:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    24c8:	4905      	ldr	r1, [pc, #20]	; (24e0 <__NVIC_SystemReset+0x1c>)
    24ca:	4b06      	ldr	r3, [pc, #24]	; (24e4 <__NVIC_SystemReset+0x20>)
    24cc:	68ca      	ldr	r2, [r1, #12]
    24ce:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    24d2:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    24d4:	60cb      	str	r3, [r1, #12]
    24d6:	f3bf 8f4f 	dsb	sy
    __NOP();
    24da:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    24dc:	e7fd      	b.n	24da <__NVIC_SystemReset+0x16>
    24de:	bf00      	nop
    24e0:	e000ed00 	.word	0xe000ed00
    24e4:	05fa0004 	.word	0x05fa0004

000024e8 <nrf52_errata_16>:
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    24e8:	f04f 4370 	mov.w	r3, #4026531840	; 0xf0000000
    24ec:	f893 2fe0 	ldrb.w	r2, [r3, #4064]	; 0xfe0
            uint32_t var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    24f0:	2a06      	cmp	r2, #6
    24f2:	d109      	bne.n	2508 <nrf52_errata_16+0x20>
            uint32_t var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    24f4:	f8d3 3fe8 	ldr.w	r3, [r3, #4072]	; 0xfe8
    24f8:	f3c3 1303 	ubfx	r3, r3, #4, #4
    24fc:	3b03      	subs	r3, #3
    24fe:	2b04      	cmp	r3, #4
    2500:	d802      	bhi.n	2508 <nrf52_errata_16+0x20>
    2502:	4a02      	ldr	r2, [pc, #8]	; (250c <nrf52_errata_16+0x24>)
    2504:	5cd0      	ldrb	r0, [r2, r3]
    2506:	4770      	bx	lr
                switch(var2)
                {
                    case 0x03ul:
                        return true;
                    case 0x04ul:
                        return false;
    2508:	2000      	movs	r0, #0
                }
            }
        #endif
        return false;
    #endif
}
    250a:	4770      	bx	lr
    250c:	00004c19 	.word	0x00004c19

00002510 <nrf52_configuration_249>:
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2510:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2514:	e9d3 234c 	ldrd	r2, r3, [r3, #304]	; 0x130
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    2518:	2a06      	cmp	r2, #6
    251a:	d105      	bne.n	2528 <nrf52_configuration_249+0x18>
            {
                switch(var2)
    251c:	3b03      	subs	r3, #3
    251e:	2b04      	cmp	r3, #4
    2520:	d80a      	bhi.n	2538 <nrf52_configuration_249+0x28>
    2522:	4a06      	ldr	r2, [pc, #24]	; (253c <nrf52_configuration_249+0x2c>)
    2524:	5cd0      	ldrb	r0, [r2, r3]
    2526:	4770      	bx	lr
                        return true;
                }
            }
        #endif
        #if defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)
            if (var1 == 0x0A)
    2528:	2a0a      	cmp	r2, #10
    252a:	d103      	bne.n	2534 <nrf52_configuration_249+0x24>
            {
                switch(var2)
    252c:	2b02      	cmp	r3, #2
    252e:	d803      	bhi.n	2538 <nrf52_configuration_249+0x28>
    2530:	4a03      	ldr	r2, [pc, #12]	; (2540 <nrf52_configuration_249+0x30>)
    2532:	e7f7      	b.n	2524 <nrf52_configuration_249+0x14>
                        return false;
    2534:	2000      	movs	r0, #0
    2536:	4770      	bx	lr
            if (var1 == 0x0A)
    2538:	2001      	movs	r0, #1
                }
            }
        #endif
        return false;
    #endif
}
    253a:	4770      	bx	lr
    253c:	00004c0a 	.word	0x00004c0a
    2540:	00004c07 	.word	0x00004c07

00002544 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    2544:	4a02      	ldr	r2, [pc, #8]	; (2550 <nvmc_wait+0xc>)
    2546:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    254a:	2b00      	cmp	r3, #0
    254c:	d0fb      	beq.n	2546 <nvmc_wait+0x2>
}
    254e:	4770      	bx	lr
    2550:	4001e000 	.word	0x4001e000

00002554 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_DEFAULT;
}

void SystemInit(void)
{
    2554:	b510      	push	{r4, lr}
            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    2556:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    255a:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    255e:	1c5a      	adds	r2, r3, #1
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    2560:	bf04      	itt	eq
    2562:	f04f 4370 	moveq.w	r3, #4026531840	; 0xf0000000
    2566:	f893 3fe0 	ldrbeq.w	r3, [r3, #4064]	; 0xfe0
            if (var1 == 0x06)
    256a:	2b06      	cmp	r3, #6
    256c:	d108      	bne.n	2580 <SystemInit+0x2c>

    #if NRF52_ERRATA_12_ENABLE_WORKAROUND
        /* Workaround for Errata 12 "COMP: Reference ladder not correctly calibrated" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_12()){
            *(volatile uint32_t *)0x40013540 = (*(uint32_t *)0x10000324 & 0x00001F00) >> 8;
    256e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    2572:	4aac      	ldr	r2, [pc, #688]	; (2824 <SystemInit+0x2d0>)
    2574:	f8d3 3324 	ldr.w	r3, [r3, #804]	; 0x324
    2578:	f3c3 2304 	ubfx	r3, r3, #8, #5
    257c:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
    #endif

    #if NRF52_ERRATA_16_ENABLE_WORKAROUND
        /* Workaround for Errata 16 "System: RAM may be corrupt on wakeup from CPU IDLE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_16()){
    2580:	f7ff ffb2 	bl	24e8 <nrf52_errata_16>
    2584:	b110      	cbz	r0, 258c <SystemInit+0x38>
            *(volatile uint32_t *)0x4007C074 = 3131961357ul;
    2586:	4ba8      	ldr	r3, [pc, #672]	; (2828 <SystemInit+0x2d4>)
    2588:	4aa8      	ldr	r2, [pc, #672]	; (282c <SystemInit+0x2d8>)
    258a:	675a      	str	r2, [r3, #116]	; 0x74
    #endif

    #if NRF52_ERRATA_31_ENABLE_WORKAROUND
        /* Workaround for Errata 31 "CLOCK: Calibration values are not correctly loaded from FICR at reset" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_31()){
    258c:	f001 ffb1 	bl	44f2 <nrf52_errata_136>
    2590:	b148      	cbz	r0, 25a6 <SystemInit+0x52>
            *(volatile uint32_t *)0x4000053C = ((*(volatile uint32_t *)0x10000244) & 0x0000E000) >> 13;
    2592:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    2596:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    259a:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
    259e:	f3c3 3342 	ubfx	r3, r3, #13, #3
    25a2:	f8c2 353c 	str.w	r3, [r2, #1340]	; 0x53c
    #endif

    #if NRF52_ERRATA_32_ENABLE_WORKAROUND
        /* Workaround for Errata 32 "DIF: Debug session automatically enables TracePort pins" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_32()){
    25a6:	f7ff ff9f 	bl	24e8 <nrf52_errata_16>
    25aa:	b130      	cbz	r0, 25ba <SystemInit+0x66>
            CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
    25ac:	4aa0      	ldr	r2, [pc, #640]	; (2830 <SystemInit+0x2dc>)
    25ae:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
    25b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    25b6:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    25ba:	f001 ff9a 	bl	44f2 <nrf52_errata_136>
    25be:	b140      	cbz	r0, 25d2 <SystemInit+0x7e>
            NRF_CLOCK->EVENTS_DONE = 0;
    25c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    25c4:	2200      	movs	r2, #0
    25c6:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    25ca:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    25ce:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_37_ENABLE_WORKAROUND
        /* Workaround for Errata 37 "RADIO: Encryption engine is slow by default" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_37()){
    25d2:	f7ff ff89 	bl	24e8 <nrf52_errata_16>
    25d6:	b120      	cbz	r0, 25e2 <SystemInit+0x8e>
            *(volatile uint32_t *)0x400005A0 = 0x3;
    25d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    25dc:	2203      	movs	r2, #3
    25de:	f8c3 25a0 	str.w	r2, [r3, #1440]	; 0x5a0
    #endif

    #if NRF52_ERRATA_57_ENABLE_WORKAROUND
        /* Workaround for Errata 57 "NFCT: NFC Modulation amplitude" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_57()){
    25e2:	f7ff ff81 	bl	24e8 <nrf52_errata_16>
    25e6:	b160      	cbz	r0, 2602 <SystemInit+0xae>
            *(volatile uint32_t *)0x40005610 = 0x00000005;
    25e8:	4b92      	ldr	r3, [pc, #584]	; (2834 <SystemInit+0x2e0>)
    25ea:	2205      	movs	r2, #5
    25ec:	f8c3 2610 	str.w	r2, [r3, #1552]	; 0x610
            *(volatile uint32_t *)0x40005688 = 0x00000001;
    25f0:	2201      	movs	r2, #1
    25f2:	f8c3 2688 	str.w	r2, [r3, #1672]	; 0x688
            *(volatile uint32_t *)0x40005618 = 0x00000000;
    25f6:	2200      	movs	r2, #0
    25f8:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
            *(volatile uint32_t *)0x40005614 = 0x0000003F;
    25fc:	223f      	movs	r2, #63	; 0x3f
    25fe:	f8c3 2614 	str.w	r2, [r3, #1556]	; 0x614
            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    2602:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    2606:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    260a:	1c54      	adds	r4, r2, #1
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    260c:	bf09      	itett	eq
    260e:	f04f 4370 	moveq.w	r3, #4026531840	; 0xf0000000
                var2 = *(uint32_t *)0x10000134ul;
    2612:	f8d3 3134 	ldrne.w	r3, [r3, #308]	; 0x134
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    2616:	f893 2fe0 	ldrbeq.w	r2, [r3, #4064]	; 0xfe0
                var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    261a:	f8d3 3fe8 	ldreq.w	r3, [r3, #4072]	; 0xfe8
    261e:	bf08      	it	eq
    2620:	f3c3 1303 	ubfxeq	r3, r3, #4, #4
            if (var1 == 0x06)
    2624:	2a06      	cmp	r2, #6
    2626:	d14e      	bne.n	26c6 <SystemInit+0x172>
                switch(var2)
    2628:	3b03      	subs	r3, #3
    262a:	2b04      	cmp	r3, #4
    262c:	d803      	bhi.n	2636 <SystemInit+0xe2>
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    262e:	4a82      	ldr	r2, [pc, #520]	; (2838 <SystemInit+0x2e4>)
    2630:	5cd3      	ldrb	r3, [r2, r3]
    2632:	2b00      	cmp	r3, #0
    2634:	d049      	beq.n	26ca <SystemInit+0x176>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    2636:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    263a:	4b80      	ldr	r3, [pc, #512]	; (283c <SystemInit+0x2e8>)
    263c:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    2640:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    2644:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    2648:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    264c:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    2650:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    2654:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    2658:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    265c:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    2660:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    2664:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    2668:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    266c:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    2670:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    2674:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    2678:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    267c:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    2680:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    2684:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    2688:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    268c:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    2690:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    2694:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    2698:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    269c:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    26a0:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    26a4:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    26a8:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    26ac:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    26b0:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    26b4:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    26b8:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    26bc:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    26c0:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    26c4:	e001      	b.n	26ca <SystemInit+0x176>
            if (var1 == 0x0A)
    26c6:	2a0a      	cmp	r2, #10
    26c8:	d0b5      	beq.n	2636 <SystemInit+0xe2>
            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    26ca:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    26ce:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    26d2:	1c58      	adds	r0, r3, #1
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    26d4:	bf04      	itt	eq
    26d6:	f04f 4370 	moveq.w	r3, #4026531840	; 0xf0000000
    26da:	f893 3fe0 	ldrbeq.w	r3, [r3, #4064]	; 0xfe0
            if (var1 == 0x06)
    26de:	2b06      	cmp	r3, #6
    26e0:	d109      	bne.n	26f6 <SystemInit+0x1a2>

    #if NRF52_ERRATA_108_ENABLE_WORKAROUND
        /* Workaround for Errata 108 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_108()){
            *(volatile uint32_t *)0x40000EE4ul = *(volatile uint32_t *)0x10000258ul & 0x0000004Ful;
    26e2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    26e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    26ea:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
    26ee:	f003 034f 	and.w	r3, r3, #79	; 0x4f
    26f2:	f8c2 3ee4 	str.w	r3, [r2, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    26f6:	f001 fefc 	bl	44f2 <nrf52_errata_136>
    26fa:	b148      	cbz	r0, 2710 <SystemInit+0x1bc>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    26fc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2700:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    2704:	07d1      	lsls	r1, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    2706:	bf44      	itt	mi
    2708:	f06f 0201 	mvnmi.w	r2, #1
    270c:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2710:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x06)
    2714:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    2718:	2a06      	cmp	r2, #6
    271a:	d10e      	bne.n	273a <SystemInit+0x1e6>
                switch(var2)
    271c:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
    2720:	3b03      	subs	r3, #3
    2722:	2b04      	cmp	r3, #4
    2724:	d802      	bhi.n	272c <SystemInit+0x1d8>
    #endif

    #if NRF52_ERRATA_182_ENABLE_WORKAROUND
        /* Workaround for Errata 182 "RADIO: Fixes for anomalies #102, #106, and #107 do not take effect" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_182()){
    2726:	4a46      	ldr	r2, [pc, #280]	; (2840 <SystemInit+0x2ec>)
    2728:	5cd3      	ldrb	r3, [r2, r3]
    272a:	b1d3      	cbz	r3, 2762 <SystemInit+0x20e>
            *(volatile uint32_t *) 0x4000173C |= (0x1 << 10);
    272c:	4a45      	ldr	r2, [pc, #276]	; (2844 <SystemInit+0x2f0>)
    272e:	f8d2 373c 	ldr.w	r3, [r2, #1852]	; 0x73c
    2732:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    2736:	f8c2 373c 	str.w	r3, [r2, #1852]	; 0x73c
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    273a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x0A)
    273e:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    2742:	2a0a      	cmp	r2, #10
    2744:	d10d      	bne.n	2762 <SystemInit+0x20e>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2746:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                switch(var2)
    274a:	2b02      	cmp	r3, #2
    274c:	d809      	bhi.n	2762 <SystemInit+0x20e>
    #endif

    #if NRF52_ERRATA_217_ENABLE_WORKAROUND
        /* Workaround for Errata 217 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_217()){
    274e:	07da      	lsls	r2, r3, #31
            *(volatile uint32_t *)0x40000EE4ul |= 0x0000000Ful;
    2750:	bf41      	itttt	mi
    2752:	f04f 4280 	movmi.w	r2, #1073741824	; 0x40000000
    2756:	f8d2 3ee4 	ldrmi.w	r3, [r2, #3812]	; 0xee4
    275a:	f043 030f 	orrmi.w	r3, r3, #15
    275e:	f8c2 3ee4 	strmi.w	r3, [r2, #3812]	; 0xee4
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    2762:	f7ff fed5 	bl	2510 <nrf52_configuration_249>
    2766:	b338      	cbz	r0, 27b8 <SystemInit+0x264>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    2768:	f04f 2110 	mov.w	r1, #268439552	; 0x10001000
    276c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2770:	f8d1 2208 	ldr.w	r2, [r1, #520]	; 0x208
    2774:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558
    #endif

    nrf52_handle_approtect();

    #if NRF52_CONFIGURATION_249_ENABLE && (defined(NRF52805_XXAA) || defined(NRF52810_XXAA) || defined(NRF52811_XXAA))
        if (nrf52_configuration_249() && (NRF_UICR->NRFMDK[0] == 0xFFFFFFFF || NRF_UICR->NRFMDK[1] == 0xFFFFFFFF))
    2778:	f7ff feca 	bl	2510 <nrf52_configuration_249>
    277c:	b1e0      	cbz	r0, 27b8 <SystemInit+0x264>
    277e:	f8d1 3100 	ldr.w	r3, [r1, #256]	; 0x100
    2782:	3301      	adds	r3, #1
    2784:	d003      	beq.n	278e <SystemInit+0x23a>
    2786:	f8d1 3104 	ldr.w	r3, [r1, #260]	; 0x104
    278a:	3301      	adds	r3, #1
    278c:	d114      	bne.n	27b8 <SystemInit+0x264>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    278e:	482e      	ldr	r0, [pc, #184]	; (2848 <SystemInit+0x2f4>)
    2790:	2301      	movs	r3, #1
        {
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->NRFMDK[0] = 0;
    2792:	f04f 2410 	mov.w	r4, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    2796:	f8c0 3504 	str.w	r3, [r0, #1284]	; 0x504
            NRF_UICR->NRFMDK[0] = 0;
    279a:	2100      	movs	r1, #0
    nvmc_wait();
    279c:	f7ff fed2 	bl	2544 <nvmc_wait>
            NRF_UICR->NRFMDK[0] = 0;
    27a0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
            nvmc_wait();
    27a4:	f7ff fece 	bl	2544 <nvmc_wait>
            NRF_UICR->NRFMDK[1] = 0;
    27a8:	f8c4 1104 	str.w	r1, [r4, #260]	; 0x104
            nvmc_wait();
    27ac:	f7ff feca 	bl	2544 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    27b0:	f8c0 1504 	str.w	r1, [r0, #1284]	; 0x504
    nvmc_wait();
    27b4:	f7ff fec6 	bl	2544 <nvmc_wait>

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    27b8:	f04f 2110 	mov.w	r1, #268439552	; 0x10001000
    27bc:	f8d1 3200 	ldr.w	r3, [r1, #512]	; 0x200
    27c0:	2b00      	cmp	r3, #0
    27c2:	db03      	blt.n	27cc <SystemInit+0x278>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    27c4:	f8d1 3204 	ldr.w	r3, [r1, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    27c8:	2b00      	cmp	r3, #0
    27ca:	da17      	bge.n	27fc <SystemInit+0x2a8>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    27cc:	491e      	ldr	r1, [pc, #120]	; (2848 <SystemInit+0x2f4>)
    27ce:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    27d0:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    27d4:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    27d8:	2415      	movs	r4, #21
    nvmc_wait();
    27da:	f7ff feb3 	bl	2544 <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    27de:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    27e2:	f7ff feaf 	bl	2544 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    27e6:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    27ea:	f7ff feab 	bl	2544 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    27ee:	2300      	movs	r3, #0
    27f0:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    27f4:	f7ff fea6 	bl	2544 <nvmc_wait>
        if ((*((uint32_t *)0x1000120C) & (1 << 0)) != 0){
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            *((uint32_t *)0x1000120C) = 0;
            nvmc_wait();
            nvmc_config(NVMC_CONFIG_WEN_Ren);
            NVIC_SystemReset();
    27f8:	f7ff fe64 	bl	24c4 <__NVIC_SystemReset>
        if ((*((uint32_t *)0x1000120C) & (1 << 0)) != 0){
    27fc:	f8d1 320c 	ldr.w	r3, [r1, #524]	; 0x20c
    2800:	07db      	lsls	r3, r3, #31
    2802:	d50d      	bpl.n	2820 <SystemInit+0x2cc>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    2804:	4810      	ldr	r0, [pc, #64]	; (2848 <SystemInit+0x2f4>)
    2806:	2301      	movs	r3, #1
    2808:	f8c0 3504 	str.w	r3, [r0, #1284]	; 0x504
            *((uint32_t *)0x1000120C) = 0;
    280c:	2400      	movs	r4, #0
    nvmc_wait();
    280e:	f7ff fe99 	bl	2544 <nvmc_wait>
            *((uint32_t *)0x1000120C) = 0;
    2812:	f8c1 420c 	str.w	r4, [r1, #524]	; 0x20c
            nvmc_wait();
    2816:	f7ff fe95 	bl	2544 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    281a:	f8c0 4504 	str.w	r4, [r0, #1284]	; 0x504
    281e:	e7e9      	b.n	27f4 <SystemInit+0x2a0>
        }
    #endif
}
    2820:	bd10      	pop	{r4, pc}
    2822:	bf00      	nop
    2824:	40013000 	.word	0x40013000
    2828:	4007c000 	.word	0x4007c000
    282c:	baadf00d 	.word	0xbaadf00d
    2830:	e000ed00 	.word	0xe000ed00
    2834:	40005000 	.word	0x40005000
    2838:	00004c14 	.word	0x00004c14
    283c:	4000c000 	.word	0x4000c000
    2840:	00004c0f 	.word	0x00004c0f
    2844:	40001000 	.word	0x40001000
    2848:	4001e000 	.word	0x4001e000

0000284c <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    284c:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    284e:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    2850:	6802      	ldr	r2, [r0, #0]
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    2852:	f3bf 8f5b 	dmb	ish
        idx = 31 - NRF_CLZ(prev_mask);
    2856:	fab2 f382 	clz	r3, r2
    285a:	f1c3 031f 	rsb	r3, r3, #31
    285e:	b2db      	uxtb	r3, r3
        new_mask = prev_mask & ~NRFX_BIT(idx);
    2860:	fa05 f403 	lsl.w	r4, r5, r3
    2864:	ea22 0404 	bic.w	r4, r2, r4
    2868:	e850 6f00 	ldrex	r6, [r0]
    286c:	4296      	cmp	r6, r2
    286e:	d104      	bne.n	287a <nrfx_flag32_alloc+0x2e>
    2870:	e840 4c00 	strex	ip, r4, [r0]
    2874:	f1bc 0f00 	cmp.w	ip, #0
    2878:	d1f6      	bne.n	2868 <nrfx_flag32_alloc+0x1c>
    287a:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    287e:	d1e7      	bne.n	2850 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
}
    2880:	4801      	ldr	r0, [pc, #4]	; (2888 <nrfx_flag32_alloc+0x3c>)
    *p_flag = idx;
    2882:	700b      	strb	r3, [r1, #0]
}
    2884:	bd70      	pop	{r4, r5, r6, pc}
    2886:	bf00      	nop
    2888:	0bad0000 	.word	0x0bad0000

0000288c <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    288c:	b510      	push	{r4, lr}
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    288e:	6803      	ldr	r3, [r0, #0]
    2890:	40cb      	lsrs	r3, r1
    2892:	07db      	lsls	r3, r3, #31
    2894:	d414      	bmi.n	28c0 <nrfx_flag32_free+0x34>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    2896:	2301      	movs	r3, #1
    2898:	408b      	lsls	r3, r1
        prev_mask = *p_mask;
    289a:	6802      	ldr	r2, [r0, #0]
    289c:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    28a0:	ea43 0102 	orr.w	r1, r3, r2
    28a4:	e850 4f00 	ldrex	r4, [r0]
    28a8:	4294      	cmp	r4, r2
    28aa:	d104      	bne.n	28b6 <nrfx_flag32_free+0x2a>
    28ac:	e840 1c00 	strex	ip, r1, [r0]
    28b0:	f1bc 0f00 	cmp.w	ip, #0
    28b4:	d1f6      	bne.n	28a4 <nrfx_flag32_free+0x18>
    28b6:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    28ba:	d1ee      	bne.n	289a <nrfx_flag32_free+0xe>

    return NRFX_SUCCESS;
    28bc:	4801      	ldr	r0, [pc, #4]	; (28c4 <nrfx_flag32_free+0x38>)
}
    28be:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    28c0:	4801      	ldr	r0, [pc, #4]	; (28c8 <nrfx_flag32_free+0x3c>)
    28c2:	e7fc      	b.n	28be <nrfx_flag32_free+0x32>
    28c4:	0bad0000 	.word	0x0bad0000
    28c8:	0bad0004 	.word	0x0bad0004

000028cc <clock_stop>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
    28cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch (domain)
    28ce:	4604      	mov	r4, r0
    28d0:	b118      	cbz	r0, 28da <clock_stop+0xe>
    28d2:	2801      	cmp	r0, #1
    28d4:	d022      	beq.n	291c <clock_stop+0x50>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    28d6:	b003      	add	sp, #12
    28d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    p_reg->INTENCLR = mask;
    28da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    28de:	2202      	movs	r2, #2
    28e0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    28e4:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
    28e8:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    28ec:	2201      	movs	r2, #1
    28ee:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    28f0:	4607      	mov	r7, r0
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    28f2:	2301      	movs	r3, #1
    28f4:	f88d 3007 	strb.w	r3, [sp, #7]
    28f8:	f242 7510 	movw	r5, #10000	; 0x2710
    28fc:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
    switch (domain)
    2900:	b1cc      	cbz	r4, 2936 <clock_stop+0x6a>
    2902:	2c01      	cmp	r4, #1
    2904:	d1e7      	bne.n	28d6 <clock_stop+0xa>
            if (p_clk_src != NULL)
    2906:	b3c7      	cbz	r7, 297a <clock_stop+0xae>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2908:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    290c:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    2910:	703b      	strb	r3, [r7, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2912:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    2916:	03da      	lsls	r2, r3, #15
    2918:	d521      	bpl.n	295e <clock_stop+0x92>
    291a:	e016      	b.n	294a <clock_stop+0x7e>
    p_reg->INTENCLR = mask;
    291c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2920:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    2922:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2926:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    292a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    292e:	6058      	str	r0, [r3, #4]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    2930:	f10d 0707 	add.w	r7, sp, #7
    2934:	e7dd      	b.n	28f2 <clock_stop+0x26>
            if (p_clk_src != NULL)
    2936:	b1b7      	cbz	r7, 2966 <clock_stop+0x9a>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2938:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    293c:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    2940:	603b      	str	r3, [r7, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2942:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    2946:	03d8      	lsls	r0, r3, #15
    2948:	d5c5      	bpl.n	28d6 <clock_stop+0xa>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    294a:	f89d 0007 	ldrb.w	r0, [sp, #7]
    294e:	2801      	cmp	r0, #1
    2950:	d103      	bne.n	295a <clock_stop+0x8e>
    2952:	f001 fde2 	bl	451a <nrfx_busy_wait>
    2956:	3d01      	subs	r5, #1
    2958:	d1d2      	bne.n	2900 <clock_stop+0x34>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    295a:	2c01      	cmp	r4, #1
    295c:	d1bb      	bne.n	28d6 <clock_stop+0xa>
            m_clock_cb.hfclk_started = false;
    295e:	4b0c      	ldr	r3, [pc, #48]	; (2990 <clock_stop+0xc4>)
    2960:	2200      	movs	r2, #0
    2962:	715a      	strb	r2, [r3, #5]
    2964:	e7b7      	b.n	28d6 <clock_stop+0xa>
    2966:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    296a:	03d9      	lsls	r1, r3, #15
    296c:	d5b3      	bpl.n	28d6 <clock_stop+0xa>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    296e:	2001      	movs	r0, #1
    2970:	f001 fdd3 	bl	451a <nrfx_busy_wait>
    2974:	3d01      	subs	r5, #1
    2976:	d1f6      	bne.n	2966 <clock_stop+0x9a>
    2978:	e7ad      	b.n	28d6 <clock_stop+0xa>
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    297a:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    297e:	03db      	lsls	r3, r3, #15
    2980:	d5ed      	bpl.n	295e <clock_stop+0x92>
    2982:	2001      	movs	r0, #1
    2984:	f001 fdc9 	bl	451a <nrfx_busy_wait>
    2988:	3d01      	subs	r5, #1
    298a:	d1f6      	bne.n	297a <clock_stop+0xae>
    298c:	e7e7      	b.n	295e <clock_stop+0x92>
    298e:	bf00      	nop
    2990:	20000288 	.word	0x20000288

00002994 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    2994:	4b04      	ldr	r3, [pc, #16]	; (29a8 <nrfx_clock_init+0x14>)
    2996:	791a      	ldrb	r2, [r3, #4]
    2998:	b922      	cbnz	r2, 29a4 <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    299a:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    299c:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    299e:	809a      	strh	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    29a0:	4802      	ldr	r0, [pc, #8]	; (29ac <nrfx_clock_init+0x18>)
    29a2:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    29a4:	4802      	ldr	r0, [pc, #8]	; (29b0 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    29a6:	4770      	bx	lr
    29a8:	20000288 	.word	0x20000288
    29ac:	0bad0000 	.word	0x0bad0000
    29b0:	0bad000c 	.word	0x0bad000c

000029b4 <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    29b4:	b510      	push	{r4, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    29b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    29ba:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    29be:	b16a      	cbz	r2, 29dc <nrfx_power_clock_irq_handler+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    29c0:	2200      	movs	r2, #0
    29c2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    29c6:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    29ca:	2201      	movs	r2, #1
    29cc:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    29d0:	4b11      	ldr	r3, [pc, #68]	; (2a18 <nrfx_power_clock_irq_handler+0x64>)
    29d2:	7958      	ldrb	r0, [r3, #5]
    29d4:	b910      	cbnz	r0, 29dc <nrfx_power_clock_irq_handler+0x28>
        {
            m_clock_cb.hfclk_started = true;
    29d6:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    29d8:	681b      	ldr	r3, [r3, #0]
    29da:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    29dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    29e0:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    29e4:	b172      	cbz	r2, 2a04 <nrfx_power_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    29e6:	2200      	movs	r2, #0
    29e8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    29ec:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    29f0:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    29f4:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    29f8:	0792      	lsls	r2, r2, #30
    29fa:	d104      	bne.n	2a06 <nrfx_power_clock_irq_handler+0x52>
    p_reg->LFCLKSRC = (uint32_t)(source);
    29fc:	2201      	movs	r2, #1
    29fe:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2a02:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    2a04:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    2a06:	2202      	movs	r2, #2
    2a08:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2a0c:	4b02      	ldr	r3, [pc, #8]	; (2a18 <nrfx_power_clock_irq_handler+0x64>)
}
    2a0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2a12:	681b      	ldr	r3, [r3, #0]
    2a14:	2001      	movs	r0, #1
    2a16:	4718      	bx	r3
    2a18:	20000288 	.word	0x20000288

00002a1c <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    2a1c:	4b03      	ldr	r3, [pc, #12]	; (2a2c <pin_in_use_by_te+0x10>)
    2a1e:	3008      	adds	r0, #8
    2a20:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2a24:	f3c0 1040 	ubfx	r0, r0, #5, #1
    2a28:	4770      	bx	lr
    2a2a:	bf00      	nop
    2a2c:	20000028 	.word	0x20000028

00002a30 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    2a30:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2a32:	f100 0308 	add.w	r3, r0, #8
    2a36:	4c0c      	ldr	r4, [pc, #48]	; (2a68 <call_handler+0x38>)
    2a38:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    2a3c:	05da      	lsls	r2, r3, #23
{
    2a3e:	4605      	mov	r5, r0
    2a40:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2a42:	d507      	bpl.n	2a54 <call_handler+0x24>
    2a44:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    2a48:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    2a4c:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    2a50:	6852      	ldr	r2, [r2, #4]
    2a52:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    2a54:	68a3      	ldr	r3, [r4, #8]
    2a56:	b12b      	cbz	r3, 2a64 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    2a58:	68e2      	ldr	r2, [r4, #12]
    2a5a:	4631      	mov	r1, r6
    2a5c:	4628      	mov	r0, r5
    }
}
    2a5e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    2a62:	4718      	bx	r3
}
    2a64:	bd70      	pop	{r4, r5, r6, pc}
    2a66:	bf00      	nop
    2a68:	20000028 	.word	0x20000028

00002a6c <release_handler>:
{
    2a6c:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2a6e:	4a12      	ldr	r2, [pc, #72]	; (2ab8 <release_handler+0x4c>)
    2a70:	3008      	adds	r0, #8
    2a72:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    2a76:	05d9      	lsls	r1, r3, #23
    2a78:	d51b      	bpl.n	2ab2 <release_handler+0x46>
    2a7a:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    2a7e:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    2a82:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2a86:	f102 040e 	add.w	r4, r2, #14
    2a8a:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    2a8c:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    2a90:	f413 7f80 	tst.w	r3, #256	; 0x100
    2a94:	d003      	beq.n	2a9e <release_handler+0x32>
    2a96:	f3c3 2343 	ubfx	r3, r3, #9, #4
    2a9a:	4299      	cmp	r1, r3
    2a9c:	d009      	beq.n	2ab2 <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2a9e:	3001      	adds	r0, #1
    2aa0:	2820      	cmp	r0, #32
    2aa2:	d1f3      	bne.n	2a8c <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    2aa4:	2300      	movs	r3, #0
    2aa6:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    2aaa:	4804      	ldr	r0, [pc, #16]	; (2abc <release_handler+0x50>)
}
    2aac:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    2aae:	f7ff beed 	b.w	288c <nrfx_flag32_free>
}
    2ab2:	bc10      	pop	{r4}
    2ab4:	4770      	bx	lr
    2ab6:	bf00      	nop
    2ab8:	20000028 	.word	0x20000028
    2abc:	2000007c 	.word	0x2000007c

00002ac0 <pin_handler_trigger_uninit>:
{
    2ac0:	b538      	push	{r3, r4, r5, lr}
    2ac2:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    2ac4:	f7ff ffaa 	bl	2a1c <pin_in_use_by_te>
    2ac8:	4c09      	ldr	r4, [pc, #36]	; (2af0 <pin_handler_trigger_uninit+0x30>)
    2aca:	f102 0508 	add.w	r5, r2, #8
    2ace:	b140      	cbz	r0, 2ae2 <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2ad0:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    2ad4:	4907      	ldr	r1, [pc, #28]	; (2af4 <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    2ad6:	0b5b      	lsrs	r3, r3, #13
    2ad8:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    2adc:	2000      	movs	r0, #0
    2ade:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
    2ae2:	4610      	mov	r0, r2
    2ae4:	f7ff ffc2 	bl	2a6c <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    2ae8:	2300      	movs	r3, #0
    2aea:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    2aee:	bd38      	pop	{r3, r4, r5, pc}
    2af0:	20000028 	.word	0x20000028
    2af4:	40006000 	.word	0x40006000

00002af8 <nrfx_gpiote_input_configure>:
{
    2af8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    2afc:	4604      	mov	r4, r0
    2afe:	461d      	mov	r5, r3
    if (p_input_config)
    2b00:	b309      	cbz	r1, 2b46 <nrfx_gpiote_input_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2b02:	4f4f      	ldr	r7, [pc, #316]	; (2c40 <nrfx_gpiote_input_configure+0x148>)
    2b04:	f100 0808 	add.w	r8, r0, #8
    2b08:	f837 6018 	ldrh.w	r6, [r7, r8, lsl #1]
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    2b0c:	07b3      	lsls	r3, r6, #30
    2b0e:	d506      	bpl.n	2b1e <nrfx_gpiote_input_configure+0x26>
    2b10:	f7ff ff84 	bl	2a1c <pin_in_use_by_te>
    2b14:	b118      	cbz	r0, 2b1e <nrfx_gpiote_input_configure+0x26>
            return NRFX_ERROR_INVALID_PARAM;
    2b16:	484b      	ldr	r0, [pc, #300]	; (2c44 <nrfx_gpiote_input_configure+0x14c>)
}
    2b18:	b002      	add	sp, #8
    2b1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    *p_pin = pin_number & 0x1F;
    2b1e:	f004 031f 	and.w	r3, r4, #31
    2b22:	009b      	lsls	r3, r3, #2
    2b24:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    2b28:	7809      	ldrb	r1, [r1, #0]
    uint32_t cnf = reg->PIN_CNF[pin_number];
    2b2a:	f8d3 0700 	ldr.w	r0, [r3, #1792]	; 0x700
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    2b2e:	f026 0602 	bic.w	r6, r6, #2
    cnf &= ~to_update;
    2b32:	f020 000f 	bic.w	r0, r0, #15
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    2b36:	f046 0601 	orr.w	r6, r6, #1
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    2b3a:	ea40 0181 	orr.w	r1, r0, r1, lsl #2
    2b3e:	f827 6018 	strh.w	r6, [r7, r8, lsl #1]
    reg->PIN_CNF[pin_number] = cnf;
    2b42:	f8c3 1700 	str.w	r1, [r3, #1792]	; 0x700
    if (p_trigger_config)
    2b46:	b19a      	cbz	r2, 2b70 <nrfx_gpiote_input_configure+0x78>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2b48:	4b3d      	ldr	r3, [pc, #244]	; (2c40 <nrfx_gpiote_input_configure+0x148>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    2b4a:	7817      	ldrb	r7, [r2, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    2b4c:	6850      	ldr	r0, [r2, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2b4e:	f104 0608 	add.w	r6, r4, #8
    2b52:	f833 1016 	ldrh.w	r1, [r3, r6, lsl #1]
        if (pin_is_output(pin))
    2b56:	f011 0f02 	tst.w	r1, #2
    2b5a:	d00d      	beq.n	2b78 <nrfx_gpiote_input_configure+0x80>
            if (use_evt)
    2b5c:	2800      	cmp	r0, #0
    2b5e:	d1da      	bne.n	2b16 <nrfx_gpiote_input_configure+0x1e>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    2b60:	f833 2016 	ldrh.w	r2, [r3, r6, lsl #1]
    2b64:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    2b68:	ea42 0287 	orr.w	r2, r2, r7, lsl #2
    2b6c:	f823 2016 	strh.w	r2, [r3, r6, lsl #1]
    if (p_handler_config)
    2b70:	2d00      	cmp	r5, #0
    2b72:	d13b      	bne.n	2bec <nrfx_gpiote_input_configure+0xf4>
        err = NRFX_SUCCESS;
    2b74:	4834      	ldr	r0, [pc, #208]	; (2c48 <nrfx_gpiote_input_configure+0x150>)
    2b76:	e7cf      	b.n	2b18 <nrfx_gpiote_input_configure+0x20>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    2b78:	f021 0120 	bic.w	r1, r1, #32
    2b7c:	04c9      	lsls	r1, r1, #19
    2b7e:	0cc9      	lsrs	r1, r1, #19
    2b80:	f823 1016 	strh.w	r1, [r3, r6, lsl #1]
            if (use_evt)
    2b84:	2800      	cmp	r0, #0
    2b86:	d0eb      	beq.n	2b60 <nrfx_gpiote_input_configure+0x68>
                if (!edge)
    2b88:	2f03      	cmp	r7, #3
    2b8a:	d8c4      	bhi.n	2b16 <nrfx_gpiote_input_configure+0x1e>
                uint8_t ch = *p_trigger_config->p_in_channel;
    2b8c:	6852      	ldr	r2, [r2, #4]
    2b8e:	f892 c000 	ldrb.w	ip, [r2]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    2b92:	b92f      	cbnz	r7, 2ba0 <nrfx_gpiote_input_configure+0xa8>
    2b94:	4a2d      	ldr	r2, [pc, #180]	; (2c4c <nrfx_gpiote_input_configure+0x154>)
    2b96:	f50c 7ca2 	add.w	ip, ip, #324	; 0x144
    2b9a:	f842 702c 	str.w	r7, [r2, ip, lsl #2]
#if defined(NRF53_SERIES) || defined(NRF91_SERIES)
    p_reg->CONFIG[idx] = 0;
#endif
}
    2b9e:	e7df      	b.n	2b60 <nrfx_gpiote_input_configure+0x68>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    2ba0:	ea4f 028c 	mov.w	r2, ip, lsl #2
    2ba4:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2ba8:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    2bac:	ea41 314c 	orr.w	r1, r1, ip, lsl #13
    2bb0:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    2bb4:	f020 0003 	bic.w	r0, r0, #3
    2bb8:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    2bbc:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    2bc0:	f420 3047 	bic.w	r0, r0, #203776	; 0x31c00
    2bc4:	f420 7040 	bic.w	r0, r0, #768	; 0x300
    2bc8:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2bcc:	0220      	lsls	r0, r4, #8
    2bce:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    2bd2:	f400 50f8 	and.w	r0, r0, #7936	; 0x1f00
    2bd6:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
    2bda:	ea40 000e 	orr.w	r0, r0, lr
    2bde:	f041 0120 	orr.w	r1, r1, #32
    2be2:	f823 1016 	strh.w	r1, [r3, r6, lsl #1]
    2be6:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
    2bea:	e7b9      	b.n	2b60 <nrfx_gpiote_input_configure+0x68>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    2bec:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    2bf0:	4620      	mov	r0, r4
    2bf2:	f7ff ff3b 	bl	2a6c <release_handler>
    if (!handler)
    2bf6:	2e00      	cmp	r6, #0
    2bf8:	d0bc      	beq.n	2b74 <nrfx_gpiote_input_configure+0x7c>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2bfa:	4d11      	ldr	r5, [pc, #68]	; (2c40 <nrfx_gpiote_input_configure+0x148>)
    2bfc:	e9d5 2300 	ldrd	r2, r3, [r5]
    2c00:	4296      	cmp	r6, r2
    2c02:	d101      	bne.n	2c08 <nrfx_gpiote_input_configure+0x110>
    2c04:	429f      	cmp	r7, r3
    2c06:	d019      	beq.n	2c3c <nrfx_gpiote_input_configure+0x144>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    2c08:	4811      	ldr	r0, [pc, #68]	; (2c50 <nrfx_gpiote_input_configure+0x158>)
    2c0a:	f10d 0107 	add.w	r1, sp, #7
    2c0e:	f7ff fe1d 	bl	284c <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    2c12:	4b0d      	ldr	r3, [pc, #52]	; (2c48 <nrfx_gpiote_input_configure+0x150>)
    2c14:	4298      	cmp	r0, r3
    2c16:	f47f af7f 	bne.w	2b18 <nrfx_gpiote_input_configure+0x20>
        handler_id = (int32_t)id;
    2c1a:	f89d 2007 	ldrb.w	r2, [sp, #7]
    m_cb.handlers[handler_id].handler = handler;
    2c1e:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    2c22:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    2c26:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    2c28:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    2c2a:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    2c2e:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    2c32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2c36:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    return NRFX_SUCCESS;
    2c3a:	e79b      	b.n	2b74 <nrfx_gpiote_input_configure+0x7c>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2c3c:	2200      	movs	r2, #0
    2c3e:	e7ee      	b.n	2c1e <nrfx_gpiote_input_configure+0x126>
    2c40:	20000028 	.word	0x20000028
    2c44:	0bad0004 	.word	0x0bad0004
    2c48:	0bad0000 	.word	0x0bad0000
    2c4c:	40006000 	.word	0x40006000
    2c50:	2000007c 	.word	0x2000007c

00002c54 <nrfx_gpiote_output_configure>:
{
    2c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2c56:	4604      	mov	r4, r0
    if (p_config)
    2c58:	b389      	cbz	r1, 2cbe <nrfx_gpiote_output_configure+0x6a>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2c5a:	4e3a      	ldr	r6, [pc, #232]	; (2d44 <nrfx_gpiote_output_configure+0xf0>)
    2c5c:	f100 0708 	add.w	r7, r0, #8
    2c60:	f836 5017 	ldrh.w	r5, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    2c64:	07ab      	lsls	r3, r5, #30
    2c66:	d404      	bmi.n	2c72 <nrfx_gpiote_output_configure+0x1e>
    2c68:	f7ff fed8 	bl	2a1c <pin_in_use_by_te>
    2c6c:	b108      	cbz	r0, 2c72 <nrfx_gpiote_output_configure+0x1e>
{
    2c6e:	4836      	ldr	r0, [pc, #216]	; (2d48 <nrfx_gpiote_output_configure+0xf4>)
}
    2c70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    2c72:	f015 0f1c 	tst.w	r5, #28
    2c76:	784b      	ldrb	r3, [r1, #1]
    2c78:	d124      	bne.n	2cc4 <nrfx_gpiote_output_configure+0x70>
    *p_pin = pin_number & 0x1F;
    2c7a:	f004 001f 	and.w	r0, r4, #31
    uint32_t cnf = reg->PIN_CNF[pin_number];
    2c7e:	f500 7ee0 	add.w	lr, r0, #448	; 0x1c0
    2c82:	f04f 4ca0 	mov.w	ip, #1342177280	; 0x50000000
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    2c86:	005b      	lsls	r3, r3, #1
    uint32_t cnf = reg->PIN_CNF[pin_number];
    2c88:	f85c c02e 	ldr.w	ip, [ip, lr, lsl #2]
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    2c8c:	f891 e002 	ldrb.w	lr, [r1, #2]
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    2c90:	7809      	ldrb	r1, [r1, #0]
    cnf &= ~to_update;
    2c92:	f42c 6ce1 	bic.w	ip, ip, #1800	; 0x708
    2c96:	ea43 038e 	orr.w	r3, r3, lr, lsl #2
    2c9a:	f02c 0c07 	bic.w	ip, ip, #7
    2c9e:	ea43 030c 	orr.w	r3, r3, ip
    2ca2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
    reg->PIN_CNF[pin_number] = cnf;
    2ca6:	f500 70e0 	add.w	r0, r0, #448	; 0x1c0
    2caa:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    2cae:	f043 0301 	orr.w	r3, r3, #1
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    2cb2:	f045 0503 	orr.w	r5, r5, #3
    reg->PIN_CNF[pin_number] = cnf;
    2cb6:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
    2cba:	f826 5017 	strh.w	r5, [r6, r7, lsl #1]
    if (p_task_config)
    2cbe:	b922      	cbnz	r2, 2cca <nrfx_gpiote_output_configure+0x76>
    return NRFX_SUCCESS;
    2cc0:	4822      	ldr	r0, [pc, #136]	; (2d4c <nrfx_gpiote_output_configure+0xf8>)
    2cc2:	e7d5      	b.n	2c70 <nrfx_gpiote_output_configure+0x1c>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    2cc4:	2b01      	cmp	r3, #1
    2cc6:	d1d8      	bne.n	2c7a <nrfx_gpiote_output_configure+0x26>
    2cc8:	e7d1      	b.n	2c6e <nrfx_gpiote_output_configure+0x1a>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2cca:	4e1e      	ldr	r6, [pc, #120]	; (2d44 <nrfx_gpiote_output_configure+0xf0>)
    2ccc:	f104 0708 	add.w	r7, r4, #8
    2cd0:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    2cd4:	0783      	lsls	r3, r0, #30
    2cd6:	d5ca      	bpl.n	2c6e <nrfx_gpiote_output_configure+0x1a>
        uint32_t ch = p_task_config->task_ch;
    2cd8:	f892 c000 	ldrb.w	ip, [r2]
    p_reg->CONFIG[idx] = 0;
    2cdc:	4661      	mov	r1, ip
    2cde:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    2ce0:	f020 0020 	bic.w	r0, r0, #32
    2ce4:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    2ce8:	04c0      	lsls	r0, r0, #19
    2cea:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    2cee:	0cc0      	lsrs	r0, r0, #19
    2cf0:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    2cf4:	2300      	movs	r3, #0
    2cf6:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    2cfa:	7855      	ldrb	r5, [r2, #1]
    2cfc:	2d00      	cmp	r5, #0
    2cfe:	d0df      	beq.n	2cc0 <nrfx_gpiote_output_configure+0x6c>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    2d00:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
                                      p_task_config->init_val);
    2d04:	7892      	ldrb	r2, [r2, #2]
    2d06:	f423 1398 	bic.w	r3, r3, #1245184	; 0x130000
    2d0a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    2d0e:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2d12:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    2d16:	0223      	lsls	r3, r4, #8
    2d18:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    2d1c:	042d      	lsls	r5, r5, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2d1e:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    2d22:	f405 3540 	and.w	r5, r5, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    2d26:	0512      	lsls	r2, r2, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2d28:	432b      	orrs	r3, r5
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    2d2a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    2d2e:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2d32:	4313      	orrs	r3, r2
    2d34:	f040 0020 	orr.w	r0, r0, #32
    2d38:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    2d3c:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    2d40:	e7be      	b.n	2cc0 <nrfx_gpiote_output_configure+0x6c>
    2d42:	bf00      	nop
    2d44:	20000028 	.word	0x20000028
    2d48:	0bad0004 	.word	0x0bad0004
    2d4c:	0bad0000 	.word	0x0bad0000

00002d50 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    2d50:	4b01      	ldr	r3, [pc, #4]	; (2d58 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    2d52:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    2d56:	4770      	bx	lr
    2d58:	20000028 	.word	0x20000028

00002d5c <nrfx_gpiote_channel_get>:
{
    2d5c:	b508      	push	{r3, lr}
    2d5e:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    2d60:	f7ff fe5c 	bl	2a1c <pin_in_use_by_te>
    2d64:	b138      	cbz	r0, 2d76 <nrfx_gpiote_channel_get+0x1a>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2d66:	4b05      	ldr	r3, [pc, #20]	; (2d7c <nrfx_gpiote_channel_get+0x20>)
        return NRFX_SUCCESS;
    2d68:	4805      	ldr	r0, [pc, #20]	; (2d80 <nrfx_gpiote_channel_get+0x24>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2d6a:	3208      	adds	r2, #8
    2d6c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2d70:	0b5b      	lsrs	r3, r3, #13
    2d72:	700b      	strb	r3, [r1, #0]
}
    2d74:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
    2d76:	4803      	ldr	r0, [pc, #12]	; (2d84 <nrfx_gpiote_channel_get+0x28>)
    2d78:	e7fc      	b.n	2d74 <nrfx_gpiote_channel_get+0x18>
    2d7a:	bf00      	nop
    2d7c:	20000028 	.word	0x20000028
    2d80:	0bad0000 	.word	0x0bad0000
    2d84:	0bad0004 	.word	0x0bad0004

00002d88 <nrfx_gpiote_init>:
{
    2d88:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    2d8a:	4c0f      	ldr	r4, [pc, #60]	; (2dc8 <nrfx_gpiote_init+0x40>)
    2d8c:	f894 5058 	ldrb.w	r5, [r4, #88]	; 0x58
    2d90:	b9bd      	cbnz	r5, 2dc2 <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    2d92:	2240      	movs	r2, #64	; 0x40
    2d94:	4629      	mov	r1, r5
    2d96:	f104 0010 	add.w	r0, r4, #16
    2d9a:	f001 f995 	bl	40c8 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    2d9e:	2006      	movs	r0, #6
    2da0:	f7fe f936 	bl	1010 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2da4:	4b09      	ldr	r3, [pc, #36]	; (2dcc <nrfx_gpiote_init+0x44>)
    return err_code;
    2da6:	480a      	ldr	r0, [pc, #40]	; (2dd0 <nrfx_gpiote_init+0x48>)
    2da8:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    2dac:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    2db0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    2db4:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    2db8:	2301      	movs	r3, #1
    2dba:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    2dbe:	6563      	str	r3, [r4, #84]	; 0x54
}
    2dc0:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    2dc2:	4804      	ldr	r0, [pc, #16]	; (2dd4 <nrfx_gpiote_init+0x4c>)
    2dc4:	e7fc      	b.n	2dc0 <nrfx_gpiote_init+0x38>
    2dc6:	bf00      	nop
    2dc8:	20000028 	.word	0x20000028
    2dcc:	40006000 	.word	0x40006000
    2dd0:	0bad0000 	.word	0x0bad0000
    2dd4:	0bad0005 	.word	0x0bad0005

00002dd8 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    2dd8:	4b03      	ldr	r3, [pc, #12]	; (2de8 <nrfx_gpiote_is_init+0x10>)
    2dda:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
}
    2dde:	3800      	subs	r0, #0
    2de0:	bf18      	it	ne
    2de2:	2001      	movne	r0, #1
    2de4:	4770      	bx	lr
    2de6:	bf00      	nop
    2de8:	20000028 	.word	0x20000028

00002dec <nrfx_gpiote_channel_free>:
{
    2dec:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    2dee:	4801      	ldr	r0, [pc, #4]	; (2df4 <nrfx_gpiote_channel_free+0x8>)
    2df0:	f7ff bd4c 	b.w	288c <nrfx_flag32_free>
    2df4:	20000078 	.word	0x20000078

00002df8 <nrfx_gpiote_channel_alloc>:
{
    2df8:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    2dfa:	4801      	ldr	r0, [pc, #4]	; (2e00 <nrfx_gpiote_channel_alloc+0x8>)
    2dfc:	f7ff bd26 	b.w	284c <nrfx_flag32_alloc>
    2e00:	20000078 	.word	0x20000078

00002e04 <nrfx_gpiote_trigger_enable>:
{
    2e04:	b510      	push	{r4, lr}
    2e06:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    2e08:	f7ff fe08 	bl	2a1c <pin_in_use_by_te>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2e0c:	f102 0408 	add.w	r4, r2, #8
    2e10:	4b1c      	ldr	r3, [pc, #112]	; (2e84 <nrfx_gpiote_trigger_enable+0x80>)
    2e12:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    2e16:	b1e0      	cbz	r0, 2e52 <nrfx_gpiote_trigger_enable+0x4e>
    2e18:	f013 0402 	ands.w	r4, r3, #2
    2e1c:	d119      	bne.n	2e52 <nrfx_gpiote_trigger_enable+0x4e>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2e1e:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    2e20:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    2e22:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    2e26:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    2e2a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2e2e:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2e32:	6004      	str	r4, [r0, #0]
    2e34:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    2e36:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    2e3a:	f040 0001 	orr.w	r0, r0, #1
    2e3e:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    2e42:	b129      	cbz	r1, 2e50 <nrfx_gpiote_trigger_enable+0x4c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    2e44:	2201      	movs	r2, #1
    2e46:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    2e4a:	4a0f      	ldr	r2, [pc, #60]	; (2e88 <nrfx_gpiote_trigger_enable+0x84>)
    2e4c:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    2e50:	bd10      	pop	{r4, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    2e52:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    2e56:	2b04      	cmp	r3, #4
    2e58:	d010      	beq.n	2e7c <nrfx_gpiote_trigger_enable+0x78>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    2e5a:	2b05      	cmp	r3, #5
    2e5c:	d010      	beq.n	2e80 <nrfx_gpiote_trigger_enable+0x7c>
    return p_reg->IN;
    2e5e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    2e62:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
    *p_pin = pin_number & 0x1F;
    2e66:	f002 031f 	and.w	r3, r2, #31
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    2e6a:	40d9      	lsrs	r1, r3
    2e6c:	f001 0101 	and.w	r1, r1, #1
    2e70:	3102      	adds	r1, #2
}
    2e72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    2e76:	4610      	mov	r0, r2
    2e78:	f001 bb9c 	b.w	45b4 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    2e7c:	2103      	movs	r1, #3
    2e7e:	e7f8      	b.n	2e72 <nrfx_gpiote_trigger_enable+0x6e>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    2e80:	2102      	movs	r1, #2
    2e82:	e7f6      	b.n	2e72 <nrfx_gpiote_trigger_enable+0x6e>
    2e84:	20000028 	.word	0x20000028
    2e88:	40006000 	.word	0x40006000

00002e8c <nrfx_gpiote_trigger_disable>:
{
    2e8c:	b508      	push	{r3, lr}
    2e8e:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    2e90:	f7ff fdc4 	bl	2a1c <pin_in_use_by_te>
    2e94:	b1c0      	cbz	r0, 2ec8 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2e96:	f102 0108 	add.w	r1, r2, #8
    2e9a:	4b0e      	ldr	r3, [pc, #56]	; (2ed4 <nrfx_gpiote_trigger_disable+0x48>)
    2e9c:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    2ea0:	0799      	lsls	r1, r3, #30
    2ea2:	d411      	bmi.n	2ec8 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2ea4:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    2ea6:	2201      	movs	r2, #1
    2ea8:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    2eaa:	009b      	lsls	r3, r3, #2
    2eac:	490a      	ldr	r1, [pc, #40]	; (2ed8 <nrfx_gpiote_trigger_disable+0x4c>)
    2eae:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2eb2:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    2eb6:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    2eba:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    2ebe:	f022 0203 	bic.w	r2, r2, #3
    2ec2:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    2ec6:	bd08      	pop	{r3, pc}
    2ec8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    2ecc:	2100      	movs	r1, #0
    2ece:	4610      	mov	r0, r2
    2ed0:	f001 bb70 	b.w	45b4 <nrf_gpio_cfg_sense_set>
    2ed4:	20000028 	.word	0x20000028
    2ed8:	40006000 	.word	0x40006000

00002edc <nrfx_gpiote_pin_uninit>:
{
    2edc:	b510      	push	{r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    2ede:	4b0d      	ldr	r3, [pc, #52]	; (2f14 <nrfx_gpiote_pin_uninit+0x38>)
    2ee0:	f100 0208 	add.w	r2, r0, #8
{
    2ee4:	4604      	mov	r4, r0
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    2ee6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    2eea:	07db      	lsls	r3, r3, #31
    2eec:	d50f      	bpl.n	2f0e <nrfx_gpiote_pin_uninit+0x32>
    nrfx_gpiote_trigger_disable(pin);
    2eee:	f7ff ffcd 	bl	2e8c <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    2ef2:	4620      	mov	r0, r4
    *p_pin = pin_number & 0x1F;
    2ef4:	f004 041f 	and.w	r4, r4, #31
    2ef8:	f7ff fde2 	bl	2ac0 <pin_handler_trigger_uninit>
    reg->PIN_CNF[pin_number] = cnf;
    2efc:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    2f00:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    2f04:	2202      	movs	r2, #2
    2f06:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
    2f0a:	4803      	ldr	r0, [pc, #12]	; (2f18 <nrfx_gpiote_pin_uninit+0x3c>)
}
    2f0c:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    2f0e:	4803      	ldr	r0, [pc, #12]	; (2f1c <nrfx_gpiote_pin_uninit+0x40>)
    2f10:	e7fc      	b.n	2f0c <nrfx_gpiote_pin_uninit+0x30>
    2f12:	bf00      	nop
    2f14:	20000028 	.word	0x20000028
    2f18:	0bad0000 	.word	0x0bad0000
    2f1c:	0bad0004 	.word	0x0bad0004

00002f20 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    2f20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2f24:	4b4f      	ldr	r3, [pc, #316]	; (3064 <nrfx_gpiote_irq_handler+0x144>)
    return p_reg->INTENSET & mask;
    2f26:	4850      	ldr	r0, [pc, #320]	; (3068 <nrfx_gpiote_irq_handler+0x148>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    2f28:	4950      	ldr	r1, [pc, #320]	; (306c <nrfx_gpiote_irq_handler+0x14c>)
    uint32_t status = 0;
    2f2a:	2500      	movs	r5, #0
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    2f2c:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2f2e:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2f30:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    2f32:	b136      	cbz	r6, 2f42 <nrfx_gpiote_irq_handler+0x22>
    return p_reg->INTENSET & mask;
    2f34:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    2f38:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2f3a:	bf1e      	ittt	ne
    2f3c:	601c      	strne	r4, [r3, #0]
    2f3e:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    2f40:	4315      	orrne	r5, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    2f42:	3304      	adds	r3, #4
    2f44:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    2f46:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    2f4a:	d1f1      	bne.n	2f30 <nrfx_gpiote_irq_handler+0x10>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2f4c:	4b46      	ldr	r3, [pc, #280]	; (3068 <nrfx_gpiote_irq_handler+0x148>)
    2f4e:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    2f52:	b1bb      	cbz	r3, 2f84 <nrfx_gpiote_irq_handler+0x64>
        *p_masks = gpio_regs[i]->LATCH;
    2f54:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
    2f58:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    2f5c:	9301      	str	r3, [sp, #4]
        gpio_regs[i]->LATCH = *p_masks;
    2f5e:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    2f62:	af01      	add	r7, sp, #4
    2f64:	f04f 0801 	mov.w	r8, #1
            while (latch[i])
    2f68:	9c01      	ldr	r4, [sp, #4]
    2f6a:	b98c      	cbnz	r4, 2f90 <nrfx_gpiote_irq_handler+0x70>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2f6c:	4b3e      	ldr	r3, [pc, #248]	; (3068 <nrfx_gpiote_irq_handler+0x148>)
    2f6e:	f8c3 417c 	str.w	r4, [r3, #380]	; 0x17c
    2f72:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
    2f76:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    2f7a:	9301      	str	r3, [sp, #4]
        gpio_regs[i]->LATCH = *p_masks;
    2f7c:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        if (latch[port_idx])
    2f80:	2b00      	cmp	r3, #0
    2f82:	d1ee      	bne.n	2f62 <nrfx_gpiote_irq_handler+0x42>
        mask &= ~NRFX_BIT(ch);
    2f84:	2401      	movs	r4, #1
    while (mask)
    2f86:	2d00      	cmp	r5, #0
    2f88:	d153      	bne.n	3032 <nrfx_gpiote_irq_handler+0x112>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    2f8a:	b003      	add	sp, #12
    2f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                uint32_t pin = NRF_CTZ(latch[i]);
    2f90:	fa94 f4a4 	rbit	r4, r4
    2f94:	fab4 f484 	clz	r4, r4
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    2f98:	4a35      	ldr	r2, [pc, #212]	; (3070 <nrfx_gpiote_irq_handler+0x150>)
    2f9a:	f104 0308 	add.w	r3, r4, #8
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    2f9e:	08e0      	lsrs	r0, r4, #3
    2fa0:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
    p_mask8[byte_idx] &= ~(1 << bit);
    2fa4:	5c3b      	ldrb	r3, [r7, r0]
    bit = BITMASK_RELBIT_GET(bit);
    2fa6:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    2faa:	fa08 f202 	lsl.w	r2, r8, r2
    2fae:	ea23 0302 	bic.w	r3, r3, r2
    2fb2:	543b      	strb	r3, [r7, r0]
    2fb4:	00a3      	lsls	r3, r4, #2
    2fb6:	f103 49a0 	add.w	r9, r3, #1342177280	; 0x50000000
    2fba:	f3c1 0a82 	ubfx	sl, r1, #2, #3
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    2fbe:	f8d9 2700 	ldr.w	r2, [r9, #1792]	; 0x700
    if (is_level(trigger))
    2fc2:	06cb      	lsls	r3, r1, #27
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    2fc4:	46d3      	mov	fp, sl
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    2fc6:	f3c2 4201 	ubfx	r2, r2, #16, #2
    if (is_level(trigger))
    2fca:	d518      	bpl.n	2ffe <nrfx_gpiote_irq_handler+0xde>
        call_handler(pin, trigger);
    2fcc:	4659      	mov	r1, fp
    2fce:	4620      	mov	r0, r4
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    2fd0:	fa5f fa82 	uxtb.w	sl, r2
    2fd4:	f7ff fd2c 	bl	2a30 <call_handler>
    2fd8:	f8d9 3700 	ldr.w	r3, [r9, #1792]	; 0x700
        if (nrf_gpio_pin_sense_get(pin) == sense)
    2fdc:	f3c3 4301 	ubfx	r3, r3, #16, #2
    2fe0:	459a      	cmp	sl, r3
    2fe2:	d107      	bne.n	2ff4 <nrfx_gpiote_irq_handler+0xd4>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    2fe4:	2100      	movs	r1, #0
    2fe6:	4620      	mov	r0, r4
    2fe8:	f001 fae4 	bl	45b4 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    2fec:	4651      	mov	r1, sl
    2fee:	4620      	mov	r0, r4
    2ff0:	f001 fae0 	bl	45b4 <nrf_gpio_cfg_sense_set>
    reg->LATCH = (1 << pin_number);
    2ff4:	fa08 f404 	lsl.w	r4, r8, r4
    2ff8:	f8c6 4520 	str.w	r4, [r6, #1312]	; 0x520
}
    2ffc:	e7b4      	b.n	2f68 <nrfx_gpiote_irq_handler+0x48>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    2ffe:	2a02      	cmp	r2, #2
    3000:	d10c      	bne.n	301c <nrfx_gpiote_irq_handler+0xfc>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    3002:	2103      	movs	r1, #3
    3004:	4620      	mov	r0, r4
    3006:	f001 fad5 	bl	45b4 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    300a:	f00a 0305 	and.w	r3, sl, #5
    300e:	2b01      	cmp	r3, #1
    3010:	d1f0      	bne.n	2ff4 <nrfx_gpiote_irq_handler+0xd4>
            call_handler(pin, trigger);
    3012:	4659      	mov	r1, fp
    3014:	4620      	mov	r0, r4
    3016:	f7ff fd0b 	bl	2a30 <call_handler>
    301a:	e7eb      	b.n	2ff4 <nrfx_gpiote_irq_handler+0xd4>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    301c:	2102      	movs	r1, #2
    301e:	4620      	mov	r0, r4
    3020:	f001 fac8 	bl	45b4 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    3024:	f1ba 0f03 	cmp.w	sl, #3
    3028:	d0f3      	beq.n	3012 <nrfx_gpiote_irq_handler+0xf2>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    302a:	2a03      	cmp	r2, #3
    302c:	d1e2      	bne.n	2ff4 <nrfx_gpiote_irq_handler+0xd4>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    302e:	458a      	cmp	sl, r1
    3030:	e7ee      	b.n	3010 <nrfx_gpiote_irq_handler+0xf0>
        uint32_t ch = NRF_CTZ(mask);
    3032:	fa95 f3a5 	rbit	r3, r5
    3036:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    303a:	fa04 f203 	lsl.w	r2, r4, r3
    303e:	009b      	lsls	r3, r3, #2
    3040:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3044:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    3048:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    304c:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    3050:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    3054:	f3c0 2004 	ubfx	r0, r0, #8, #5
    3058:	f3c1 4101 	ubfx	r1, r1, #16, #2
    305c:	f7ff fce8 	bl	2a30 <call_handler>
    3060:	e791      	b.n	2f86 <nrfx_gpiote_irq_handler+0x66>
    3062:	bf00      	nop
    3064:	40006100 	.word	0x40006100
    3068:	40006000 	.word	0x40006000
    306c:	40006120 	.word	0x40006120
    3070:	20000028 	.word	0x20000028

00003074 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    3074:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    3076:	4801      	ldr	r0, [pc, #4]	; (307c <nrfx_ppi_channel_alloc+0x8>)
    3078:	f7ff bbe8 	b.w	284c <nrfx_flag32_alloc>
    307c:	20000084 	.word	0x20000084

00003080 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    3080:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    3082:	4c14      	ldr	r4, [pc, #80]	; (30d4 <_DoInit+0x54>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    3084:	4a14      	ldr	r2, [pc, #80]	; (30d8 <_DoInit+0x58>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    3086:	4915      	ldr	r1, [pc, #84]	; (30dc <_DoInit+0x5c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    3088:	2303      	movs	r3, #3
    308a:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    308c:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    308e:	4b14      	ldr	r3, [pc, #80]	; (30e0 <_DoInit+0x60>)
  p->aUp[0].sName         = "Terminal";
    3090:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    3092:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    3094:	f44f 6380 	mov.w	r3, #1024	; 0x400
    3098:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    309a:	2300      	movs	r3, #0
    309c:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    309e:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    30a0:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    30a2:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    30a4:	4a0f      	ldr	r2, [pc, #60]	; (30e4 <_DoInit+0x64>)
    30a6:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    30a8:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    30aa:	2210      	movs	r2, #16
    30ac:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    30ae:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    30b0:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    30b2:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    30b4:	f000 ffe3 	bl	407e <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    30b8:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    30bc:	490a      	ldr	r1, [pc, #40]	; (30e8 <_DoInit+0x68>)
    30be:	4620      	mov	r0, r4
    30c0:	f000 ffdd 	bl	407e <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    30c4:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    30c8:	2320      	movs	r3, #32
    30ca:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    30cc:	f3bf 8f5f 	dmb	sy
}
    30d0:	bd10      	pop	{r4, pc}
    30d2:	bf00      	nop
    30d4:	20000290 	.word	0x20000290
    30d8:	00004c3e 	.word	0x00004c3e
    30dc:	00004c47 	.word	0x00004c47
    30e0:	20000380 	.word	0x20000380
    30e4:	20000370 	.word	0x20000370
    30e8:	00004c4b 	.word	0x00004c4b

000030ec <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    30ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
    30ee:	4b14      	ldr	r3, [pc, #80]	; (3140 <SEGGER_RTT_WriteNoLock+0x54>)
    30f0:	2718      	movs	r7, #24
    30f2:	fb00 7507 	mla	r5, r0, r7, r7
    30f6:	441d      	add	r5, r3
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
    30f8:	fb07 3300 	mla	r3, r7, r0, r3
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    30fc:	460e      	mov	r6, r1
  switch (pRing->Flags) {
    30fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3100:	2b01      	cmp	r3, #1
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    3102:	4614      	mov	r4, r2
  switch (pRing->Flags) {
    3104:	d00a      	beq.n	311c <SEGGER_RTT_WriteNoLock+0x30>
    3106:	2b02      	cmp	r3, #2
    3108:	d014      	beq.n	3134 <SEGGER_RTT_WriteNoLock+0x48>
    310a:	b923      	cbnz	r3, 3116 <SEGGER_RTT_WriteNoLock+0x2a>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
    310c:	4628      	mov	r0, r5
    310e:	f001 fa5f 	bl	45d0 <_GetAvailWriteSpace>
    if (Avail < NumBytes) {
    3112:	4284      	cmp	r4, r0
    3114:	d908      	bls.n	3128 <SEGGER_RTT_WriteNoLock+0x3c>
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
    break;
  default:
    Status = 0u;
    3116:	2400      	movs	r4, #0
  }
  //
  // Finish up.
  //
  return Status;
}
    3118:	4620      	mov	r0, r4
    311a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    Avail = _GetAvailWriteSpace(pRing);
    311c:	4628      	mov	r0, r5
    311e:	f001 fa57 	bl	45d0 <_GetAvailWriteSpace>
    Status = Avail < NumBytes ? Avail : NumBytes;
    3122:	4284      	cmp	r4, r0
    3124:	bf28      	it	cs
    3126:	4604      	movcs	r4, r0
    _WriteNoCheck(pRing, pData, Status);
    3128:	4622      	mov	r2, r4
    312a:	4631      	mov	r1, r6
    312c:	4628      	mov	r0, r5
    312e:	f001 fa58 	bl	45e2 <_WriteNoCheck>
    break;
    3132:	e7f1      	b.n	3118 <SEGGER_RTT_WriteNoLock+0x2c>
    Status = _WriteBlocking(pRing, pData, NumBytes);
    3134:	4628      	mov	r0, r5
}
    3136:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    Status = _WriteBlocking(pRing, pData, NumBytes);
    313a:	f001 ba6f 	b.w	461c <_WriteBlocking>
    313e:	bf00      	nop
    3140:	20000290 	.word	0x20000290

00003144 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3144:	4b10      	ldr	r3, [pc, #64]	; (3188 <z_sys_init_run_level+0x44>)
{
    3146:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3148:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    314c:	3001      	adds	r0, #1
    314e:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    3152:	42a6      	cmp	r6, r4
    3154:	d800      	bhi.n	3158 <z_sys_init_run_level+0x14>
			}
		} else {
			(void)entry->init_fn.sys();
		}
	}
}
    3156:	bd70      	pop	{r4, r5, r6, pc}
			int rc = entry->init_fn.dev(dev);
    3158:	e9d4 3500 	ldrd	r3, r5, [r4]
		if (dev != NULL) {
    315c:	b18d      	cbz	r5, 3182 <z_sys_init_run_level+0x3e>
			int rc = entry->init_fn.dev(dev);
    315e:	4628      	mov	r0, r5
    3160:	4798      	blx	r3
			if (rc != 0) {
    3162:	b138      	cbz	r0, 3174 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    3164:	2800      	cmp	r0, #0
    3166:	bfb8      	it	lt
    3168:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    316a:	68eb      	ldr	r3, [r5, #12]
				if (rc > UINT8_MAX) {
    316c:	28ff      	cmp	r0, #255	; 0xff
    316e:	bfa8      	it	ge
    3170:	20ff      	movge	r0, #255	; 0xff
				dev->state->init_res = rc;
    3172:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    3174:	68ea      	ldr	r2, [r5, #12]
    3176:	7853      	ldrb	r3, [r2, #1]
    3178:	f043 0301 	orr.w	r3, r3, #1
    317c:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    317e:	3408      	adds	r4, #8
    3180:	e7e7      	b.n	3152 <z_sys_init_run_level+0xe>
			(void)entry->init_fn.sys();
    3182:	4798      	blx	r3
    3184:	e7fb      	b.n	317e <z_sys_init_run_level+0x3a>
    3186:	bf00      	nop
    3188:	00004b5c 	.word	0x00004b5c

0000318c <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    318c:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    318e:	4b0a      	ldr	r3, [pc, #40]	; (31b8 <bg_thread_main+0x2c>)
    3190:	2201      	movs	r2, #1

	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    3192:	2003      	movs	r0, #3
	z_sys_post_kernel = true;
    3194:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    3196:	f7ff ffd5 	bl	3144 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    319a:	f000 fe09 	bl	3db0 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
    319e:	2004      	movs	r0, #4
    31a0:	f7ff ffd0 	bl	3144 <z_sys_init_run_level>

	z_init_static_threads();
    31a4:	f000 f8ee 	bl	3384 <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern int main(void);

	(void)main();
    31a8:	f7fd f8f0 	bl	38c <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    31ac:	4a03      	ldr	r2, [pc, #12]	; (31bc <bg_thread_main+0x30>)
    31ae:	7b13      	ldrb	r3, [r2, #12]
    31b0:	f023 0301 	bic.w	r3, r3, #1
    31b4:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    31b6:	bd08      	pop	{r3, pc}
    31b8:	20000780 	.word	0x20000780
    31bc:	20000138 	.word	0x20000138

000031c0 <z_bss_zero>:
{
    31c0:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    31c2:	4803      	ldr	r0, [pc, #12]	; (31d0 <z_bss_zero+0x10>)
    31c4:	4a03      	ldr	r2, [pc, #12]	; (31d4 <z_bss_zero+0x14>)
    31c6:	2100      	movs	r1, #0
    31c8:	1a12      	subs	r2, r2, r0
    31ca:	f001 fa76 	bl	46ba <z_early_memset>
}
    31ce:	bd08      	pop	{r3, pc}
    31d0:	20000098 	.word	0x20000098
    31d4:	20000784 	.word	0x20000784

000031d8 <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    31d8:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
    31da:	2300      	movs	r3, #0
{
    31dc:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    31de:	2201      	movs	r2, #1
    31e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
    31e4:	4e13      	ldr	r6, [pc, #76]	; (3234 <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    31e6:	4d14      	ldr	r5, [pc, #80]	; (3238 <z_init_cpu+0x60>)
	z_setup_new_thread(thread, stack,
    31e8:	9301      	str	r3, [sp, #4]
    31ea:	220f      	movs	r2, #15
    31ec:	e9cd 3202 	strd	r3, r2, [sp, #8]
    31f0:	4912      	ldr	r1, [pc, #72]	; (323c <z_init_cpu+0x64>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    31f2:	2314      	movs	r3, #20
    31f4:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
    31f8:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
    31fc:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    31fe:	f44f 70a0 	mov.w	r0, #320	; 0x140
    3202:	fb00 1104 	mla	r1, r0, r4, r1
    3206:	4b0e      	ldr	r3, [pc, #56]	; (3240 <z_init_cpu+0x68>)
    3208:	9500      	str	r5, [sp, #0]
    320a:	f44f 7280 	mov.w	r2, #256	; 0x100
    320e:	4630      	mov	r0, r6
    3210:	f000 f886 	bl	3320 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    3214:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    3216:	4a0b      	ldr	r2, [pc, #44]	; (3244 <z_init_cpu+0x6c>)
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    3218:	60ee      	str	r6, [r5, #12]
    321a:	f023 0304 	bic.w	r3, r3, #4
    321e:	7373      	strb	r3, [r6, #13]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    3220:	f44f 6304 	mov.w	r3, #2112	; 0x840
    3224:	fb04 3303 	mla	r3, r4, r3, r3
    3228:	4413      	add	r3, r2
	_kernel.cpus[id].id = id;
    322a:	742c      	strb	r4, [r5, #16]
	_kernel.cpus[id].irq_stack =
    322c:	606b      	str	r3, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
    322e:	b006      	add	sp, #24
    3230:	bd70      	pop	{r4, r5, r6, pc}
    3232:	bf00      	nop
    3234:	200000b8 	.word	0x200000b8
    3238:	20000338 	.word	0x20000338
    323c:	20001000 	.word	0x20001000
    3240:	0000343d 	.word	0x0000343d
    3244:	200007c0 	.word	0x200007c0

00003248 <z_cstart>:
 * @return Does not return
 */
__boot_func
FUNC_NO_STACK_PROTECTOR
FUNC_NORETURN void z_cstart(void)
{
    3248:	b580      	push	{r7, lr}
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    324a:	2000      	movs	r0, #0
{
    324c:	b0a6      	sub	sp, #152	; 0x98
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    324e:	f7ff ff79 	bl	3144 <z_sys_init_run_level>
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    3252:	4b2c      	ldr	r3, [pc, #176]	; (3304 <z_cstart+0xbc>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    3254:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    3258:	4d2b      	ldr	r5, [pc, #172]	; (3308 <z_cstart+0xc0>)

#ifdef CONFIG_TIMESLICE_PER_THREAD
	dummy_thread->base.slice_ticks = 0;
#endif

	_current_cpu->current = dummy_thread;
    325a:	4e2c      	ldr	r6, [pc, #176]	; (330c <z_cstart+0xc4>)
    325c:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    325e:	4f2c      	ldr	r7, [pc, #176]	; (3310 <z_cstart+0xc8>)
    3260:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    3264:	616b      	str	r3, [r5, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3266:	2400      	movs	r4, #0
    3268:	23e0      	movs	r3, #224	; 0xe0
    326a:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    326e:	77ec      	strb	r4, [r5, #31]
    3270:	762c      	strb	r4, [r5, #24]
    3272:	766c      	strb	r4, [r5, #25]
    3274:	76ac      	strb	r4, [r5, #26]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    3276:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    3278:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    327c:	626b      	str	r3, [r5, #36]	; 0x24
    327e:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    3282:	f7fe f909 	bl	1498 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    3286:	f7fd fea3 	bl	fd0 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    328a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    328e:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    3290:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    3292:	f7fe fa3b 	bl	170c <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    3296:	f7fe f9a1 	bl	15dc <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    329a:	f240 1301 	movw	r3, #257	; 0x101
    329e:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    32a2:	ab06      	add	r3, sp, #24
    32a4:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    32a6:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	dummy_thread->resource_pool = NULL;
    32aa:	9422      	str	r4, [sp, #136]	; 0x88
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    32ac:	f001 fae6 	bl	487c <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
    32b0:	2001      	movs	r0, #1
    32b2:	f7ff ff47 	bl	3144 <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    32b6:	2002      	movs	r0, #2
	_kernel.ready_q.cache = &z_main_thread;
    32b8:	4d16      	ldr	r5, [pc, #88]	; (3314 <z_cstart+0xcc>)
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    32ba:	f7ff ff43 	bl	3144 <z_sys_init_run_level>
	z_sched_init();
    32be:	f000 fb13 	bl	38e8 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    32c2:	4b15      	ldr	r3, [pc, #84]	; (3318 <z_cstart+0xd0>)
	_kernel.ready_q.cache = &z_main_thread;
    32c4:	61b5      	str	r5, [r6, #24]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    32c6:	9305      	str	r3, [sp, #20]
    32c8:	2301      	movs	r3, #1
    32ca:	4914      	ldr	r1, [pc, #80]	; (331c <z_cstart+0xd4>)
    32cc:	9400      	str	r4, [sp, #0]
    32ce:	e9cd 4303 	strd	r4, r3, [sp, #12]
    32d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
    32d6:	463b      	mov	r3, r7
    32d8:	e9cd 4401 	strd	r4, r4, [sp, #4]
    32dc:	4628      	mov	r0, r5
    32de:	f000 f81f 	bl	3320 <z_setup_new_thread>
    32e2:	7b6a      	ldrb	r2, [r5, #13]
    32e4:	4606      	mov	r6, r0
    32e6:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    32ea:	4628      	mov	r0, r5
    32ec:	736a      	strb	r2, [r5, #13]
    32ee:	f001 fa2f 	bl	4750 <z_ready_thread>
	z_init_cpu(0);
    32f2:	4620      	mov	r0, r4
    32f4:	f7ff ff70 	bl	31d8 <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    32f8:	463a      	mov	r2, r7
    32fa:	4631      	mov	r1, r6
    32fc:	4628      	mov	r0, r5
    32fe:	f7fd ff5b 	bl	11b8 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    3302:	bf00      	nop
    3304:	20001000 	.word	0x20001000
    3308:	e000ed00 	.word	0xe000ed00
    330c:	20000338 	.word	0x20000338
    3310:	0000318d 	.word	0x0000318d
    3314:	20000138 	.word	0x20000138
    3318:	00004c52 	.word	0x00004c52
    331c:	20001140 	.word	0x20001140

00003320 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    3320:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    3324:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    3326:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    3328:	2604      	movs	r6, #4
    332a:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    332c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    332e:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    3330:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    3334:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3336:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    3338:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    333c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    333e:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3340:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    3344:	3740      	adds	r7, #64	; 0x40
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    3346:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    334a:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    334e:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    3350:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    3352:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3354:	f106 0840 	add.w	r8, r6, #64	; 0x40
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3358:	9202      	str	r2, [sp, #8]
    335a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    335c:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    335e:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3360:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3362:	9200      	str	r2, [sp, #0]
    3364:	4642      	mov	r2, r8
{
    3366:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3368:	f7fd fef4 	bl	1154 <arch_new_thread>
	if (!_current) {
    336c:	4b04      	ldr	r3, [pc, #16]	; (3380 <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    336e:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    3370:	689b      	ldr	r3, [r3, #8]
    3372:	b103      	cbz	r3, 3376 <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    3374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    3376:	6723      	str	r3, [r4, #112]	; 0x70
}
    3378:	4640      	mov	r0, r8
    337a:	b004      	add	sp, #16
    337c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3380:	20000338 	.word	0x20000338

00003384 <z_init_static_threads>:
{
    3384:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3388:	4c29      	ldr	r4, [pc, #164]	; (3430 <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    338a:	4d2a      	ldr	r5, [pc, #168]	; (3434 <z_init_static_threads+0xb0>)
{
    338c:	b087      	sub	sp, #28
    338e:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    3390:	42ae      	cmp	r6, r5
    3392:	f104 042c 	add.w	r4, r4, #44	; 0x2c
    3396:	d30f      	bcc.n	33b8 <z_init_static_threads+0x34>
	k_sched_lock();
    3398:	f000 fa76 	bl	3888 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    339c:	4c24      	ldr	r4, [pc, #144]	; (3430 <z_init_static_threads+0xac>)

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    339e:	f8df 9098 	ldr.w	r9, [pc, #152]	; 3438 <z_init_static_threads+0xb4>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    33a2:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    33a6:	f240 37e7 	movw	r7, #999	; 0x3e7
    33aa:	42ac      	cmp	r4, r5
    33ac:	d320      	bcc.n	33f0 <z_init_static_threads+0x6c>
}
    33ae:	b007      	add	sp, #28
    33b0:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    33b4:	f000 ba7c 	b.w	38b0 <k_sched_unlock>
		z_setup_new_thread(
    33b8:	f854 3c04 	ldr.w	r3, [r4, #-4]
    33bc:	9305      	str	r3, [sp, #20]
    33be:	f854 3c0c 	ldr.w	r3, [r4, #-12]
    33c2:	9304      	str	r3, [sp, #16]
    33c4:	f854 3c10 	ldr.w	r3, [r4, #-16]
    33c8:	9303      	str	r3, [sp, #12]
    33ca:	f854 3c14 	ldr.w	r3, [r4, #-20]
    33ce:	9302      	str	r3, [sp, #8]
    33d0:	f854 3c18 	ldr.w	r3, [r4, #-24]
    33d4:	9301      	str	r3, [sp, #4]
    33d6:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    33da:	9300      	str	r3, [sp, #0]
    33dc:	e954 2309 	ldrd	r2, r3, [r4, #-36]	; 0x24
    33e0:	e954 010b 	ldrd	r0, r1, [r4, #-44]	; 0x2c
    33e4:	f7ff ff9c 	bl	3320 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    33e8:	f854 3c2c 	ldr.w	r3, [r4, #-44]
    33ec:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    33ee:	e7ce      	b.n	338e <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    33f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    33f2:	1c5a      	adds	r2, r3, #1
    33f4:	d00d      	beq.n	3412 <z_init_static_threads+0x8e>
					    K_MSEC(thread_data->init_delay));
    33f6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    33fa:	2100      	movs	r1, #0
    33fc:	4638      	mov	r0, r7
    33fe:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    3402:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    3406:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    340a:	d104      	bne.n	3416 <z_init_static_threads+0x92>
	z_sched_start(thread);
    340c:	4640      	mov	r0, r8
    340e:	f000 f9eb 	bl	37e8 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    3412:	342c      	adds	r4, #44	; 0x2c
    3414:	e7c9      	b.n	33aa <z_init_static_threads+0x26>
    3416:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    341a:	2300      	movs	r3, #0
    341c:	f7fc fe4c 	bl	b8 <__aeabi_uldivmod>
    3420:	4602      	mov	r2, r0
    3422:	460b      	mov	r3, r1
    3424:	f108 0018 	add.w	r0, r8, #24
    3428:	4649      	mov	r1, r9
    342a:	f000 fbc7 	bl	3bbc <z_add_timeout>
    342e:	e7f0      	b.n	3412 <z_init_static_threads+0x8e>
    3430:	000049f8 	.word	0x000049f8
    3434:	000049f8 	.word	0x000049f8
    3438:	000047b5 	.word	0x000047b5

0000343c <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    343c:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    343e:	4c0b      	ldr	r4, [pc, #44]	; (346c <idle+0x30>)
	return !z_sys_post_kernel;
    3440:	4d0b      	ldr	r5, [pc, #44]	; (3470 <idle+0x34>)
	__asm__ volatile(
    3442:	f04f 0220 	mov.w	r2, #32
    3446:	f3ef 8311 	mrs	r3, BASEPRI
    344a:	f382 8812 	msr	BASEPRI_MAX, r2
    344e:	f3bf 8f6f 	isb	sy
    3452:	f001 f9fb 	bl	484c <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    3456:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    3458:	6160      	str	r0, [r4, #20]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    345a:	b913      	cbnz	r3, 3462 <idle+0x26>
	arch_cpu_idle();
    345c:	f7fd fdbe 	bl	fdc <arch_cpu_idle>
}
    3460:	e7ef      	b.n	3442 <idle+0x6>
    3462:	f7fd fce7 	bl	e34 <pm_system_suspend>
    3466:	2800      	cmp	r0, #0
    3468:	d1eb      	bne.n	3442 <idle+0x6>
    346a:	e7f7      	b.n	345c <idle+0x20>
    346c:	20000338 	.word	0x20000338
    3470:	20000780 	.word	0x20000780

00003474 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    3474:	b538      	push	{r3, r4, r5, lr}
    3476:	4604      	mov	r4, r0
    3478:	f04f 0320 	mov.w	r3, #32
    347c:	f3ef 8511 	mrs	r5, BASEPRI
    3480:	f383 8812 	msr	BASEPRI_MAX, r3
    3484:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    3488:	f001 f998 	bl	47bc <z_unpend_first_thread>

	if (thread != NULL) {
    348c:	b148      	cbz	r0, 34a2 <z_impl_k_sem_give+0x2e>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    348e:	2200      	movs	r2, #0
    3490:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    3492:	f001 f95d 	bl	4750 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    3496:	4629      	mov	r1, r5
    3498:	4805      	ldr	r0, [pc, #20]	; (34b0 <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    349a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    349e:	f000 b991 	b.w	37c4 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    34a2:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    34a6:	429a      	cmp	r2, r3
    34a8:	bf18      	it	ne
    34aa:	3301      	addne	r3, #1
    34ac:	60a3      	str	r3, [r4, #8]
}
    34ae:	e7f2      	b.n	3496 <z_impl_k_sem_give+0x22>
    34b0:	20000781 	.word	0x20000781

000034b4 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    34b4:	b513      	push	{r0, r1, r4, lr}
    34b6:	f04f 0420 	mov.w	r4, #32
    34ba:	f3ef 8111 	mrs	r1, BASEPRI
    34be:	f384 8812 	msr	BASEPRI_MAX, r4
    34c2:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    34c6:	6884      	ldr	r4, [r0, #8]
    34c8:	b144      	cbz	r4, 34dc <z_impl_k_sem_take+0x28>
		sem->count--;
    34ca:	3c01      	subs	r4, #1
    34cc:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    34ce:	f381 8811 	msr	BASEPRI, r1
    34d2:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    34d6:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    34d8:	b002      	add	sp, #8
    34da:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    34dc:	ea52 0403 	orrs.w	r4, r2, r3
    34e0:	d106      	bne.n	34f0 <z_impl_k_sem_take+0x3c>
    34e2:	f381 8811 	msr	BASEPRI, r1
    34e6:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    34ea:	f06f 000f 	mvn.w	r0, #15
    34ee:	e7f3      	b.n	34d8 <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    34f0:	e9cd 2300 	strd	r2, r3, [sp]
    34f4:	4602      	mov	r2, r0
    34f6:	4802      	ldr	r0, [pc, #8]	; (3500 <z_impl_k_sem_take+0x4c>)
    34f8:	f000 f946 	bl	3788 <z_pend_curr>
	return ret;
    34fc:	e7ec      	b.n	34d8 <z_impl_k_sem_take+0x24>
    34fe:	bf00      	nop
    3500:	20000781 	.word	0x20000781

00003504 <sliceable>:
{
	bool ret = is_preempt(thread)
		&& slice_time(thread) != 0
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
		&& !z_is_thread_prevented_from_running(thread)
		&& !z_is_idle_thread_object(thread);
    3504:	89c3      	ldrh	r3, [r0, #14]
    3506:	2b7f      	cmp	r3, #127	; 0x7f
    3508:	d812      	bhi.n	3530 <sliceable+0x2c>
	int ret = slice_ticks;
    350a:	4b0a      	ldr	r3, [pc, #40]	; (3534 <sliceable+0x30>)
    350c:	681b      	ldr	r3, [r3, #0]
		&& slice_time(thread) != 0
    350e:	b163      	cbz	r3, 352a <sliceable+0x26>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    3510:	4b09      	ldr	r3, [pc, #36]	; (3538 <sliceable+0x34>)
    3512:	f990 200e 	ldrsb.w	r2, [r0, #14]
    3516:	681b      	ldr	r3, [r3, #0]
    3518:	429a      	cmp	r2, r3
    351a:	db09      	blt.n	3530 <sliceable+0x2c>
		&& !z_is_thread_prevented_from_running(thread)
    351c:	7b43      	ldrb	r3, [r0, #13]
    351e:	06db      	lsls	r3, r3, #27
    3520:	d106      	bne.n	3530 <sliceable+0x2c>
		&& !z_is_idle_thread_object(thread);
    3522:	4b06      	ldr	r3, [pc, #24]	; (353c <sliceable+0x38>)
    3524:	1ac3      	subs	r3, r0, r3
    3526:	bf18      	it	ne
    3528:	2301      	movne	r3, #1
#ifdef CONFIG_TIMESLICE_PER_THREAD
	ret |= thread->base.slice_ticks != 0;
#endif

	return ret;
}
    352a:	f003 0001 	and.w	r0, r3, #1
    352e:	4770      	bx	lr
		&& !z_is_idle_thread_object(thread);
    3530:	2300      	movs	r3, #0
    3532:	e7fa      	b.n	352a <sliceable+0x26>
    3534:	20000364 	.word	0x20000364
    3538:	20000360 	.word	0x20000360
    353c:	200000b8 	.word	0x200000b8

00003540 <slice_timeout>:

static void slice_timeout(struct _timeout *t)
{
	int cpu = ARRAY_INDEX(slice_timeouts, t);
    3540:	4b04      	ldr	r3, [pc, #16]	; (3554 <slice_timeout+0x14>)
    3542:	1ac0      	subs	r0, r0, r3
    3544:	4b04      	ldr	r3, [pc, #16]	; (3558 <slice_timeout+0x18>)
    3546:	10c0      	asrs	r0, r0, #3
    3548:	4358      	muls	r0, r3

	slice_expired[cpu] = true;
    354a:	4b04      	ldr	r3, [pc, #16]	; (355c <slice_timeout+0x1c>)
    354c:	2201      	movs	r2, #1
    354e:	541a      	strb	r2, [r3, r0]
	 * the specific core, but that's not part of the API yet.
	 */
	if (IS_ENABLED(CONFIG_SMP) && cpu != _current_cpu->id) {
		flag_ipi();
	}
}
    3550:	4770      	bx	lr
    3552:	bf00      	nop
    3554:	200001b8 	.word	0x200001b8
    3558:	aaaaaaab 	.word	0xaaaaaaab
    355c:	20000781 	.word	0x20000781

00003560 <z_reset_time_slice>:

void z_reset_time_slice(struct k_thread *curr)
{
    3560:	b570      	push	{r4, r5, r6, lr}
	int cpu = _current_cpu->id;
    3562:	4b0e      	ldr	r3, [pc, #56]	; (359c <z_reset_time_slice+0x3c>)

	z_abort_timeout(&slice_timeouts[cpu]);
    3564:	4c0e      	ldr	r4, [pc, #56]	; (35a0 <z_reset_time_slice+0x40>)
	int cpu = _current_cpu->id;
    3566:	7c1e      	ldrb	r6, [r3, #16]
	z_abort_timeout(&slice_timeouts[cpu]);
    3568:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    356c:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
{
    3570:	4605      	mov	r5, r0
	z_abort_timeout(&slice_timeouts[cpu]);
    3572:	4620      	mov	r0, r4
    3574:	f001 f954 	bl	4820 <z_abort_timeout>
	slice_expired[cpu] = false;
    3578:	4b0a      	ldr	r3, [pc, #40]	; (35a4 <z_reset_time_slice+0x44>)
    357a:	2200      	movs	r2, #0
	if (sliceable(curr)) {
    357c:	4628      	mov	r0, r5
	slice_expired[cpu] = false;
    357e:	559a      	strb	r2, [r3, r6]
	if (sliceable(curr)) {
    3580:	f7ff ffc0 	bl	3504 <sliceable>
    3584:	b148      	cbz	r0, 359a <z_reset_time_slice+0x3a>
	int ret = slice_ticks;
    3586:	4b08      	ldr	r3, [pc, #32]	; (35a8 <z_reset_time_slice+0x48>)
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    3588:	4908      	ldr	r1, [pc, #32]	; (35ac <z_reset_time_slice+0x4c>)
			      K_TICKS(slice_time(curr) - 1));
    358a:	681a      	ldr	r2, [r3, #0]
    358c:	3a01      	subs	r2, #1
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    358e:	4620      	mov	r0, r4
    3590:	17d3      	asrs	r3, r2, #31
	}
}
    3592:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    3596:	f000 bb11 	b.w	3bbc <z_add_timeout>
}
    359a:	bd70      	pop	{r4, r5, r6, pc}
    359c:	20000338 	.word	0x20000338
    35a0:	200001b8 	.word	0x200001b8
    35a4:	20000781 	.word	0x20000781
    35a8:	20000364 	.word	0x20000364
    35ac:	00003541 	.word	0x00003541

000035b0 <update_cache>:
	}
#endif
}

static void update_cache(int preempt_ok)
{
    35b0:	b538      	push	{r3, r4, r5, lr}
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    35b2:	4d0d      	ldr	r5, [pc, #52]	; (35e8 <update_cache+0x38>)
    35b4:	462b      	mov	r3, r5
    35b6:	f853 4f1c 	ldr.w	r4, [r3, #28]!
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    35ba:	429c      	cmp	r4, r3
    35bc:	d000      	beq.n	35c0 <update_cache+0x10>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    35be:	b904      	cbnz	r4, 35c2 <update_cache+0x12>
    35c0:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
    35c2:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    35c4:	b938      	cbnz	r0, 35d6 <update_cache+0x26>
	if (z_is_thread_prevented_from_running(_current)) {
    35c6:	7b5a      	ldrb	r2, [r3, #13]
    35c8:	06d2      	lsls	r2, r2, #27
    35ca:	d104      	bne.n	35d6 <update_cache+0x26>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    35cc:	69a2      	ldr	r2, [r4, #24]
    35ce:	b912      	cbnz	r2, 35d6 <update_cache+0x26>
	if (is_preempt(_current) || is_metairq(thread)) {
    35d0:	89da      	ldrh	r2, [r3, #14]
    35d2:	2a7f      	cmp	r2, #127	; 0x7f
    35d4:	d805      	bhi.n	35e2 <update_cache+0x32>
#ifndef CONFIG_SMP
	struct k_thread *thread = next_up();

	if (should_preempt(thread, preempt_ok)) {
#ifdef CONFIG_TIMESLICING
		if (thread != _current) {
    35d6:	429c      	cmp	r4, r3
    35d8:	d002      	beq.n	35e0 <update_cache+0x30>
			z_reset_time_slice(thread);
    35da:	4620      	mov	r0, r4
    35dc:	f7ff ffc0 	bl	3560 <z_reset_time_slice>
		}
#endif
		update_metairq_preempt(thread);
		_kernel.ready_q.cache = thread;
    35e0:	4623      	mov	r3, r4
    35e2:	61ab      	str	r3, [r5, #24]
	 * thread because if the thread gets preempted for whatever
	 * reason the scheduler will make the same decision anyway.
	 */
	_current_cpu->swap_ok = preempt_ok;
#endif
}
    35e4:	bd38      	pop	{r3, r4, r5, pc}
    35e6:	bf00      	nop
    35e8:	20000338 	.word	0x20000338

000035ec <move_thread_to_end_of_prio_q>:
{
    35ec:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    35ee:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    35f2:	7b43      	ldrb	r3, [r0, #13]
    35f4:	2a00      	cmp	r2, #0
{
    35f6:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    35f8:	da04      	bge.n	3604 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    35fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    35fe:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    3600:	f001 f86c 	bl	46dc <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    3604:	7b4b      	ldrb	r3, [r1, #13]
	return list->head == list;
    3606:	4a15      	ldr	r2, [pc, #84]	; (365c <move_thread_to_end_of_prio_q+0x70>)
    3608:	f063 037f 	orn	r3, r3, #127	; 0x7f
    360c:	4610      	mov	r0, r2
    360e:	734b      	strb	r3, [r1, #13]
    3610:	f850 3f1c 	ldr.w	r3, [r0, #28]!
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    3614:	6a14      	ldr	r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3616:	4283      	cmp	r3, r0
    3618:	bf08      	it	eq
    361a:	2300      	moveq	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    361c:	b923      	cbnz	r3, 3628 <move_thread_to_end_of_prio_q+0x3c>
static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;

	node->next = list;
	node->prev = tail;
    361e:	e9c1 0400 	strd	r0, r4, [r1]

	tail->next = node;
    3622:	6021      	str	r1, [r4, #0]
	list->tail = node;
    3624:	6211      	str	r1, [r2, #32]
}
    3626:	e00c      	b.n	3642 <move_thread_to_end_of_prio_q+0x56>
	int32_t b1 = thread_1->base.prio;
    3628:	f991 500e 	ldrsb.w	r5, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    362c:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    3630:	42b5      	cmp	r5, r6
    3632:	d00e      	beq.n	3652 <move_thread_to_end_of_prio_q+0x66>
		if (z_sched_prio_cmp(thread, t) > 0) {
    3634:	42ae      	cmp	r6, r5
    3636:	dd0c      	ble.n	3652 <move_thread_to_end_of_prio_q+0x66>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    3638:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    363a:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    363e:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    3640:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    3642:	6890      	ldr	r0, [r2, #8]
    3644:	1a43      	subs	r3, r0, r1
    3646:	4258      	negs	r0, r3
}
    3648:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    364c:	4158      	adcs	r0, r3
    364e:	f7ff bfaf 	b.w	35b0 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    3652:	429c      	cmp	r4, r3
    3654:	d0e3      	beq.n	361e <move_thread_to_end_of_prio_q+0x32>
    3656:	681b      	ldr	r3, [r3, #0]
    3658:	e7e0      	b.n	361c <move_thread_to_end_of_prio_q+0x30>
    365a:	bf00      	nop
    365c:	20000338 	.word	0x20000338

00003660 <ready_thread>:
{
    3660:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    3662:	f990 300d 	ldrsb.w	r3, [r0, #13]
    3666:	7b42      	ldrb	r2, [r0, #13]
    3668:	2b00      	cmp	r3, #0
    366a:	db29      	blt.n	36c0 <ready_thread+0x60>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    366c:	06d3      	lsls	r3, r2, #27
    366e:	d127      	bne.n	36c0 <ready_thread+0x60>
	return node->next != NULL;
    3670:	6983      	ldr	r3, [r0, #24]
    3672:	bb2b      	cbnz	r3, 36c0 <ready_thread+0x60>
	return list->head == list;
    3674:	4913      	ldr	r1, [pc, #76]	; (36c4 <ready_thread+0x64>)
	thread->base.thread_state |= _THREAD_QUEUED;
    3676:	f062 027f 	orn	r2, r2, #127	; 0x7f
    367a:	7342      	strb	r2, [r0, #13]
    367c:	460a      	mov	r2, r1
    367e:	f852 4f1c 	ldr.w	r4, [r2, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3682:	4294      	cmp	r4, r2
    3684:	bf18      	it	ne
    3686:	4623      	movne	r3, r4
	return (node == list->tail) ? NULL : node->next;
    3688:	6a0c      	ldr	r4, [r1, #32]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    368a:	b923      	cbnz	r3, 3696 <ready_thread+0x36>
	node->prev = tail;
    368c:	e9c0 2400 	strd	r2, r4, [r0]
	tail->next = node;
    3690:	6020      	str	r0, [r4, #0]
	list->tail = node;
    3692:	6208      	str	r0, [r1, #32]
}
    3694:	e00c      	b.n	36b0 <ready_thread+0x50>
	int32_t b1 = thread_1->base.prio;
    3696:	f990 500e 	ldrsb.w	r5, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    369a:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    369e:	42b5      	cmp	r5, r6
    36a0:	d00a      	beq.n	36b8 <ready_thread+0x58>
		if (z_sched_prio_cmp(thread, t) > 0) {
    36a2:	42ae      	cmp	r6, r5
    36a4:	dd08      	ble.n	36b8 <ready_thread+0x58>
	sys_dnode_t *const prev = successor->prev;
    36a6:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    36a8:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    36ac:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    36ae:	6058      	str	r0, [r3, #4]
}
    36b0:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    36b2:	2000      	movs	r0, #0
    36b4:	f7ff bf7c 	b.w	35b0 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    36b8:	42a3      	cmp	r3, r4
    36ba:	d0e7      	beq.n	368c <ready_thread+0x2c>
    36bc:	681b      	ldr	r3, [r3, #0]
    36be:	e7e4      	b.n	368a <ready_thread+0x2a>
}
    36c0:	bc70      	pop	{r4, r5, r6}
    36c2:	4770      	bx	lr
    36c4:	20000338 	.word	0x20000338

000036c8 <unready_thread>:
{
    36c8:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    36ca:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    36ce:	7b43      	ldrb	r3, [r0, #13]
    36d0:	2a00      	cmp	r2, #0
{
    36d2:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    36d4:	da04      	bge.n	36e0 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    36d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    36da:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    36dc:	f000 fffe 	bl	46dc <sys_dlist_remove>
	update_cache(thread == _current);
    36e0:	4b04      	ldr	r3, [pc, #16]	; (36f4 <unready_thread+0x2c>)
    36e2:	6898      	ldr	r0, [r3, #8]
    36e4:	1a43      	subs	r3, r0, r1
    36e6:	4258      	negs	r0, r3
    36e8:	4158      	adcs	r0, r3
}
    36ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    36ee:	f7ff bf5f 	b.w	35b0 <update_cache>
    36f2:	bf00      	nop
    36f4:	20000338 	.word	0x20000338

000036f8 <pend_locked>:
{
    36f8:	b570      	push	{r4, r5, r6, lr}
    36fa:	4615      	mov	r5, r2
    36fc:	461c      	mov	r4, r3
    36fe:	4606      	mov	r6, r0
	add_to_waitq_locked(thread, wait_q);
    3700:	f000 fffe 	bl	4700 <add_to_waitq_locked>
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3704:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    3708:	bf08      	it	eq
    370a:	f1b5 3fff 	cmpeq.w	r5, #4294967295	; 0xffffffff
    370e:	d008      	beq.n	3722 <pend_locked+0x2a>
    3710:	462a      	mov	r2, r5
    3712:	4623      	mov	r3, r4
    3714:	f106 0018 	add.w	r0, r6, #24
    3718:	4902      	ldr	r1, [pc, #8]	; (3724 <pend_locked+0x2c>)
}
    371a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    371e:	f000 ba4d 	b.w	3bbc <z_add_timeout>
    3722:	bd70      	pop	{r4, r5, r6, pc}
    3724:	000047b5 	.word	0x000047b5

00003728 <z_time_slice>:
{
    3728:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    372a:	f04f 0320 	mov.w	r3, #32
    372e:	f3ef 8511 	mrs	r5, BASEPRI
    3732:	f383 8812 	msr	BASEPRI_MAX, r3
    3736:	f3bf 8f6f 	isb	sy
	struct k_thread *curr = _current;
    373a:	4b10      	ldr	r3, [pc, #64]	; (377c <z_time_slice+0x54>)
	if (pending_current == curr) {
    373c:	4a10      	ldr	r2, [pc, #64]	; (3780 <z_time_slice+0x58>)
	struct k_thread *curr = _current;
    373e:	689c      	ldr	r4, [r3, #8]
	if (pending_current == curr) {
    3740:	6810      	ldr	r0, [r2, #0]
    3742:	42a0      	cmp	r0, r4
    3744:	d106      	bne.n	3754 <z_time_slice+0x2c>
		z_reset_time_slice(curr);
    3746:	f7ff ff0b 	bl	3560 <z_reset_time_slice>
	__asm__ volatile(
    374a:	f385 8811 	msr	BASEPRI, r5
    374e:	f3bf 8f6f 	isb	sy
}
    3752:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
    3754:	2100      	movs	r1, #0
	if (slice_expired[_current_cpu->id] && sliceable(curr)) {
    3756:	7c1b      	ldrb	r3, [r3, #16]
	pending_current = NULL;
    3758:	6011      	str	r1, [r2, #0]
	if (slice_expired[_current_cpu->id] && sliceable(curr)) {
    375a:	4a0a      	ldr	r2, [pc, #40]	; (3784 <z_time_slice+0x5c>)
    375c:	5cd3      	ldrb	r3, [r2, r3]
    375e:	2b00      	cmp	r3, #0
    3760:	d0f3      	beq.n	374a <z_time_slice+0x22>
    3762:	4620      	mov	r0, r4
    3764:	f7ff fece 	bl	3504 <sliceable>
    3768:	2800      	cmp	r0, #0
    376a:	d0ee      	beq.n	374a <z_time_slice+0x22>
		if (!z_is_thread_prevented_from_running(curr)) {
    376c:	7b63      	ldrb	r3, [r4, #13]
    376e:	06db      	lsls	r3, r3, #27
    3770:	d102      	bne.n	3778 <z_time_slice+0x50>
			move_thread_to_end_of_prio_q(curr);
    3772:	4620      	mov	r0, r4
    3774:	f7ff ff3a 	bl	35ec <move_thread_to_end_of_prio_q>
		z_reset_time_slice(curr);
    3778:	4620      	mov	r0, r4
    377a:	e7e4      	b.n	3746 <z_time_slice+0x1e>
    377c:	20000338 	.word	0x20000338
    3780:	2000035c 	.word	0x2000035c
    3784:	20000781 	.word	0x20000781

00003788 <z_pend_curr>:
{
    3788:	b570      	push	{r4, r5, r6, lr}
	pending_current = _current;
    378a:	480c      	ldr	r0, [pc, #48]	; (37bc <z_pend_curr+0x34>)
    378c:	4d0c      	ldr	r5, [pc, #48]	; (37c0 <z_pend_curr+0x38>)
    378e:	6886      	ldr	r6, [r0, #8]
    3790:	602e      	str	r6, [r5, #0]
{
    3792:	460c      	mov	r4, r1
    3794:	4611      	mov	r1, r2
    3796:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
	__asm__ volatile(
    379a:	f04f 0620 	mov.w	r6, #32
    379e:	f3ef 8511 	mrs	r5, BASEPRI
    37a2:	f386 8812 	msr	BASEPRI_MAX, r6
    37a6:	f3bf 8f6f 	isb	sy
	pend_locked(_current, wait_q, timeout);
    37aa:	6880      	ldr	r0, [r0, #8]
    37ac:	f7ff ffa4 	bl	36f8 <pend_locked>
	ret = arch_swap(key);
    37b0:	4620      	mov	r0, r4
}
    37b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    37b6:	f7fd bc79 	b.w	10ac <arch_swap>
    37ba:	bf00      	nop
    37bc:	20000338 	.word	0x20000338
    37c0:	2000035c 	.word	0x2000035c

000037c4 <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    37c4:	b949      	cbnz	r1, 37da <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    37c6:	f3ef 8005 	mrs	r0, IPSR
    37ca:	b930      	cbnz	r0, 37da <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    37cc:	4b05      	ldr	r3, [pc, #20]	; (37e4 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    37ce:	699a      	ldr	r2, [r3, #24]
    37d0:	689b      	ldr	r3, [r3, #8]
    37d2:	429a      	cmp	r2, r3
    37d4:	d001      	beq.n	37da <z_reschedule+0x16>
    37d6:	f7fd bc69 	b.w	10ac <arch_swap>
	__asm__ volatile(
    37da:	f381 8811 	msr	BASEPRI, r1
    37de:	f3bf 8f6f 	isb	sy
}
    37e2:	4770      	bx	lr
    37e4:	20000338 	.word	0x20000338

000037e8 <z_sched_start>:
{
    37e8:	b510      	push	{r4, lr}
	__asm__ volatile(
    37ea:	f04f 0220 	mov.w	r2, #32
    37ee:	f3ef 8411 	mrs	r4, BASEPRI
    37f2:	f382 8812 	msr	BASEPRI_MAX, r2
    37f6:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    37fa:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    37fc:	0751      	lsls	r1, r2, #29
    37fe:	d404      	bmi.n	380a <z_sched_start+0x22>
	__asm__ volatile(
    3800:	f384 8811 	msr	BASEPRI, r4
    3804:	f3bf 8f6f 	isb	sy
}
    3808:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    380a:	f022 0204 	bic.w	r2, r2, #4
    380e:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    3810:	f7ff ff26 	bl	3660 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    3814:	4621      	mov	r1, r4
    3816:	4802      	ldr	r0, [pc, #8]	; (3820 <z_sched_start+0x38>)
}
    3818:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    381c:	f7ff bfd2 	b.w	37c4 <z_reschedule>
    3820:	20000782 	.word	0x20000782

00003824 <z_impl_k_thread_suspend>:
{
    3824:	b570      	push	{r4, r5, r6, lr}
    3826:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    3828:	3018      	adds	r0, #24
    382a:	f000 fff9 	bl	4820 <z_abort_timeout>
	__asm__ volatile(
    382e:	f04f 0320 	mov.w	r3, #32
    3832:	f3ef 8611 	mrs	r6, BASEPRI
    3836:	f383 8812 	msr	BASEPRI_MAX, r3
    383a:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    383e:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    3842:	7b63      	ldrb	r3, [r4, #13]
    3844:	2a00      	cmp	r2, #0
    3846:	da05      	bge.n	3854 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3848:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    384c:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    384e:	4620      	mov	r0, r4
    3850:	f000 ff44 	bl	46dc <sys_dlist_remove>
		update_cache(thread == _current);
    3854:	4d0b      	ldr	r5, [pc, #44]	; (3884 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    3856:	7b63      	ldrb	r3, [r4, #13]
    3858:	68a8      	ldr	r0, [r5, #8]
    385a:	f043 0310 	orr.w	r3, r3, #16
    385e:	7363      	strb	r3, [r4, #13]
    3860:	1b03      	subs	r3, r0, r4
    3862:	4258      	negs	r0, r3
    3864:	4158      	adcs	r0, r3
    3866:	f7ff fea3 	bl	35b0 <update_cache>
	__asm__ volatile(
    386a:	f386 8811 	msr	BASEPRI, r6
    386e:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    3872:	68ab      	ldr	r3, [r5, #8]
    3874:	42a3      	cmp	r3, r4
    3876:	d103      	bne.n	3880 <z_impl_k_thread_suspend+0x5c>
}
    3878:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    387c:	f000 bfc6 	b.w	480c <z_reschedule_unlocked>
}
    3880:	bd70      	pop	{r4, r5, r6, pc}
    3882:	bf00      	nop
    3884:	20000338 	.word	0x20000338

00003888 <k_sched_lock>:
	__asm__ volatile(
    3888:	f04f 0320 	mov.w	r3, #32
    388c:	f3ef 8111 	mrs	r1, BASEPRI
    3890:	f383 8812 	msr	BASEPRI_MAX, r3
    3894:	f3bf 8f6f 	isb	sy
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    3898:	4b04      	ldr	r3, [pc, #16]	; (38ac <k_sched_lock+0x24>)
    389a:	689a      	ldr	r2, [r3, #8]
    389c:	7bd3      	ldrb	r3, [r2, #15]
    389e:	3b01      	subs	r3, #1
    38a0:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    38a2:	f381 8811 	msr	BASEPRI, r1
    38a6:	f3bf 8f6f 	isb	sy
}
    38aa:	4770      	bx	lr
    38ac:	20000338 	.word	0x20000338

000038b0 <k_sched_unlock>:
{
    38b0:	b510      	push	{r4, lr}
	__asm__ volatile(
    38b2:	f04f 0320 	mov.w	r3, #32
    38b6:	f3ef 8411 	mrs	r4, BASEPRI
    38ba:	f383 8812 	msr	BASEPRI_MAX, r3
    38be:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    38c2:	4b08      	ldr	r3, [pc, #32]	; (38e4 <k_sched_unlock+0x34>)
    38c4:	689a      	ldr	r2, [r3, #8]
    38c6:	7bd3      	ldrb	r3, [r2, #15]
    38c8:	3301      	adds	r3, #1
    38ca:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    38cc:	2000      	movs	r0, #0
    38ce:	f7ff fe6f 	bl	35b0 <update_cache>
	__asm__ volatile(
    38d2:	f384 8811 	msr	BASEPRI, r4
    38d6:	f3bf 8f6f 	isb	sy
}
    38da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    38de:	f000 bf95 	b.w	480c <z_reschedule_unlocked>
    38e2:	bf00      	nop
    38e4:	20000338 	.word	0x20000338

000038e8 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    38e8:	4b02      	ldr	r3, [pc, #8]	; (38f4 <z_sched_init+0xc>)
    38ea:	f103 021c 	add.w	r2, r3, #28
	list->tail = (sys_dnode_t *)list;
    38ee:	e9c3 2207 	strd	r2, r2, [r3, #28]
		init_ready_q(&_kernel.cpus[i].ready_q);
	}
#else
	init_ready_q(&_kernel.ready_q);
#endif
}
    38f2:	4770      	bx	lr
    38f4:	20000338 	.word	0x20000338

000038f8 <z_impl_k_yield>:
	return !(k_is_pre_kernel() || k_is_in_isr() ||
		 z_is_idle_thread_object(_current));
}

void z_impl_k_yield(void)
{
    38f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    38fa:	f04f 0320 	mov.w	r3, #32
    38fe:	f3ef 8511 	mrs	r5, BASEPRI
    3902:	f383 8812 	msr	BASEPRI_MAX, r3
    3906:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    390a:	4919      	ldr	r1, [pc, #100]	; (3970 <z_impl_k_yield+0x78>)
    390c:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    390e:	7b43      	ldrb	r3, [r0, #13]
    3910:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3914:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3916:	f000 fee1 	bl	46dc <sys_dlist_remove>
	}
	queue_thread(_current);
    391a:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    391c:	7b5a      	ldrb	r2, [r3, #13]
	return list->head == list;
    391e:	4608      	mov	r0, r1
    3920:	f062 027f 	orn	r2, r2, #127	; 0x7f
    3924:	735a      	strb	r2, [r3, #13]
    3926:	f850 2f1c 	ldr.w	r2, [r0, #28]!
	return (node == list->tail) ? NULL : node->next;
    392a:	6a0c      	ldr	r4, [r1, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    392c:	4282      	cmp	r2, r0
    392e:	bf08      	it	eq
    3930:	2200      	moveq	r2, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3932:	b922      	cbnz	r2, 393e <z_impl_k_yield+0x46>
	node->prev = tail;
    3934:	e9c3 0400 	strd	r0, r4, [r3]
	tail->next = node;
    3938:	6023      	str	r3, [r4, #0]
	list->tail = node;
    393a:	620b      	str	r3, [r1, #32]
}
    393c:	e00c      	b.n	3958 <z_impl_k_yield+0x60>
	int32_t b1 = thread_1->base.prio;
    393e:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
    3942:	f992 700e 	ldrsb.w	r7, [r2, #14]
	if (b1 != b2) {
    3946:	42be      	cmp	r6, r7
    3948:	d00e      	beq.n	3968 <z_impl_k_yield+0x70>
		if (z_sched_prio_cmp(thread, t) > 0) {
    394a:	42b7      	cmp	r7, r6
    394c:	dd0c      	ble.n	3968 <z_impl_k_yield+0x70>
	sys_dnode_t *const prev = successor->prev;
    394e:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    3950:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
    3954:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    3956:	6053      	str	r3, [r2, #4]
	update_cache(1);
    3958:	2001      	movs	r0, #1
    395a:	f7ff fe29 	bl	35b0 <update_cache>
    395e:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    3960:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    3964:	f7fd bba2 	b.w	10ac <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    3968:	42a2      	cmp	r2, r4
    396a:	d0e3      	beq.n	3934 <z_impl_k_yield+0x3c>
    396c:	6812      	ldr	r2, [r2, #0]
    396e:	e7e0      	b.n	3932 <z_impl_k_yield+0x3a>
    3970:	20000338 	.word	0x20000338

00003974 <z_tick_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	LOG_DBG("thread %p for %lu ticks", _current, (unsigned long)ticks);

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    3974:	ea50 0301 	orrs.w	r3, r0, r1
{
    3978:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    397c:	4605      	mov	r5, r0
    397e:	460e      	mov	r6, r1
	if (ticks == 0) {
    3980:	d103      	bne.n	398a <z_tick_sleep+0x16>
	z_impl_k_yield();
    3982:	f7ff ffb9 	bl	38f8 <z_impl_k_yield>
		k_yield();
		return 0;
    3986:	2000      	movs	r0, #0
    3988:	e02c      	b.n	39e4 <z_tick_sleep+0x70>
	}

	k_timeout_t timeout = Z_TIMEOUT_TICKS(ticks);
	if (Z_TICK_ABS(ticks) <= 0) {
    398a:	1c83      	adds	r3, r0, #2
    398c:	f171 33ff 	sbcs.w	r3, r1, #4294967295	; 0xffffffff
    3990:	db2a      	blt.n	39e8 <z_tick_sleep+0x74>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    3992:	f000 ff6b 	bl	486c <sys_clock_tick_get_32>
    3996:	182c      	adds	r4, r5, r0
    3998:	f04f 0320 	mov.w	r3, #32
    399c:	f3ef 8811 	mrs	r8, BASEPRI
    39a0:	f383 8812 	msr	BASEPRI_MAX, r3
    39a4:	f3bf 8f6f 	isb	sy
	}

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

#if defined(CONFIG_TIMESLICING) && defined(CONFIG_SWAP_NONATOMIC)
	pending_current = _current;
    39a8:	4f11      	ldr	r7, [pc, #68]	; (39f0 <z_tick_sleep+0x7c>)
    39aa:	4b12      	ldr	r3, [pc, #72]	; (39f4 <z_tick_sleep+0x80>)
    39ac:	68b8      	ldr	r0, [r7, #8]
    39ae:	6018      	str	r0, [r3, #0]
#endif
	unready_thread(_current);
    39b0:	f7ff fe8a 	bl	36c8 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    39b4:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    39b6:	4910      	ldr	r1, [pc, #64]	; (39f8 <z_tick_sleep+0x84>)
    39b8:	462a      	mov	r2, r5
    39ba:	4633      	mov	r3, r6
    39bc:	3018      	adds	r0, #24
    39be:	f000 f8fd 	bl	3bbc <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    39c2:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    39c4:	7b53      	ldrb	r3, [r2, #13]
    39c6:	f043 0310 	orr.w	r3, r3, #16
    39ca:	7353      	strb	r3, [r2, #13]
    39cc:	4640      	mov	r0, r8
    39ce:	f7fd fb6d 	bl	10ac <arch_swap>

	(void)z_swap(&sched_spinlock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");

	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    39d2:	f000 ff4b 	bl	486c <sys_clock_tick_get_32>
    39d6:	1a20      	subs	r0, r4, r0
    39d8:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    39dc:	2801      	cmp	r0, #1
    39de:	f173 0300 	sbcs.w	r3, r3, #0
    39e2:	dbd0      	blt.n	3986 <z_tick_sleep+0x12>
		return ticks;
	}
#endif

	return 0;
}
    39e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    39e8:	f06f 0401 	mvn.w	r4, #1
    39ec:	1a24      	subs	r4, r4, r0
    39ee:	e7d3      	b.n	3998 <z_tick_sleep+0x24>
    39f0:	20000338 	.word	0x20000338
    39f4:	2000035c 	.word	0x2000035c
    39f8:	000047b5 	.word	0x000047b5

000039fc <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    39fc:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
    3a00:	bf08      	it	eq
    3a02:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
    3a06:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3a08:	d106      	bne.n	3a18 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    3a0a:	4b08      	ldr	r3, [pc, #32]	; (3a2c <z_impl_k_sleep+0x30>)
    3a0c:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    3a0e:	f7ff ff09 	bl	3824 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    3a12:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    3a16:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    3a18:	f7ff ffac 	bl	3974 <z_tick_sleep>
    3a1c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    3a20:	fb80 0303 	smull	r0, r3, r0, r3
    3a24:	0bc0      	lsrs	r0, r0, #15
    3a26:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    3a2a:	e7f4      	b.n	3a16 <z_impl_k_sleep+0x1a>
    3a2c:	20000338 	.word	0x20000338

00003a30 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    3a30:	4b01      	ldr	r3, [pc, #4]	; (3a38 <z_impl_z_current_get+0x8>)
    3a32:	6898      	ldr	r0, [r3, #8]
    3a34:	4770      	bx	lr
    3a36:	bf00      	nop
    3a38:	20000338 	.word	0x20000338

00003a3c <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    3a3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3a40:	4604      	mov	r4, r0
    3a42:	f04f 0320 	mov.w	r3, #32
    3a46:	f3ef 8611 	mrs	r6, BASEPRI
    3a4a:	f383 8812 	msr	BASEPRI_MAX, r3
    3a4e:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
    3a52:	7b03      	ldrb	r3, [r0, #12]
    3a54:	07d9      	lsls	r1, r3, #31
    3a56:	d50b      	bpl.n	3a70 <z_thread_abort+0x34>
	__asm__ volatile(
    3a58:	f386 8811 	msr	BASEPRI, r6
    3a5c:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		__ASSERT(false, "aborting essential thread %p", thread);
		k_panic();
    3a60:	4040      	eors	r0, r0
    3a62:	f380 8811 	msr	BASEPRI, r0
    3a66:	f04f 0004 	mov.w	r0, #4
    3a6a:	df02      	svc	2
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    3a6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    3a70:	7b43      	ldrb	r3, [r0, #13]
    3a72:	071a      	lsls	r2, r3, #28
    3a74:	d504      	bpl.n	3a80 <z_thread_abort+0x44>
    3a76:	f386 8811 	msr	BASEPRI, r6
    3a7a:	f3bf 8f6f 	isb	sy
    3a7e:	e7f5      	b.n	3a6c <z_thread_abort+0x30>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    3a80:	f023 0220 	bic.w	r2, r3, #32
    3a84:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    3a88:	09d2      	lsrs	r2, r2, #7
    3a8a:	d120      	bne.n	3ace <z_thread_abort+0x92>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    3a8c:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    3a8e:	68a3      	ldr	r3, [r4, #8]
    3a90:	b113      	cbz	r3, 3a98 <z_thread_abort+0x5c>
			unpend_thread_no_timeout(thread);
    3a92:	4620      	mov	r0, r4
    3a94:	f000 fe2a 	bl	46ec <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    3a98:	f104 0018 	add.w	r0, r4, #24
    3a9c:	f000 fec0 	bl	4820 <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    3aa0:	f104 0758 	add.w	r7, r4, #88	; 0x58
    3aa4:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    3aa8:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3aaa:	42bd      	cmp	r5, r7
    3aac:	d000      	beq.n	3ab0 <z_thread_abort+0x74>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    3aae:	b9b5      	cbnz	r5, 3ade <z_thread_abort+0xa2>
		update_cache(1);
    3ab0:	2001      	movs	r0, #1
    3ab2:	f7ff fd7d 	bl	35b0 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    3ab6:	4b10      	ldr	r3, [pc, #64]	; (3af8 <z_thread_abort+0xbc>)
    3ab8:	689b      	ldr	r3, [r3, #8]
    3aba:	42a3      	cmp	r3, r4
    3abc:	d1db      	bne.n	3a76 <z_thread_abort+0x3a>
    3abe:	f3ef 8305 	mrs	r3, IPSR
    3ac2:	2b00      	cmp	r3, #0
    3ac4:	d1d7      	bne.n	3a76 <z_thread_abort+0x3a>
    3ac6:	4630      	mov	r0, r6
    3ac8:	f7fd faf0 	bl	10ac <arch_swap>
	return ret;
    3acc:	e7d3      	b.n	3a76 <z_thread_abort+0x3a>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3ace:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    3ad2:	f043 0308 	orr.w	r3, r3, #8
    3ad6:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3ad8:	f000 fe00 	bl	46dc <sys_dlist_remove>
}
    3adc:	e7d7      	b.n	3a8e <z_thread_abort+0x52>
		unpend_thread_no_timeout(thread);
    3ade:	4628      	mov	r0, r5
    3ae0:	f000 fe04 	bl	46ec <unpend_thread_no_timeout>
    3ae4:	f105 0018 	add.w	r0, r5, #24
    3ae8:	f000 fe9a 	bl	4820 <z_abort_timeout>
    3aec:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    3af0:	4628      	mov	r0, r5
    3af2:	f7ff fdb5 	bl	3660 <ready_thread>
    3af6:	e7d7      	b.n	3aa8 <z_thread_abort+0x6c>
    3af8:	20000338 	.word	0x20000338

00003afc <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    3afc:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    3afe:	4806      	ldr	r0, [pc, #24]	; (3b18 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    3b00:	4a06      	ldr	r2, [pc, #24]	; (3b1c <z_data_copy+0x20>)
    3b02:	4907      	ldr	r1, [pc, #28]	; (3b20 <z_data_copy+0x24>)
    3b04:	1a12      	subs	r2, r2, r0
    3b06:	f000 fdda 	bl	46be <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    3b0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    3b0e:	4a05      	ldr	r2, [pc, #20]	; (3b24 <z_data_copy+0x28>)
    3b10:	4905      	ldr	r1, [pc, #20]	; (3b28 <z_data_copy+0x2c>)
    3b12:	4806      	ldr	r0, [pc, #24]	; (3b2c <z_data_copy+0x30>)
    3b14:	f000 bdd3 	b.w	46be <z_early_memcpy>
    3b18:	20000000 	.word	0x20000000
    3b1c:	20000096 	.word	0x20000096
    3b20:	00004c88 	.word	0x00004c88
    3b24:	00000000 	.word	0x00000000
    3b28:	00004c88 	.word	0x00004c88
    3b2c:	20000000 	.word	0x20000000

00003b30 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    3b30:	4b03      	ldr	r3, [pc, #12]	; (3b40 <elapsed+0x10>)
    3b32:	681b      	ldr	r3, [r3, #0]
    3b34:	b90b      	cbnz	r3, 3b3a <elapsed+0xa>
    3b36:	f7fe bcbb 	b.w	24b0 <sys_clock_elapsed>
}
    3b3a:	2000      	movs	r0, #0
    3b3c:	4770      	bx	lr
    3b3e:	bf00      	nop
    3b40:	20000368 	.word	0x20000368

00003b44 <next_timeout>:

static int32_t next_timeout(void)
{
    3b44:	b510      	push	{r4, lr}
	return list->head == list;
    3b46:	4b0e      	ldr	r3, [pc, #56]	; (3b80 <next_timeout+0x3c>)
    3b48:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3b4a:	429c      	cmp	r4, r3
    3b4c:	d104      	bne.n	3b58 <next_timeout+0x14>
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    3b4e:	f7ff ffef 	bl	3b30 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
		ret = MAX_WAIT;
    3b52:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

	return ret;
}
    3b56:	bd10      	pop	{r4, pc}
	int32_t ticks_elapsed = elapsed();
    3b58:	f7ff ffea 	bl	3b30 <elapsed>
	if ((to == NULL) ||
    3b5c:	2c00      	cmp	r4, #0
    3b5e:	d0f8      	beq.n	3b52 <next_timeout+0xe>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    3b60:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    3b64:	1a1b      	subs	r3, r3, r0
    3b66:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
    3b6a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    3b6e:	f172 0100 	sbcs.w	r1, r2, #0
    3b72:	daee      	bge.n	3b52 <next_timeout+0xe>
		ret = MAX(0, to->dticks - ticks_elapsed);
    3b74:	2a00      	cmp	r2, #0
    3b76:	bfac      	ite	ge
    3b78:	4618      	movge	r0, r3
    3b7a:	2000      	movlt	r0, #0
	return ret;
    3b7c:	e7eb      	b.n	3b56 <next_timeout+0x12>
    3b7e:	bf00      	nop
    3b80:	20000088 	.word	0x20000088

00003b84 <remove_timeout>:
{
    3b84:	b530      	push	{r4, r5, lr}
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3b86:	b170      	cbz	r0, 3ba6 <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    3b88:	4b0b      	ldr	r3, [pc, #44]	; (3bb8 <remove_timeout+0x34>)
    3b8a:	685b      	ldr	r3, [r3, #4]
    3b8c:	4298      	cmp	r0, r3
    3b8e:	d00a      	beq.n	3ba6 <remove_timeout+0x22>
    3b90:	6803      	ldr	r3, [r0, #0]
	if (next(t) != NULL) {
    3b92:	b143      	cbz	r3, 3ba6 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    3b94:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    3b98:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    3b9c:	1912      	adds	r2, r2, r4
    3b9e:	eb41 0105 	adc.w	r1, r1, r5
    3ba2:	e9c3 2104 	strd	r2, r1, [r3, #16]
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
    3ba6:	e9d0 3200 	ldrd	r3, r2, [r0]

	prev->next = next;
    3baa:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    3bac:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    3bae:	2300      	movs	r3, #0
	node->prev = NULL;
    3bb0:	e9c0 3300 	strd	r3, r3, [r0]
}
    3bb4:	bd30      	pop	{r4, r5, pc}
    3bb6:	bf00      	nop
    3bb8:	20000088 	.word	0x20000088

00003bbc <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3bbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    3bc0:	bf08      	it	eq
    3bc2:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    3bc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3bc8:	4604      	mov	r4, r0
    3bca:	461d      	mov	r5, r3
    3bcc:	4616      	mov	r6, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3bce:	d05c      	beq.n	3c8a <z_add_timeout+0xce>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    3bd0:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    3bd2:	f04f 0320 	mov.w	r3, #32
    3bd6:	f3ef 8711 	mrs	r7, BASEPRI
    3bda:	f383 8812 	msr	BASEPRI_MAX, r3
    3bde:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    3be2:	3201      	adds	r2, #1
    3be4:	f175 33ff 	sbcs.w	r3, r5, #4294967295	; 0xffffffff
    3be8:	da24      	bge.n	3c34 <z_add_timeout+0x78>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    3bea:	492d      	ldr	r1, [pc, #180]	; (3ca0 <z_add_timeout+0xe4>)
    3bec:	e9d1 2000 	ldrd	r2, r0, [r1]
    3bf0:	f06f 0301 	mvn.w	r3, #1
    3bf4:	1a9b      	subs	r3, r3, r2
    3bf6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    3bfa:	eb62 0000 	sbc.w	r0, r2, r0
    3bfe:	1b9e      	subs	r6, r3, r6
    3c00:	eb60 0005 	sbc.w	r0, r0, r5

			to->dticks = MAX(1, ticks);
    3c04:	2e01      	cmp	r6, #1
    3c06:	f170 0300 	sbcs.w	r3, r0, #0
    3c0a:	da01      	bge.n	3c10 <z_add_timeout+0x54>
    3c0c:	2601      	movs	r6, #1
    3c0e:	2000      	movs	r0, #0
    3c10:	e9c4 6004 	strd	r6, r0, [r4, #16]
	return list->head == list;
    3c14:	4e23      	ldr	r6, [pc, #140]	; (3ca4 <z_add_timeout+0xe8>)
    3c16:	f8d6 c000 	ldr.w	ip, [r6]
	return (node == list->tail) ? NULL : node->next;
    3c1a:	6875      	ldr	r5, [r6, #4]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3c1c:	45b4      	cmp	ip, r6
    3c1e:	bf08      	it	eq
    3c20:	f04f 0c00 	moveq.w	ip, #0
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
		}

		for (t = first(); t != NULL; t = next(t)) {
    3c24:	f1bc 0f00 	cmp.w	ip, #0
    3c28:	d10d      	bne.n	3c46 <z_add_timeout+0x8a>
	node->prev = tail;
    3c2a:	e9c4 6500 	strd	r6, r5, [r4]
	tail->next = node;
    3c2e:	602c      	str	r4, [r5, #0]
	list->tail = node;
    3c30:	6074      	str	r4, [r6, #4]
}
    3c32:	e01c      	b.n	3c6e <z_add_timeout+0xb2>
			to->dticks = timeout.ticks + 1 + elapsed();
    3c34:	f7ff ff7c 	bl	3b30 <elapsed>
    3c38:	3601      	adds	r6, #1
    3c3a:	f145 0500 	adc.w	r5, r5, #0
    3c3e:	1836      	adds	r6, r6, r0
    3c40:	eb45 70e0 	adc.w	r0, r5, r0, asr #31
    3c44:	e7e4      	b.n	3c10 <z_add_timeout+0x54>
			if (t->dticks > to->dticks) {
    3c46:	e9dc 2004 	ldrd	r2, r0, [ip, #16]
    3c4a:	e9d4 3104 	ldrd	r3, r1, [r4, #16]
    3c4e:	4293      	cmp	r3, r2
    3c50:	eb71 0e00 	sbcs.w	lr, r1, r0
    3c54:	da1a      	bge.n	3c8c <z_add_timeout+0xd0>
				t->dticks -= to->dticks;
    3c56:	1ad2      	subs	r2, r2, r3
	sys_dnode_t *const prev = successor->prev;
    3c58:	f8dc 3004 	ldr.w	r3, [ip, #4]
    3c5c:	eb60 0001 	sbc.w	r0, r0, r1
    3c60:	e9cc 2004 	strd	r2, r0, [ip, #16]
	node->next = successor;
    3c64:	e9c4 c300 	strd	ip, r3, [r4]
	prev->next = node;
    3c68:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    3c6a:	f8cc 4004 	str.w	r4, [ip, #4]
	return list->head == list;
    3c6e:	6833      	ldr	r3, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3c70:	42b3      	cmp	r3, r6
    3c72:	d006      	beq.n	3c82 <z_add_timeout+0xc6>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    3c74:	429c      	cmp	r4, r3
    3c76:	d104      	bne.n	3c82 <z_add_timeout+0xc6>
			sys_clock_set_timeout(next_timeout(), false);
    3c78:	f7ff ff64 	bl	3b44 <next_timeout>
    3c7c:	2100      	movs	r1, #0
    3c7e:	f7fe fbe5 	bl	244c <sys_clock_set_timeout>
	__asm__ volatile(
    3c82:	f387 8811 	msr	BASEPRI, r7
    3c86:	f3bf 8f6f 	isb	sy
		}
	}
}
    3c8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			to->dticks -= t->dticks;
    3c8c:	1a9b      	subs	r3, r3, r2
    3c8e:	eb61 0100 	sbc.w	r1, r1, r0
	return (node == list->tail) ? NULL : node->next;
    3c92:	45ac      	cmp	ip, r5
    3c94:	e9c4 3104 	strd	r3, r1, [r4, #16]
    3c98:	d0c7      	beq.n	3c2a <z_add_timeout+0x6e>
    3c9a:	f8dc c000 	ldr.w	ip, [ip]
    3c9e:	e7c1      	b.n	3c24 <z_add_timeout+0x68>
    3ca0:	200001d0 	.word	0x200001d0
    3ca4:	20000088 	.word	0x20000088

00003ca8 <sys_clock_announce>:
	}
	return ret;
}

void sys_clock_announce(int32_t ticks)
{
    3ca8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__asm__ volatile(
    3cac:	f04f 0320 	mov.w	r3, #32
    3cb0:	f3ef 8c11 	mrs	ip, BASEPRI
    3cb4:	f383 8812 	msr	BASEPRI_MAX, r3
    3cb8:	f3bf 8f6f 	isb	sy
	return list->head == list;
    3cbc:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 3d70 <sys_clock_announce+0xc8>
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    3cc0:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 3d74 <sys_clock_announce+0xcc>
	for (t = first();
	     (t != NULL) && (t->dticks <= announce_remaining);
	     t = first()) {
		int dt = t->dticks;

		curr_tick += dt;
    3cc4:	4f2c      	ldr	r7, [pc, #176]	; (3d78 <sys_clock_announce+0xd0>)
	announce_remaining = ticks;
    3cc6:	f8c9 0000 	str.w	r0, [r9]
    3cca:	f8da 0000 	ldr.w	r0, [sl]
		t->dticks = 0;
    3cce:	2400      	movs	r4, #0
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3cd0:	4550      	cmp	r0, sl
    3cd2:	bf08      	it	eq
    3cd4:	2000      	moveq	r0, #0
    3cd6:	2500      	movs	r5, #0
		curr_tick += dt;
    3cd8:	e9d7 2100 	ldrd	r2, r1, [r7]
	     (t != NULL) && (t->dticks <= announce_remaining);
    3cdc:	f8d9 3000 	ldr.w	r3, [r9]
    3ce0:	46e0      	mov	r8, ip
    3ce2:	b380      	cbz	r0, 3d46 <sys_clock_announce+0x9e>
    3ce4:	e9d0 6c04 	ldrd	r6, ip, [r0, #16]
    3ce8:	ea4f 7ee3 	mov.w	lr, r3, asr #31
    3cec:	42b3      	cmp	r3, r6
    3cee:	eb7e 0b0c 	sbcs.w	fp, lr, ip
    3cf2:	da05      	bge.n	3d00 <sys_clock_announce+0x58>
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
	}

	if (t != NULL) {
		t->dticks -= announce_remaining;
    3cf4:	1af6      	subs	r6, r6, r3
    3cf6:	eb6c 040e 	sbc.w	r4, ip, lr
    3cfa:	e9c0 6404 	strd	r6, r4, [r0, #16]
    3cfe:	e022      	b.n	3d46 <sys_clock_announce+0x9e>
		curr_tick += dt;
    3d00:	18b2      	adds	r2, r6, r2
    3d02:	eb41 71e6 	adc.w	r1, r1, r6, asr #31
		t->dticks = 0;
    3d06:	e9c0 4504 	strd	r4, r5, [r0, #16]
		curr_tick += dt;
    3d0a:	e9c7 2100 	strd	r2, r1, [r7]
		remove_timeout(t);
    3d0e:	f7ff ff39 	bl	3b84 <remove_timeout>
	__asm__ volatile(
    3d12:	f388 8811 	msr	BASEPRI, r8
    3d16:	f3bf 8f6f 	isb	sy
		t->fn(t);
    3d1a:	6883      	ldr	r3, [r0, #8]
    3d1c:	4798      	blx	r3
	__asm__ volatile(
    3d1e:	f04f 0320 	mov.w	r3, #32
    3d22:	f3ef 8811 	mrs	r8, BASEPRI
    3d26:	f383 8812 	msr	BASEPRI_MAX, r3
    3d2a:	f3bf 8f6f 	isb	sy
		announce_remaining -= dt;
    3d2e:	f8d9 3000 	ldr.w	r3, [r9]
	return list->head == list;
    3d32:	f8da 0000 	ldr.w	r0, [sl]
    3d36:	1b9b      	subs	r3, r3, r6
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3d38:	4550      	cmp	r0, sl
	k.key = arch_irq_lock();
    3d3a:	46c4      	mov	ip, r8
    3d3c:	f8c9 3000 	str.w	r3, [r9]
    3d40:	d1ca      	bne.n	3cd8 <sys_clock_announce+0x30>
		curr_tick += dt;
    3d42:	e9d7 2100 	ldrd	r2, r1, [r7]
	}

	curr_tick += announce_remaining;
    3d46:	189a      	adds	r2, r3, r2
    3d48:	eb41 73e3 	adc.w	r3, r1, r3, asr #31
	announce_remaining = 0;
    3d4c:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    3d4e:	e9c7 2300 	strd	r2, r3, [r7]
	announce_remaining = 0;
    3d52:	f8c9 4000 	str.w	r4, [r9]

	sys_clock_set_timeout(next_timeout(), false);
    3d56:	f7ff fef5 	bl	3b44 <next_timeout>
    3d5a:	4621      	mov	r1, r4
    3d5c:	f7fe fb76 	bl	244c <sys_clock_set_timeout>
	__asm__ volatile(
    3d60:	f388 8811 	msr	BASEPRI, r8
    3d64:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&timeout_lock, key);

#ifdef CONFIG_TIMESLICING
	z_time_slice();
#endif
}
    3d68:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	z_time_slice();
    3d6c:	f7ff bcdc 	b.w	3728 <z_time_slice>
    3d70:	20000088 	.word	0x20000088
    3d74:	20000368 	.word	0x20000368
    3d78:	200001d0 	.word	0x200001d0

00003d7c <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    3d7c:	b510      	push	{r4, lr}
	__asm__ volatile(
    3d7e:	f04f 0320 	mov.w	r3, #32
    3d82:	f3ef 8411 	mrs	r4, BASEPRI
    3d86:	f383 8812 	msr	BASEPRI_MAX, r3
    3d8a:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + elapsed();
    3d8e:	f7ff fecf 	bl	3b30 <elapsed>
    3d92:	4a06      	ldr	r2, [pc, #24]	; (3dac <sys_clock_tick_get+0x30>)
    3d94:	4603      	mov	r3, r0
    3d96:	e9d2 0100 	ldrd	r0, r1, [r2]
    3d9a:	1818      	adds	r0, r3, r0
    3d9c:	eb41 71e3 	adc.w	r1, r1, r3, asr #31
	__asm__ volatile(
    3da0:	f384 8811 	msr	BASEPRI, r4
    3da4:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    3da8:	bd10      	pop	{r4, pc}
    3daa:	bf00      	nop
    3dac:	200001d0 	.word	0x200001d0

00003db0 <boot_banner>:
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
    3db0:	4801      	ldr	r0, [pc, #4]	; (3db8 <boot_banner+0x8>)
    3db2:	f000 b805 	b.w	3dc0 <printk>
    3db6:	bf00      	nop
    3db8:	00004c5a 	.word	0x00004c5a

00003dbc <arch_printk_char_out>:
}
    3dbc:	2000      	movs	r0, #0
    3dbe:	4770      	bx	lr

00003dc0 <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    3dc0:	b40f      	push	{r0, r1, r2, r3}
    3dc2:	b507      	push	{r0, r1, r2, lr}
    3dc4:	a904      	add	r1, sp, #16
    3dc6:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    3dca:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    3dcc:	f7fc faf8 	bl	3c0 <vprintk>

	va_end(ap);
}
    3dd0:	b003      	add	sp, #12
    3dd2:	f85d eb04 	ldr.w	lr, [sp], #4
    3dd6:	b004      	add	sp, #16
    3dd8:	4770      	bx	lr

00003dda <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    3dda:	4604      	mov	r4, r0
    3ddc:	b508      	push	{r3, lr}
    3dde:	4608      	mov	r0, r1
    3de0:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    3de2:	461a      	mov	r2, r3
    3de4:	47a0      	blx	r4
	return z_impl_z_current_get();
    3de6:	f7ff fe23 	bl	3a30 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    3dea:	f7fd fbe1 	bl	15b0 <z_impl_k_thread_abort>

00003dee <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    3dee:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    3df0:	f013 0307 	ands.w	r3, r3, #7
    3df4:	d105      	bne.n	3e02 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    3df6:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    3df8:	2b00      	cmp	r3, #0
    3dfa:	bf0c      	ite	eq
    3dfc:	2000      	moveq	r0, #0
    3dfe:	2003      	movne	r0, #3
    3e00:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    3e02:	2b02      	cmp	r3, #2
    3e04:	d105      	bne.n	3e12 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    3e06:	8b40      	ldrh	r0, [r0, #26]
    3e08:	fab0 f080 	clz	r0, r0
    3e0c:	0940      	lsrs	r0, r0, #5
    3e0e:	0080      	lsls	r0, r0, #2
    3e10:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    3e12:	2b01      	cmp	r3, #1
    3e14:	d105      	bne.n	3e22 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    3e16:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    3e18:	2b00      	cmp	r3, #0
    3e1a:	bf0c      	ite	eq
    3e1c:	2000      	moveq	r0, #0
    3e1e:	2005      	movne	r0, #5
    3e20:	4770      	bx	lr
	int evt = EVT_NOP;
    3e22:	2000      	movs	r0, #0
}
    3e24:	4770      	bx	lr

00003e26 <validate_args>:
{
    3e26:	b510      	push	{r4, lr}
    3e28:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    3e2a:	b100      	cbz	r0, 3e2e <validate_args+0x8>
    3e2c:	b911      	cbnz	r1, 3e34 <validate_args+0xe>
		return -EINVAL;
    3e2e:	f06f 0015 	mvn.w	r0, #21
}
    3e32:	bd10      	pop	{r4, pc}
	int rv = sys_notify_validate(&cli->notify);
    3e34:	1d08      	adds	r0, r1, #4
    3e36:	f000 f895 	bl	3f64 <sys_notify_validate>
	if ((rv == 0)
    3e3a:	2800      	cmp	r0, #0
    3e3c:	d1f9      	bne.n	3e32 <validate_args+0xc>
	    && ((cli->notify.flags
    3e3e:	68a3      	ldr	r3, [r4, #8]
    3e40:	2b03      	cmp	r3, #3
    3e42:	d9f6      	bls.n	3e32 <validate_args+0xc>
    3e44:	e7f3      	b.n	3e2e <validate_args+0x8>

00003e46 <notify_one>:
{
    3e46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3e4a:	460d      	mov	r5, r1
    3e4c:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    3e4e:	4619      	mov	r1, r3
    3e50:	1d28      	adds	r0, r5, #4
{
    3e52:	4690      	mov	r8, r2
    3e54:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    3e56:	f000 f896 	bl	3f86 <sys_notify_finalize>
	if (cb) {
    3e5a:	4604      	mov	r4, r0
    3e5c:	b138      	cbz	r0, 3e6e <notify_one+0x28>
		cb(mgr, cli, state, res);
    3e5e:	4633      	mov	r3, r6
    3e60:	4642      	mov	r2, r8
    3e62:	4629      	mov	r1, r5
    3e64:	4638      	mov	r0, r7
    3e66:	46a4      	mov	ip, r4
}
    3e68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    3e6c:	4760      	bx	ip
}
    3e6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00003e72 <transition_complete>:
{
    3e72:	b410      	push	{r4}
	__asm__ volatile(
    3e74:	f04f 0420 	mov.w	r4, #32
    3e78:	f3ef 8211 	mrs	r2, BASEPRI
    3e7c:	f384 8812 	msr	BASEPRI_MAX, r4
    3e80:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    3e84:	6141      	str	r1, [r0, #20]
}
    3e86:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    3e88:	2101      	movs	r1, #1
    3e8a:	f7fc baa7 	b.w	3dc <process_event>

00003e8e <onoff_manager_init>:
{
    3e8e:	b538      	push	{r3, r4, r5, lr}
    3e90:	460c      	mov	r4, r1
	if ((mgr == NULL)
    3e92:	4605      	mov	r5, r0
    3e94:	b158      	cbz	r0, 3eae <onoff_manager_init+0x20>
	    || (transitions == NULL)
    3e96:	b151      	cbz	r1, 3eae <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    3e98:	680b      	ldr	r3, [r1, #0]
    3e9a:	b143      	cbz	r3, 3eae <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    3e9c:	684b      	ldr	r3, [r1, #4]
    3e9e:	b133      	cbz	r3, 3eae <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    3ea0:	221c      	movs	r2, #28
    3ea2:	2100      	movs	r1, #0
    3ea4:	f000 f910 	bl	40c8 <memset>
    3ea8:	612c      	str	r4, [r5, #16]
	return 0;
    3eaa:	2000      	movs	r0, #0
}
    3eac:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    3eae:	f06f 0015 	mvn.w	r0, #21
    3eb2:	e7fb      	b.n	3eac <onoff_manager_init+0x1e>

00003eb4 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    3eb4:	b570      	push	{r4, r5, r6, lr}
    3eb6:	4605      	mov	r5, r0
    3eb8:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    3eba:	f7ff ffb4 	bl	3e26 <validate_args>

	if (rv < 0) {
    3ebe:	1e04      	subs	r4, r0, #0
    3ec0:	db15      	blt.n	3eee <onoff_request+0x3a>
    3ec2:	f04f 0320 	mov.w	r3, #32
    3ec6:	f3ef 8211 	mrs	r2, BASEPRI
    3eca:	f383 8812 	msr	BASEPRI_MAX, r3
    3ece:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    3ed2:	8b6b      	ldrh	r3, [r5, #26]
    3ed4:	8b2c      	ldrh	r4, [r5, #24]
    3ed6:	f64f 71ff 	movw	r1, #65535	; 0xffff
    3eda:	428b      	cmp	r3, r1
    3edc:	f004 0407 	and.w	r4, r4, #7
    3ee0:	d107      	bne.n	3ef2 <onoff_request+0x3e>
	__asm__ volatile(
    3ee2:	f382 8811 	msr	BASEPRI, r2
    3ee6:	f3bf 8f6f 	isb	sy
		rv = -EAGAIN;
    3eea:	f06f 040a 	mvn.w	r4, #10
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    3eee:	4620      	mov	r0, r4
    3ef0:	bd70      	pop	{r4, r5, r6, pc}
	if (state == ONOFF_STATE_ON) {
    3ef2:	2c02      	cmp	r4, #2
    3ef4:	d10c      	bne.n	3f10 <onoff_request+0x5c>
		mgr->refs += 1U;
    3ef6:	3301      	adds	r3, #1
    3ef8:	836b      	strh	r3, [r5, #26]
    3efa:	f382 8811 	msr	BASEPRI, r2
    3efe:	f3bf 8f6f 	isb	sy
			notify_one(mgr, cli, state, 0);
    3f02:	2300      	movs	r3, #0
    3f04:	4622      	mov	r2, r4
    3f06:	4631      	mov	r1, r6
    3f08:	4628      	mov	r0, r5
    3f0a:	f7ff ff9c 	bl	3e46 <notify_one>
    3f0e:	e7ee      	b.n	3eee <onoff_request+0x3a>
	} else if ((state == ONOFF_STATE_OFF)
    3f10:	2c06      	cmp	r4, #6
    3f12:	d814      	bhi.n	3f3e <onoff_request+0x8a>
    3f14:	e8df f004 	tbb	[pc, r4]
    3f18:	13131304 	.word	0x13131304
    3f1c:	1a04      	.short	0x1a04
    3f1e:	04          	.byte	0x04
    3f1f:	00          	.byte	0x00
	parent->next = child;
    3f20:	2300      	movs	r3, #0
    3f22:	6033      	str	r3, [r6, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    3f24:	686b      	ldr	r3, [r5, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    3f26:	b93b      	cbnz	r3, 3f38 <onoff_request+0x84>
	list->head = node;
    3f28:	e9c5 6600 	strd	r6, r6, [r5]
	if (start) {
    3f2c:	b9ac      	cbnz	r4, 3f5a <onoff_request+0xa6>
		process_event(mgr, EVT_RECHECK, key);
    3f2e:	2102      	movs	r1, #2
    3f30:	4628      	mov	r0, r5
    3f32:	f7fc fa53 	bl	3dc <process_event>
    3f36:	e7da      	b.n	3eee <onoff_request+0x3a>
	parent->next = child;
    3f38:	601e      	str	r6, [r3, #0]
	list->tail = node;
    3f3a:	606e      	str	r6, [r5, #4]
}
    3f3c:	e7f6      	b.n	3f2c <onoff_request+0x78>
    3f3e:	f382 8811 	msr	BASEPRI, r2
    3f42:	f3bf 8f6f 	isb	sy
		rv = -EIO;
    3f46:	f06f 0404 	mvn.w	r4, #4
    3f4a:	e7d0      	b.n	3eee <onoff_request+0x3a>
    3f4c:	f382 8811 	msr	BASEPRI, r2
    3f50:	f3bf 8f6f 	isb	sy
    3f54:	f06f 0485 	mvn.w	r4, #133	; 0x85
    3f58:	e7c9      	b.n	3eee <onoff_request+0x3a>
    3f5a:	f382 8811 	msr	BASEPRI, r2
    3f5e:	f3bf 8f6f 	isb	sy
		if (notify) {
    3f62:	e7c4      	b.n	3eee <onoff_request+0x3a>

00003f64 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    3f64:	4603      	mov	r3, r0
    3f66:	b158      	cbz	r0, 3f80 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    3f68:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    3f6a:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    3f6e:	2a01      	cmp	r2, #1
    3f70:	d003      	beq.n	3f7a <sys_notify_validate+0x16>
    3f72:	2a03      	cmp	r2, #3
    3f74:	d104      	bne.n	3f80 <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    3f76:	6802      	ldr	r2, [r0, #0]
    3f78:	b112      	cbz	r2, 3f80 <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    3f7a:	2000      	movs	r0, #0
    3f7c:	6098      	str	r0, [r3, #8]
    3f7e:	4770      	bx	lr
    3f80:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    3f84:	4770      	bx	lr

00003f86 <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    3f86:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    3f88:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    3f8a:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    3f8e:	2a03      	cmp	r2, #3
    3f90:	f04f 0200 	mov.w	r2, #0
{
    3f94:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    3f96:	bf0c      	ite	eq
    3f98:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    3f9a:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    3f9c:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    3f9e:	4770      	bx	lr

00003fa0 <encode_uint>:
{
    3fa0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3fa4:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier) != 0;
    3fa6:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    3fa8:	2b6f      	cmp	r3, #111	; 0x6f
{
    3faa:	4680      	mov	r8, r0
    3fac:	460f      	mov	r7, r1
    3fae:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    3fb0:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    3fb4:	d029      	beq.n	400a <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0xa>
    3fb6:	d824      	bhi.n	4002 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x2>
		return 10;
    3fb8:	2b58      	cmp	r3, #88	; 0x58
    3fba:	bf0c      	ite	eq
    3fbc:	2610      	moveq	r6, #16
    3fbe:	260a      	movne	r6, #10
	char *bp = bps + (bpe - bps);
    3fc0:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    3fc4:	4632      	mov	r2, r6
    3fc6:	2300      	movs	r3, #0
    3fc8:	4640      	mov	r0, r8
    3fca:	4639      	mov	r1, r7
    3fcc:	f7fc f874 	bl	b8 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    3fd0:	2a09      	cmp	r2, #9
    3fd2:	b2d4      	uxtb	r4, r2
    3fd4:	d81e      	bhi.n	4014 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x14>
    3fd6:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    3fd8:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    3fda:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    3fdc:	f177 0700 	sbcs.w	r7, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    3fe0:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    3fe4:	d301      	bcc.n	3fea <encode_uint+0x4a>
    3fe6:	45d1      	cmp	r9, sl
    3fe8:	d811      	bhi.n	400e <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0xe>
	if (conv->flag_hash) {
    3fea:	782b      	ldrb	r3, [r5, #0]
    3fec:	069b      	lsls	r3, r3, #26
    3fee:	d505      	bpl.n	3ffc <encode_uint+0x5c>
		if (radix == 8) {
    3ff0:	2e08      	cmp	r6, #8
    3ff2:	d115      	bne.n	4020 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x20>
			conv->altform_0 = true;
    3ff4:	78ab      	ldrb	r3, [r5, #2]
    3ff6:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    3ffa:	70ab      	strb	r3, [r5, #2]
}
    3ffc:	4648      	mov	r0, r9
    3ffe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    4002:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 10;
    4006:	2b70      	cmp	r3, #112	; 0x70
    4008:	e7d7      	b.n	3fba <encode_uint+0x1a>
	switch (specifier) {
    400a:	2608      	movs	r6, #8
    400c:	e7d8      	b.n	3fc0 <encode_uint+0x20>
		value /= radix;
    400e:	4680      	mov	r8, r0
    4010:	460f      	mov	r7, r1
    4012:	e7d7      	b.n	3fc4 <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4014:	f1bb 0f19 	cmp.w	fp, #25
    4018:	bf94      	ite	ls
    401a:	3437      	addls	r4, #55	; 0x37
    401c:	3457      	addhi	r4, #87	; 0x57
    401e:	e7db      	b.n	3fd8 <encode_uint+0x38>
		} else if (radix == 16) {
    4020:	2e10      	cmp	r6, #16
    4022:	d1eb      	bne.n	3ffc <encode_uint+0x5c>
			conv->altform_0c = true;
    4024:	78ab      	ldrb	r3, [r5, #2]
    4026:	f043 0310 	orr.w	r3, r3, #16
    402a:	e7e6      	b.n	3ffa <encode_uint+0x5a>

0000402c <outs>:
{
    402c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4030:	4607      	mov	r7, r0
    4032:	4688      	mov	r8, r1
    4034:	4615      	mov	r5, r2
    4036:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    4038:	4614      	mov	r4, r2
    403a:	42b4      	cmp	r4, r6
    403c:	d305      	bcc.n	404a <outs+0x1e>
    403e:	b10e      	cbz	r6, 4044 <outs+0x18>
	return (int)count;
    4040:	1b60      	subs	r0, r4, r5
    4042:	e008      	b.n	4056 <outs+0x2a>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    4044:	7823      	ldrb	r3, [r4, #0]
    4046:	2b00      	cmp	r3, #0
    4048:	d0fa      	beq.n	4040 <outs+0x14>
		int rc = out((int)*sp++, ctx);
    404a:	f814 0b01 	ldrb.w	r0, [r4], #1
    404e:	4641      	mov	r1, r8
    4050:	47b8      	blx	r7
		if (rc < 0) {
    4052:	2800      	cmp	r0, #0
    4054:	daf1      	bge.n	403a <outs+0xe>
}
    4056:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000405a <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_STRIP_PATHS, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_WARN_DEPRECATED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_ENFORCE_ZEPHYR_STDINT, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    405a:	4770      	bx	lr

0000405c <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    405c:	f000 bb12 	b.w	4684 <z_fatal_error>

00004060 <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
    4060:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    4062:	6800      	ldr	r0, [r0, #0]
    4064:	f000 bb0e 	b.w	4684 <z_fatal_error>

00004068 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    4068:	2100      	movs	r1, #0
    406a:	2001      	movs	r0, #1
    406c:	f7ff bff6 	b.w	405c <z_arm_fatal_error>

00004070 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    4070:	b508      	push	{r3, lr}
	handler();
    4072:	f7fd f801 	bl	1078 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    4076:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    407a:	f7fd b8d3 	b.w	1224 <z_arm_exc_exit>

0000407e <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    407e:	3901      	subs	r1, #1
    4080:	4603      	mov	r3, r0
    4082:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    4086:	b90a      	cbnz	r2, 408c <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    4088:	701a      	strb	r2, [r3, #0]

	return dest;
}
    408a:	4770      	bx	lr
		*d = *s;
    408c:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    4090:	e7f7      	b.n	4082 <strcpy+0x4>

00004092 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    4092:	4603      	mov	r3, r0
	size_t n = 0;
    4094:	2000      	movs	r0, #0

	while (*s != '\0') {
    4096:	5c1a      	ldrb	r2, [r3, r0]
    4098:	b902      	cbnz	r2, 409c <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    409a:	4770      	bx	lr
		n++;
    409c:	3001      	adds	r0, #1
    409e:	e7fa      	b.n	4096 <strlen+0x4>

000040a0 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    40a0:	4603      	mov	r3, r0
	size_t n = 0;
    40a2:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    40a4:	5c1a      	ldrb	r2, [r3, r0]
    40a6:	b10a      	cbz	r2, 40ac <strnlen+0xc>
    40a8:	4288      	cmp	r0, r1
    40aa:	d100      	bne.n	40ae <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    40ac:	4770      	bx	lr
		n++;
    40ae:	3001      	adds	r0, #1
    40b0:	e7f8      	b.n	40a4 <strnlen+0x4>

000040b2 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    40b2:	b510      	push	{r4, lr}
    40b4:	1e43      	subs	r3, r0, #1
    40b6:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    40b8:	4291      	cmp	r1, r2
    40ba:	d100      	bne.n	40be <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    40bc:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    40be:	f811 4b01 	ldrb.w	r4, [r1], #1
    40c2:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    40c6:	e7f7      	b.n	40b8 <memcpy+0x6>

000040c8 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    40c8:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    40ca:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    40cc:	4603      	mov	r3, r0
	while (n > 0) {
    40ce:	4293      	cmp	r3, r2
    40d0:	d100      	bne.n	40d4 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    40d2:	4770      	bx	lr
		*(d_byte++) = c_byte;
    40d4:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    40d8:	e7f9      	b.n	40ce <memset+0x6>

000040da <_stdout_hook_default>:
}
    40da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    40de:	4770      	bx	lr

000040e0 <nordicsemi_nrf52_init>:
	__asm__ volatile(
    40e0:	f04f 0220 	mov.w	r2, #32
    40e4:	f3ef 8311 	mrs	r3, BASEPRI
    40e8:	f382 8812 	msr	BASEPRI_MAX, r2
    40ec:	f3bf 8f6f 	isb	sy
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    40f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    40f4:	2101      	movs	r1, #1
    40f6:	f8c2 1578 	str.w	r1, [r2, #1400]	; 0x578
	__asm__ volatile(
    40fa:	f383 8811 	msr	BASEPRI, r3
    40fe:	f3bf 8f6f 	isb	sy
}
    4102:	2000      	movs	r0, #0
    4104:	4770      	bx	lr

00004106 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    4106:	2806      	cmp	r0, #6
    4108:	d108      	bne.n	411c <pm_state_set+0x16>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    410a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    410e:	2201      	movs	r2, #1
    4110:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    4114:	f3bf 8f4f 	dsb	sy
        __WFE();
    4118:	bf20      	wfe
    while (true)
    411a:	e7fd      	b.n	4118 <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    411c:	4770      	bx	lr

0000411e <pm_state_exit_post_ops>:
    411e:	2300      	movs	r3, #0
    4120:	f383 8811 	msr	BASEPRI, r3
    4124:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    4128:	4770      	bx	lr

0000412a <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    412a:	6903      	ldr	r3, [r0, #16]
    412c:	b2c9      	uxtb	r1, r1
    412e:	220c      	movs	r2, #12
    4130:	fb01 3302 	mla	r3, r1, r2, r3
    4134:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    4136:	f000 0007 	and.w	r0, r0, #7
    413a:	4770      	bx	lr

0000413c <set_on_state>:
	__asm__ volatile(
    413c:	f04f 0320 	mov.w	r3, #32
    4140:	f3ef 8211 	mrs	r2, BASEPRI
    4144:	f383 8812 	msr	BASEPRI_MAX, r3
    4148:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    414c:	6803      	ldr	r3, [r0, #0]
    414e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    4152:	f043 0302 	orr.w	r3, r3, #2
    4156:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    4158:	f382 8811 	msr	BASEPRI, r2
    415c:	f3bf 8f6f 	isb	sy
}
    4160:	4770      	bx	lr

00004162 <stop>:
{
    4162:	b570      	push	{r4, r5, r6, lr}
    4164:	b2c9      	uxtb	r1, r1
	struct nrf_clock_control_data *data = dev->data;
    4166:	6903      	ldr	r3, [r0, #16]
	__asm__ volatile(
    4168:	f04f 0420 	mov.w	r4, #32
    416c:	f3ef 8511 	mrs	r5, BASEPRI
    4170:	f384 8812 	msr	BASEPRI_MAX, r4
    4174:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    4178:	260c      	movs	r6, #12
    417a:	fb06 3401 	mla	r4, r6, r1, r3
    417e:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    4180:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    4184:	d008      	beq.n	4198 <stop+0x36>
    4186:	42a2      	cmp	r2, r4
    4188:	d006      	beq.n	4198 <stop+0x36>
	__asm__ volatile(
    418a:	f385 8811 	msr	BASEPRI, r5
    418e:	f3bf 8f6f 	isb	sy
		err = -EPERM;
    4192:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    4196:	bd70      	pop	{r4, r5, r6, pc}
		*flags = CLOCK_CONTROL_STATUS_OFF;
    4198:	fb06 3301 	mla	r3, r6, r1, r3
    419c:	2201      	movs	r2, #1
    419e:	641a      	str	r2, [r3, #64]	; 0x40
    41a0:	f385 8811 	msr	BASEPRI, r5
    41a4:	f3bf 8f6f 	isb	sy
	get_sub_config(dev, type)->stop();
    41a8:	6843      	ldr	r3, [r0, #4]
    41aa:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
    41ae:	685b      	ldr	r3, [r3, #4]
    41b0:	4798      	blx	r3
	return 0;
    41b2:	2000      	movs	r0, #0
    41b4:	e7ef      	b.n	4196 <stop+0x34>

000041b6 <api_stop>:
	return stop(dev, subsys, CTX_API);
    41b6:	2280      	movs	r2, #128	; 0x80
    41b8:	f7ff bfd3 	b.w	4162 <stop>

000041bc <async_start>:
{
    41bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    41be:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    41c0:	6904      	ldr	r4, [r0, #16]
	return &data->subsys[type];
    41c2:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    41c4:	f04f 0520 	mov.w	r5, #32
    41c8:	f3ef 8611 	mrs	r6, BASEPRI
    41cc:	f385 8812 	msr	BASEPRI_MAX, r5
    41d0:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    41d4:	250c      	movs	r5, #12
    41d6:	fb05 4401 	mla	r4, r5, r1, r4
    41da:	6c25      	ldr	r5, [r4, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    41dc:	f005 0c07 	and.w	ip, r5, #7
    41e0:	f1bc 0f01 	cmp.w	ip, #1
    41e4:	d10c      	bne.n	4200 <async_start+0x44>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    41e6:	6427      	str	r7, [r4, #64]	; 0x40
	__asm__ volatile(
    41e8:	f386 8811 	msr	BASEPRI, r6
    41ec:	f3bf 8f6f 	isb	sy
	subdata->user_data = user_data;
    41f0:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    41f4:	6843      	ldr	r3, [r0, #4]
    41f6:	f853 3031 	ldr.w	r3, [r3, r1, lsl #3]
    41fa:	4798      	blx	r3
	return 0;
    41fc:	2000      	movs	r0, #0
}
    41fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    4200:	f005 05c0 	and.w	r5, r5, #192	; 0xc0
	} else if (current_ctx != ctx) {
    4204:	42af      	cmp	r7, r5
    4206:	f386 8811 	msr	BASEPRI, r6
    420a:	f3bf 8f6f 	isb	sy
		err = -EALREADY;
    420e:	bf0c      	ite	eq
    4210:	f06f 0077 	mvneq.w	r0, #119	; 0x77
		err = -EPERM;
    4214:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
    4218:	e7f1      	b.n	41fe <async_start+0x42>

0000421a <api_start>:
{
    421a:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    421c:	2480      	movs	r4, #128	; 0x80
    421e:	9400      	str	r4, [sp, #0]
    4220:	f7ff ffcc 	bl	41bc <async_start>
}
    4224:	b002      	add	sp, #8
    4226:	bd10      	pop	{r4, pc}

00004228 <onoff_started_callback>:
{
    4228:	b410      	push	{r4}
	return &data->mgr[type];
    422a:	6900      	ldr	r0, [r0, #16]
    422c:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    422e:	241c      	movs	r4, #28
    4230:	fb03 0004 	mla	r0, r3, r4, r0
    4234:	2100      	movs	r1, #0
}
    4236:	bc10      	pop	{r4}
	notify(mgr, 0);
    4238:	4710      	bx	r2

0000423a <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    423a:	2000      	movs	r0, #0
    423c:	f000 b97c 	b.w	4538 <nrfx_clock_start>

00004240 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    4240:	2000      	movs	r0, #0
    4242:	f000 b9b5 	b.w	45b0 <nrfx_clock_stop>

00004246 <blocking_start_callback>:
{
    4246:	4610      	mov	r0, r2
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    4248:	f7ff b914 	b.w	3474 <z_impl_k_sem_give>

0000424c <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    424c:	6843      	ldr	r3, [r0, #4]
    424e:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    4250:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    4254:	600b      	str	r3, [r1, #0]
}
    4256:	2000      	movs	r0, #0
    4258:	4770      	bx	lr

0000425a <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    425a:	6843      	ldr	r3, [r0, #4]
    425c:	685b      	ldr	r3, [r3, #4]
	const uint32_t set_mask = value & mask;
    425e:	ea02 0001 	and.w	r0, r2, r1
	const uint32_t clear_mask = (~set_mask) & mask;
    4262:	ea21 0102 	bic.w	r1, r1, r2
    p_reg->OUTSET = set_mask;
    4266:	f8c3 0508 	str.w	r0, [r3, #1288]	; 0x508
    p_reg->OUTCLR = clr_mask;
    426a:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
}
    426e:	2000      	movs	r0, #0
    4270:	4770      	bx	lr

00004272 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4272:	6843      	ldr	r3, [r0, #4]
    4274:	685b      	ldr	r3, [r3, #4]
}
    4276:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    4278:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    427c:	4770      	bx	lr

0000427e <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    427e:	6843      	ldr	r3, [r0, #4]
    4280:	685b      	ldr	r3, [r3, #4]
}
    4282:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    4284:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    4288:	4770      	bx	lr

0000428a <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    428a:	6843      	ldr	r3, [r0, #4]
    428c:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    428e:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	const uint32_t set_mask = value & mask;
    4292:	ea21 0003 	bic.w	r0, r1, r3
	const uint32_t clear_mask = (~value) & mask;
    4296:	400b      	ands	r3, r1
    p_reg->OUTSET = set_mask;
    4298:	f8c2 0508 	str.w	r0, [r2, #1288]	; 0x508
    p_reg->OUTCLR = clr_mask;
    429c:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
}
    42a0:	2000      	movs	r0, #0
    42a2:	4770      	bx	lr

000042a4 <gpio_nrfx_manage_callback>:
{
    42a4:	b510      	push	{r4, lr}
	return port->data;
    42a6:	6903      	ldr	r3, [r0, #16]
	return list->head;
    42a8:	6858      	ldr	r0, [r3, #4]
	if (!sys_slist_is_empty(callbacks)) {
    42aa:	b1f8      	cbz	r0, 42ec <gpio_nrfx_manage_callback+0x48>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    42ac:	4288      	cmp	r0, r1
    42ae:	d119      	bne.n	42e4 <gpio_nrfx_manage_callback+0x40>
Z_GENLIST_REMOVE(slist, snode)
    42b0:	689c      	ldr	r4, [r3, #8]
	return node->next;
    42b2:	6808      	ldr	r0, [r1, #0]
	list->head = node;
    42b4:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    42b6:	42a1      	cmp	r1, r4
    42b8:	d100      	bne.n	42bc <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    42ba:	6098      	str	r0, [r3, #8]
	parent->next = child;
    42bc:	2000      	movs	r0, #0
    42be:	6008      	str	r0, [r1, #0]
	if (set) {
    42c0:	b12a      	cbz	r2, 42ce <gpio_nrfx_manage_callback+0x2a>
	return list->head;
    42c2:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
    42c4:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
    42c6:	689a      	ldr	r2, [r3, #8]
	list->head = node;
    42c8:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    42ca:	b902      	cbnz	r2, 42ce <gpio_nrfx_manage_callback+0x2a>
	list->tail = node;
    42cc:	6099      	str	r1, [r3, #8]
	return 0;
    42ce:	2000      	movs	r0, #0
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    42d0:	e010      	b.n	42f4 <gpio_nrfx_manage_callback+0x50>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    42d2:	4281      	cmp	r1, r0
    42d4:	d106      	bne.n	42e4 <gpio_nrfx_manage_callback+0x40>
	return node->next;
    42d6:	6808      	ldr	r0, [r1, #0]
	parent->next = child;
    42d8:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
    42da:	6898      	ldr	r0, [r3, #8]
    42dc:	4281      	cmp	r1, r0
    42de:	d1ed      	bne.n	42bc <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    42e0:	609c      	str	r4, [r3, #8]
}
    42e2:	e7eb      	b.n	42bc <gpio_nrfx_manage_callback+0x18>
	return node->next;
    42e4:	4604      	mov	r4, r0
    42e6:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    42e8:	2800      	cmp	r0, #0
    42ea:	d1f2      	bne.n	42d2 <gpio_nrfx_manage_callback+0x2e>
			if (!set) {
    42ec:	2a00      	cmp	r2, #0
    42ee:	d1e8      	bne.n	42c2 <gpio_nrfx_manage_callback+0x1e>
				return -EINVAL;
    42f0:	f06f 0015 	mvn.w	r0, #21
}
    42f4:	bd10      	pop	{r4, pc}

000042f6 <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    42f6:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
    42f8:	6843      	ldr	r3, [r0, #4]
    42fa:	6013      	str	r3, [r2, #0]
	while (*state < &config->states[config->state_cnt]) {
    42fc:	7a05      	ldrb	r5, [r0, #8]
    42fe:	6844      	ldr	r4, [r0, #4]
    4300:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
    4304:	42a3      	cmp	r3, r4
    4306:	d302      	bcc.n	430e <pinctrl_lookup_state+0x18>
		}

		(*state)++;
	}

	return -ENOENT;
    4308:	f06f 0001 	mvn.w	r0, #1
}
    430c:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
    430e:	795c      	ldrb	r4, [r3, #5]
    4310:	428c      	cmp	r4, r1
    4312:	d001      	beq.n	4318 <pinctrl_lookup_state+0x22>
		(*state)++;
    4314:	3308      	adds	r3, #8
    4316:	e7f0      	b.n	42fa <pinctrl_lookup_state+0x4>
			return 0;
    4318:	2000      	movs	r0, #0
    431a:	e7f7      	b.n	430c <pinctrl_lookup_state+0x16>

0000431c <pinctrl_configure_pins>:
#define NRF_PSEL_QSPI(reg, line) ((NRF_QSPI_Type *)reg)->PSEL.line
#endif

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    431c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4320:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    4324:	f04f 0c01 	mov.w	ip, #1
    p_reg->OUTSET = set_mask;
    4328:	f04f 47a0 	mov.w	r7, #1342177280	; 0x50000000
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    432c:	4281      	cmp	r1, r0
    432e:	d102      	bne.n	4336 <pinctrl_configure_pins+0x1a>
			nrf_gpio_cfg(pin, dir, input, NRF_GET_PULL(pins[i]),
				     drive, NRF_GPIO_PIN_NOSENSE);
		}
	}

	return 0;
    4330:	2000      	movs	r0, #0
}
    4332:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    4336:	6805      	ldr	r5, [r0, #0]
		uint32_t pin = NRF_GET_PIN(pins[i]);
    4338:	f005 037f 	and.w	r3, r5, #127	; 0x7f
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    433c:	f3c5 2443 	ubfx	r4, r5, #9, #4
			pin = 0xFFFFFFFFU;
    4340:	2b7f      	cmp	r3, #127	; 0x7f
		switch (NRF_GET_FUN(pins[i])) {
    4342:	ea4f 4515 	mov.w	r5, r5, lsr #16
			pin = 0xFFFFFFFFU;
    4346:	bf08      	it	eq
    4348:	f04f 33ff 	moveq.w	r3, #4294967295	; 0xffffffff
		switch (NRF_GET_FUN(pins[i])) {
    434c:	2d0c      	cmp	r5, #12
    434e:	d850      	bhi.n	43f2 <pinctrl_configure_pins+0xd6>
    4350:	e8df f005 	tbb	[pc, r5]
    4354:	19161107 	.word	0x19161107
    4358:	4f19271c 	.word	0x4f19271c
    435c:	2b4f4f4f 	.word	0x2b4f4f4f
    4360:	4c          	.byte	0x4c
    4361:	00          	.byte	0x00
			NRF_PSEL_UART(reg, TXD) = pin;
    4362:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
    *p_pin = pin_number & 0x1F;
    4366:	f003 051f 	and.w	r5, r3, #31
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    436a:	fa0c f505 	lsl.w	r5, ip, r5
    p_reg->OUTSET = set_mask;
    436e:	f8c7 5508 	str.w	r5, [r7, #1288]	; 0x508
}
    4372:	2501      	movs	r5, #1
    4374:	e002      	b.n	437c <pinctrl_configure_pins+0x60>
			NRF_PSEL_UART(reg, RXD) = pin;
    4376:	f8c2 3514 	str.w	r3, [r2, #1300]	; 0x514
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    437a:	2500      	movs	r5, #0
    437c:	462e      	mov	r6, r5
    437e:	e01b      	b.n	43b8 <pinctrl_configure_pins+0x9c>
			NRF_PSEL_UART(reg, RTS) = pin;
    4380:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			if (write != NO_WRITE) {
    4384:	e7ef      	b.n	4366 <pinctrl_configure_pins+0x4a>
			NRF_PSEL_UART(reg, CTS) = pin;
    4386:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
			if (write != NO_WRITE) {
    438a:	e7f6      	b.n	437a <pinctrl_configure_pins+0x5e>
			NRF_PSEL_SPIM(reg, SCK) = pin;
    438c:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    4390:	2500      	movs	r5, #0
    *p_pin = pin_number & 0x1F;
    4392:	f003 061f 	and.w	r6, r3, #31
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    4396:	fa0c f606 	lsl.w	r6, ip, r6
    p_reg->OUTCLR = clr_mask;
    439a:	f8c7 650c 	str.w	r6, [r7, #1292]	; 0x50c
}
    439e:	2601      	movs	r6, #1
    43a0:	e00a      	b.n	43b8 <pinctrl_configure_pins+0x9c>
			NRF_PSEL_SPIM(reg, MOSI) = pin;
    43a2:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    43a6:	2501      	movs	r5, #1
    43a8:	e7f3      	b.n	4392 <pinctrl_configure_pins+0x76>
			NRF_PSEL_TWIM(reg, SCL) = pin;
    43aa:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			if (drive == NRF_DRIVE_S0S1) {
    43ae:	2c00      	cmp	r4, #0
    43b0:	d1e3      	bne.n	437a <pinctrl_configure_pins+0x5e>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    43b2:	2500      	movs	r5, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    43b4:	462e      	mov	r6, r5
				drive = NRF_DRIVE_S0D1;
    43b6:	2406      	movs	r4, #6
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
    43b8:	f850 eb04 	ldr.w	lr, [r0], #4
    43bc:	f40e 5800 	and.w	r8, lr, #8192	; 0x2000
				input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    43c0:	f1b8 0f00 	cmp.w	r8, #0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    43c4:	f3ce 1ec1 	ubfx	lr, lr, #7, #2
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
    43c8:	ea4f 2404 	mov.w	r4, r4, lsl #8
    43cc:	bf18      	it	ne
    43ce:	2600      	movne	r6, #0
    *p_pin = pin_number & 0x1F;
    43d0:	f003 031f 	and.w	r3, r3, #31
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    43d4:	ea44 048e 	orr.w	r4, r4, lr, lsl #2
    43d8:	bf18      	it	ne
    43da:	2501      	movne	r5, #1
    43dc:	4334      	orrs	r4, r6
    reg->PIN_CNF[pin_number] = cnf;
    43de:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    43e2:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
    43e6:	f847 4023 	str.w	r4, [r7, r3, lsl #2]
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    43ea:	e79f      	b.n	432c <pinctrl_configure_pins+0x10>
			NRF_PSEL_TWIM(reg, SDA) = pin;
    43ec:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			if (drive == NRF_DRIVE_S0S1) {
    43f0:	e7dd      	b.n	43ae <pinctrl_configure_pins+0x92>
		switch (NRF_GET_FUN(pins[i])) {
    43f2:	f06f 0085 	mvn.w	r0, #133	; 0x85
    43f6:	e79c      	b.n	4332 <pinctrl_configure_pins+0x16>

000043f8 <uarte_nrfx_config_get>:
	struct uarte_nrfx_data *data = dev->data;
    43f8:	6902      	ldr	r2, [r0, #16]
{
    43fa:	460b      	mov	r3, r1
	*cfg = data->uart_config;
    43fc:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    4400:	e883 0003 	stmia.w	r3, {r0, r1}
}
    4404:	2000      	movs	r0, #0
    4406:	4770      	bx	lr

00004408 <uarte_nrfx_err_check>:
	return config->uarte_regs;
    4408:	6843      	ldr	r3, [r0, #4]
    440a:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    440c:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    4410:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    4414:	4770      	bx	lr

00004416 <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    4416:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = dev->data;
    4418:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    441a:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    441c:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    4420:	b150      	cbz	r0, 4438 <uarte_nrfx_poll_in+0x22>
	*c = *data->rx_data;
    4422:	6952      	ldr	r2, [r2, #20]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4424:	2000      	movs	r0, #0
    4426:	7812      	ldrb	r2, [r2, #0]
    4428:	700a      	strb	r2, [r1, #0]
    442a:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    442e:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4432:	2201      	movs	r2, #1
    4434:	601a      	str	r2, [r3, #0]
	return 0;
    4436:	4770      	bx	lr
		return -1;
    4438:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    443c:	4770      	bx	lr

0000443e <is_tx_ready.isra.0>:
	return config->uarte_regs;
    443e:	6802      	ldr	r2, [r0, #0]
static bool is_tx_ready(const struct device *dev)
    4440:	4603      	mov	r3, r0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4442:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    4446:	b940      	cbnz	r0, 445a <is_tx_ready.isra.0+0x1c>
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    4448:	685b      	ldr	r3, [r3, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    444a:	079b      	lsls	r3, r3, #30
    444c:	d406      	bmi.n	445c <is_tx_ready.isra.0+0x1e>
    444e:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
    4452:	3800      	subs	r0, #0
    4454:	bf18      	it	ne
    4456:	2001      	movne	r0, #1
    4458:	4770      	bx	lr
    445a:	2001      	movs	r0, #1
}
    445c:	4770      	bx	lr

0000445e <uarte_nrfx_isr_int>:
	const struct uarte_nrfx_config *config = dev->config;
    445e:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    4460:	6813      	ldr	r3, [r2, #0]
    return p_reg->INTENSET & mask;
    4462:	f8d3 1304 	ldr.w	r1, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    4466:	05c9      	lsls	r1, r1, #23
    4468:	d518      	bpl.n	449c <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    446a:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    446e:	b1a9      	cbz	r1, 449c <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    4470:	f04f 0020 	mov.w	r0, #32
    4474:	f3ef 8111 	mrs	r1, BASEPRI
    4478:	f380 8812 	msr	BASEPRI_MAX, r0
    447c:	f3bf 8f6f 	isb	sy
    4480:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    4484:	b130      	cbz	r0, 4494 <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4486:	2000      	movs	r0, #0
    4488:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
    448c:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4490:	2001      	movs	r0, #1
    4492:	60d8      	str	r0, [r3, #12]
	__asm__ volatile(
    4494:	f381 8811 	msr	BASEPRI, r1
    4498:	f3bf 8f6f 	isb	sy
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    449c:	6852      	ldr	r2, [r2, #4]
    449e:	06d2      	lsls	r2, r2, #27
    44a0:	d515      	bpl.n	44ce <uarte_nrfx_isr_int+0x70>
	__asm__ volatile(
    44a2:	f04f 0120 	mov.w	r1, #32
    44a6:	f3ef 8211 	mrs	r2, BASEPRI
    44aa:	f381 8812 	msr	BASEPRI_MAX, r1
    44ae:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    44b2:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    44b6:	b111      	cbz	r1, 44be <uarte_nrfx_isr_int+0x60>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    44b8:	2100      	movs	r1, #0
    44ba:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    44be:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    44c2:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    44c6:	f382 8811 	msr	BASEPRI, r2
    44ca:	f3bf 8f6f 	isb	sy
}
    44ce:	4770      	bx	lr

000044d0 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    44d0:	4770      	bx	lr

000044d2 <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    44d2:	f100 0350 	add.w	r3, r0, #80	; 0x50
    44d6:	009b      	lsls	r3, r3, #2
    44d8:	b29b      	uxth	r3, r3
    44da:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    44de:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    44e2:	2200      	movs	r2, #0
    44e4:	601a      	str	r2, [r3, #0]
    44e6:	681b      	ldr	r3, [r3, #0]
}
    44e8:	4770      	bx	lr

000044ea <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    44ea:	b508      	push	{r3, lr}

	LOG_PANIC();

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    44ec:	2000      	movs	r0, #0
    44ee:	f7fd f943 	bl	1778 <sys_arch_reboot>

000044f2 <nrf52_errata_136>:
            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    44f2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    44f6:	f8d3 0130 	ldr.w	r0, [r3, #304]	; 0x130
    44fa:	1c42      	adds	r2, r0, #1
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    44fc:	bf04      	itt	eq
    44fe:	f04f 4370 	moveq.w	r3, #4026531840	; 0xf0000000
    4502:	f893 0fe0 	ldrbeq.w	r0, [r3, #4064]	; 0xfe0
            if (var1 == 0x06)
    4506:	2806      	cmp	r0, #6
    4508:	d004      	beq.n	4514 <nrf52_errata_136+0x22>
            if (var1 == 0x0A)
    450a:	f1a0 030a 	sub.w	r3, r0, #10
    450e:	4258      	negs	r0, r3
    4510:	4158      	adcs	r0, r3
    4512:	4770      	bx	lr
                        return true;
    4514:	2001      	movs	r0, #1
}
    4516:	4770      	bx	lr

00004518 <nrfx_isr>:
#include <zephyr/kernel.h>
#include <soc/nrfx_coredep.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    4518:	4700      	bx	r0

0000451a <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    451a:	f000 b9ab 	b.w	4874 <z_impl_k_busy_wait>

0000451e <nrfx_clock_enable>:
{
    451e:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    4520:	2000      	movs	r0, #0
    4522:	f7fc fd83 	bl	102c <arch_irq_is_enabled>
    4526:	b908      	cbnz	r0, 452c <nrfx_clock_enable+0xe>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    4528:	f7fc fd72 	bl	1010 <arch_irq_enable>
    p_reg->LFCLKSRC = (uint32_t)(source);
    452c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4530:	2200      	movs	r2, #0
    4532:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    4536:	bd08      	pop	{r3, pc}

00004538 <nrfx_clock_start>:
{
    4538:	b508      	push	{r3, lr}
    switch (domain)
    453a:	b110      	cbz	r0, 4542 <nrfx_clock_start+0xa>
    453c:	2801      	cmp	r0, #1
    453e:	d02c      	beq.n	459a <nrfx_clock_start+0x62>
}
    4540:	bd08      	pop	{r3, pc}
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    4542:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    4546:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    454a:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    454e:	03c8      	lsls	r0, r1, #15
    4550:	d40b      	bmi.n	456a <nrfx_clock_start+0x32>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    4552:	f8d2 3414 	ldr.w	r3, [r2, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    4556:	07d9      	lsls	r1, r3, #31
    4558:	d50f      	bpl.n	457a <nrfx_clock_start+0x42>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    455a:	f8d2 341c 	ldr.w	r3, [r2, #1052]	; 0x41c
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    455e:	079b      	lsls	r3, r3, #30
    4560:	d408      	bmi.n	4574 <nrfx_clock_start+0x3c>
    p_reg->INTENSET = mask;
    4562:	2302      	movs	r3, #2
    4564:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
                        break;
    4568:	e7ea      	b.n	4540 <nrfx_clock_start+0x8>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    456a:	f003 0303 	and.w	r3, r3, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    456e:	2b01      	cmp	r3, #1
    4570:	d004      	beq.n	457c <nrfx_clock_start+0x44>
    4572:	b113      	cbz	r3, 457a <nrfx_clock_start+0x42>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    4574:	2000      	movs	r0, #0
    4576:	f7fe f9a9 	bl	28cc <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    457a:	2300      	movs	r3, #0
    p_reg->LFCLKSRC = (uint32_t)(source);
    457c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    4580:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4584:	2300      	movs	r3, #0
    4586:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    458a:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
    458e:	2302      	movs	r3, #2
    4590:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4594:	2301      	movs	r3, #1
    4596:	6093      	str	r3, [r2, #8]
}
    4598:	e7d2      	b.n	4540 <nrfx_clock_start+0x8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    459a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    459e:	2200      	movs	r2, #0
    45a0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    45a4:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    45a8:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    45ac:	6018      	str	r0, [r3, #0]
}
    45ae:	e7c7      	b.n	4540 <nrfx_clock_start+0x8>

000045b0 <nrfx_clock_stop>:
    clock_stop(domain);
    45b0:	f7fe b98c 	b.w	28cc <clock_stop>

000045b4 <nrf_gpio_cfg_sense_set>:
    *p_pin = pin_number & 0x1F;
    45b4:	f000 001f 	and.w	r0, r0, #31
    45b8:	0080      	lsls	r0, r0, #2
    45ba:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    45be:	f8d0 3700 	ldr.w	r3, [r0, #1792]	; 0x700
    cnf &= ~to_update;
    45c2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    45c6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    45ca:	f8c0 3700 	str.w	r3, [r0, #1792]	; 0x700
}
    45ce:	4770      	bx	lr

000045d0 <_GetAvailWriteSpace>:
  RdOff = pRing->RdOff;
    45d0:	6903      	ldr	r3, [r0, #16]
  WrOff = pRing->WrOff;
    45d2:	68c2      	ldr	r2, [r0, #12]
  if (RdOff <= WrOff) {
    45d4:	4293      	cmp	r3, r2
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
    45d6:	bf9c      	itt	ls
    45d8:	6881      	ldrls	r1, [r0, #8]
    45da:	185b      	addls	r3, r3, r1
    r = RdOff - WrOff - 1u;
    45dc:	3b01      	subs	r3, #1
    45de:	1a98      	subs	r0, r3, r2
}
    45e0:	4770      	bx	lr

000045e2 <_WriteNoCheck>:
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    45e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  Rem = pRing->SizeOfBuffer - WrOff;
    45e6:	e9d0 8402 	ldrd	r8, r4, [r0, #8]
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    45ea:	4605      	mov	r5, r0
  Rem = pRing->SizeOfBuffer - WrOff;
    45ec:	eba8 0604 	sub.w	r6, r8, r4
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    45f0:	6840      	ldr	r0, [r0, #4]
  if (Rem > NumBytes) {
    45f2:	4296      	cmp	r6, r2
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    45f4:	4420      	add	r0, r4
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    45f6:	460f      	mov	r7, r1
    pRing->WrOff = WrOff + NumBytes;
    45f8:	4414      	add	r4, r2
  if (Rem > NumBytes) {
    45fa:	d906      	bls.n	460a <_WriteNoCheck+0x28>
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    45fc:	f7ff fd59 	bl	40b2 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    4600:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
    4604:	60ec      	str	r4, [r5, #12]
}
    4606:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
    460a:	4632      	mov	r2, r6
    NumBytesAtOnce = NumBytes - Rem;
    460c:	eba4 0408 	sub.w	r4, r4, r8
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
    4610:	f7ff fd4f 	bl	40b2 <memcpy>
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    4614:	6868      	ldr	r0, [r5, #4]
    4616:	4622      	mov	r2, r4
    4618:	19b9      	adds	r1, r7, r6
    461a:	e7ef      	b.n	45fc <_WriteNoCheck+0x1a>

0000461c <_WriteBlocking>:
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
    461c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  WrOff = pRing->WrOff;
    4620:	68c5      	ldr	r5, [r0, #12]
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
    4622:	4606      	mov	r6, r0
    4624:	4689      	mov	r9, r1
    4626:	4617      	mov	r7, r2
  NumBytesWritten = 0u;
    4628:	f04f 0800 	mov.w	r8, #0
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
    462c:	6933      	ldr	r3, [r6, #16]
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    462e:	68b4      	ldr	r4, [r6, #8]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    4630:	6870      	ldr	r0, [r6, #4]
    if (RdOff > WrOff) {
    4632:	429d      	cmp	r5, r3
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    4634:	bf28      	it	cs
    4636:	191b      	addcs	r3, r3, r4
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
    4638:	1b64      	subs	r4, r4, r5
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    463a:	42bc      	cmp	r4, r7
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    463c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    4640:	bf28      	it	cs
    4642:	463c      	movcs	r4, r7
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    4644:	1b5b      	subs	r3, r3, r5
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    4646:	429c      	cmp	r4, r3
    4648:	bf28      	it	cs
    464a:	461c      	movcs	r4, r3
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
    464c:	4649      	mov	r1, r9
    464e:	4622      	mov	r2, r4
    4650:	4428      	add	r0, r5
    4652:	f7ff fd2e 	bl	40b2 <memcpy>
    if (WrOff == pRing->SizeOfBuffer) {
    4656:	68b3      	ldr	r3, [r6, #8]
    WrOff           += NumBytesToWrite;
    4658:	4425      	add	r5, r4
    NumBytesWritten += NumBytesToWrite;
    465a:	44a0      	add	r8, r4
    pBuffer         += NumBytesToWrite;
    465c:	44a1      	add	r9, r4
    NumBytes        -= NumBytesToWrite;
    465e:	1b3f      	subs	r7, r7, r4
      WrOff = 0u;
    4660:	42ab      	cmp	r3, r5
    4662:	bf08      	it	eq
    4664:	2500      	moveq	r5, #0
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    4666:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
    466a:	60f5      	str	r5, [r6, #12]
  } while (NumBytes);
    466c:	2f00      	cmp	r7, #0
    466e:	d1dd      	bne.n	462c <_WriteBlocking+0x10>
}
    4670:	4640      	mov	r0, r8
    4672:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00004676 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    4676:	f7fe bd03 	b.w	3080 <_DoInit>

0000467a <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(void)
{
    467a:	b508      	push	{r3, lr}

	SEGGER_RTT_Init();
    467c:	f7ff fffb 	bl	4676 <SEGGER_RTT_Init>

	return 0;
}
    4680:	2000      	movs	r0, #0
    4682:	bd08      	pop	{r3, pc}

00004684 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    4684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4686:	4605      	mov	r5, r0
    4688:	460e      	mov	r6, r1
	__asm__ volatile(
    468a:	f04f 0320 	mov.w	r3, #32
    468e:	f3ef 8711 	mrs	r7, BASEPRI
    4692:	f383 8812 	msr	BASEPRI_MAX, r3
    4696:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    469a:	f7ff f9c9 	bl	3a30 <z_impl_z_current_get>

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
    469e:	4631      	mov	r1, r6
    46a0:	4604      	mov	r4, r0
    46a2:	4628      	mov	r0, r5
    46a4:	f7ff ff21 	bl	44ea <k_sys_fatal_error_handler>
	__asm__ volatile(
    46a8:	f387 8811 	msr	BASEPRI, r7
    46ac:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    46b0:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    46b2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    46b6:	f7fc bf7b 	b.w	15b0 <z_impl_k_thread_abort>

000046ba <z_early_memset>:
	(void) memset(dst, c, n);
    46ba:	f7ff bd05 	b.w	40c8 <memset>

000046be <z_early_memcpy>:
	(void) memcpy(dst, src, n);
    46be:	f7ff bcf8 	b.w	40b2 <memcpy>

000046c2 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    46c2:	f3ef 8005 	mrs	r0, IPSR
}
    46c6:	3800      	subs	r0, #0
    46c8:	bf18      	it	ne
    46ca:	2001      	movne	r0, #1
    46cc:	4770      	bx	lr

000046ce <z_pm_save_idle_exit>:
{
    46ce:	b508      	push	{r3, lr}
	pm_system_resume();
    46d0:	f7fc fb74 	bl	dbc <pm_system_resume>
}
    46d4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    46d8:	f7ff befa 	b.w	44d0 <sys_clock_idle_exit>

000046dc <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    46dc:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    46e0:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    46e2:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    46e4:	2300      	movs	r3, #0
	node->prev = NULL;
    46e6:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    46ea:	4770      	bx	lr

000046ec <unpend_thread_no_timeout>:
{
    46ec:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    46ee:	f7ff fff5 	bl	46dc <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    46f2:	7b43      	ldrb	r3, [r0, #13]
    46f4:	f023 0302 	bic.w	r3, r3, #2
    46f8:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    46fa:	2300      	movs	r3, #0
    46fc:	6083      	str	r3, [r0, #8]
}
    46fe:	bd08      	pop	{r3, pc}

00004700 <add_to_waitq_locked>:
{
    4700:	b538      	push	{r3, r4, r5, lr}
    4702:	4604      	mov	r4, r0
    4704:	460d      	mov	r5, r1
	unready_thread(thread);
    4706:	f7fe ffdf 	bl	36c8 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    470a:	7b63      	ldrb	r3, [r4, #13]
    470c:	f043 0302 	orr.w	r3, r3, #2
    4710:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    4712:	b1e5      	cbz	r5, 474e <add_to_waitq_locked+0x4e>
		thread->base.pended_on = wait_q;
    4714:	60a5      	str	r5, [r4, #8]
	return list->head == list;
    4716:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4718:	429d      	cmp	r5, r3
    471a:	d109      	bne.n	4730 <add_to_waitq_locked+0x30>
	sys_dnode_t *const tail = list->tail;
    471c:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    471e:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    4722:	601c      	str	r4, [r3, #0]
	list->tail = node;
    4724:	606c      	str	r4, [r5, #4]
}
    4726:	e012      	b.n	474e <add_to_waitq_locked+0x4e>
	return (node == list->tail) ? NULL : node->next;
    4728:	686a      	ldr	r2, [r5, #4]
    472a:	4293      	cmp	r3, r2
    472c:	d0f6      	beq.n	471c <add_to_waitq_locked+0x1c>
    472e:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4730:	2b00      	cmp	r3, #0
    4732:	d0f3      	beq.n	471c <add_to_waitq_locked+0x1c>
	int32_t b1 = thread_1->base.prio;
    4734:	f994 200e 	ldrsb.w	r2, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    4738:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    473c:	428a      	cmp	r2, r1
    473e:	d0f3      	beq.n	4728 <add_to_waitq_locked+0x28>
		if (z_sched_prio_cmp(thread, t) > 0) {
    4740:	4291      	cmp	r1, r2
    4742:	ddf1      	ble.n	4728 <add_to_waitq_locked+0x28>
	sys_dnode_t *const prev = successor->prev;
    4744:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    4746:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    474a:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    474c:	605c      	str	r4, [r3, #4]
}
    474e:	bd38      	pop	{r3, r4, r5, pc}

00004750 <z_ready_thread>:
{
    4750:	b510      	push	{r4, lr}
	__asm__ volatile(
    4752:	f04f 0320 	mov.w	r3, #32
    4756:	f3ef 8411 	mrs	r4, BASEPRI
    475a:	f383 8812 	msr	BASEPRI_MAX, r3
    475e:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    4762:	f7fe ff7d 	bl	3660 <ready_thread>
	__asm__ volatile(
    4766:	f384 8811 	msr	BASEPRI, r4
    476a:	f3bf 8f6f 	isb	sy
}
    476e:	bd10      	pop	{r4, pc}

00004770 <z_sched_wake_thread>:
{
    4770:	b538      	push	{r3, r4, r5, lr}
    4772:	4604      	mov	r4, r0
	__asm__ volatile(
    4774:	f04f 0320 	mov.w	r3, #32
    4778:	f3ef 8511 	mrs	r5, BASEPRI
    477c:	f383 8812 	msr	BASEPRI_MAX, r3
    4780:	f3bf 8f6f 	isb	sy
		if (!killed) {
    4784:	7b43      	ldrb	r3, [r0, #13]
    4786:	f013 0f28 	tst.w	r3, #40	; 0x28
    478a:	d10b      	bne.n	47a4 <z_sched_wake_thread+0x34>
			if (thread->base.pended_on != NULL) {
    478c:	6883      	ldr	r3, [r0, #8]
    478e:	b10b      	cbz	r3, 4794 <z_sched_wake_thread+0x24>
				unpend_thread_no_timeout(thread);
    4790:	f7ff ffac 	bl	46ec <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    4794:	7b63      	ldrb	r3, [r4, #13]
			if (is_timeout) {
    4796:	b951      	cbnz	r1, 47ae <z_sched_wake_thread+0x3e>
    4798:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
    479c:	7363      	strb	r3, [r4, #13]
			ready_thread(thread);
    479e:	4620      	mov	r0, r4
    47a0:	f7fe ff5e 	bl	3660 <ready_thread>
	__asm__ volatile(
    47a4:	f385 8811 	msr	BASEPRI, r5
    47a8:	f3bf 8f6f 	isb	sy
}
    47ac:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    47ae:	f003 03eb 	and.w	r3, r3, #235	; 0xeb
}
    47b2:	e7f3      	b.n	479c <z_sched_wake_thread+0x2c>

000047b4 <z_thread_timeout>:
	z_sched_wake_thread(thread, true);
    47b4:	2101      	movs	r1, #1
    47b6:	3818      	subs	r0, #24
    47b8:	f7ff bfda 	b.w	4770 <z_sched_wake_thread>

000047bc <z_unpend_first_thread>:
{
    47bc:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    47be:	f04f 0320 	mov.w	r3, #32
    47c2:	f3ef 8511 	mrs	r5, BASEPRI
    47c6:	f383 8812 	msr	BASEPRI_MAX, r3
    47ca:	f3bf 8f6f 	isb	sy
	return list->head == list;
    47ce:	6804      	ldr	r4, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    47d0:	42a0      	cmp	r0, r4
    47d2:	d00d      	beq.n	47f0 <z_unpend_first_thread+0x34>
		if (thread != NULL) {
    47d4:	b134      	cbz	r4, 47e4 <z_unpend_first_thread+0x28>
			unpend_thread_no_timeout(thread);
    47d6:	4620      	mov	r0, r4
    47d8:	f7ff ff88 	bl	46ec <unpend_thread_no_timeout>
    47dc:	f104 0018 	add.w	r0, r4, #24
    47e0:	f000 f81e 	bl	4820 <z_abort_timeout>
	__asm__ volatile(
    47e4:	f385 8811 	msr	BASEPRI, r5
    47e8:	f3bf 8f6f 	isb	sy
}
    47ec:	4620      	mov	r0, r4
    47ee:	bd38      	pop	{r3, r4, r5, pc}
    47f0:	2400      	movs	r4, #0
    47f2:	e7f7      	b.n	47e4 <z_unpend_first_thread+0x28>

000047f4 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    47f4:	4603      	mov	r3, r0
    47f6:	b920      	cbnz	r0, 4802 <z_reschedule_irqlock+0xe>
    47f8:	f3ef 8205 	mrs	r2, IPSR
    47fc:	b90a      	cbnz	r2, 4802 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    47fe:	f7fc bc55 	b.w	10ac <arch_swap>
    4802:	f383 8811 	msr	BASEPRI, r3
    4806:	f3bf 8f6f 	isb	sy
}
    480a:	4770      	bx	lr

0000480c <z_reschedule_unlocked>:
	__asm__ volatile(
    480c:	f04f 0320 	mov.w	r3, #32
    4810:	f3ef 8011 	mrs	r0, BASEPRI
    4814:	f383 8812 	msr	BASEPRI_MAX, r3
    4818:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    481c:	f7ff bfea 	b.w	47f4 <z_reschedule_irqlock>

00004820 <z_abort_timeout>:
{
    4820:	b510      	push	{r4, lr}
    4822:	f04f 0220 	mov.w	r2, #32
    4826:	f3ef 8411 	mrs	r4, BASEPRI
    482a:	f382 8812 	msr	BASEPRI_MAX, r2
    482e:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    4832:	6803      	ldr	r3, [r0, #0]
    4834:	b13b      	cbz	r3, 4846 <z_abort_timeout+0x26>
			remove_timeout(to);
    4836:	f7ff f9a5 	bl	3b84 <remove_timeout>
			ret = 0;
    483a:	2000      	movs	r0, #0
	__asm__ volatile(
    483c:	f384 8811 	msr	BASEPRI, r4
    4840:	f3bf 8f6f 	isb	sy
}
    4844:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    4846:	f06f 0015 	mvn.w	r0, #21
    484a:	e7f7      	b.n	483c <z_abort_timeout+0x1c>

0000484c <z_get_next_timeout_expiry>:
{
    484c:	b510      	push	{r4, lr}
	__asm__ volatile(
    484e:	f04f 0320 	mov.w	r3, #32
    4852:	f3ef 8411 	mrs	r4, BASEPRI
    4856:	f383 8812 	msr	BASEPRI_MAX, r3
    485a:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    485e:	f7ff f971 	bl	3b44 <next_timeout>
	__asm__ volatile(
    4862:	f384 8811 	msr	BASEPRI, r4
    4866:	f3bf 8f6f 	isb	sy
}
    486a:	bd10      	pop	{r4, pc}

0000486c <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    486c:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    486e:	f7ff fa85 	bl	3d7c <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    4872:	bd08      	pop	{r3, pc}

00004874 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    4874:	b108      	cbz	r0, 487a <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    4876:	f7fc bf95 	b.w	17a4 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    487a:	4770      	bx	lr

0000487c <z_device_state_init>:

	while (dev < __device_end) {
		z_object_init(dev);
		++dev;
	}
}
    487c:	4770      	bx	lr

0000487e <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    487e:	4770      	bx	lr
